

================================================================
== Vivado HLS Report for 'bigint_math_bigint_add'
================================================================
* Date:           Sun Mar 19 09:53:20 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        BigInt
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|      6.50|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3591|  3591|  3591|  3591|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+-----+-----+-----+-----+---------+
        |                                    |                         |  Latency  |  Interval | Pipeline|
        |              Instance              |          Module         | min | max | min | max |   Type  |
        +------------------------------------+-------------------------+-----+-----+-----+-----+---------+
        |grp_bigint_math_bigint_zero_fu_182  |bigint_math_bigint_zero  |  258|  258|  258|  258|   none  |
        |grp_bigint_math_bigint_zero_fu_188  |bigint_math_bigint_zero  |  258|  258|  258|  258|   none  |
        +------------------------------------+-------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   512|   512|         2|          -|          -|   256|    no    |
        |- Loop 2  |   512|   512|         2|          -|          -|   256|    no    |
        |- Loop 3  |  2048|  2048|         8|          -|          -|   256|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    112|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      22|     46|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     99|
|Register         |        -|      -|     157|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     179|    257|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------+---------+-------+----+----+
    |              Instance              |          Module         | BRAM_18K| DSP48E| FF | LUT|
    +------------------------------------+-------------------------+---------+-------+----+----+
    |grp_bigint_math_bigint_zero_fu_182  |bigint_math_bigint_zero  |        0|      0|  11|  23|
    |grp_bigint_math_bigint_zero_fu_188  |bigint_math_bigint_zero  |        0|      0|  11|  23|
    +------------------------------------+-------------------------+---------+-------+----+----+
    |Total                               |                         |        0|      0|  22|  46|
    +------------------------------------+-------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------+------------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |            Module            | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------------+---------+---+----+------+-----+------+-------------+
    |tempA_U  |bigint_math_bigint_add_tempA  |        1|  0|   0|   256|    8|     1|         2048|
    |tempB_U  |bigint_math_bigint_add_tempA  |        1|  0|   0|   256|    8|     1|         2048|
    +---------+------------------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                              |        2|  0|   0|   512|   16|     2|         4096|
    +---------+------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |grp_fu_195_p2          |     +    |      0|  0|   8|           1|           8|
    |i_15_fu_212_p2         |     +    |      0|  0|   9|           9|           1|
    |i_16_fu_329_p2         |     +    |      0|  0|   9|           9|           2|
    |i_4_fu_229_p2          |     +    |      0|  0|   9|           9|           1|
    |sum_fu_259_p2          |     +    |      0|  0|   8|           8|           8|
    |tmp_105_fu_273_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_106_fu_299_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_107_fu_313_p2      |     +    |      0|  0|   9|           2|           9|
    |tmp_110_fu_324_p2      |     +    |      0|  0|   8|           8|           8|
    |tmp_112_fu_347_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_113_fu_361_p2      |     +    |      0|  0|   9|           3|           9|
    |tmp_116_fu_372_p2      |     +    |      0|  0|   8|           8|           8|
    |exitcond_i1_fu_223_p2  |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_i_fu_206_p2   |   icmp   |      0|  0|   4|           9|          10|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 112|         102|         101|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  10|         16|    1|         16|
    |i_i1_reg_159    |   9|          2|    9|         18|
    |i_i_reg_148     |   9|          2|    9|         18|
    |i_reg_170       |   9|          2|    9|         18|
    |out_r_address0  |  16|         10|    8|         80|
    |out_r_ce0       |   1|          3|    1|          3|
    |out_r_d0        |   8|          5|    8|         40|
    |out_r_we0       |   1|          3|    1|          3|
    |tempA_address0  |   8|          4|    8|         32|
    |tempA_ce0       |   1|          3|    1|          3|
    |tempA_d0        |   8|          3|    8|         24|
    |tempA_we0       |   1|          3|    1|          3|
    |tempB_address0  |   8|          4|    8|         32|
    |tempB_ce0       |   1|          3|    1|          3|
    |tempB_d0        |   8|          3|    8|         24|
    |tempB_we0       |   1|          3|    1|          3|
    +----------------+----+-----------+-----+-----------+
    |Total           |  99|         69|   82|        320|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                           |  15|   0|   15|          0|
    |ap_reg_grp_bigint_math_bigint_zero_fu_182_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_bigint_math_bigint_zero_fu_188_ap_start  |   1|   0|    1|          0|
    |carry_reg_441                                       |   1|   0|    8|          7|
    |i_15_reg_380                                        |   9|   0|    9|          0|
    |i_16_reg_460                                        |   9|   0|    9|          0|
    |i_4_reg_398                                         |   9|   0|    9|          0|
    |i_i1_reg_159                                        |   9|   0|    9|          0|
    |i_i_reg_148                                         |   9|   0|    9|          0|
    |i_reg_170                                           |   9|   0|    9|          0|
    |out_addr_3_reg_450                                  |   8|   0|    8|          0|
    |out_addr_4_reg_465                                  |   8|   0|    8|          0|
    |out_addr_5_reg_474                                  |   8|   0|    8|          0|
    |out_addr_reg_426                                    |   8|   0|    8|          0|
    |reg_202                                             |   8|   0|    8|          0|
    |sum_reg_431                                         |   8|   0|    8|          0|
    |tmp_110_reg_455                                     |   8|   0|    8|          0|
    |tmp_116_reg_479                                     |   8|   0|    8|          0|
    |tmp_25_reg_436                                      |   1|   0|    1|          0|
    |tmp_26_reg_446                                      |   1|   0|    1|          0|
    |tmp_27_reg_470                                      |   1|   0|    1|          0|
    |tmp_i1_reg_403                                      |   9|   0|   64|         55|
    |tmp_i_reg_385                                       |   9|   0|   64|         55|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               | 157|   0|  274|        117|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | bigint_math_bigint_add | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | bigint_math_bigint_add | return value |
|ap_start        |  in |    1| ap_ctrl_hs | bigint_math_bigint_add | return value |
|ap_done         | out |    1| ap_ctrl_hs | bigint_math_bigint_add | return value |
|ap_idle         | out |    1| ap_ctrl_hs | bigint_math_bigint_add | return value |
|ap_ready        | out |    1| ap_ctrl_hs | bigint_math_bigint_add | return value |
|out_r_address0  | out |    8|  ap_memory |          out_r         |     array    |
|out_r_ce0       | out |    1|  ap_memory |          out_r         |     array    |
|out_r_we0       | out |    1|  ap_memory |          out_r         |     array    |
|out_r_d0        | out |    8|  ap_memory |          out_r         |     array    |
|out_r_q0        |  in |    8|  ap_memory |          out_r         |     array    |
|a_address0      | out |    8|  ap_memory |            a           |     array    |
|a_ce0           | out |    1|  ap_memory |            a           |     array    |
|a_q0            |  in |    8|  ap_memory |            a           |     array    |
|b_address0      | out |    8|  ap_memory |            b           |     array    |
|b_ce0           | out |    1|  ap_memory |            b           |     array    |
|b_q0            |  in |    8|  ap_memory |            b           |     array    |
+----------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond_i)
	5  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond_i1)
	7  / (exitcond_i1)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	8  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: tempA [1/1] 2.39ns
:3  %tempA = alloca [256 x i8], align 16

ST_1: tempB [1/1] 2.39ns
:4  %tempB = alloca [256 x i8], align 16

ST_1: stg_18 [2/2] 0.00ns
:5  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempA)

ST_1: stg_19 [2/2] 0.00ns
:6  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempB)


 <State 2>: 1.57ns
ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %a, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: empty_85 [1/1] 0.00ns
:1  %empty_85 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %b, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: empty_86 [1/1] 0.00ns
:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %out_r, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: stg_23 [1/2] 0.00ns
:5  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempA)

ST_2: stg_24 [1/2] 0.00ns
:6  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempB)

ST_2: empty_87 [1/1] 0.00ns
:7  %empty_87 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %tempB, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: empty_88 [1/1] 0.00ns
:8  %empty_88 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %tempA, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: stg_27 [1/1] 1.57ns
:9  br label %1


 <State 3>: 3.60ns
ST_3: i_i [1/1] 0.00ns
:0  %i_i = phi i9 [ 0, %0 ], [ %i_15, %2 ]

ST_3: exitcond_i [1/1] 2.03ns
:1  %exitcond_i = icmp eq i9 %i_i, -256

ST_3: empty_89 [1/1] 0.00ns
:2  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_3: i_15 [1/1] 1.84ns
:3  %i_15 = add i9 %i_i, 1

ST_3: stg_32 [1/1] 1.57ns
:4  br i1 %exitcond_i, label %bigint_copy.exit, label %2

ST_3: tmp_i [1/1] 0.00ns
:0  %tmp_i = zext i9 %i_i to i64

ST_3: a_addr [1/1] 0.00ns
:1  %a_addr = getelementptr [256 x i8]* %a, i64 0, i64 %tmp_i

ST_3: a_load [2/2] 2.39ns
:2  %a_load = load i8* %a_addr, align 1


 <State 4>: 4.78ns
ST_4: a_load [1/2] 2.39ns
:2  %a_load = load i8* %a_addr, align 1

ST_4: tempA_addr [1/1] 0.00ns
:3  %tempA_addr = getelementptr [256 x i8]* %tempA, i64 0, i64 %tmp_i

ST_4: stg_38 [1/1] 2.39ns
:4  store i8 %a_load, i8* %tempA_addr, align 1

ST_4: stg_39 [1/1] 0.00ns
:5  br label %1


 <State 5>: 2.39ns
ST_5: i_i1 [1/1] 0.00ns
bigint_copy.exit:0  %i_i1 = phi i9 [ %i_4, %3 ], [ 0, %1 ]

ST_5: exitcond_i1 [1/1] 2.03ns
bigint_copy.exit:1  %exitcond_i1 = icmp eq i9 %i_i1, -256

ST_5: empty_90 [1/1] 0.00ns
bigint_copy.exit:2  %empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_5: i_4 [1/1] 1.84ns
bigint_copy.exit:3  %i_4 = add i9 %i_i1, 1

ST_5: stg_44 [1/1] 0.00ns
bigint_copy.exit:4  br i1 %exitcond_i1, label %bigint_copy.exit18, label %3

ST_5: tmp_i1 [1/1] 0.00ns
:0  %tmp_i1 = zext i9 %i_i1 to i64

ST_5: b_addr [1/1] 0.00ns
:1  %b_addr = getelementptr [256 x i8]* %b, i64 0, i64 %tmp_i1

ST_5: b_load [2/2] 2.39ns
:2  %b_load = load i8* %b_addr, align 1

ST_5: stg_48 [2/2] 0.00ns
bigint_copy.exit18:0  call fastcc void @bigint_math_bigint_zero([256 x i8]* %out_r)


 <State 6>: 4.78ns
ST_6: b_load [1/2] 2.39ns
:2  %b_load = load i8* %b_addr, align 1

ST_6: tempB_addr_5 [1/1] 0.00ns
:3  %tempB_addr_5 = getelementptr [256 x i8]* %tempB, i64 0, i64 %tmp_i1

ST_6: stg_51 [1/1] 2.39ns
:4  store i8 %b_load, i8* %tempB_addr_5, align 1

ST_6: stg_52 [1/1] 0.00ns
:5  br label %bigint_copy.exit


 <State 7>: 1.57ns
ST_7: stg_53 [1/2] 0.00ns
bigint_copy.exit18:0  call fastcc void @bigint_math_bigint_zero([256 x i8]* %out_r)

ST_7: stg_54 [1/1] 1.57ns
bigint_copy.exit18:1  br label %4


 <State 8>: 2.39ns
ST_8: i [1/1] 0.00ns
:0  %i = phi i9 [ 255, %bigint_copy.exit18 ], [ %i_16, %._crit_edge1 ]

ST_8: i_cast [1/1] 0.00ns
:1  %i_cast = sext i9 %i to i32

ST_8: tmp [1/1] 0.00ns
:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %i, i32 8)

ST_8: empty_91 [1/1] 0.00ns
:3  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_8: stg_59 [1/1] 0.00ns
:4  br i1 %tmp, label %8, label %5

ST_8: tmp_s [1/1] 0.00ns
:0  %tmp_s = zext i32 %i_cast to i64

ST_8: tempA_addr_8 [1/1] 0.00ns
:1  %tempA_addr_8 = getelementptr inbounds [256 x i8]* %tempA, i64 0, i64 %tmp_s

ST_8: tempA_load [2/2] 2.39ns
:2  %tempA_load = load i8* %tempA_addr_8, align 1

ST_8: tempB_addr [1/1] 0.00ns
:3  %tempB_addr = getelementptr inbounds [256 x i8]* %tempB, i64 0, i64 %tmp_s

ST_8: tempB_load [2/2] 2.39ns
:4  %tempB_load = load i8* %tempB_addr, align 1

ST_8: out_addr [1/1] 0.00ns
:11  %out_addr = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_s

ST_8: out_load [2/2] 2.39ns
:12  %out_load = load i8* %out_addr, align 1

ST_8: stg_67 [1/1] 0.00ns
:0  ret void


 <State 9>: 5.83ns
ST_9: tempA_load [1/2] 2.39ns
:2  %tempA_load = load i8* %tempA_addr_8, align 1

ST_9: tempB_load [1/2] 2.39ns
:4  %tempB_load = load i8* %tempB_addr, align 1

ST_9: sum [1/1] 1.72ns
:5  %sum = add i8 %tempA_load, %tempB_load

ST_9: tmp_118_cast [1/1] 0.00ns
:6  %tmp_118_cast = zext i8 %tempA_load to i9

ST_9: tmp_119_cast [1/1] 0.00ns
:7  %tmp_119_cast = zext i8 %tempB_load to i9

ST_9: tmp_105 [1/1] 1.72ns
:8  %tmp_105 = add i9 %tmp_118_cast, %tmp_119_cast

ST_9: tmp_25 [1/1] 0.00ns
:9  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_105, i32 8)

ST_9: carry [1/1] 0.00ns
:10  %carry = zext i1 %tmp_25 to i8

ST_9: out_load [1/2] 2.39ns
:12  %out_load = load i8* %out_addr, align 1

ST_9: tmp_122_cast [1/1] 0.00ns
:13  %tmp_122_cast = zext i8 %out_load to i9

ST_9: tmp_123_cast [1/1] 0.00ns
:14  %tmp_123_cast = zext i8 %sum to i9

ST_9: tmp_106 [1/1] 1.72ns
:15  %tmp_106 = add i9 %tmp_123_cast, %tmp_122_cast

ST_9: tmp_26 [1/1] 0.00ns
:16  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_106, i32 8)

ST_9: stg_81 [1/1] 0.00ns
:17  br i1 %tmp_26, label %6, label %._crit_edge

ST_9: tmp_107 [1/1] 1.84ns
:0  %tmp_107 = add i9 -1, %i

ST_9: tmp_108 [1/1] 0.00ns
:1  %tmp_108 = sext i9 %tmp_107 to i64

ST_9: out_addr_3 [1/1] 0.00ns
:2  %out_addr_3 = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_108

ST_9: out_load_3 [2/2] 2.39ns
:3  %out_load_3 = load i8* %out_addr_3, align 1


 <State 10>: 6.50ns
ST_10: out_load_3 [1/2] 2.39ns
:3  %out_load_3 = load i8* %out_addr_3, align 1

ST_10: tmp_109 [1/1] 1.72ns
:4  %tmp_109 = add i8 1, %out_load_3

ST_10: stg_88 [1/1] 2.39ns
:5  store i8 %tmp_109, i8* %out_addr_3, align 1

ST_10: stg_89 [1/1] 0.00ns
:6  br label %._crit_edge

ST_10: tmp_110 [1/1] 1.72ns
._crit_edge:0  %tmp_110 = add i8 %sum, %out_load


 <State 11>: 2.39ns
ST_11: stg_91 [1/1] 2.39ns
._crit_edge:1  store i8 %tmp_110, i8* %out_addr, align 1


 <State 12>: 4.23ns
ST_12: i_16 [1/1] 1.84ns
._crit_edge:2  %i_16 = add i9 %i, -1

ST_12: tmp_111 [1/1] 0.00ns
._crit_edge:3  %tmp_111 = sext i9 %i_16 to i64

ST_12: out_addr_4 [1/1] 0.00ns
._crit_edge:4  %out_addr_4 = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_111

ST_12: out_load_4 [2/2] 2.39ns
._crit_edge:5  %out_load_4 = load i8* %out_addr_4, align 1


 <State 13>: 4.23ns
ST_13: out_load_4 [1/2] 2.39ns
._crit_edge:5  %out_load_4 = load i8* %out_addr_4, align 1

ST_13: tmp_133_cast [1/1] 0.00ns
._crit_edge:6  %tmp_133_cast = zext i8 %out_load_4 to i9

ST_13: tmp_134_cast [1/1] 0.00ns
._crit_edge:7  %tmp_134_cast = zext i1 %tmp_25 to i9

ST_13: tmp_112 [1/1] 1.72ns
._crit_edge:8  %tmp_112 = add i9 %tmp_134_cast, %tmp_133_cast

ST_13: tmp_27 [1/1] 0.00ns
._crit_edge:9  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_112, i32 8)

ST_13: stg_101 [1/1] 0.00ns
._crit_edge:10  br i1 %tmp_27, label %7, label %._crit_edge1

ST_13: tmp_113 [1/1] 1.84ns
:0  %tmp_113 = add i9 -2, %i

ST_13: tmp_114 [1/1] 0.00ns
:1  %tmp_114 = sext i9 %tmp_113 to i64

ST_13: out_addr_5 [1/1] 0.00ns
:2  %out_addr_5 = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_114

ST_13: out_load_5 [2/2] 2.39ns
:3  %out_load_5 = load i8* %out_addr_5, align 1


 <State 14>: 6.50ns
ST_14: out_load_5 [1/2] 2.39ns
:3  %out_load_5 = load i8* %out_addr_5, align 1

ST_14: tmp_115 [1/1] 1.72ns
:4  %tmp_115 = add i8 1, %out_load_5

ST_14: stg_108 [1/1] 2.39ns
:5  store i8 %tmp_115, i8* %out_addr_5, align 1

ST_14: stg_109 [1/1] 0.00ns
:6  br label %._crit_edge1

ST_14: tmp_116 [1/1] 1.72ns
._crit_edge1:0  %tmp_116 = add i8 %out_load_4, %carry


 <State 15>: 2.39ns
ST_15: stg_111 [1/1] 2.39ns
._crit_edge1:1  store i8 %tmp_116, i8* %out_addr_4, align 1

ST_15: stg_112 [1/1] 0.00ns
._crit_edge1:2  br label %4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tempA        (alloca           ) [ 0011111111111111]
tempB        (alloca           ) [ 0011111111111111]
empty        (specmemcore      ) [ 0000000000000000]
empty_85     (specmemcore      ) [ 0000000000000000]
empty_86     (specmemcore      ) [ 0000000000000000]
stg_23       (call             ) [ 0000000000000000]
stg_24       (call             ) [ 0000000000000000]
empty_87     (specmemcore      ) [ 0000000000000000]
empty_88     (specmemcore      ) [ 0000000000000000]
stg_27       (br               ) [ 0011100000000000]
i_i          (phi              ) [ 0001000000000000]
exitcond_i   (icmp             ) [ 0001100000000000]
empty_89     (speclooptripcount) [ 0000000000000000]
i_15         (add              ) [ 0011100000000000]
stg_32       (br               ) [ 0001111000000000]
tmp_i        (zext             ) [ 0000100000000000]
a_addr       (getelementptr    ) [ 0000100000000000]
a_load       (load             ) [ 0000000000000000]
tempA_addr   (getelementptr    ) [ 0000000000000000]
stg_38       (store            ) [ 0000000000000000]
stg_39       (br               ) [ 0011100000000000]
i_i1         (phi              ) [ 0000010000000000]
exitcond_i1  (icmp             ) [ 0000011000000000]
empty_90     (speclooptripcount) [ 0000000000000000]
i_4          (add              ) [ 0001011000000000]
stg_44       (br               ) [ 0000000000000000]
tmp_i1       (zext             ) [ 0000001000000000]
b_addr       (getelementptr    ) [ 0000001000000000]
b_load       (load             ) [ 0000000000000000]
tempB_addr_5 (getelementptr    ) [ 0000000000000000]
stg_51       (store            ) [ 0000000000000000]
stg_52       (br               ) [ 0001011000000000]
stg_53       (call             ) [ 0000000000000000]
stg_54       (br               ) [ 0000000111111111]
i            (phi              ) [ 0000000011111100]
i_cast       (sext             ) [ 0000000000000000]
tmp          (bitselect        ) [ 0000000011111111]
empty_91     (speclooptripcount) [ 0000000000000000]
stg_59       (br               ) [ 0000000000000000]
tmp_s        (zext             ) [ 0000000000000000]
tempA_addr_8 (getelementptr    ) [ 0000000001000000]
tempB_addr   (getelementptr    ) [ 0000000001000000]
out_addr     (getelementptr    ) [ 0000000001110000]
stg_67       (ret              ) [ 0000000000000000]
tempA_load   (load             ) [ 0000000000000000]
tempB_load   (load             ) [ 0000000000000000]
sum          (add              ) [ 0000000000100000]
tmp_118_cast (zext             ) [ 0000000000000000]
tmp_119_cast (zext             ) [ 0000000000000000]
tmp_105      (add              ) [ 0000000000000000]
tmp_25       (bitselect        ) [ 0000000000111100]
carry        (zext             ) [ 0000000000111110]
out_load     (load             ) [ 0000000000100000]
tmp_122_cast (zext             ) [ 0000000000000000]
tmp_123_cast (zext             ) [ 0000000000000000]
tmp_106      (add              ) [ 0000000000000000]
tmp_26       (bitselect        ) [ 0000000011111111]
stg_81       (br               ) [ 0000000000000000]
tmp_107      (add              ) [ 0000000000000000]
tmp_108      (sext             ) [ 0000000000000000]
out_addr_3   (getelementptr    ) [ 0000000000100000]
out_load_3   (load             ) [ 0000000000000000]
tmp_109      (add              ) [ 0000000000000000]
stg_88       (store            ) [ 0000000000000000]
stg_89       (br               ) [ 0000000000000000]
tmp_110      (add              ) [ 0000000000010000]
stg_91       (store            ) [ 0000000000000000]
i_16         (add              ) [ 0000000110000111]
tmp_111      (sext             ) [ 0000000000000000]
out_addr_4   (getelementptr    ) [ 0000000000000111]
out_load_4   (load             ) [ 0000000000000010]
tmp_133_cast (zext             ) [ 0000000000000000]
tmp_134_cast (zext             ) [ 0000000000000000]
tmp_112      (add              ) [ 0000000000000000]
tmp_27       (bitselect        ) [ 0000000011111111]
stg_101      (br               ) [ 0000000000000000]
tmp_113      (add              ) [ 0000000000000000]
tmp_114      (sext             ) [ 0000000000000000]
out_addr_5   (getelementptr    ) [ 0000000000000010]
out_load_5   (load             ) [ 0000000000000000]
tmp_115      (add              ) [ 0000000000000000]
stg_108      (store            ) [ 0000000000000000]
stg_109      (br               ) [ 0000000000000000]
tmp_116      (add              ) [ 0000000000000001]
stg_111      (store            ) [ 0000000000000000]
stg_112      (br               ) [ 0000000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bigint_math_bigint_zero"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="tempA_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempA/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="tempB_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempB/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="a_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="9" slack="0"/>
<pin id="54" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="0"/>
<pin id="59" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="60" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tempA_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="9" slack="1"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_38/4 tempA_load/8 "/>
</bind>
</comp>

<comp id="74" class="1004" name="b_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="9" slack="0"/>
<pin id="78" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="84" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tempB_addr_5_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="9" slack="1"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempB_addr_5/6 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_51/6 tempB_load/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tempA_addr_8_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_8/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tempB_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempB_addr/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="out_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="out_load/8 out_load_3/9 stg_88/10 stg_91/11 out_load_4/12 out_load_5/13 stg_108/14 stg_111/15 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_addr_3_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="9" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_3/9 "/>
</bind>
</comp>

<comp id="132" class="1004" name="out_addr_4_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="9" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_4/12 "/>
</bind>
</comp>

<comp id="140" class="1004" name="out_addr_5_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="9" slack="0"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_5/13 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="1"/>
<pin id="150" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_i_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="9" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="159" class="1005" name="i_i1_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="1"/>
<pin id="161" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="i_i1_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="1" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/5 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="1"/>
<pin id="172" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="9" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_bigint_math_bigint_zero_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_18/1 stg_48/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_bigint_math_bigint_zero_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_19/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_109/10 tmp_115/14 "/>
</bind>
</comp>

<comp id="202" class="1005" name="reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="1"/>
<pin id="204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_load out_load_4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="exitcond_i_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="0" index="1" bw="9" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_15_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_i_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="exitcond_i1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="9" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="i_4_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_i1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_cast/8 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="9" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_s_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sum_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_118_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_118_cast/9 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_119_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_119_cast/9 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_105_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_105/9 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_25_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="9" slack="0"/>
<pin id="282" dir="0" index="2" bw="5" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/9 "/>
</bind>
</comp>

<comp id="287" class="1004" name="carry_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="carry/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_122_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_122_cast/9 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_123_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_123_cast/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_106_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_106/9 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_26_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="9" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/9 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_107_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="9" slack="1"/>
<pin id="316" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_107/9 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_108_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_108/9 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_110_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="1"/>
<pin id="326" dir="0" index="1" bw="8" slack="1"/>
<pin id="327" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_110/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="i_16_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="4"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/12 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_111_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_111/12 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_133_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_133_cast/13 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_134_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="4"/>
<pin id="346" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_134_cast/13 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_112_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112/13 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_27_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="9" slack="0"/>
<pin id="356" dir="0" index="2" bw="5" slack="0"/>
<pin id="357" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/13 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_113_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="0" index="1" bw="9" slack="5"/>
<pin id="364" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_113/13 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_114_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114/13 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_116_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="0" index="1" bw="1" slack="5"/>
<pin id="375" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116/14 "/>
</bind>
</comp>

<comp id="380" class="1005" name="i_15_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="0"/>
<pin id="382" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_i_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="1"/>
<pin id="387" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="390" class="1005" name="a_addr_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="1"/>
<pin id="392" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="398" class="1005" name="i_4_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="0"/>
<pin id="400" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="403" class="1005" name="tmp_i1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="1"/>
<pin id="405" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 "/>
</bind>
</comp>

<comp id="408" class="1005" name="b_addr_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="1"/>
<pin id="410" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="416" class="1005" name="tempA_addr_8_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="1"/>
<pin id="418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tempA_addr_8 "/>
</bind>
</comp>

<comp id="421" class="1005" name="tempB_addr_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="1"/>
<pin id="423" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tempB_addr "/>
</bind>
</comp>

<comp id="426" class="1005" name="out_addr_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="1"/>
<pin id="428" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="431" class="1005" name="sum_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="1"/>
<pin id="433" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_25_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="4"/>
<pin id="438" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="441" class="1005" name="carry_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="5"/>
<pin id="443" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="446" class="1005" name="tmp_26_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="450" class="1005" name="out_addr_3_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="1"/>
<pin id="452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_3 "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_110_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_110 "/>
</bind>
</comp>

<comp id="460" class="1005" name="i_16_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="1"/>
<pin id="462" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="465" class="1005" name="out_addr_4_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="1"/>
<pin id="467" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_4 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_27_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="474" class="1005" name="out_addr_5_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="1"/>
<pin id="476" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_5 "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_116_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="1"/>
<pin id="481" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_116 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="57" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="73"><net_src comp="62" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="81" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="98" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="105" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="42" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="46" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="119" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="195" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="205"><net_src comp="119" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="152" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="152" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="152" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="227"><net_src comp="163" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="163" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="163" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="243"><net_src comp="174" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="174" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="240" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="263"><net_src comp="68" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="92" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="68" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="92" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="265" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="273" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="34" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="119" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="259" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="291" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="32" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="299" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="34" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="170" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="328"><net_src comp="202" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="170" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="36" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="343"><net_src comp="119" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="340" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="32" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="347" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="34" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="40" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="170" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="376"><net_src comp="202" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="212" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="388"><net_src comp="218" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="393"><net_src comp="50" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="401"><net_src comp="229" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="406"><net_src comp="235" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="411"><net_src comp="74" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="419"><net_src comp="98" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="424"><net_src comp="105" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="429"><net_src comp="112" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="434"><net_src comp="259" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="439"><net_src comp="279" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="444"><net_src comp="287" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="449"><net_src comp="305" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="124" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="458"><net_src comp="324" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="463"><net_src comp="329" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="468"><net_src comp="132" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="473"><net_src comp="353" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="140" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="482"><net_src comp="372" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="119" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {5 7 10 11 14 15 }
 - Input state : 
	Port: bigint_math_bigint_add : out_r | {8 9 10 12 13 14 }
	Port: bigint_math_bigint_add : a | {3 4 }
	Port: bigint_math_bigint_add : b | {5 6 }
  - Chain level:
	State 1
		stg_18 : 1
		stg_19 : 1
	State 2
	State 3
		exitcond_i : 1
		i_15 : 1
		stg_32 : 2
		tmp_i : 1
		a_addr : 2
		a_load : 3
	State 4
		stg_38 : 1
	State 5
		exitcond_i1 : 1
		i_4 : 1
		stg_44 : 2
		tmp_i1 : 1
		b_addr : 2
		b_load : 3
	State 6
		stg_51 : 1
	State 7
	State 8
		i_cast : 1
		tmp : 1
		stg_59 : 2
		tmp_s : 2
		tempA_addr_8 : 3
		tempA_load : 4
		tempB_addr : 3
		tempB_load : 4
		out_addr : 3
		out_load : 4
	State 9
		sum : 1
		tmp_118_cast : 1
		tmp_119_cast : 1
		tmp_105 : 2
		tmp_25 : 3
		carry : 4
		tmp_122_cast : 1
		tmp_123_cast : 2
		tmp_106 : 3
		tmp_26 : 4
		stg_81 : 5
		tmp_108 : 1
		out_addr_3 : 2
		out_load_3 : 3
	State 10
		tmp_109 : 1
		stg_88 : 2
	State 11
	State 12
		tmp_111 : 1
		out_addr_4 : 2
		out_load_4 : 3
	State 13
		tmp_133_cast : 1
		tmp_112 : 2
		tmp_27 : 3
		stg_101 : 4
		tmp_114 : 1
		out_addr_5 : 2
		out_load_5 : 3
	State 14
		tmp_115 : 1
		stg_108 : 2
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |             grp_fu_195             |    0    |    8    |
|          |             i_15_fu_212            |    0    |    9    |
|          |             i_4_fu_229             |    0    |    9    |
|          |             sum_fu_259             |    0    |    8    |
|          |           tmp_105_fu_273           |    0    |    8    |
|    add   |           tmp_106_fu_299           |    0    |    8    |
|          |           tmp_107_fu_313           |    0    |    9    |
|          |           tmp_110_fu_324           |    0    |    8    |
|          |             i_16_fu_329            |    0    |    9    |
|          |           tmp_112_fu_347           |    0    |    8    |
|          |           tmp_113_fu_361           |    0    |    9    |
|          |           tmp_116_fu_372           |    0    |    8    |
|----------|------------------------------------|---------|---------|
|   call   | grp_bigint_math_bigint_zero_fu_182 |    18   |    12   |
|          | grp_bigint_math_bigint_zero_fu_188 |    18   |    12   |
|----------|------------------------------------|---------|---------|
|   icmp   |          exitcond_i_fu_206         |    0    |    3    |
|          |         exitcond_i1_fu_223         |    0    |    3    |
|----------|------------------------------------|---------|---------|
|          |            tmp_i_fu_218            |    0    |    0    |
|          |            tmp_i1_fu_235           |    0    |    0    |
|          |            tmp_s_fu_252            |    0    |    0    |
|          |         tmp_118_cast_fu_265        |    0    |    0    |
|   zext   |         tmp_119_cast_fu_269        |    0    |    0    |
|          |            carry_fu_287            |    0    |    0    |
|          |         tmp_122_cast_fu_291        |    0    |    0    |
|          |         tmp_123_cast_fu_295        |    0    |    0    |
|          |         tmp_133_cast_fu_340        |    0    |    0    |
|          |         tmp_134_cast_fu_344        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            i_cast_fu_240           |    0    |    0    |
|   sext   |           tmp_108_fu_319           |    0    |    0    |
|          |           tmp_111_fu_335           |    0    |    0    |
|          |           tmp_114_fu_367           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |             tmp_fu_244             |    0    |    0    |
| bitselect|            tmp_25_fu_279           |    0    |    0    |
|          |            tmp_26_fu_305           |    0    |    0    |
|          |            tmp_27_fu_353           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    36   |   131   |
|----------|------------------------------------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|tempA|    1   |    0   |    0   |
|tempB|    1   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   a_addr_reg_390   |    8   |
|   b_addr_reg_408   |    8   |
|    carry_reg_441   |    8   |
|    i_15_reg_380    |    9   |
|    i_16_reg_460    |    9   |
|     i_4_reg_398    |    9   |
|    i_i1_reg_159    |    9   |
|     i_i_reg_148    |    9   |
|      i_reg_170     |    9   |
| out_addr_3_reg_450 |    8   |
| out_addr_4_reg_465 |    8   |
| out_addr_5_reg_474 |    8   |
|  out_addr_reg_426  |    8   |
|       reg_202      |    8   |
|     sum_reg_431    |    8   |
|tempA_addr_8_reg_416|    8   |
| tempB_addr_reg_421 |    8   |
|   tmp_110_reg_455  |    8   |
|   tmp_116_reg_479  |    8   |
|   tmp_25_reg_436   |    1   |
|   tmp_26_reg_446   |    1   |
|   tmp_27_reg_470   |    1   |
|   tmp_i1_reg_403   |   64   |
|    tmp_i_reg_385   |   64   |
+--------------------+--------+
|        Total       |   289  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------|
|          grp_access_fu_57          |  p0  |   2  |   8  |   16   ||    8    |
|          grp_access_fu_68          |  p0  |   3  |   8  |   24   ||    8    |
|          grp_access_fu_81          |  p0  |   2  |   8  |   16   ||    8    |
|          grp_access_fu_92          |  p0  |   3  |   8  |   24   ||    8    |
|          grp_access_fu_119         |  p0  |   8  |   8  |   64   ||    16   |
|          grp_access_fu_119         |  p1  |   3  |   8  |   24   ||    8    |
|              i_reg_170             |  p0  |   2  |   9  |   18   ||    9    |
| grp_bigint_math_bigint_zero_fu_182 |  p1  |   2  |   8  |   16   ||    8    |
|------------------------------------|------|------|------|--------||---------||---------|
|                Total               |      |      |      |   202  ||  12.936 ||    73   |
|------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   36   |   131  |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |   12   |    -   |   73   |
|  Register |    -   |    -   |   289  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   12   |   325  |   204  |
+-----------+--------+--------+--------+--------+
