*****************************************************************

  Operator   [GTP_DDC]

  Author      []

  Abstract    []

  Copyright 2014 (c). SHENZHEN PANGO MICROSYSTEMS CO.,LTD.
  All Right Reserved.

  Revision History:
     06/18/14 - Initial version.

********************************************************************************/
implementation impl of GTP_DDC
{
    operator gopDQS_DDC
        parameter map
        (
            GRS_EN                 => GRS_EN,                                                                         // "TRUE" : 1'b0; "FALSE" : 1'b1
            CLK_GATE_EN            => CLKA_GATE_EN,                                                                        // "TRUE" : 1'b1; "FALSE" : 1'b0
            DQS_MODE               => DDC_MODE,     // "FULL_RATE" "HALF_RATE" "QUAD_RATE"  
            WL_CTRL_EN             => W_MOVE_EN,                                                                     // "TRUE" : 1'b1; "FALSE" : 1'b0
            CLK_DELAY_STEP         => WCLK_DELAY_OFFSET,
            RDEL_CTRL_EN           => R_MOVE_EN,                                                                    // "TRUE" : 1'b1; "FALSE" : 1'b0
            DQS_DELAY_STEP         => DQSI_DELAY_OFFSET,                                                                                                  // "DEFAULT"
            DQS_DLL_IN_EN          => R_DELAY_STEP_EN,        // "TRUE" : 1'b0; "FALSE" : 1'b1 
            MARGIN                 => (R_EXTEND == "FALSE") ? 1'b0 : 1'b1,            
            FIFO_MODE              => (IFIFO_GENERIC == "FALSE") ? "MDDR" : "GDDR",          // "MDDR" : DDR MEM; "GDDR" : GENERIC DDR
            FIF0_ADDR_INIT         => RADDR_INIT
        )
    
        port map
        (
            RST           => RST,
            RCLK          => CLKB,
            IOCLK         => CLKA,            
            GN            => CLKA_GATE,
            DLL_STEP      => DELAY_STEP1,    
            WL_STEP       => DELAY_STEP0,
            WL_CTRL       => {W_DIRECTION, W_MOVE, W_LOAD_N},
            WL_OV         => WDELAY_OB,             
            WCLK          => WCLK,              
            WCLK_DEL      => WCLK_DELAY,          
            DQS_GATE_CTRL => DQS_GATE_CTRL,
            READ_CLK_CTRL => READ_CLK_CTRL,
            DQSI          => DQSI,              
            RDEL_CTRL     => {R_DIRECTION, R_MOVE, R_LOAD_N},    
            RDEL_OV       => RDELAY_OB,           
            DQSI_DEL      => DQSI_DELAY,          
            DGTS          => DGTS,              
            READ_VALID    => READ_VALID,        
            IFIFO_WADDR   => IFIFO_WADDR,  
            IFIFO_RADDR   => IFIFO_RADDR   
        );
};
