@echo off
REM ****************************************************************************
REM Vivado (TM) v2020.1.1 (64-bit)
REM
REM Filename    : simulate.bat
REM Simulator   : Xilinx Vivado Simulator
REM Description : Script for simulating the design by launching the simulator
REM
REM Generated by Vivado on Thu Mar 04 21:36:09 +0100 2021
REM SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
REM
REM Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
REM
REM usage: simulate.bat
REM
REM ****************************************************************************
echo "xsim tb_SREC_boot_loader_behav -key {Behavioral:sim_1:Functional:tb_SREC_boot_loader} -tclbatch tb_SREC_boot_loader.tcl -protoinst "protoinst_files/UFBmod_TRX.protoinst" -protoinst "protoinst_files/UFBmod_Encoder.protoinst" -protoinst "protoinst_files/UFBmod_Decoder.protoinst" -view C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/tb_SREC_boot_loader_behav.wcfg -log simulate.log"
call xsim  tb_SREC_boot_loader_behav -key {Behavioral:sim_1:Functional:tb_SREC_boot_loader} -tclbatch tb_SREC_boot_loader.tcl -protoinst "protoinst_files/UFBmod_TRX.protoinst" -protoinst "protoinst_files/UFBmod_Encoder.protoinst" -protoinst "protoinst_files/UFBmod_Decoder.protoinst" -view C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/tb_SREC_boot_loader_behav.wcfg -log simulate.log
if "%errorlevel%"=="0" goto SUCCESS
if "%errorlevel%"=="1" goto END
:END
exit 1
:SUCCESS
exit 0
