Classic Timing Analyzer report for TA2_2
Sun Dec 04 15:39:36 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                    ; To                                                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.646 ns                         ; Start                                                                   ; UA:inst2|inst3                                                          ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.345 ns                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; P_hi[3]                                                                 ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.718 ns                         ; Ain[3]                                                                  ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]      ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 116.47 MHz ( period = 8.586 ns ) ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]      ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                         ;                                                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                            ; To                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 116.47 MHz ( period = 8.586 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; 117.43 MHz ( period = 8.516 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.790 ns                ;
; N/A   ; 117.54 MHz ( period = 8.508 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; 118.40 MHz ( period = 8.446 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; 118.51 MHz ( period = 8.438 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; 118.99 MHz ( period = 8.404 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.737 ns                ;
; N/A   ; 120.19 MHz ( period = 8.320 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.692 ns                ;
; N/A   ; 120.31 MHz ( period = 8.312 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; 120.34 MHz ( period = 8.310 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; 120.80 MHz ( period = 8.278 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.674 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[1] ; UA:inst2|inst3                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 1.468 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[0] ; UA:inst2|inst3                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 1.383 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; UA:inst2|inst3                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 1.371 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; UA:inst2|inst3                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 1.408 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.498 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[0] ; Clock      ; Clock    ; None                        ; None                      ; 1.498 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.498 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[0] ; Clock      ; Clock    ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; UA:inst2|inst2                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 1.264 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; UA:inst2|inst3                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[2] ; UA:inst2|inst3                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.292 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.292 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.292 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.292 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[1] ; UA:inst2|inst2                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 1.047 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; Clock      ; Clock    ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; Clock      ; Clock    ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; Clock      ; Clock    ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.145 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.145 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.145 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[0] ; UA:inst2|inst2                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 0.928 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 1.092 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; Clock      ; Clock    ; None                        ; None                      ; 1.092 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; Clock      ; Clock    ; None                        ; None                      ; 1.092 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; Clock      ; Clock    ; None                        ; None                      ; 1.092 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[2] ; UA:inst2|inst2                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 0.709 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[0] ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[0] ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[1] ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.635 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[1] ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[0] ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[0] ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[2] ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.599 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; UA:inst2|inst2                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.420 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                              ;
+-------+--------------+------------+--------+--------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                       ; To Clock ;
+-------+--------------+------------+--------+--------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.646 ns   ; Start  ; UA:inst2|inst3                                                           ; Clock    ;
; N/A   ; None         ; 3.551 ns   ; Bin[3] ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Clock    ;
; N/A   ; None         ; 3.341 ns   ; Bin[1] ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; Clock    ;
; N/A   ; None         ; 3.268 ns   ; Bin[0] ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Clock    ;
; N/A   ; None         ; 3.194 ns   ; Bin[2] ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; Clock    ;
; N/A   ; None         ; 0.567 ns   ; Ain[1] ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]       ; Clock    ;
; N/A   ; None         ; 0.362 ns   ; Ain[0] ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]       ; Clock    ;
; N/A   ; None         ; 0.154 ns   ; Ain[2] ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]       ; Clock    ;
; N/A   ; None         ; 0.039 ns   ; Ain[3] ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]       ; Clock    ;
+-------+--------------+------------+--------+--------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                  ;
+-------+--------------+------------+--------------------------------------------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                     ; To       ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------+----------+------------+
; N/A   ; None         ; 7.345 ns   ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; P_hi[3]  ; Clock      ;
; N/A   ; None         ; 6.959 ns   ; UA:inst2|inst2                                                           ; Done     ; Clock      ;
; N/A   ; None         ; 6.910 ns   ; UA:inst2|inst3                                                           ; Done     ; Clock      ;
; N/A   ; None         ; 6.768 ns   ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; P_low[2] ; Clock      ;
; N/A   ; None         ; 6.526 ns   ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; P_low[0] ; Clock      ;
; N/A   ; None         ; 6.311 ns   ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; P_low[3] ; Clock      ;
; N/A   ; None         ; 5.982 ns   ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; P_hi[2]  ; Clock      ;
; N/A   ; None         ; 5.963 ns   ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; P_low[1] ; Clock      ;
; N/A   ; None         ; 5.917 ns   ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; P_hi[1]  ; Clock      ;
; N/A   ; None         ; 5.649 ns   ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; P_hi[0]  ; Clock      ;
+-------+--------------+------------+--------------------------------------------------------------------------+----------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                     ;
+---------------+-------------+-----------+--------+--------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                       ; To Clock ;
+---------------+-------------+-----------+--------+--------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.718 ns  ; Ain[3] ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]       ; Clock    ;
; N/A           ; None        ; 0.574 ns  ; Ain[2] ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]       ; Clock    ;
; N/A           ; None        ; 0.334 ns  ; Ain[0] ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]       ; Clock    ;
; N/A           ; None        ; 0.125 ns  ; Ain[1] ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]       ; Clock    ;
; N/A           ; None        ; -2.955 ns ; Bin[2] ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; Clock    ;
; N/A           ; None        ; -3.029 ns ; Bin[0] ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Clock    ;
; N/A           ; None        ; -3.102 ns ; Bin[1] ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; Clock    ;
; N/A           ; None        ; -3.312 ns ; Bin[3] ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Clock    ;
; N/A           ; None        ; -3.407 ns ; Start  ; UA:inst2|inst3                                                           ; Clock    ;
+---------------+-------------+-----------+--------+--------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 04 15:39:36 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TA2_2 -c TA2_2 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]" as buffer
    Info: Detected ripple clock "UA:inst2|inst3" as buffer
    Info: Detected ripple clock "UA:inst2|inst2" as buffer
Info: Clock "Clock" has Internal fmax of 116.47 MHz between source register "OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]" and destination register "OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]" (period= 8.586 ns)
    Info: + Longest register to register delay is 0.825 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y10_N10; Fanout = 2; REG Node = 'OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(0.224 ns) + CELL(0.309 ns) = 0.533 ns; Loc. = LCCOMB_X6_Y10_N16; Fanout = 2; COMB Node = 'OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.568 ns; Loc. = LCCOMB_X6_Y10_N18; Fanout = 2; COMB Node = 'OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.603 ns; Loc. = LCCOMB_X6_Y10_N20; Fanout = 1; COMB Node = 'OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.728 ns; Loc. = LCCOMB_X6_Y10_N22; Fanout = 1; COMB Node = 'OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~13'
        Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.825 ns; Loc. = LCFF_X6_Y10_N23; Fanout = 2; REG Node = 'OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: Total cell delay = 0.601 ns ( 72.85 % )
        Info: Total interconnect delay = 0.224 ns ( 27.15 % )
    Info: - Smallest clock skew is -3.378 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.482 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X6_Y10_N23; Fanout = 2; REG Node = 'OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
            Info: Total cell delay = 1.472 ns ( 59.31 % )
            Info: Total interconnect delay = 1.010 ns ( 40.69 % )
        Info: - Longest clock path from clock "Clock" to source register is 5.860 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'
            Info: 2: + IC(0.908 ns) + CELL(0.712 ns) = 2.474 ns; Loc. = LCFF_X6_Y10_N13; Fanout = 13; REG Node = 'UA:inst2|inst2'
            Info: 3: + IC(0.247 ns) + CELL(0.225 ns) = 2.946 ns; Loc. = LCCOMB_X6_Y10_N24; Fanout = 4; COMB Node = 'UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]'
            Info: 4: + IC(1.945 ns) + CELL(0.000 ns) = 4.891 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl'
            Info: 5: + IC(0.916 ns) + CELL(0.053 ns) = 5.860 ns; Loc. = LCCOMB_X6_Y10_N10; Fanout = 2; REG Node = 'OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 1.844 ns ( 31.47 % )
            Info: Total interconnect delay = 4.016 ns ( 68.53 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "UA:inst2|inst3" (data pin = "Start", clock pin = "Clock") is 3.646 ns
    Info: + Longest pin to register delay is 5.936 ns
        Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AB18; Fanout = 1; PIN Node = 'Start'
        Info: 2: + IC(4.261 ns) + CELL(0.234 ns) = 5.372 ns; Loc. = LCCOMB_X6_Y10_N28; Fanout = 1; COMB Node = 'UA:inst2|inst10~0'
        Info: 3: + IC(0.356 ns) + CELL(0.053 ns) = 5.781 ns; Loc. = LCCOMB_X6_Y10_N8; Fanout = 1; COMB Node = 'UA:inst2|inst3~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.936 ns; Loc. = LCFF_X6_Y10_N9; Fanout = 16; REG Node = 'UA:inst2|inst3'
        Info: Total cell delay = 1.319 ns ( 22.22 % )
        Info: Total interconnect delay = 4.617 ns ( 77.78 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.380 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'
        Info: 2: + IC(0.908 ns) + CELL(0.618 ns) = 2.380 ns; Loc. = LCFF_X6_Y10_N9; Fanout = 16; REG Node = 'UA:inst2|inst3'
        Info: Total cell delay = 1.472 ns ( 61.85 % )
        Info: Total interconnect delay = 0.908 ns ( 38.15 % )
Info: tco from clock "Clock" to destination pin "P_hi[3]" through register "OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]" is 7.345 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.482 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X6_Y10_N23; Fanout = 2; REG Node = 'OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: Total cell delay = 1.472 ns ( 59.31 % )
        Info: Total interconnect delay = 1.010 ns ( 40.69 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.769 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y10_N23; Fanout = 2; REG Node = 'OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: 2: + IC(2.615 ns) + CELL(2.154 ns) = 4.769 ns; Loc. = PIN_U2; Fanout = 0; PIN Node = 'P_hi[3]'
        Info: Total cell delay = 2.154 ns ( 45.17 % )
        Info: Total interconnect delay = 2.615 ns ( 54.83 % )
Info: th for register "OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]" (data pin = "Ain[3]", clock pin = "Clock") is 0.718 ns
    Info: + Longest clock path from clock "Clock" to destination register is 5.861 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'
        Info: 2: + IC(0.908 ns) + CELL(0.712 ns) = 2.474 ns; Loc. = LCFF_X6_Y10_N13; Fanout = 13; REG Node = 'UA:inst2|inst2'
        Info: 3: + IC(0.247 ns) + CELL(0.225 ns) = 2.946 ns; Loc. = LCCOMB_X6_Y10_N24; Fanout = 4; COMB Node = 'UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]'
        Info: 4: + IC(1.945 ns) + CELL(0.000 ns) = 4.891 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl'
        Info: 5: + IC(0.917 ns) + CELL(0.053 ns) = 5.861 ns; Loc. = LCCOMB_X6_Y10_N4; Fanout = 1; REG Node = 'OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]'
        Info: Total cell delay = 1.844 ns ( 31.46 % )
        Info: Total interconnect delay = 4.017 ns ( 68.54 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.143 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W14; Fanout = 1; PIN Node = 'Ain[3]'
        Info: 2: + IC(4.088 ns) + CELL(0.228 ns) = 5.143 ns; Loc. = LCCOMB_X6_Y10_N4; Fanout = 1; REG Node = 'OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]'
        Info: Total cell delay = 1.055 ns ( 20.51 % )
        Info: Total interconnect delay = 4.088 ns ( 79.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Sun Dec 04 15:39:36 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


