D:\Cypress\system-start-finish\vesion 2\fw\finish\sandbox\v2\Fat\Design01.cydsn\CortexM0\ARM_GCC_493\Debug\Design01.a : .\CortexM0\ARM_GCC_493\Debug\cyfitter_cfg.o .\CortexM0\ARM_GCC_493\Debug\UART.o .\CortexM0\ARM_GCC_493\Debug\UART_SPI_UART.o .\CortexM0\ARM_GCC_493\Debug\UART_SPI_UART_INT.o .\CortexM0\ARM_GCC_493\Debug\UART_PM.o .\CortexM0\ARM_GCC_493\Debug\UART_UART.o .\CortexM0\ARM_GCC_493\Debug\UART_BOOT.o .\CortexM0\ARM_GCC_493\Debug\UART_UART_BOOT.o .\CortexM0\ARM_GCC_493\Debug\UART_SCBCLK.o .\CortexM0\ARM_GCC_493\Debug\UART_tx.o .\CortexM0\ARM_GCC_493\Debug\UART_rx.o .\CortexM0\ARM_GCC_493\Debug\CyBootAsmGnu.o .\CortexM0\ARM_GCC_493\Debug\CyFlash.o .\CortexM0\ARM_GCC_493\Debug\CyLib.o .\CortexM0\ARM_GCC_493\Debug\cyPm.o .\CortexM0\ARM_GCC_493\Debug\cyutils.o .\CortexM0\ARM_GCC_493\Debug\CyLFClk.o .\CortexM0\ARM_GCC_493\Debug\SwSPI_Master_1.o .\CortexM0\ARM_GCC_493\Debug\SwSPI_Master_1_SPIInPort.o .\CortexM0\ARM_GCC_493\Debug\SwSPI_Master_1_SPIInPort_PM.o .\CortexM0\ARM_GCC_493\Debug\SwSPI_Master_1_SPIOutPort.o .\CortexM0\ARM_GCC_493\Debug\SwSPI_Master_1_SPIOutPort_PM.o .\CortexM0\ARM_GCC_493\Debug\RTC.o
