#define HDMIRX_P0_ANA_OV_1_BASE 0x220800
#define REG_0000_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE +0x00)//0x2208_00h
    #define REG_0000_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L2_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0000_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L3_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0000_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L0_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0000_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L1_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0000_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L2_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0000_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L3_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0000_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L0_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0000_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L1_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0000_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L2_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0000_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L3_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0000_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L0_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0000_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L1_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0000_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L2_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0000_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L3_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0000_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L0_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0000_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L1_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
 #define REG_0004_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE +0x02)//0x2208_01h
    #define REG_0004_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L2_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0004_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L3_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0004_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L0_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0004_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L1_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0004_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L2_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0004_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L3_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0004_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L0_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0004_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L1_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0004_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L2_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0004_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L3_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0004_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_BG_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0004_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_CLKIN_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0004_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L0_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0004_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L1_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0004_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L2_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0004_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L3_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0008_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE +0x04)//0x2208_02h
    #define REG_0008_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_DLPF_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0008_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_DLPF_L1_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0008_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_DLPF_L2_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0008_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_DLPF_L3_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0008_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_LANE_L0_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0008_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_LANE_L1_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0008_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_LANE_L2_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0008_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_LANE_L3_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0008_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L0_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0008_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L1_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0008_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L2_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0008_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L3_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0008_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_PHDAC_L0_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0008_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_PHDAC_L1_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0008_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_PHDAC_L2_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0008_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_PHDAC_L3_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_000C_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE +0x06)//0x2208_03h
    #define REG_000C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_PLL_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_000C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_PLL_L1_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_000C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_PLL_L2_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_000C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_PLL_L3_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_000C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L0_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_000C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L1_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_000C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L2_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_000C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L3_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_000C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_000C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_000C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_000C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_000C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_QD_L0_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_000C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_QD_L1_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_000C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_QD_L2_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_000C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_QD_L3_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0010_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE +0x08)//0x2208_04h
    #define REG_0010_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PGA_BW_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0010_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PGA_BW_L1_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0010_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PGA_BW_L2_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0010_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PGA_BW_L3_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0010_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PGA_GAIN_L0_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0010_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PGA_GAIN_L1_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0010_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PGA_GAIN_L2_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0010_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PGA_GAIN_L3_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0010_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L0_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0010_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L1_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0010_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L2_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0010_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L3_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0010_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PIXCKO_MD_L0_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0010_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PIXCKO_MD_L1_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0010_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PIXCKO_MD_L2_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0010_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PIXCKO_MD_L3_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
 #define REG_0014_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE +0x0a)//0x2208_05h
    #define REG_0014_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0014_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0014_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0014_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0014_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_SAFF_CAL_START_L0_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0014_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_SAFF_CAL_START_L1_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0014_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_SAFF_CAL_START_L2_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0014_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_SAFF_CAL_START_L3_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0014_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L0_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0014_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L1_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0014_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L2_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0014_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L3_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0014_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0014_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0014_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0014_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0018_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE +0x0c)//0x2208_06h
    #define REG_0018_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0018_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0018_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0018_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0018_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L0_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0018_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L1_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0018_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L2_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0018_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L3_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0018_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L0_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0018_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L1_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0018_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L2_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0018_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L3_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0018_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L0_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0018_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L1_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0018_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L2_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0018_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L3_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_001C_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE + 0x0e)//0x2208_07h
    #define REG_001C_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_001C_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L1_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_001C_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L2_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_001C_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L3_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_001C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_IEDATA_LOAD_SYNC_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_001C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_DPLPH_L0_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_001C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_DPLPH_L1_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_001C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_DPLPH_L2_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_001C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_DPLPH_L3_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_001C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_EQRS_L0_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_001C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_EQRS_L1_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_001C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_EQRS_L2_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_001C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_EQRS_L3_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_001C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_PGA_RL_L0_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_001C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_PGA_RL_L1_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_001C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_PGA_RL_L2_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0020_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE + 0x10)//0x2208_08h
    #define REG_0020_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_PGA_RL_L3_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0020_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_RESET_VCO_L0_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0020_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_RESET_VCO_L1_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0020_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_RESET_VCO_L2_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0020_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_RESET_VCO_L3_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0020_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_DLPF_L0_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0020_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_DLPF_L1_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0020_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_DLPF_L2_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0020_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_DLPF_L3_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0020_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX0N_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0020_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX0P_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0020_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX1N_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0020_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX1P_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0020_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX2N_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0020_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX2P_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0020_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RXCN_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0024_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE + 0x12)//0x2208_09h
    #define REG_0024_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RXCP_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0024_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX0N_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0024_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX0P_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0024_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX1N_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0024_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX1P_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0024_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX2N_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0024_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX2P_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0024_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_I_PAD_RXCN_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0024_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_I_PAD_RXCP_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0024_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX0N_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0024_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX0P_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0024_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX1N_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0024_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX1P_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0024_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX2N_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0024_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX2P_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0024_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RXCN_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0028_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE + 0x14)//0x2208_0ah
    #define REG_0028_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RXCP_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0028_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_ATOP_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0028_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_ATOP2_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0028_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_BIST_L0_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0028_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_BIST_L1_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0028_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_BIST_L2_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0028_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_BIST_L3_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0028_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_CAL_L0_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0028_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_CAL_L1_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0028_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_CAL_L2_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0028_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_CAL_L3_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0028_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_CH_L0_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0028_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_CH_L1_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0028_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_CH_L2_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0028_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_CH_L3_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0028_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_DFE_L0_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_002C_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE + 0x16)//0x2208_0bh
    #define REG_002C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_DFE_L1_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_002C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_DFE_L2_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_002C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_DFE_L3_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_002C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_DVICLK_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_002C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_IO_LOOPBK_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_002C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_LANE_L0_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_002C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_LANE_L1_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_002C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_LANE_L2_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_002C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_LANE_L3_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_002C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_PLL_L0_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_002C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_PLL_L1_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_002C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_PLL_L2_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_002C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_PLL_L3_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_002C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_CLKAMP_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_002C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_PGA_L0_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_002C_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_PGA_L1_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0030_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE + 0x18)//0x2208_0ch
    #define REG_0030_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_PGA_L2_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0030_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_TEST_PGA_L3_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0030_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_EN_CLKO_PIX_4X_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0030_P0_HDMIRX_ANA_OV_1_REG_RG_HDMI2P1RX_PD_LDO_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0030_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX0N_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0030_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX0P_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0030_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX1N_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0030_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX1P_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0030_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX2N_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0030_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX2P_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0030_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RXCN_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0030_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RXCP_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
#define REG_0034_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE + 0x1a)//0x2208_0dh
    #define REG_0034_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_SQH_CAL_OUT_L0 Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0034_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_SQH_CAL_OUT_L1 Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0034_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_SQH_CAL_OUT_L2 Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0034_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_SQH_CAL_OUT_L3 Fld(4,12,AC_MSKB1)//[15:12]
 #define REG_0038_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE +0x1c)//0x2208_0eh
    #define REG_0038_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_ER_OVERFLOW_L0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0038_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_ER_OVERFLOW_L1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0038_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_ER_OVERFLOW_L2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0038_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_ER_OVERFLOW_L3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0038_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_PHD_CAL_DONE_L0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0038_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_PHD_CAL_DONE_L1 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0038_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_PHD_CAL_DONE_L2 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0038_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_PHD_CAL_DONE_L3 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0038_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DONE_L0 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0038_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DONE_L1 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0038_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DONE_L2 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0038_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DONE_L3 Fld(1,11,AC_MSKB1)//[11:11]
 #define REG_003C_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE +0x1e)//0x2208_0fh
    #define REG_003C_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_003C_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0040_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE +0x20)//0x2208_10h
    #define REG_0040_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0040_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L3 Fld(8,8,AC_FULLB1)//[15:8]
 #define REG_0044_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE +0x22)//0x2208_11h
    #define REG_0044_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0044_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0048_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE +0x24)//0x2208_12h
    #define REG_0048_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0048_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L3 Fld(8,8,AC_FULLB1)//[15:8]
 #define REG_004C_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE +0x26)//0x2208_13h
    #define REG_004C_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX0N Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_004C_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX0P Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_004C_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX1N Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_004C_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX1P Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_004C_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX2N Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_004C_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX2P Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_004C_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RXCN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_004C_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RXCP Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_004C_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_CAL_L0 Fld(8,8,AC_FULLB1)//[15:8]
 #define REG_0050_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE +0x28)//0x2208_14h
    #define REG_0050_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_CAL_L1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0050_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_CAL_L2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0054_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE +0x2a)//0x2208_15h
    #define REG_0054_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_CAL_L3 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0054_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_PLL_HIGH_L0 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0054_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_PLL_HIGH_L1 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0054_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_PLL_HIGH_L2 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0054_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_PLL_HIGH_L3 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0054_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_PLL_LOCK_L0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0054_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_PLL_LOCK_L1 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0054_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_PLL_LOCK_L2 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0054_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_RO_PLL_LOCK_L3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0058_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE + 0x2c)//0x2208_16h
    #define REG_0058_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_DLPF_MONITOR_L0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_005C_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE + 0x2e)//0x2208_17h
    #define REG_005C_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_DLPF_MONITOR_L1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0060_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE + 0x30)//0x2208_18h
    #define REG_0060_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_DLPF_MONITOR_L2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0064_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE + 0x32)//0x2208_19h
    #define REG_0064_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_DLPF_MONITOR_L3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0068_P0_HDMIRX_ANA_OV_1 (HDMIRX_P0_ANA_OV_1_BASE +0x34)//0x2208_1ah
    #define REG_0068_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_DLPF_OVERFLOW_L0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0068_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_DLPF_OVERFLOW_L1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0068_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_DLPF_OVERFLOW_L2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0068_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_DLPF_OVERFLOW_L3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0068_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_DLPF_UNDERFLOW_L0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0068_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_DLPF_UNDERFLOW_L1 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0068_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_DLPF_UNDERFLOW_L2 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0068_P0_HDMIRX_ANA_OV_1_REG_RGS_HDMI2P1RX_DLPF_UNDERFLOW_L3 Fld(1,7,AC_MSKB0)//[7:7]

