{
  "Top": "top_fn",
  "RtlTop": "top_fn",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_fn_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_arr": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "in_arr_address0",
          "name": "in_arr_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_arr_ce0",
          "name": "in_arr_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_arr_q0",
          "name": "in_arr_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "out_arr": {
      "index": "1",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_arr_address0",
          "name": "out_arr_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_arr_ce0",
          "name": "out_arr_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_arr_we0",
          "name": "out_arr_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_arr_d0",
          "name": "out_arr_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_arr_q0",
          "name": "out_arr_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_array_partition -throughput_driven=off",
      "config_export -flow=impl",
      "config_export -format=syn_dcp",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_pipeline top_fn\/top_fn_loop1 -off=true",
      "set_directive_pipeline top_fn\/top_fn_loop1_1 -off=true",
      "set_directive_pipeline init_arr\/init_arr_loop1 -off=true",
      "set_directive_pipeline top_fn -off=true",
      "set_directive_pipeline init_arr -off=true",
      "set_directive_loop_flatten top_fn\/top_fn_loop1_1 -off=true",
      "set_directive_inline init_arr -off=true",
      "set_directive_top top_fn -name top_fn"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_fn"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "Uncertainty": "2.16",
    "IsCombinational": "0",
    "II": "20404",
    "Latency": "20403"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_fn",
    "Version": "1.0",
    "DisplayName": "Top_fn",
    "Revision": "2114178194",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_fn_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/kernel.c"],
    "Vhdl": [
      "impl\/vhdl\/top_fn_init_arr.vhd",
      "impl\/vhdl\/top_fn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_fn_init_arr.v",
      "impl\/verilog\/top_fn.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_fn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "in_arr_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"in_arr_address0": "DATA"},
      "ports": ["in_arr_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in_arr"
        }]
    },
    "in_arr_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"in_arr_q0": "DATA"},
      "ports": ["in_arr_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in_arr"
        }]
    },
    "out_arr_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"out_arr_address0": "DATA"},
      "ports": ["out_arr_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out_arr"
        }]
    },
    "out_arr_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"out_arr_d0": "DATA"},
      "ports": ["out_arr_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out_arr"
        }]
    },
    "out_arr_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"out_arr_q0": "DATA"},
      "ports": ["out_arr_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out_arr"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_arr_address0": {
      "dir": "out",
      "width": "7"
    },
    "in_arr_ce0": {
      "dir": "out",
      "width": "1"
    },
    "in_arr_q0": {
      "dir": "in",
      "width": "32"
    },
    "out_arr_address0": {
      "dir": "out",
      "width": "7"
    },
    "out_arr_ce0": {
      "dir": "out",
      "width": "1"
    },
    "out_arr_we0": {
      "dir": "out",
      "width": "1"
    },
    "out_arr_d0": {
      "dir": "out",
      "width": "32"
    },
    "out_arr_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_fn",
      "Instances": [{
          "ModuleName": "init_arr",
          "InstanceName": "grp_init_arr_fu_96"
        }]
    },
    "Info": {
      "init_arr": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_fn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "init_arr": {
        "Latency": {
          "LatencyBest": "101",
          "LatencyAvg": "101",
          "LatencyWorst": "101",
          "PipelineII": "101",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "1.306"
        },
        "Loops": [{
            "Name": "init_arr_loop1",
            "TripCount": "100",
            "Latency": "100",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "top_fn": {
        "Latency": {
          "LatencyBest": "20403",
          "LatencyAvg": "20403",
          "LatencyWorst": "20403",
          "PipelineII": "20404",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "1.480"
        },
        "Loops": [{
            "Name": "top_fn_loop1",
            "TripCount": "100",
            "Latency": "20300",
            "PipelineII": "",
            "PipelineDepth": "203",
            "Loops": [{
                "Name": "top_fn_loop1_1",
                "TripCount": "100",
                "Latency": "200",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "83",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "272",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-19 17:14:20 -03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
