// clang-format off

/// reference: https://ai-embedded.com/risc-v/riscv-isa-manual/
/// reference: https://mirror.iscas.ac.cn/riscv-toolchains/release/riscv/riscv-isa-manual/

/// NOTE & WARNING: for {s|fs}{b|w|d}, sc.{w|d}.{...}, exchange rs1 with rs2 to fit opcode parser

/// 32I
INSTRUCTION(ADD, 0000000 rs2[4:0] rs1[4:0] 000 rd[4:0] 0110011)
INSTRUCTION(SUB, 0100000 rs2[4:0] rs1[4:0] 000 rd[4:0] 0110011)
INSTRUCTION(ADDI, imm[11:0] rs1[4:0] 000 rd[4:0] 0010011)
INSTRUCTION(AND, 0000000 rs2[4:0] rs1[4:0] 111 rd[4:0] 0110011)
INSTRUCTION(OR, 0000000 rs2[4:0] rs1[4:0] 110 rd[4:0] 0110011)
INSTRUCTION(XOR, 0000000 rs2[4:0] rs1[4:0] 100 rd[4:0] 0110011)
INSTRUCTION(ANDI, imm[11:0] rs1[4:0] 111 rd[4:0] 0010011)
INSTRUCTION(ORI, imm[11:0] rs1[4:0] 110 rd[4:0] 0010011)
INSTRUCTION(XORI, imm[11:0] rs1[4:0] 100 rd[4:0] 0010011)
INSTRUCTION(SLL, 0000000 rs2[4:0] rs1[4:0] 001 rd[4:0] 0110011)
INSTRUCTION(SRL, 0000000 rs2[4:0] rs1[4:0] 101 rd[4:0] 0110011)
INSTRUCTION(SRA, 0100000 rs2[4:0] rs1[4:0] 101 rd[4:0] 0110011)
INSTRUCTION(SLLI, 000000 imm[5:0] rs1[4:0] 001 rd[4:0] 0010011)
INSTRUCTION(SRLI, 000000 imm[5:0] rs1[4:0] 101 rd[4:0] 0010011)
INSTRUCTION(SRAI, 010000 imm[5:0] rs1[4:0] 101 rd[4:0] 0010011)
INSTRUCTION(SLT, 0000000 rs2[4:0] rs1[4:0] 010 rd[4:0] 0110011)
INSTRUCTION(SLTU, 0000000 rs2[4:0] rs1[4:0] 011 rd[4:0] 0110011)
INSTRUCTION(SLTI, imm[11:0] rs1[4:0] 010 rd[4:0] 0010011)
INSTRUCTION(SLTIU, imm[11:0] rs1[4:0] 011 rd[4:0] 0010011)
INSTRUCTION(LW, offset[11:0] rs1[4:0] 010 rd[4:0] 0000011)
INSTRUCTION(LH, offset[11:0] rs1[4:0] 001 rd[4:0] 0000011)
INSTRUCTION(LHU, offset[11:0] rs1[4:0] 101 rd[4:0] 0000011)
INSTRUCTION(LB, offset[11:0] rs1[4:0] 000 rd[4:0] 0000011)
INSTRUCTION(LBU, offset[11:0] rs1[4:0] 100 rd[4:0] 0000011)
INSTRUCTION(SW, offset[11:5] rs1[4:0] rs2[4:0] 010 offset[4:0] 0100111)
INSTRUCTION(SH, offset[11:5] rs1[4:0] rs2[4:0] 001 offset[4:0] 0100111)
INSTRUCTION(SB, offset[11:5] rs1[4:0] rs2[4:0] 000 offset[4:0] 0100111)
INSTRUCTION(BEQ, offset[12|10:5] rs2[4:0] rs1[4:0] 000 offset[4:1|11] 1100011)
INSTRUCTION(BNE, offset[12|10:5] rs2[4:0] rs1[4:0] 001 offset[4:1|11] 1100011)
INSTRUCTION(BLT, offset[12|10:5] rs2[4:0] rs1[4:0] 100 offset[4:1|11] 1100011)
INSTRUCTION(BGE, offset[12|10:5] rs2[4:0] rs1[4:0] 101 offset[4:1|11] 1100011)
INSTRUCTION(BLTU, offset[12|10:5] rs2[4:0] rs1[4:0] 110 offset[4:1|11] 1100011)
INSTRUCTION(BGEU, offset[12|10:5] rs2[4:0] rs1[4:0] 111 offset[4:1|11] 1100011)
INSTRUCTION(JAL, offset[20|10:1|11|19:12] rd[4:0] 1101111)
INSTRUCTION(JALR, offset[11:0] rs1[4:0] 000 rd[4:0] 1100111)
INSTRUCTION(LUI, imm[31:12] rd[4:0] 0110111)
INSTRUCTION(AUIPC, imm[31:12] rd[4:0] 0010111)
INSTRUCTION(ECALL, 000000000000 00000 000 00000 1110011)
INSTRUCTION(EBREAK, 000000000001 00000 000 00000 1110011)
INSTRUCTION(FENCE, 0000 pred[3:0] succ[3:0] 00000 000 00000 0001111)

/// 64I
INSTRUCTION(LD, offset[11:0] rs1[4:0] 011 rd[4:0] 0000011)
INSTRUCTION(SD, offset[11:5] rs1[4:0] rs2[4:0] 011 offset[4:0] 0100011)
INSTRUCTION(LWU, offset[11:0] rs1[4:0] 110 rd[4:0] 0000011)
INSTRUCTION(ADDIW, imm[11:0] rs1[4:0] 000 rd[4:0] 0011011)
INSTRUCTION(ADDW, 0000000 rs2[4:0] rs1[4:0] 000 rd[4:0] 0111011)
INSTRUCTION(SUBW, 0100000 rs2[4:0] rs1[4:0] 000 rd[4:0] 0111011)
INSTRUCTION(SLLW, 0000000 rs2[4:0] rs1[4:0] 001 rd[4:0] 0111011)
INSTRUCTION(SRLW, 0000000 rs2[4:0] rs1[4:0] 101 rd[4:0] 0111011)
INSTRUCTION(SRAM, 0100000 rs2[4:0] rs1[4:0] 101 rd[4:0] 0111011)
INSTRUCTION(SLLIW, 000000 imm[5:0] rs1[4:0] 001 rd[4:0] 0011011)
INSTRUCTION(SRLIW, 000000 imm[5:0] rs1[4:0] 101 rd[4:0] 0011011)
INSTRUCTION(SRAIW, 010000 imm[5:0] rs1[4:0] 101 rd[4:0] 0011011)

/// 32M
INSTRUCTION(MUL, 0000001 rs2[4:0] rs1[4:0] 000 rd[4:0] 0110011)
INSTRUCTION(MULH, 0000001 rs2[4:0] rs1[4:0] 001 rd[4:0] 0110011)
INSTRUCTION(MULHSU, 0000001 rs2[4:0] rs1[4:0] 010 rd[4:0] 0110011)
INSTRUCTION(MULHU, 0000001 rs2[4:0] rs1[4:0] 011 rd[4:0] 0110011)
INSTRUCTION(DIV, 0000001 rs2[4:0] rs1[4:0] 100 rd[4:0] 0110011)
INSTRUCTION(REM, 0000001 rs2[4:0] rs1[4:0] 110 rd[4:0] 0110011)
INSTRUCTION(REMU, 0000001 rs2[4:0] rs1[4:0] 111 rd[4:0] 0110011)

/// 64M
INSTRUCTION(MULW, 0000001 rs2[4:0] rs1[4:0] 000 rd[4:0] 0111011)
INSTRUCTION(DIVW, 0000001 rs2[4:0] rs1[4:0] 100 rd[4:0] 0111011)
INSTRUCTION(DIVUW, 0000001 rs2[4:0] rs1[4:0] 101 rd[4:0] 0111011)
INSTRUCTION(REMW, 0000001 rs2[4:0] rs1[4:0] 110 rd[4:0] 0111011)
INSTRUCTION(REMUW, 0000001 rs2[4:0] rs1[4:0] 111 rd[4:0] 0111011)

/// 32A
INSTRUCTION(LR_W, 00010 0 0 00000 rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(LR_W_AQ, 00010 1 0 00000 rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(LR_W_RL, 00010 0 1 00000 rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(SC_W, 00011 0 0 rs1[4:0] rs2[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(SC_W_AQ, 00011 1 0 rs1[4:0] rs2[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(SC_W_RL, 00011 0 1 rs1[4:0] rs2[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOSWAP_W, 00001 0 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOSWAP_W_AQ, 00001 1 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOSWAP_W_RL, 00001 0 1 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOADD_W, 00000 0 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOADD_W_AQ, 00000 1 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOADD_W_RL, 00000 0 1 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOXOR_W, 00100 0 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOXOR_W_AQ, 00100 1 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOXOR_W_RL, 00100 0 1 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOAND_W, 01100 0 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOAND_W_AQ, 01100 1 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOAND_W_RL, 01100 0 1 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOOR_W, 01000 0 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOOR_W_AQ, 01000 1 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOOR_W_RL, 01000 0 1 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOMIN_W, 10000 0 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOMIN_W_AQ, 10000 1 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOMIN_W_RL, 10000 0 1 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOMAX_W, 10100 0 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOMAX_W_AQ, 10100 1 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOMAX_W_RL, 10100 0 1 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOMINU_W, 11000 0 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOMINU_W_AQ, 11000 1 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOMINU_W_RL, 11000 0 1 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOMAXU_W, 11100 0 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOMAXU_W_AQ, 11100 1 0 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)
INSTRUCTION(AMOMAXU_W_RL, 11100 0 1 rs2[4:0] rs1[4:0] 010 rd[4:0] 0101111)

/// 64A
INSTRUCTION(LR_D, 00010 0 0 00000 rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(LR_D_AQ, 00010 1 0 00000 rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(LR_D_RL, 00010 0 1 00000 rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(SC_D, 00011 0 0 rs1[4:0] rs2[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(SC_D_AQ, 00011 1 0 rs1[4:0] rs2[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(SC_D_RL, 00011 0 1 rs1[4:0] rs2[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOSWAP_D, 00001 0 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOSWAP_D_AQ, 00001 1 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOSWAP_D_RL, 00001 0 1 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOADD_D, 00000 0 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOADD_D_AQ, 00000 1 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOADD_D_RL, 00000 0 1 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOXOR_D, 00100 0 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOXOR_D_AQ, 00100 1 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOXOR_D_RL, 00100 0 1 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOAND_D, 01100 0 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOAND_D_AQ, 01100 1 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOAND_D_RL, 01100 0 1 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOOR_D, 01000 0 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOOR_D_AQ, 01000 1 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOOR_D_RL, 01000 0 1 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOMIN_D, 10000 0 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOMIN_D_AQ, 10000 1 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOMIN_D_RL, 10000 0 1 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOMAX_D, 10100 0 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOMAX_D_AQ, 10100 1 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOMAX_D_RL, 10100 0 1 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOMINU_D, 11000 0 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOMINU_D_AQ, 11000 1 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOMINU_D_RL, 11000 0 1 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOMAXU_D, 11100 0 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOMAXU_D_AQ, 11100 1 0 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)
INSTRUCTION(AMOMAXU_D_RL, 11100 0 1 rs2[4:0] rs1[4:0] 011 rd[4:0] 0101111)

/// 32F
INSTRUCTION(FLW, offset[11:0] rs1[4:0] 010 rd[4:0] 0000111)
INSTRUCTION(FSW, offset[11:5] rs1[4:0] rs2[4:0] 010 offset[4:0] 0100111)
INSTRUCTION(FADD_S, 0000000 rs2[4:0] rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FSUB_S, 0000100 rs2[4:0] rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FMUL_S, 0001000 rs2[4:0] rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FDIV_S, 0001100 rs2[4:0] rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FSQRT_S, 0101100 00000 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FSGNJ_S, 0010000 rs2[4:0] rs1[4:0] 000 rd[4:0] 1010011)
INSTRUCTION(FSGNJN_S, 0010000 rs2[4:0] rs1[4:0] 001 rd[4:0] 1010011)
INSTRUCTION(FSGNJX_S, 0010000 rs2[4:0] rs1[4:0] 010 rd[4:0] 1010011)
INSTRUCTION(FMIN_S, 0010100 rs2[4:0] rs1[4:0] 000 rd[4:0] 1010011)
INSTRUCTION(FMAX_S, 0010100 rs2[4:0] rs1[4:0] 001 rd[4:0] 1010011)
INSTRUCTION(FEQ_S, 1010000 rs2[4:0] rs1[4:0] 010 rd[4:0] 1010011)
INSTRUCTION(FLT_S, 1010000 rs2[4:0] rs1[4:0] 001 rd[4:0] 1010011)
INSTRUCTION(FLE_S, 1010000 rs2[4:0] rs1[4:0] 000 rd[4:0] 1010011)
INSTRUCTION(FCLASS_S, 1110000 00000 rs1[4:0] 001 rd[4:0] 1010011)
INSTRUCTION(FCVT_W_S, 1100000 00000 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FCVT_WU_S, 1100000 00001 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FCVT_S_W, 1101000 00000 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FCVT_S_WU, 1101000 00001 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FMADD_S, rs3[4:0] 00 rs2[4:0] rs1[4:0] rm[2:0] rd[4:0] 1000011)
INSTRUCTION(FMSUB_S, rs3[4:0] 00 rs2[4:0] rs1[4:0] rm[2:0] rd[4:0] 1000111)
INSTRUCTION(FNMSUB_S, rs3[4:0] 00 rs2[4:0] rs1[4:0] rm[2:0] rd[4:0] 1001011)
INSTRUCTION(FNMADD_S, rs3[4:0] 00 rs2[4:0] rs1[4:0] rm[2:0] rd[4:0] 1001111)
INSTRUCTION(FMV_X_W, 1110000 00000 rs1[4:0] 000 rd[4:0] 1010011)
INSTRUCTION(FMV_W_X, 1111000 00000 rs1[4:0] 000 rd[4:0] 1010011)

/// 64F
INSTRUCTION(FCVT_L_S, 1100000 00010 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FCVT_LU_S, 1100000 00011 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FCVT_S_L, 1101000 00010 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FCVT_S_LU, 1101000 00011 rs1[4:0] rm[2:0] rd[4:0] 1010011)

/// 32D
INSTRUCTION(FLD, offset[11:0] rs1[4:0] 011 rd[4:0] 0000111)
INSTRUCTION(FSD, offset[11:5] rs1[4:0] rs2[4:0] 011 offset[4:0] 0100111)
INSTRUCTION(FADD_D, 0000001 rs2[4:0] rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FSUB_D, 0000101 rs2[4:0] rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FMUL_D, 0001001 rs2[4:0] rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FDIV_D, 0001101 rs2[4:0] rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FSQRT_D, 0101101 00000 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FSGNJ_D, 0010001 rs2[4:0] rs1[4:0] 000 rd[4:0] 1010011)
INSTRUCTION(FSGNJN_D, 0010001 rs2[4:0] rs1[4:0] 001 rd[4:0] 1010011)
INSTRUCTION(FSGNJX_D, 0010001 rs2[4:0] rs1[4:0] 010 rd[4:0] 1010011)
INSTRUCTION(FMIN_D, 0010101 rs2[4:0] rs1[4:0] 000 rd[4:0] 1010011)
INSTRUCTION(FMAX_D, 0010101 rs2[4:0] rs1[4:0] 001 rd[4:0] 1010011)
INSTRUCTION(FEQ_D, 1010001 rs2[4:0] rs1[4:0] 010 rd[4:0] 1010011)
INSTRUCTION(FLT_D, 1010001 rs2[4:0] rs1[4:0] 001 rd[4:0] 1010011)
INSTRUCTION(FLE_D, 1010001 rs2[4:0] rs1[4:0] 000 rd[4:0] 1010011)
INSTRUCTION(FCLASS_D, 1110001 00000 rs1[4:0] 001 rd[4:0] 1010011)
INSTRUCTION(FMADD_D, rs3[4:0] 01 rs2[4:0] rs1[4:0] rm[2:0] rd[4:0] 1000011)
INSTRUCTION(FMSUB_D, rs3[4:0] 01 rs2[4:0] rs1[4:0] rm[2:0] rd[4:0] 1000111)
INSTRUCTION(FNMSUB_D, rs3[4:0] 01 rs2[4:0] rs1[4:0] rm[2:0] rd[4:0] 1001011)
INSTRUCTION(FNMADD_D, rs3[4:0] 01 rs2[4:0] rs1[4:0] rm[2:0] rd[4:0] 1001111)
INSTRUCTION(FCVT_W_D, 1100001 00000 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FCVT_WU_D, 1100001 00001 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FCVT_D_W, 1101001 00000 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FCVT_D_WU, 1101001 00001 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FCVT_S_D, 0100000 00001 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FCVT_D_S, 0100001 00000 rs1[4:0] rm[2:0] rd[4:0] 1010011)

/// 64D
INSTRUCTION(FCVT_L_D, 1100001 00010 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FCVT_LU_D, 1100001 00011 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FCVT_D_L, 1101001 00010 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FCVT_D_LU, 1101001 00011 rs1[4:0] rm[2:0] rd[4:0] 1010011)
INSTRUCTION(FMV_X_D, 1110001 00000 rs1[4:0] 000 rd[4:0] 1010011)
INSTRUCTION(FMV_D_X, 1111001 00000 rs1[4:0] 000 rd[4:0] 1010011)

/// 32C
INSTRUCTION(C_ADDI, 000 imm[5] rd[4:0] imm[4:0] 01)
INSTRUCTION(C_LI_W, 010 imm[5] rd[4:0] imm[4:0] 01)
INSTRUCTION(C_LUI_W, 011 nzimm[17] rd[4:0] nzimm[16:12] 01)
INSTRUCTION(C_MV, 1000 0 rs2[4:0] rd[4:0] 10)
INSTRUCTION(C_ADD, 1001 0 rs2[4:0] rd[4:0] 10)
INSTRUCTION(C_LW, 010 offset[5:3] rs1_[2:0] offset[2|6] rd_[2:0] 00)
INSTRUCTION(C_SW, 110 offset[5:3] rs1_[2:0] offset[2|6] rs2_[2:0] 00)
INSTRUCTION(C_J, 101 offset[11|4|9:8|10|6|7|3:1|5] 01)
INSTRUCTION(C_JAL, 001 offset[11|4|9:8|10|6|7|3:1|5] 01)
INSTRUCTION(C_BEQZ, 110 offset[8|4:3] rs1_[2:0] offset[7:6|2:1|5] 01)
INSTRUCTION(C_BNEZ, 111 offset[8|4:3] rs1_[2:0] offset[7:6|2:1|5] 01)
INSTRUCTION(C_ADDI16SP, 011 nzimm[9] 00010 nzimm[4|6|8:7|5] 01)
INSTRUCTION(C_LWSP, 010 offset[5] rd[4:0] offset[4:2|7:6] 10)
INSTRUCTION(C_SWSP, 110 offset[5:2|7:6] rs2[4:0] 10)
INSTRUCTION(C_NOP, 000 0 00000 00000 01)
INSTRUCTION(C_EBREAK, 100 1 00000 00000 10)
INSTRUCTION(C_ADDI4SPN, 000 nzuimm[5:4|9:6|2|3] rd_[2:0] 00)
INSTRUCTION(C_SLLI_W, 000 imm[5] rd[4:0] imm[4:0] 10) // shamt
INSTRUCTION(C_SRLI_W, 100 imm[5] 00 rd_[2:0] imm[4:0] 01) // shamt
INSTRUCTION(C_ANDI, 100 imm[5] 10 rd_[2:0] imm[4:0] 01)
INSTRUCTION(C_SUB, 100 0 11 rd_[2:0] 00 rs2_[2:0] 01)
INSTRUCTION(C_XOR, 100 0 11 rd_[2:0] 01 rs2_[2:0] 01)
INSTRUCTION(C_OR, 100 0 11 rd_[2:0] 10 rs2_[2:0] 01)
INSTRUCTION(C_AND, 100 0 11 rd_[2:0] 11 rs2_[2:0] 01)
INSTRUCTION(C_JR, 100 0 rs1[4:0] 00000 10)
INSTRUCTION(C_JALR, 100 1 rs1[4:0] 00000 10)

/// 64C
INSTRUCTION(C_ADDIW, 001 imm[5] rd[4:0] imm[4:0] 01)
INSTRUCTION(C_SUBW, 100 1 11 rd_[2:0] 00 rs2_[2:0] 01)
INSTRUCTION(C_ADDW, 100 1 11 rd_[2:0] 01 rs2_[2:0] 01)
INSTRUCTION(C_LD, 011 offset[5:3] rs1_[2:0] offset[7:6] rd_[2:0] 00)
INSTRUCTION(C_SD, 111 offset[5:3] rs1_[2:0] offset[7:6] rs2_[2:0] 00)
INSTRUCTION(C_LDSP, 011 offset[5] rd[4:0] offset[4:3|8:6] 10)
INSTRUCTION(C_SDSP, 111 offset[5:3|8:6] rs2[4:0] 10)
INSTRUCTION(C_LI_D, 010 imm[5] rd[4:0] imm[4:0] 01)
INSTRUCTION(C_LUI_D, 011 nzimm[17] rd[4:0] nzimm[16:12] 01)
INSTRUCTION(C_SLLI_D, 000 0 rd[4:0] uimm[5|4:0] 10)
INSTRUCTION(C_SRLI_D, 100 0 00 rd_[2:0] uimm[5|4:0] 01)
INSTRUCTION(C_SRAI, 100 0 01 rd_[2:0] uimm[5|4:0] 01)

// clang-format on
