$date
	Fri Apr 12 07:40:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_latch_tb $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # r $end
$var reg 1 $ s $end
$scope module uut $end
$var wire 1 # r $end
$var wire 1 $ s $end
$var reg 1 " q $end
$var reg 1 ! q_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#10
1"
0#
1$
#20
0"
0!
1#
0$
#30
z"
1!
0#
#40
x!
1#
1$
#50
0"
0$
#60
