$date
	Sat Apr 08 23:03:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Sign_Zero_Extend_tb $end
$var wire 32 ! U_TYPE [31:0] $end
$var wire 32 " S_TYPE [31:0] $end
$var wire 32 # J_TYPE [31:0] $end
$var wire 32 $ I_TYPE [31:0] $end
$var wire 32 % B_TYPE [31:0] $end
$var reg 32 & INSTRUCTION [31:0] $end
$scope module sign_zero_extend $end
$var wire 32 ' INSTRUCTION [31:0] $end
$var wire 32 ( U_TYPE [31:0] $end
$var wire 32 ) S_TYPE [31:0] $end
$var wire 32 * J_TYPE [31:0] $end
$var wire 32 + I_TYPE [31:0] $end
$var wire 32 , B_TYPE [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111111111111001011101010110 ,
b11111111111111111111101011100101 +
b11111111111101110101101011100100 *
b11111111111111111111101011101010 )
b10101110010101110101000000000000 (
b10101110010101110101010101111010 '
b10101110010101110101010101111010 &
b11111111111111111001011101010110 %
b11111111111111111111101011100101 $
b11111111111101110101101011100100 #
b11111111111111111111101011101010 "
b10101110010101110101000000000000 !
$end
#10
b110101011111010 %
b110101011111010 ,
b1010100100101000110000000000000 !
b1010100100101000110000000000000 (
b1000110110101001000 #
b1000110110101001000 *
b10101001001 $
b10101001001 +
b10101011111 "
b10101011111 )
b1010100100101000110111110111011 &
b1010100100101000110111110111011 '
#20
