Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec  5 11:15:28 2025
| Host         : DESKTOP-P6E1QB7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_uart_aes_control_sets_placed.rpt
| Design       : top_uart_aes
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   161 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    34 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             412 |          165 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+
|     Clock Signal     |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | U_TX/o_tx_ser_i_1_n_0          |                                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_7[0]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_4[0]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_5[1]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_7[1]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[4][0]       |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_3[0]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_8[0]     |                                |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_9[1]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_3[1]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_2[1]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_11[1]    |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_9[0]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_4[1]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[4][1]       |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_6[0]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_6[1]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_5[0]     |                                |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_8[1]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_2[0]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | AES/round                      |                                |                4 |              4 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_0[1]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/E[0]                      |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0][0]       |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_1[1]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_10[0]    |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_11[0]    |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_12[0]    |                                |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/E[1]                      |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_10[1]    |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0][1]       |                                |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_0[0]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_12[1]    |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/hex_count_reg[0]_1[0]     |                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/aes_busy_reg              |                                |                3 |              5 |         1.67 |
|  CLK100MHZ_IBUF_BUFG | U_TX/tx_data                   |                                |                1 |              6 |         6.00 |
|  CLK100MHZ_IBUF_BUFG | U_TX/tx_act_reg_0[0]           |                                |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | U_TX/E[0]                      |                                |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | U_RX/clock_count[9]_i_2__0_n_0 | U_RX/clock_count[9]_i_1__0_n_0 |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | U_TX/clock_count_0             | U_TX/tx_done0                  |                3 |             10 |         3.33 |
|  CLK100MHZ_IBUF_BUFG |                                |                                |               14 |             42 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | AES/state                      |                                |               58 |            128 |         2.21 |
|  CLK100MHZ_IBUF_BUFG | AES/FSM_onehot_cs[3]_i_1_n_0   |                                |               57 |            128 |         2.25 |
+----------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+


