#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55bb9d26a4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55bb9d33a870 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fdbfcd00018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bb9d33b5f0_0 .net "clk", 0 0, o0x7fdbfcd00018;  0 drivers
o0x7fdbfcd00048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55bb9d3408b0_0 .net "data_address", 31 0, o0x7fdbfcd00048;  0 drivers
o0x7fdbfcd00078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bb9d340be0_0 .net "data_read", 0 0, o0x7fdbfcd00078;  0 drivers
v0x55bb9d341940_0 .var "data_readdata", 31 0;
o0x7fdbfcd000d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bb9d3442a0_0 .net "data_write", 0 0, o0x7fdbfcd000d8;  0 drivers
o0x7fdbfcd00108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55bb9d344fc0_0 .net "data_writedata", 31 0, o0x7fdbfcd00108;  0 drivers
S_0x55bb9d315030 .scope module, "div_tb" "div_tb" 4 1;
 .timescale 0 0;
v0x55bb9d369a50_0 .net "active", 0 0, L_0x55bb9d383fb0;  1 drivers
v0x55bb9d369b10_0 .var "clk", 0 0;
v0x55bb9d369bb0_0 .var "clk_enable", 0 0;
v0x55bb9d369ca0_0 .net "data_address", 31 0, L_0x55bb9d381b80;  1 drivers
v0x55bb9d369d40_0 .net "data_read", 0 0, L_0x55bb9d37f700;  1 drivers
v0x55bb9d369e30_0 .var "data_readdata", 31 0;
v0x55bb9d369f00_0 .net "data_write", 0 0, L_0x55bb9d37f520;  1 drivers
v0x55bb9d369fd0_0 .net "data_writedata", 31 0, L_0x55bb9d381870;  1 drivers
v0x55bb9d36a0a0_0 .net "instr_address", 31 0, L_0x55bb9d382ee0;  1 drivers
v0x55bb9d36a200_0 .var "instr_readdata", 31 0;
v0x55bb9d36a2a0_0 .net "register_v0", 31 0, L_0x55bb9d381800;  1 drivers
v0x55bb9d36a390_0 .var "reset", 0 0;
S_0x55bb9d327cf0 .scope begin, "$unm_blk_3" "$unm_blk_3" 4 36, 4 36 0, S_0x55bb9d315030;
 .timescale 0 0;
v0x55bb9d35b700_0 .var "expected_q", 31 0;
v0x55bb9d35b800_0 .var "expected_r", 31 0;
v0x55bb9d35b8e0_0 .var "funct", 5 0;
v0x55bb9d35b9a0_0 .var "i", 4 0;
v0x55bb9d35ba80_0 .var "imm", 15 0;
v0x55bb9d35bbb0_0 .var "imm_instr", 31 0;
v0x55bb9d35bc90_0 .var "opcode", 5 0;
v0x55bb9d35bd70_0 .var "r_instr", 31 0;
v0x55bb9d35be50_0 .var "rd", 4 0;
v0x55bb9d35bf30_0 .var "rs", 4 0;
v0x55bb9d35c010_0 .var "rt", 4 0;
v0x55bb9d35c0f0_0 .var "shamt", 4 0;
v0x55bb9d35c1d0_0 .var "test", 31 0;
E_0x55bb9d2b42b0 .event posedge, v0x55bb9d35e100_0;
S_0x55bb9d328120 .scope module, "dut" "mips_cpu_harvard" 4 137, 5 1 0, S_0x55bb9d315030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55bb9d33b4d0 .functor OR 1, L_0x55bb9d37af00, L_0x55bb9d37b180, C4<0>, C4<0>;
L_0x55bb9d340ac0 .functor BUFZ 1, L_0x55bb9d37a960, C4<0>, C4<0>, C4<0>;
L_0x55bb9d341820 .functor BUFZ 1, L_0x55bb9d37ab00, C4<0>, C4<0>, C4<0>;
L_0x55bb9d344100 .functor BUFZ 1, L_0x55bb9d37ab00, C4<0>, C4<0>, C4<0>;
L_0x55bb9d37b6c0 .functor AND 1, L_0x55bb9d37a960, L_0x55bb9d37b9c0, C4<1>, C4<1>;
L_0x55bb9d344ea0 .functor OR 1, L_0x55bb9d37b6c0, L_0x55bb9d37b5a0, C4<0>, C4<0>;
L_0x55bb9d2e53f0 .functor OR 1, L_0x55bb9d344ea0, L_0x55bb9d37b7d0, C4<0>, C4<0>;
L_0x55bb9d37bc60 .functor OR 1, L_0x55bb9d2e53f0, L_0x55bb9d37d2c0, C4<0>, C4<0>;
L_0x55bb9d37bd70 .functor OR 1, L_0x55bb9d37bc60, L_0x55bb9d37ca20, C4<0>, C4<0>;
L_0x55bb9d37be30 .functor BUFZ 1, L_0x55bb9d37ac20, C4<0>, C4<0>, C4<0>;
L_0x55bb9d37c910 .functor AND 1, L_0x55bb9d37c380, L_0x55bb9d37c6e0, C4<1>, C4<1>;
L_0x55bb9d37ca20 .functor OR 1, L_0x55bb9d37c080, L_0x55bb9d37c910, C4<0>, C4<0>;
L_0x55bb9d37d2c0 .functor AND 1, L_0x55bb9d37cdf0, L_0x55bb9d37d0a0, C4<1>, C4<1>;
L_0x55bb9d37da70 .functor OR 1, L_0x55bb9d37d510, L_0x55bb9d37d830, C4<0>, C4<0>;
L_0x55bb9d37cb80 .functor OR 1, L_0x55bb9d37dfe0, L_0x55bb9d37e2e0, C4<0>, C4<0>;
L_0x55bb9d37e1c0 .functor AND 1, L_0x55bb9d37dcf0, L_0x55bb9d37cb80, C4<1>, C4<1>;
L_0x55bb9d37eae0 .functor OR 1, L_0x55bb9d37e770, L_0x55bb9d37e9f0, C4<0>, C4<0>;
L_0x55bb9d37ede0 .functor OR 1, L_0x55bb9d37eae0, L_0x55bb9d37ebf0, C4<0>, C4<0>;
L_0x55bb9d37ef90 .functor AND 1, L_0x55bb9d37a960, L_0x55bb9d37ede0, C4<1>, C4<1>;
L_0x55bb9d37f140 .functor AND 1, L_0x55bb9d37a960, L_0x55bb9d37f050, C4<1>, C4<1>;
L_0x55bb9d37f460 .functor AND 1, L_0x55bb9d37a960, L_0x55bb9d37eef0, C4<1>, C4<1>;
L_0x55bb9d37f700 .functor BUFZ 1, L_0x55bb9d341820, C4<0>, C4<0>, C4<0>;
L_0x55bb9d380390 .functor AND 1, L_0x55bb9d383fb0, L_0x55bb9d37bd70, C4<1>, C4<1>;
L_0x55bb9d3804a0 .functor OR 1, L_0x55bb9d37ca20, L_0x55bb9d37d2c0, C4<0>, C4<0>;
L_0x55bb9d381870 .functor BUFZ 32, L_0x55bb9d3816f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bb9d381930 .functor BUFZ 32, L_0x55bb9d380680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bb9d381a80 .functor BUFZ 32, L_0x55bb9d3816f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bb9d381b80 .functor BUFZ 32, v0x55bb9d35d190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bb9d382b80 .functor AND 1, v0x55bb9d369bb0_0, L_0x55bb9d37ef90, C4<1>, C4<1>;
L_0x55bb9d382bf0 .functor AND 1, L_0x55bb9d382b80, v0x55bb9d366be0_0, C4<1>, C4<1>;
L_0x55bb9d382ee0 .functor BUFZ 32, v0x55bb9d35e1c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bb9d383fb0 .functor BUFZ 1, v0x55bb9d366be0_0, C4<0>, C4<0>, C4<0>;
L_0x55bb9d384130 .functor AND 1, v0x55bb9d369bb0_0, v0x55bb9d366be0_0, C4<1>, C4<1>;
v0x55bb9d360ee0_0 .net *"_ivl_100", 31 0, L_0x55bb9d37cbf0;  1 drivers
L_0x7fdbfccb7498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d360fe0_0 .net *"_ivl_103", 25 0, L_0x7fdbfccb7498;  1 drivers
L_0x7fdbfccb74e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d3610c0_0 .net/2u *"_ivl_104", 31 0, L_0x7fdbfccb74e0;  1 drivers
v0x55bb9d361180_0 .net *"_ivl_106", 0 0, L_0x55bb9d37cdf0;  1 drivers
v0x55bb9d361240_0 .net *"_ivl_109", 5 0, L_0x55bb9d37d000;  1 drivers
L_0x7fdbfccb7528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55bb9d361320_0 .net/2u *"_ivl_110", 5 0, L_0x7fdbfccb7528;  1 drivers
v0x55bb9d361400_0 .net *"_ivl_112", 0 0, L_0x55bb9d37d0a0;  1 drivers
v0x55bb9d3614c0_0 .net *"_ivl_116", 31 0, L_0x55bb9d37d420;  1 drivers
L_0x7fdbfccb7570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d3615a0_0 .net *"_ivl_119", 25 0, L_0x7fdbfccb7570;  1 drivers
L_0x7fdbfccb70a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55bb9d361680_0 .net/2u *"_ivl_12", 5 0, L_0x7fdbfccb70a8;  1 drivers
L_0x7fdbfccb75b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55bb9d361760_0 .net/2u *"_ivl_120", 31 0, L_0x7fdbfccb75b8;  1 drivers
v0x55bb9d361840_0 .net *"_ivl_122", 0 0, L_0x55bb9d37d510;  1 drivers
v0x55bb9d361900_0 .net *"_ivl_124", 31 0, L_0x55bb9d37d740;  1 drivers
L_0x7fdbfccb7600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d3619e0_0 .net *"_ivl_127", 25 0, L_0x7fdbfccb7600;  1 drivers
L_0x7fdbfccb7648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55bb9d361ac0_0 .net/2u *"_ivl_128", 31 0, L_0x7fdbfccb7648;  1 drivers
v0x55bb9d361ba0_0 .net *"_ivl_130", 0 0, L_0x55bb9d37d830;  1 drivers
v0x55bb9d361c60_0 .net *"_ivl_134", 31 0, L_0x55bb9d37dc00;  1 drivers
L_0x7fdbfccb7690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d361e50_0 .net *"_ivl_137", 25 0, L_0x7fdbfccb7690;  1 drivers
L_0x7fdbfccb76d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d361f30_0 .net/2u *"_ivl_138", 31 0, L_0x7fdbfccb76d8;  1 drivers
v0x55bb9d362010_0 .net *"_ivl_140", 0 0, L_0x55bb9d37dcf0;  1 drivers
v0x55bb9d3620d0_0 .net *"_ivl_143", 5 0, L_0x55bb9d37df40;  1 drivers
L_0x7fdbfccb7720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55bb9d3621b0_0 .net/2u *"_ivl_144", 5 0, L_0x7fdbfccb7720;  1 drivers
v0x55bb9d362290_0 .net *"_ivl_146", 0 0, L_0x55bb9d37dfe0;  1 drivers
v0x55bb9d362350_0 .net *"_ivl_149", 5 0, L_0x55bb9d37e240;  1 drivers
L_0x7fdbfccb7768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d362430_0 .net/2u *"_ivl_150", 5 0, L_0x7fdbfccb7768;  1 drivers
v0x55bb9d362510_0 .net *"_ivl_152", 0 0, L_0x55bb9d37e2e0;  1 drivers
v0x55bb9d3625d0_0 .net *"_ivl_155", 0 0, L_0x55bb9d37cb80;  1 drivers
v0x55bb9d362690_0 .net *"_ivl_159", 1 0, L_0x55bb9d37e680;  1 drivers
L_0x7fdbfccb70f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55bb9d362770_0 .net/2u *"_ivl_16", 5 0, L_0x7fdbfccb70f0;  1 drivers
L_0x7fdbfccb77b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55bb9d362850_0 .net/2u *"_ivl_160", 1 0, L_0x7fdbfccb77b0;  1 drivers
v0x55bb9d362930_0 .net *"_ivl_162", 0 0, L_0x55bb9d37e770;  1 drivers
L_0x7fdbfccb77f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55bb9d3629f0_0 .net/2u *"_ivl_164", 5 0, L_0x7fdbfccb77f8;  1 drivers
v0x55bb9d362ad0_0 .net *"_ivl_166", 0 0, L_0x55bb9d37e9f0;  1 drivers
v0x55bb9d362b90_0 .net *"_ivl_169", 0 0, L_0x55bb9d37eae0;  1 drivers
L_0x7fdbfccb7840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55bb9d362c50_0 .net/2u *"_ivl_170", 5 0, L_0x7fdbfccb7840;  1 drivers
v0x55bb9d362d30_0 .net *"_ivl_172", 0 0, L_0x55bb9d37ebf0;  1 drivers
v0x55bb9d362df0_0 .net *"_ivl_175", 0 0, L_0x55bb9d37ede0;  1 drivers
L_0x7fdbfccb7888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d362eb0_0 .net/2u *"_ivl_178", 5 0, L_0x7fdbfccb7888;  1 drivers
v0x55bb9d362f90_0 .net *"_ivl_180", 0 0, L_0x55bb9d37f050;  1 drivers
L_0x7fdbfccb78d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55bb9d363050_0 .net/2u *"_ivl_184", 5 0, L_0x7fdbfccb78d0;  1 drivers
v0x55bb9d363130_0 .net *"_ivl_186", 0 0, L_0x55bb9d37eef0;  1 drivers
L_0x7fdbfccb7918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bb9d3631f0_0 .net/2u *"_ivl_190", 0 0, L_0x7fdbfccb7918;  1 drivers
v0x55bb9d3632d0_0 .net *"_ivl_20", 31 0, L_0x55bb9d37adc0;  1 drivers
L_0x7fdbfccb7960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55bb9d3633b0_0 .net/2u *"_ivl_200", 4 0, L_0x7fdbfccb7960;  1 drivers
v0x55bb9d363490_0 .net *"_ivl_203", 4 0, L_0x55bb9d37fc20;  1 drivers
v0x55bb9d363570_0 .net *"_ivl_205", 4 0, L_0x55bb9d37fe40;  1 drivers
v0x55bb9d363650_0 .net *"_ivl_206", 4 0, L_0x55bb9d37fee0;  1 drivers
v0x55bb9d363730_0 .net *"_ivl_213", 0 0, L_0x55bb9d3804a0;  1 drivers
L_0x7fdbfccb79a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55bb9d3637f0_0 .net/2u *"_ivl_214", 31 0, L_0x7fdbfccb79a8;  1 drivers
v0x55bb9d3638d0_0 .net *"_ivl_216", 31 0, L_0x55bb9d3805e0;  1 drivers
v0x55bb9d3639b0_0 .net *"_ivl_218", 31 0, L_0x55bb9d380890;  1 drivers
v0x55bb9d363a90_0 .net *"_ivl_220", 31 0, L_0x55bb9d380a20;  1 drivers
v0x55bb9d363b70_0 .net *"_ivl_222", 31 0, L_0x55bb9d380d60;  1 drivers
L_0x7fdbfccb7138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d363c50_0 .net *"_ivl_23", 25 0, L_0x7fdbfccb7138;  1 drivers
v0x55bb9d363d30_0 .net *"_ivl_235", 0 0, L_0x55bb9d382b80;  1 drivers
L_0x7fdbfccb7ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55bb9d363df0_0 .net/2u *"_ivl_238", 31 0, L_0x7fdbfccb7ac8;  1 drivers
L_0x7fdbfccb7180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55bb9d363ed0_0 .net/2u *"_ivl_24", 31 0, L_0x7fdbfccb7180;  1 drivers
v0x55bb9d363fb0_0 .net *"_ivl_243", 15 0, L_0x55bb9d383040;  1 drivers
v0x55bb9d364090_0 .net *"_ivl_244", 17 0, L_0x55bb9d3832b0;  1 drivers
L_0x7fdbfccb7b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bb9d364170_0 .net *"_ivl_247", 1 0, L_0x7fdbfccb7b10;  1 drivers
v0x55bb9d364250_0 .net *"_ivl_250", 15 0, L_0x55bb9d3833f0;  1 drivers
L_0x7fdbfccb7b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bb9d364330_0 .net *"_ivl_252", 1 0, L_0x7fdbfccb7b58;  1 drivers
v0x55bb9d364410_0 .net *"_ivl_255", 0 0, L_0x55bb9d383800;  1 drivers
L_0x7fdbfccb7ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55bb9d3644f0_0 .net/2u *"_ivl_256", 13 0, L_0x7fdbfccb7ba0;  1 drivers
L_0x7fdbfccb7be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d3645d0_0 .net/2u *"_ivl_258", 13 0, L_0x7fdbfccb7be8;  1 drivers
v0x55bb9d364ac0_0 .net *"_ivl_26", 0 0, L_0x55bb9d37af00;  1 drivers
v0x55bb9d364b80_0 .net *"_ivl_260", 13 0, L_0x55bb9d383ae0;  1 drivers
v0x55bb9d364c60_0 .net *"_ivl_28", 31 0, L_0x55bb9d37b090;  1 drivers
L_0x7fdbfccb71c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d364d40_0 .net *"_ivl_31", 25 0, L_0x7fdbfccb71c8;  1 drivers
L_0x7fdbfccb7210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55bb9d364e20_0 .net/2u *"_ivl_32", 31 0, L_0x7fdbfccb7210;  1 drivers
v0x55bb9d364f00_0 .net *"_ivl_34", 0 0, L_0x55bb9d37b180;  1 drivers
v0x55bb9d364fc0_0 .net *"_ivl_4", 31 0, L_0x55bb9d36a800;  1 drivers
v0x55bb9d3650a0_0 .net *"_ivl_45", 2 0, L_0x55bb9d37b470;  1 drivers
L_0x7fdbfccb7258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55bb9d365180_0 .net/2u *"_ivl_46", 2 0, L_0x7fdbfccb7258;  1 drivers
v0x55bb9d365260_0 .net *"_ivl_51", 2 0, L_0x55bb9d37b730;  1 drivers
L_0x7fdbfccb72a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55bb9d365340_0 .net/2u *"_ivl_52", 2 0, L_0x7fdbfccb72a0;  1 drivers
v0x55bb9d365420_0 .net *"_ivl_57", 0 0, L_0x55bb9d37b9c0;  1 drivers
v0x55bb9d3654e0_0 .net *"_ivl_59", 0 0, L_0x55bb9d37b6c0;  1 drivers
v0x55bb9d3655a0_0 .net *"_ivl_61", 0 0, L_0x55bb9d344ea0;  1 drivers
v0x55bb9d365660_0 .net *"_ivl_63", 0 0, L_0x55bb9d2e53f0;  1 drivers
v0x55bb9d365720_0 .net *"_ivl_65", 0 0, L_0x55bb9d37bc60;  1 drivers
L_0x7fdbfccb7018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d3657e0_0 .net *"_ivl_7", 25 0, L_0x7fdbfccb7018;  1 drivers
v0x55bb9d3658c0_0 .net *"_ivl_70", 31 0, L_0x55bb9d37bf50;  1 drivers
L_0x7fdbfccb72e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d3659a0_0 .net *"_ivl_73", 25 0, L_0x7fdbfccb72e8;  1 drivers
L_0x7fdbfccb7330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55bb9d365a80_0 .net/2u *"_ivl_74", 31 0, L_0x7fdbfccb7330;  1 drivers
v0x55bb9d365b60_0 .net *"_ivl_76", 0 0, L_0x55bb9d37c080;  1 drivers
v0x55bb9d365c20_0 .net *"_ivl_78", 31 0, L_0x55bb9d37c1f0;  1 drivers
L_0x7fdbfccb7060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d365d00_0 .net/2u *"_ivl_8", 31 0, L_0x7fdbfccb7060;  1 drivers
L_0x7fdbfccb7378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d365de0_0 .net *"_ivl_81", 25 0, L_0x7fdbfccb7378;  1 drivers
L_0x7fdbfccb73c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55bb9d365ec0_0 .net/2u *"_ivl_82", 31 0, L_0x7fdbfccb73c0;  1 drivers
v0x55bb9d365fa0_0 .net *"_ivl_84", 0 0, L_0x55bb9d37c380;  1 drivers
v0x55bb9d366060_0 .net *"_ivl_87", 0 0, L_0x55bb9d37c4f0;  1 drivers
v0x55bb9d366140_0 .net *"_ivl_88", 31 0, L_0x55bb9d37c290;  1 drivers
L_0x7fdbfccb7408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d366220_0 .net *"_ivl_91", 30 0, L_0x7fdbfccb7408;  1 drivers
L_0x7fdbfccb7450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55bb9d366300_0 .net/2u *"_ivl_92", 31 0, L_0x7fdbfccb7450;  1 drivers
v0x55bb9d3663e0_0 .net *"_ivl_94", 0 0, L_0x55bb9d37c6e0;  1 drivers
v0x55bb9d3664a0_0 .net *"_ivl_97", 0 0, L_0x55bb9d37c910;  1 drivers
v0x55bb9d366560_0 .net "active", 0 0, L_0x55bb9d383fb0;  alias, 1 drivers
v0x55bb9d366620_0 .net "alu_op1", 31 0, L_0x55bb9d381930;  1 drivers
v0x55bb9d3666e0_0 .net "alu_op2", 31 0, L_0x55bb9d381a80;  1 drivers
v0x55bb9d3667a0_0 .net "alui_instr", 0 0, L_0x55bb9d37b5a0;  1 drivers
v0x55bb9d366860_0 .net "b_flag", 0 0, v0x55bb9d35ccc0_0;  1 drivers
v0x55bb9d366900_0 .net "b_imm", 17 0, L_0x55bb9d3836c0;  1 drivers
v0x55bb9d3669c0_0 .net "b_offset", 31 0, L_0x55bb9d383c70;  1 drivers
v0x55bb9d366aa0_0 .net "clk", 0 0, v0x55bb9d369b10_0;  1 drivers
v0x55bb9d366b40_0 .net "clk_enable", 0 0, v0x55bb9d369bb0_0;  1 drivers
v0x55bb9d366be0_0 .var "cpu_active", 0 0;
v0x55bb9d366c80_0 .net "curr_addr", 31 0, v0x55bb9d35e1c0_0;  1 drivers
v0x55bb9d366d70_0 .net "curr_addr_p4", 31 0, L_0x55bb9d382e40;  1 drivers
v0x55bb9d366e30_0 .net "data_address", 31 0, L_0x55bb9d381b80;  alias, 1 drivers
v0x55bb9d366f10_0 .net "data_read", 0 0, L_0x55bb9d37f700;  alias, 1 drivers
v0x55bb9d366fd0_0 .net "data_readdata", 31 0, v0x55bb9d369e30_0;  1 drivers
v0x55bb9d3670b0_0 .net "data_write", 0 0, L_0x55bb9d37f520;  alias, 1 drivers
v0x55bb9d367170_0 .net "data_writedata", 31 0, L_0x55bb9d381870;  alias, 1 drivers
v0x55bb9d367250_0 .net "funct_code", 5 0, L_0x55bb9d36a6d0;  1 drivers
v0x55bb9d367330_0 .net "hi_out", 31 0, v0x55bb9d35e880_0;  1 drivers
v0x55bb9d367420_0 .net "hl_reg_enable", 0 0, L_0x55bb9d382bf0;  1 drivers
v0x55bb9d3674c0_0 .net "instr_address", 31 0, L_0x55bb9d382ee0;  alias, 1 drivers
v0x55bb9d367580_0 .net "instr_opcode", 5 0, L_0x55bb9d36a630;  1 drivers
v0x55bb9d367660_0 .net "instr_readdata", 31 0, v0x55bb9d36a200_0;  1 drivers
v0x55bb9d367720_0 .net "j_imm", 0 0, L_0x55bb9d37da70;  1 drivers
v0x55bb9d3677c0_0 .net "j_reg", 0 0, L_0x55bb9d37e1c0;  1 drivers
v0x55bb9d367880_0 .net "l_type", 0 0, L_0x55bb9d37b7d0;  1 drivers
v0x55bb9d367940_0 .net "link_const", 0 0, L_0x55bb9d37ca20;  1 drivers
v0x55bb9d367a00_0 .net "link_reg", 0 0, L_0x55bb9d37d2c0;  1 drivers
v0x55bb9d367ac0_0 .net "lo_out", 31 0, v0x55bb9d35f0d0_0;  1 drivers
v0x55bb9d367bb0_0 .net "lw", 0 0, L_0x55bb9d37ab00;  1 drivers
v0x55bb9d367c50_0 .net "mem_read", 0 0, L_0x55bb9d341820;  1 drivers
v0x55bb9d367d10_0 .net "mem_to_reg", 0 0, L_0x55bb9d344100;  1 drivers
v0x55bb9d3685e0_0 .net "mem_write", 0 0, L_0x55bb9d37be30;  1 drivers
v0x55bb9d3686a0_0 .net "memaddroffset", 31 0, v0x55bb9d35d190_0;  1 drivers
v0x55bb9d368790_0 .net "mfhi", 0 0, L_0x55bb9d37f140;  1 drivers
v0x55bb9d368830_0 .net "mflo", 0 0, L_0x55bb9d37f460;  1 drivers
v0x55bb9d3688f0_0 .net "movefrom", 0 0, L_0x55bb9d33b4d0;  1 drivers
v0x55bb9d3689b0_0 .net "muldiv", 0 0, L_0x55bb9d37ef90;  1 drivers
v0x55bb9d368a70_0 .var "next_instr_addr", 31 0;
v0x55bb9d368b60_0 .net "pc_enable", 0 0, L_0x55bb9d384130;  1 drivers
v0x55bb9d368c30_0 .net "r_format", 0 0, L_0x55bb9d37a960;  1 drivers
v0x55bb9d368cd0_0 .net "reg_a_read_data", 31 0, L_0x55bb9d380680;  1 drivers
v0x55bb9d368da0_0 .net "reg_a_read_index", 4 0, L_0x55bb9d37f8d0;  1 drivers
v0x55bb9d368e70_0 .net "reg_b_read_data", 31 0, L_0x55bb9d3816f0;  1 drivers
v0x55bb9d368f40_0 .net "reg_b_read_index", 4 0, L_0x55bb9d37fb30;  1 drivers
v0x55bb9d369010_0 .net "reg_dst", 0 0, L_0x55bb9d340ac0;  1 drivers
v0x55bb9d3690b0_0 .net "reg_write", 0 0, L_0x55bb9d37bd70;  1 drivers
v0x55bb9d369170_0 .net "reg_write_data", 31 0, L_0x55bb9d380ef0;  1 drivers
v0x55bb9d369260_0 .net "reg_write_enable", 0 0, L_0x55bb9d380390;  1 drivers
v0x55bb9d369330_0 .net "reg_write_index", 4 0, L_0x55bb9d380200;  1 drivers
v0x55bb9d369400_0 .net "register_v0", 31 0, L_0x55bb9d381800;  alias, 1 drivers
v0x55bb9d3694d0_0 .net "reset", 0 0, v0x55bb9d36a390_0;  1 drivers
v0x55bb9d369600_0 .net "result", 31 0, v0x55bb9d35d5f0_0;  1 drivers
v0x55bb9d3696d0_0 .net "result_hi", 31 0, v0x55bb9d35cef0_0;  1 drivers
v0x55bb9d369770_0 .net "result_lo", 31 0, v0x55bb9d35d0b0_0;  1 drivers
v0x55bb9d369810_0 .net "sw", 0 0, L_0x55bb9d37ac20;  1 drivers
E_0x55bb9d2b5d70/0 .event anyedge, v0x55bb9d35ccc0_0, v0x55bb9d366d70_0, v0x55bb9d3669c0_0, v0x55bb9d367720_0;
E_0x55bb9d2b5d70/1 .event anyedge, v0x55bb9d35cfd0_0, v0x55bb9d3677c0_0, v0x55bb9d35fec0_0;
E_0x55bb9d2b5d70 .event/or E_0x55bb9d2b5d70/0, E_0x55bb9d2b5d70/1;
L_0x55bb9d36a630 .part v0x55bb9d36a200_0, 26, 6;
L_0x55bb9d36a6d0 .part v0x55bb9d36a200_0, 0, 6;
L_0x55bb9d36a800 .concat [ 6 26 0 0], L_0x55bb9d36a630, L_0x7fdbfccb7018;
L_0x55bb9d37a960 .cmp/eq 32, L_0x55bb9d36a800, L_0x7fdbfccb7060;
L_0x55bb9d37ab00 .cmp/eq 6, L_0x55bb9d36a630, L_0x7fdbfccb70a8;
L_0x55bb9d37ac20 .cmp/eq 6, L_0x55bb9d36a630, L_0x7fdbfccb70f0;
L_0x55bb9d37adc0 .concat [ 6 26 0 0], L_0x55bb9d36a630, L_0x7fdbfccb7138;
L_0x55bb9d37af00 .cmp/eq 32, L_0x55bb9d37adc0, L_0x7fdbfccb7180;
L_0x55bb9d37b090 .concat [ 6 26 0 0], L_0x55bb9d36a630, L_0x7fdbfccb71c8;
L_0x55bb9d37b180 .cmp/eq 32, L_0x55bb9d37b090, L_0x7fdbfccb7210;
L_0x55bb9d37b470 .part L_0x55bb9d36a630, 3, 3;
L_0x55bb9d37b5a0 .cmp/eq 3, L_0x55bb9d37b470, L_0x7fdbfccb7258;
L_0x55bb9d37b730 .part L_0x55bb9d36a630, 3, 3;
L_0x55bb9d37b7d0 .cmp/eq 3, L_0x55bb9d37b730, L_0x7fdbfccb72a0;
L_0x55bb9d37b9c0 .reduce/nor L_0x55bb9d37ef90;
L_0x55bb9d37bf50 .concat [ 6 26 0 0], L_0x55bb9d36a630, L_0x7fdbfccb72e8;
L_0x55bb9d37c080 .cmp/eq 32, L_0x55bb9d37bf50, L_0x7fdbfccb7330;
L_0x55bb9d37c1f0 .concat [ 6 26 0 0], L_0x55bb9d36a630, L_0x7fdbfccb7378;
L_0x55bb9d37c380 .cmp/eq 32, L_0x55bb9d37c1f0, L_0x7fdbfccb73c0;
L_0x55bb9d37c4f0 .part v0x55bb9d36a200_0, 20, 1;
L_0x55bb9d37c290 .concat [ 1 31 0 0], L_0x55bb9d37c4f0, L_0x7fdbfccb7408;
L_0x55bb9d37c6e0 .cmp/eq 32, L_0x55bb9d37c290, L_0x7fdbfccb7450;
L_0x55bb9d37cbf0 .concat [ 6 26 0 0], L_0x55bb9d36a630, L_0x7fdbfccb7498;
L_0x55bb9d37cdf0 .cmp/eq 32, L_0x55bb9d37cbf0, L_0x7fdbfccb74e0;
L_0x55bb9d37d000 .part v0x55bb9d36a200_0, 0, 6;
L_0x55bb9d37d0a0 .cmp/eq 6, L_0x55bb9d37d000, L_0x7fdbfccb7528;
L_0x55bb9d37d420 .concat [ 6 26 0 0], L_0x55bb9d36a630, L_0x7fdbfccb7570;
L_0x55bb9d37d510 .cmp/eq 32, L_0x55bb9d37d420, L_0x7fdbfccb75b8;
L_0x55bb9d37d740 .concat [ 6 26 0 0], L_0x55bb9d36a630, L_0x7fdbfccb7600;
L_0x55bb9d37d830 .cmp/eq 32, L_0x55bb9d37d740, L_0x7fdbfccb7648;
L_0x55bb9d37dc00 .concat [ 6 26 0 0], L_0x55bb9d36a630, L_0x7fdbfccb7690;
L_0x55bb9d37dcf0 .cmp/eq 32, L_0x55bb9d37dc00, L_0x7fdbfccb76d8;
L_0x55bb9d37df40 .part v0x55bb9d36a200_0, 0, 6;
L_0x55bb9d37dfe0 .cmp/eq 6, L_0x55bb9d37df40, L_0x7fdbfccb7720;
L_0x55bb9d37e240 .part v0x55bb9d36a200_0, 0, 6;
L_0x55bb9d37e2e0 .cmp/eq 6, L_0x55bb9d37e240, L_0x7fdbfccb7768;
L_0x55bb9d37e680 .part L_0x55bb9d36a6d0, 3, 2;
L_0x55bb9d37e770 .cmp/eq 2, L_0x55bb9d37e680, L_0x7fdbfccb77b0;
L_0x55bb9d37e9f0 .cmp/eq 6, L_0x55bb9d36a6d0, L_0x7fdbfccb77f8;
L_0x55bb9d37ebf0 .cmp/eq 6, L_0x55bb9d36a6d0, L_0x7fdbfccb7840;
L_0x55bb9d37f050 .cmp/eq 6, L_0x55bb9d36a6d0, L_0x7fdbfccb7888;
L_0x55bb9d37eef0 .cmp/eq 6, L_0x55bb9d36a6d0, L_0x7fdbfccb78d0;
L_0x55bb9d37f520 .functor MUXZ 1, L_0x7fdbfccb7918, L_0x55bb9d37be30, L_0x55bb9d383fb0, C4<>;
L_0x55bb9d37f8d0 .part v0x55bb9d36a200_0, 21, 5;
L_0x55bb9d37fb30 .part v0x55bb9d36a200_0, 16, 5;
L_0x55bb9d37fc20 .part v0x55bb9d36a200_0, 11, 5;
L_0x55bb9d37fe40 .part v0x55bb9d36a200_0, 16, 5;
L_0x55bb9d37fee0 .functor MUXZ 5, L_0x55bb9d37fe40, L_0x55bb9d37fc20, L_0x55bb9d340ac0, C4<>;
L_0x55bb9d380200 .functor MUXZ 5, L_0x55bb9d37fee0, L_0x7fdbfccb7960, L_0x55bb9d37ca20, C4<>;
L_0x55bb9d3805e0 .arith/sum 32, L_0x55bb9d382e40, L_0x7fdbfccb79a8;
L_0x55bb9d380890 .functor MUXZ 32, v0x55bb9d35d5f0_0, v0x55bb9d369e30_0, L_0x55bb9d344100, C4<>;
L_0x55bb9d380a20 .functor MUXZ 32, L_0x55bb9d380890, v0x55bb9d35f0d0_0, L_0x55bb9d37f460, C4<>;
L_0x55bb9d380d60 .functor MUXZ 32, L_0x55bb9d380a20, v0x55bb9d35e880_0, L_0x55bb9d37f140, C4<>;
L_0x55bb9d380ef0 .functor MUXZ 32, L_0x55bb9d380d60, L_0x55bb9d3805e0, L_0x55bb9d3804a0, C4<>;
L_0x55bb9d382e40 .arith/sum 32, v0x55bb9d35e1c0_0, L_0x7fdbfccb7ac8;
L_0x55bb9d383040 .part v0x55bb9d36a200_0, 0, 16;
L_0x55bb9d3832b0 .concat [ 16 2 0 0], L_0x55bb9d383040, L_0x7fdbfccb7b10;
L_0x55bb9d3833f0 .part L_0x55bb9d3832b0, 0, 16;
L_0x55bb9d3836c0 .concat [ 2 16 0 0], L_0x7fdbfccb7b58, L_0x55bb9d3833f0;
L_0x55bb9d383800 .part L_0x55bb9d3836c0, 17, 1;
L_0x55bb9d383ae0 .functor MUXZ 14, L_0x7fdbfccb7be8, L_0x7fdbfccb7ba0, L_0x55bb9d383800, C4<>;
L_0x55bb9d383c70 .concat [ 18 14 0 0], L_0x55bb9d3836c0, L_0x55bb9d383ae0;
S_0x55bb9d33a4a0 .scope module, "cpu_alu" "alu" 5 158, 6 1 0, S_0x55bb9d328120;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55bb9d35c650_0 .net *"_ivl_10", 15 0, L_0x55bb9d382540;  1 drivers
L_0x7fdbfccb7a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb9d35c750_0 .net/2u *"_ivl_14", 15 0, L_0x7fdbfccb7a80;  1 drivers
v0x55bb9d35c830_0 .net *"_ivl_17", 15 0, L_0x55bb9d3827b0;  1 drivers
v0x55bb9d35c8f0_0 .net *"_ivl_5", 0 0, L_0x55bb9d381e20;  1 drivers
v0x55bb9d35c9d0_0 .net *"_ivl_6", 15 0, L_0x55bb9d381ec0;  1 drivers
v0x55bb9d35cb00_0 .net *"_ivl_9", 15 0, L_0x55bb9d382290;  1 drivers
v0x55bb9d35cbe0_0 .net "addr_rt", 4 0, L_0x55bb9d382ae0;  1 drivers
v0x55bb9d35ccc0_0 .var "b_flag", 0 0;
v0x55bb9d35cd80_0 .net "funct", 5 0, L_0x55bb9d381d80;  1 drivers
v0x55bb9d35cef0_0 .var "hi", 31 0;
v0x55bb9d35cfd0_0 .net "instructionword", 31 0, v0x55bb9d36a200_0;  alias, 1 drivers
v0x55bb9d35d0b0_0 .var "lo", 31 0;
v0x55bb9d35d190_0 .var "memaddroffset", 31 0;
v0x55bb9d35d270_0 .var "multresult", 63 0;
v0x55bb9d35d350_0 .net "op1", 31 0, L_0x55bb9d381930;  alias, 1 drivers
v0x55bb9d35d430_0 .net "op2", 31 0, L_0x55bb9d381a80;  alias, 1 drivers
v0x55bb9d35d510_0 .net "opcode", 5 0, L_0x55bb9d381ce0;  1 drivers
v0x55bb9d35d5f0_0 .var "result", 31 0;
v0x55bb9d35d6d0_0 .net "shamt", 4 0, L_0x55bb9d3829e0;  1 drivers
v0x55bb9d35d7b0_0 .net/s "sign_op1", 31 0, L_0x55bb9d381930;  alias, 1 drivers
v0x55bb9d35d870_0 .net/s "sign_op2", 31 0, L_0x55bb9d381a80;  alias, 1 drivers
v0x55bb9d35d910_0 .net "simmediatedata", 31 0, L_0x55bb9d382620;  1 drivers
v0x55bb9d35d9d0_0 .net "simmediatedatas", 31 0, L_0x55bb9d382620;  alias, 1 drivers
v0x55bb9d35da90_0 .net "uimmediatedata", 31 0, L_0x55bb9d3828a0;  1 drivers
v0x55bb9d35db50_0 .net "unsign_op1", 31 0, L_0x55bb9d381930;  alias, 1 drivers
v0x55bb9d35dc10_0 .net "unsign_op2", 31 0, L_0x55bb9d381a80;  alias, 1 drivers
v0x55bb9d35dd20_0 .var "unsigned_result", 31 0;
E_0x55bb9d28c7b0/0 .event anyedge, v0x55bb9d35d510_0, v0x55bb9d35cd80_0, v0x55bb9d35d430_0, v0x55bb9d35d6d0_0;
E_0x55bb9d28c7b0/1 .event anyedge, v0x55bb9d35d350_0, v0x55bb9d35d270_0, v0x55bb9d35cbe0_0, v0x55bb9d35d910_0;
E_0x55bb9d28c7b0/2 .event anyedge, v0x55bb9d35da90_0, v0x55bb9d35dd20_0;
E_0x55bb9d28c7b0 .event/or E_0x55bb9d28c7b0/0, E_0x55bb9d28c7b0/1, E_0x55bb9d28c7b0/2;
L_0x55bb9d381ce0 .part v0x55bb9d36a200_0, 26, 6;
L_0x55bb9d381d80 .part v0x55bb9d36a200_0, 0, 6;
L_0x55bb9d381e20 .part v0x55bb9d36a200_0, 15, 1;
LS_0x55bb9d381ec0_0_0 .concat [ 1 1 1 1], L_0x55bb9d381e20, L_0x55bb9d381e20, L_0x55bb9d381e20, L_0x55bb9d381e20;
LS_0x55bb9d381ec0_0_4 .concat [ 1 1 1 1], L_0x55bb9d381e20, L_0x55bb9d381e20, L_0x55bb9d381e20, L_0x55bb9d381e20;
LS_0x55bb9d381ec0_0_8 .concat [ 1 1 1 1], L_0x55bb9d381e20, L_0x55bb9d381e20, L_0x55bb9d381e20, L_0x55bb9d381e20;
LS_0x55bb9d381ec0_0_12 .concat [ 1 1 1 1], L_0x55bb9d381e20, L_0x55bb9d381e20, L_0x55bb9d381e20, L_0x55bb9d381e20;
L_0x55bb9d381ec0 .concat [ 4 4 4 4], LS_0x55bb9d381ec0_0_0, LS_0x55bb9d381ec0_0_4, LS_0x55bb9d381ec0_0_8, LS_0x55bb9d381ec0_0_12;
L_0x55bb9d382290 .part v0x55bb9d36a200_0, 0, 16;
L_0x55bb9d382540 .concat [ 16 0 0 0], L_0x55bb9d382290;
L_0x55bb9d382620 .concat [ 16 16 0 0], L_0x55bb9d382540, L_0x55bb9d381ec0;
L_0x55bb9d3827b0 .part v0x55bb9d36a200_0, 0, 16;
L_0x55bb9d3828a0 .concat [ 16 16 0 0], L_0x55bb9d3827b0, L_0x7fdbfccb7a80;
L_0x55bb9d3829e0 .part v0x55bb9d36a200_0, 6, 5;
L_0x55bb9d382ae0 .part v0x55bb9d36a200_0, 16, 5;
S_0x55bb9d35df50 .scope module, "cpu_pc" "pc" 5 235, 7 1 0, S_0x55bb9d328120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55bb9d35e100_0 .net "clk", 0 0, v0x55bb9d369b10_0;  alias, 1 drivers
v0x55bb9d35e1c0_0 .var "curr_addr", 31 0;
v0x55bb9d35e2a0_0 .net "enable", 0 0, L_0x55bb9d384130;  alias, 1 drivers
v0x55bb9d35e340_0 .net "next_addr", 31 0, v0x55bb9d368a70_0;  1 drivers
v0x55bb9d35e420_0 .net "reset", 0 0, v0x55bb9d36a390_0;  alias, 1 drivers
S_0x55bb9d35e5d0 .scope module, "hi" "hl_reg" 5 185, 8 1 0, S_0x55bb9d328120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55bb9d35e7b0_0 .net "clk", 0 0, v0x55bb9d369b10_0;  alias, 1 drivers
v0x55bb9d35e880_0 .var "data", 31 0;
v0x55bb9d35e940_0 .net "data_in", 31 0, v0x55bb9d35cef0_0;  alias, 1 drivers
v0x55bb9d35ea40_0 .net "data_out", 31 0, v0x55bb9d35e880_0;  alias, 1 drivers
v0x55bb9d35eb00_0 .net "enable", 0 0, L_0x55bb9d382bf0;  alias, 1 drivers
v0x55bb9d35ec10_0 .net "reset", 0 0, v0x55bb9d36a390_0;  alias, 1 drivers
S_0x55bb9d35ed60 .scope module, "lo" "hl_reg" 5 177, 8 1 0, S_0x55bb9d328120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55bb9d35efc0_0 .net "clk", 0 0, v0x55bb9d369b10_0;  alias, 1 drivers
v0x55bb9d35f0d0_0 .var "data", 31 0;
v0x55bb9d35f1b0_0 .net "data_in", 31 0, v0x55bb9d35d0b0_0;  alias, 1 drivers
v0x55bb9d35f280_0 .net "data_out", 31 0, v0x55bb9d35f0d0_0;  alias, 1 drivers
v0x55bb9d35f340_0 .net "enable", 0 0, L_0x55bb9d382bf0;  alias, 1 drivers
v0x55bb9d35f430_0 .net "reset", 0 0, v0x55bb9d36a390_0;  alias, 1 drivers
S_0x55bb9d35f5a0 .scope module, "register" "regfile" 5 124, 9 1 0, S_0x55bb9d328120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55bb9d380680 .functor BUFZ 32, L_0x55bb9d381290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bb9d3816f0 .functor BUFZ 32, L_0x55bb9d381510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb9d360320_2 .array/port v0x55bb9d360320, 2;
L_0x55bb9d381800 .functor BUFZ 32, v0x55bb9d360320_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb9d35f7d0_0 .net *"_ivl_0", 31 0, L_0x55bb9d381290;  1 drivers
v0x55bb9d35f8d0_0 .net *"_ivl_10", 6 0, L_0x55bb9d3815b0;  1 drivers
L_0x7fdbfccb7a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bb9d35f9b0_0 .net *"_ivl_13", 1 0, L_0x7fdbfccb7a38;  1 drivers
v0x55bb9d35fa70_0 .net *"_ivl_2", 6 0, L_0x55bb9d381330;  1 drivers
L_0x7fdbfccb79f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bb9d35fb50_0 .net *"_ivl_5", 1 0, L_0x7fdbfccb79f0;  1 drivers
v0x55bb9d35fc80_0 .net *"_ivl_8", 31 0, L_0x55bb9d381510;  1 drivers
v0x55bb9d35fd60_0 .net "r_clk", 0 0, v0x55bb9d369b10_0;  alias, 1 drivers
v0x55bb9d35fe00_0 .net "r_clk_enable", 0 0, v0x55bb9d369bb0_0;  alias, 1 drivers
v0x55bb9d35fec0_0 .net "read_data1", 31 0, L_0x55bb9d380680;  alias, 1 drivers
v0x55bb9d35ffa0_0 .net "read_data2", 31 0, L_0x55bb9d3816f0;  alias, 1 drivers
v0x55bb9d360080_0 .net "read_reg1", 4 0, L_0x55bb9d37f8d0;  alias, 1 drivers
v0x55bb9d360160_0 .net "read_reg2", 4 0, L_0x55bb9d37fb30;  alias, 1 drivers
v0x55bb9d360240_0 .net "register_v0", 31 0, L_0x55bb9d381800;  alias, 1 drivers
v0x55bb9d360320 .array "registers", 0 31, 31 0;
v0x55bb9d3608f0_0 .net "reset", 0 0, v0x55bb9d36a390_0;  alias, 1 drivers
v0x55bb9d360990_0 .net "write_control", 0 0, L_0x55bb9d380390;  alias, 1 drivers
v0x55bb9d360a50_0 .net "write_data", 31 0, L_0x55bb9d380ef0;  alias, 1 drivers
v0x55bb9d360c40_0 .net "write_reg", 4 0, L_0x55bb9d380200;  alias, 1 drivers
L_0x55bb9d381290 .array/port v0x55bb9d360320, L_0x55bb9d381330;
L_0x55bb9d381330 .concat [ 5 2 0 0], L_0x55bb9d37f8d0, L_0x7fdbfccb79f0;
L_0x55bb9d381510 .array/port v0x55bb9d360320, L_0x55bb9d3815b0;
L_0x55bb9d3815b0 .concat [ 5 2 0 0], L_0x55bb9d37fb30, L_0x7fdbfccb7a38;
S_0x55bb9d327920 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fdbfcd03438 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55bb9d36a430_0 .net "instr_address", 31 0, o0x7fdbfcd03438;  0 drivers
v0x55bb9d36a4f0_0 .var "instr_readdata", 31 0;
    .scope S_0x55bb9d35f5a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bb9d360320, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55bb9d35f5a0;
T_1 ;
    %wait E_0x55bb9d2b42b0;
    %load/vec4 v0x55bb9d3608f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55bb9d35fe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55bb9d360990_0;
    %load/vec4 v0x55bb9d360c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55bb9d360a50_0;
    %load/vec4 v0x55bb9d360c40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb9d360320, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55bb9d33a4a0;
T_2 ;
    %wait E_0x55bb9d28c7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
    %load/vec4 v0x55bb9d35d510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55bb9d35cd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55bb9d35d870_0;
    %ix/getv 4, v0x55bb9d35d6d0_0;
    %shiftl 4;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55bb9d35d870_0;
    %ix/getv 4, v0x55bb9d35d6d0_0;
    %shiftr 4;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55bb9d35d870_0;
    %ix/getv 4, v0x55bb9d35d6d0_0;
    %shiftr/s 4;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55bb9d35d870_0;
    %load/vec4 v0x55bb9d35db50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55bb9d35d870_0;
    %load/vec4 v0x55bb9d35db50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55bb9d35d870_0;
    %load/vec4 v0x55bb9d35db50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %pad/s 64;
    %load/vec4 v0x55bb9d35d870_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55bb9d35d270_0, 0, 64;
    %load/vec4 v0x55bb9d35d270_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55bb9d35cef0_0, 0, 32;
    %load/vec4 v0x55bb9d35d270_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55bb9d35d0b0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55bb9d35db50_0;
    %pad/u 64;
    %load/vec4 v0x55bb9d35dc10_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55bb9d35d270_0, 0, 64;
    %load/vec4 v0x55bb9d35d270_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55bb9d35cef0_0, 0, 32;
    %load/vec4 v0x55bb9d35d270_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55bb9d35d0b0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %load/vec4 v0x55bb9d35d870_0;
    %mod/s;
    %store/vec4 v0x55bb9d35cef0_0, 0, 32;
    %load/vec4 v0x55bb9d35d7b0_0;
    %load/vec4 v0x55bb9d35d870_0;
    %div/s;
    %store/vec4 v0x55bb9d35d0b0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55bb9d35db50_0;
    %load/vec4 v0x55bb9d35dc10_0;
    %mod;
    %store/vec4 v0x55bb9d35cef0_0, 0, 32;
    %load/vec4 v0x55bb9d35db50_0;
    %load/vec4 v0x55bb9d35dc10_0;
    %div;
    %store/vec4 v0x55bb9d35d0b0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55bb9d35d350_0;
    %store/vec4 v0x55bb9d35cef0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55bb9d35d350_0;
    %store/vec4 v0x55bb9d35d0b0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %load/vec4 v0x55bb9d35d870_0;
    %add;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55bb9d35db50_0;
    %load/vec4 v0x55bb9d35dc10_0;
    %add;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55bb9d35db50_0;
    %load/vec4 v0x55bb9d35dc10_0;
    %sub;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55bb9d35db50_0;
    %load/vec4 v0x55bb9d35dc10_0;
    %and;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55bb9d35db50_0;
    %load/vec4 v0x55bb9d35dc10_0;
    %or;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55bb9d35db50_0;
    %load/vec4 v0x55bb9d35dc10_0;
    %xor;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55bb9d35db50_0;
    %load/vec4 v0x55bb9d35dc10_0;
    %or;
    %inv;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %load/vec4 v0x55bb9d35d870_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55bb9d35db50_0;
    %load/vec4 v0x55bb9d35dc10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55bb9d35cbe0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %load/vec4 v0x55bb9d35d870_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %load/vec4 v0x55bb9d35d430_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb9d35ccc0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %load/vec4 v0x55bb9d35d910_0;
    %add;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55bb9d35db50_0;
    %load/vec4 v0x55bb9d35d910_0;
    %add;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %load/vec4 v0x55bb9d35d910_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55bb9d35db50_0;
    %load/vec4 v0x55bb9d35d9d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55bb9d35db50_0;
    %load/vec4 v0x55bb9d35da90_0;
    %and;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55bb9d35db50_0;
    %load/vec4 v0x55bb9d35da90_0;
    %or;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55bb9d35db50_0;
    %load/vec4 v0x55bb9d35da90_0;
    %xor;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55bb9d35da90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55bb9d35dd20_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %load/vec4 v0x55bb9d35d910_0;
    %add;
    %store/vec4 v0x55bb9d35d190_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %load/vec4 v0x55bb9d35d910_0;
    %add;
    %store/vec4 v0x55bb9d35d190_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %load/vec4 v0x55bb9d35d910_0;
    %add;
    %store/vec4 v0x55bb9d35d190_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %load/vec4 v0x55bb9d35d910_0;
    %add;
    %store/vec4 v0x55bb9d35d190_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %load/vec4 v0x55bb9d35d910_0;
    %add;
    %store/vec4 v0x55bb9d35d190_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %load/vec4 v0x55bb9d35d910_0;
    %add;
    %store/vec4 v0x55bb9d35d190_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %load/vec4 v0x55bb9d35d910_0;
    %add;
    %store/vec4 v0x55bb9d35d190_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55bb9d35d7b0_0;
    %load/vec4 v0x55bb9d35d910_0;
    %add;
    %store/vec4 v0x55bb9d35d190_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55bb9d35dd20_0;
    %store/vec4 v0x55bb9d35d5f0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55bb9d35ed60;
T_3 ;
    %wait E_0x55bb9d2b42b0;
    %load/vec4 v0x55bb9d35f430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bb9d35f0d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55bb9d35f340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55bb9d35f1b0_0;
    %assign/vec4 v0x55bb9d35f0d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55bb9d35e5d0;
T_4 ;
    %wait E_0x55bb9d2b42b0;
    %load/vec4 v0x55bb9d35ec10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bb9d35e880_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55bb9d35eb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55bb9d35e940_0;
    %assign/vec4 v0x55bb9d35e880_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55bb9d35df50;
T_5 ;
    %wait E_0x55bb9d2b42b0;
    %load/vec4 v0x55bb9d35e420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55bb9d35e1c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55bb9d35e2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55bb9d35e340_0;
    %assign/vec4 v0x55bb9d35e1c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55bb9d328120;
T_6 ;
    %wait E_0x55bb9d2b42b0;
    %vpi_call/w 5 115 "$display", "reset=%h", v0x55bb9d3694d0_0 {0 0 0};
    %vpi_call/w 5 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55bb9d367660_0, v0x55bb9d366560_0, v0x55bb9d3690b0_0 {0 0 0};
    %vpi_call/w 5 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55bb9d368da0_0, v0x55bb9d368f40_0 {0 0 0};
    %vpi_call/w 5 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55bb9d368cd0_0, v0x55bb9d368e70_0 {0 0 0};
    %vpi_call/w 5 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55bb9d369170_0, v0x55bb9d369600_0, v0x55bb9d369330_0 {0 0 0};
    %vpi_call/w 5 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55bb9d3689b0_0, v0x55bb9d369770_0, v0x55bb9d3696d0_0, v0x55bb9d367ac0_0, v0x55bb9d367330_0 {0 0 0};
    %vpi_call/w 5 121 "$display", "pc=%h", v0x55bb9d366c80_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55bb9d328120;
T_7 ;
    %wait E_0x55bb9d2b5d70;
    %load/vec4 v0x55bb9d366860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55bb9d366d70_0;
    %load/vec4 v0x55bb9d3669c0_0;
    %add;
    %store/vec4 v0x55bb9d368a70_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55bb9d367720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55bb9d366d70_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55bb9d367660_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55bb9d368a70_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55bb9d3677c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55bb9d368cd0_0;
    %store/vec4 v0x55bb9d368a70_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55bb9d366d70_0;
    %store/vec4 v0x55bb9d368a70_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55bb9d328120;
T_8 ;
    %wait E_0x55bb9d2b42b0;
    %load/vec4 v0x55bb9d3694d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb9d366be0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55bb9d366c80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55bb9d366be0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55bb9d315030;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb9d369b10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55bb9d369b10_0;
    %inv;
    %store/vec4 v0x55bb9d369b10_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55bb9d315030;
T_10 ;
    %fork t_1, S_0x55bb9d327cf0;
    %jmp t_0;
    .scope S_0x55bb9d327cf0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb9d36a390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb9d369bb0_0, 0, 1;
    %wait E_0x55bb9d2b42b0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb9d36a390_0, 0, 1;
    %wait E_0x55bb9d2b42b0;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55bb9d35b9a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55bb9d369e30_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55bb9d35bc90_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bb9d35bf30_0, 0, 5;
    %load/vec4 v0x55bb9d35b9a0_0;
    %store/vec4 v0x55bb9d35c010_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55bb9d35ba80_0, 0, 16;
    %load/vec4 v0x55bb9d35bc90_0;
    %load/vec4 v0x55bb9d35bf30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bb9d35c010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bb9d35ba80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bb9d35bbb0_0, 0, 32;
    %load/vec4 v0x55bb9d35bbb0_0;
    %store/vec4 v0x55bb9d36a200_0, 0, 32;
    %wait E_0x55bb9d2b42b0;
    %delay 2, 0;
    %load/vec4 v0x55bb9d369f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 4 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55bb9d369d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 4 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55bb9d369e30_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55bb9d369e30_0, 0, 32;
    %load/vec4 v0x55bb9d35b9a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55bb9d35b9a0_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55bb9d35b9a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55bb9d35c1d0_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55bb9d35bc90_0, 0, 6;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x55bb9d35b8e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bb9d35c0f0_0, 0, 5;
    %load/vec4 v0x55bb9d35b9a0_0;
    %store/vec4 v0x55bb9d35bf30_0, 0, 5;
    %load/vec4 v0x55bb9d35b9a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55bb9d35c010_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bb9d35be50_0, 0, 5;
    %load/vec4 v0x55bb9d35bc90_0;
    %load/vec4 v0x55bb9d35bf30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bb9d35c010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bb9d35be50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bb9d35c0f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bb9d35b8e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bb9d35bd70_0, 0, 32;
    %load/vec4 v0x55bb9d35bd70_0;
    %store/vec4 v0x55bb9d36a200_0, 0, 32;
    %load/vec4 v0x55bb9d35c1d0_0;
    %load/vec4 v0x55bb9d35c1d0_0;
    %addi 3703181876, 0, 32;
    %div/s;
    %store/vec4 v0x55bb9d35b700_0, 0, 32;
    %load/vec4 v0x55bb9d35c1d0_0;
    %load/vec4 v0x55bb9d35c1d0_0;
    %addi 3703181876, 0, 32;
    %mod/s;
    %store/vec4 v0x55bb9d35b800_0, 0, 32;
    %wait E_0x55bb9d2b42b0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55bb9d35bc90_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x55bb9d35b8e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bb9d35c0f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bb9d35bf30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bb9d35c010_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55bb9d35be50_0, 0, 5;
    %load/vec4 v0x55bb9d35bc90_0;
    %load/vec4 v0x55bb9d35bf30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bb9d35c010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bb9d35be50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bb9d35c0f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bb9d35b8e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bb9d35bd70_0, 0, 32;
    %load/vec4 v0x55bb9d35bd70_0;
    %store/vec4 v0x55bb9d36a200_0, 0, 32;
    %wait E_0x55bb9d2b42b0;
    %delay 2, 0;
    %load/vec4 v0x55bb9d36a2a0_0;
    %load/vec4 v0x55bb9d35b700_0;
    %cmp/e;
    %jmp/0xz  T_10.8, 4;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 4 116 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55bb9d35b700_0, v0x55bb9d36a2a0_0 {0 0 0};
T_10.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55bb9d35bc90_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x55bb9d35b8e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bb9d35c0f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bb9d35bf30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bb9d35c010_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55bb9d35be50_0, 0, 5;
    %load/vec4 v0x55bb9d35bc90_0;
    %load/vec4 v0x55bb9d35bf30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bb9d35c010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bb9d35be50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bb9d35c0f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bb9d35b8e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bb9d35bd70_0, 0, 32;
    %load/vec4 v0x55bb9d35bd70_0;
    %store/vec4 v0x55bb9d36a200_0, 0, 32;
    %wait E_0x55bb9d2b42b0;
    %delay 2, 0;
    %load/vec4 v0x55bb9d36a2a0_0;
    %load/vec4 v0x55bb9d35b800_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 4 130 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55bb9d35b800_0, v0x55bb9d36a2a0_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x55bb9d35c1d0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55bb9d35c1d0_0, 0, 32;
    %load/vec4 v0x55bb9d35b9a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55bb9d35b9a0_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55bb9d315030;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/div_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/instruction_ram.v";
