

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_172_2'
================================================================
* Date:           Mon May 12 19:57:08 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.505 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      346|      346|  0.769 us|  0.769 us|  347|  347|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |               |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |    Instance   |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |send2AIE_U0    |send2AIE    |      346|      346|  0.769 us|  0.769 us|  346|  346|       no|
        |send2AIE_2_U0  |send2AIE_2  |      346|      346|  0.769 us|  0.769 us|  346|  346|       no|
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      16|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        8|     -|     1608|    1006|    0|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|       4|    -|
|Register         |        -|     -|        2|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        8|     0|     1610|    1026|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |       ~0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+----+-----+-----+-----+
    |    Instance   |   Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------+------------+---------+----+-----+-----+-----+
    |send2AIE_U0    |send2AIE    |        4|   0|  804|  503|    0|
    |send2AIE_2_U0  |send2AIE_2  |        4|   0|  804|  503|    0|
    +---------------+------------+---------+----+-----+-----+-----+
    |Total          |            |        8|   0| 1608| 1006|    0|
    +---------------+------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |send2AIE_2_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |send2AIE_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_sync_send2AIE_2_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_send2AIE_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  16|           8|           8|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_send2AIE_2_U0_ap_ready  |   2|          2|    1|          2|
    |ap_sync_reg_send2AIE_U0_ap_ready    |   2|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |   4|          4|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_send2AIE_2_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_send2AIE_U0_ap_ready    |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  2|   0|    2|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|send_fifo_0_dout     |   in|  128|     ap_fifo|                        send_fifo_0|       pointer|
|send_fifo_0_empty_n  |   in|    1|     ap_fifo|                        send_fifo_0|       pointer|
|send_fifo_0_read     |  out|    1|     ap_fifo|                        send_fifo_0|       pointer|
|sweep_tx0_0_TDATA    |  out|  128|        axis|               sweep_tx0_0_V_data_V|       pointer|
|sweep_tx0_0_TKEEP    |  out|   16|        axis|               sweep_tx0_0_V_keep_V|       pointer|
|sweep_tx0_0_TSTRB    |  out|   16|        axis|               sweep_tx0_0_V_strb_V|       pointer|
|sweep_tx0_0_TLAST    |  out|    1|        axis|               sweep_tx0_0_V_last_V|       pointer|
|sweep_tx0_0_TVALID   |  out|    1|        axis|               sweep_tx0_0_V_last_V|       pointer|
|sweep_tx0_0_TREADY   |   in|    1|        axis|               sweep_tx0_0_V_last_V|       pointer|
|send_fifo_1_dout     |   in|  128|     ap_fifo|                        send_fifo_1|       pointer|
|send_fifo_1_empty_n  |   in|    1|     ap_fifo|                        send_fifo_1|       pointer|
|send_fifo_1_read     |  out|    1|     ap_fifo|                        send_fifo_1|       pointer|
|sweep_tx0_1_TDATA    |  out|  128|        axis|               sweep_tx0_1_V_data_V|       pointer|
|sweep_tx0_1_TKEEP    |  out|   16|        axis|               sweep_tx0_1_V_keep_V|       pointer|
|sweep_tx0_1_TSTRB    |  out|   16|        axis|               sweep_tx0_1_V_strb_V|       pointer|
|sweep_tx0_1_TLAST    |  out|    1|        axis|               sweep_tx0_1_V_last_V|       pointer|
|sweep_tx0_1_TVALID   |  out|    1|        axis|               sweep_tx0_1_V_last_V|       pointer|
|sweep_tx0_1_TREADY   |   in|    1|        axis|               sweep_tx0_1_V_last_V|       pointer|
|ap_clk               |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_172_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_172_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_172_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_172_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_172_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_172_2|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_172_2|  return value|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "%call_ln174 = call void @send2AIE, i128 %send_fifo_0, i128 %sweep_tx0_0_V_data_V, i16 %sweep_tx0_0_V_keep_V, i16 %sweep_tx0_0_V_strb_V, i1 %sweep_tx0_0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:174]   --->   Operation 3 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "%call_ln175 = call void @send2AIE.2, i128 %send_fifo_1, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:175]   --->   Operation 4 'call' 'call_ln175' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln174 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_26" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:174]   --->   Operation 5 'specdataflowpipeline' 'specdataflowpipeline_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 0, i1 %sweep_tx0_1_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_tx0_0_V_data_V, i16 %sweep_tx0_0_V_keep_V, i16 %sweep_tx0_0_V_strb_V, i1 0, i1 %sweep_tx0_0_V_last_V, i1 0, i1 0, void @empty_9"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_0, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %sweep_tx0_0_V_data_V, i16 %sweep_tx0_0_V_keep_V, i16 %sweep_tx0_0_V_strb_V, i1 %sweep_tx0_0_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (1.30ns)   --->   "%call_ln174 = call void @send2AIE, i128 %send_fifo_0, i128 %sweep_tx0_0_V_data_V, i16 %sweep_tx0_0_V_keep_V, i16 %sweep_tx0_0_V_strb_V, i1 %sweep_tx0_0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:174]   --->   Operation 14 'call' 'call_ln174' <Predicate = true> <Delay = 1.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/2] (1.30ns)   --->   "%call_ln175 = call void @send2AIE.2, i128 %send_fifo_1, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:175]   --->   Operation 15 'call' 'call_ln175' <Predicate = true> <Delay = 1.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 16 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ send_fifo_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sweep_tx0_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ send_fifo_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sweep_tx0_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specdataflowpipeline_ln174 (specdataflowpipeline) [ 000]
specaxissidechannel_ln0    (specaxissidechannel ) [ 000]
specaxissidechannel_ln0    (specaxissidechannel ) [ 000]
specmemcore_ln0            (specmemcore         ) [ 000]
specmemcore_ln0            (specmemcore         ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
call_ln174                 (call                ) [ 000]
call_ln175                 (call                ) [ 000]
ret_ln0                    (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="send_fifo_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_fifo_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sweep_tx0_0_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sweep_tx0_0_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sweep_tx0_0_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sweep_tx0_0_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="send_fifo_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_fifo_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sweep_tx0_1_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sweep_tx0_1_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sweep_tx0_1_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sweep_tx0_1_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send2AIE"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send2AIE.2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="grp_send2AIE_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="128" slack="0"/>
<pin id="59" dir="0" index="2" bw="128" slack="0"/>
<pin id="60" dir="0" index="3" bw="16" slack="0"/>
<pin id="61" dir="0" index="4" bw="16" slack="0"/>
<pin id="62" dir="0" index="5" bw="1" slack="0"/>
<pin id="63" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln174/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_send2AIE_2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="0" index="2" bw="128" slack="0"/>
<pin id="74" dir="0" index="3" bw="16" slack="0"/>
<pin id="75" dir="0" index="4" bw="16" slack="0"/>
<pin id="76" dir="0" index="5" bw="1" slack="0"/>
<pin id="77" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln175/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="56" pin=4"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="56" pin=5"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="70" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: send_fifo_0 | {}
	Port: sweep_tx0_0_V_data_V | {1 2 }
	Port: sweep_tx0_0_V_keep_V | {1 2 }
	Port: sweep_tx0_0_V_strb_V | {1 2 }
	Port: sweep_tx0_0_V_last_V | {1 2 }
	Port: send_fifo_1 | {}
	Port: sweep_tx0_1_V_data_V | {1 2 }
	Port: sweep_tx0_1_V_keep_V | {1 2 }
	Port: sweep_tx0_1_V_strb_V | {1 2 }
	Port: sweep_tx0_1_V_last_V | {1 2 }
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_172_2 : send_fifo_0 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_172_2 : sweep_tx0_0_V_data_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_172_2 : sweep_tx0_0_V_keep_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_172_2 : sweep_tx0_0_V_strb_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_172_2 : sweep_tx0_0_V_last_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_172_2 : send_fifo_1 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_172_2 : sweep_tx0_1_V_data_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_172_2 : sweep_tx0_1_V_keep_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_172_2 : sweep_tx0_1_V_strb_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_172_2 : sweep_tx0_1_V_last_V | {}
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit   |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------|---------|---------|---------|---------|---------|
|   call   |  grp_send2AIE_fu_56  |    4    |  1.945  |   531   |   155   |    0    |
|          | grp_send2AIE_2_fu_70 |    4    |  1.945  |   531   |   155   |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|
|   Total  |                      |    8    |   3.89  |   1062  |   310   |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |    3   |  1062  |   310  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |    3   |  1062  |   310  |    0   |
+-----------+--------+--------+--------+--------+--------+
