INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/74x138/74x138.srcs/sources_1/new/74x138.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74X138
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/74x138/74x138.srcs/sources_1/new/sim_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_74X138
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/74x138/74x138.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
