// Seed: 4105007867
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output supply0 id_2;
  inout wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    output uwire id_2,
    input wor id_3,
    output uwire id_4,
    output tri1 id_5,
    output wor id_6,
    input supply0 id_7,
    input uwire id_8,
    output wire id_9,
    input uwire id_10,
    input tri0 id_11,
    output tri1 id_12,
    input tri0 id_13,
    input uwire id_14,
    input wire id_15,
    output tri0 id_16
);
  assign id_2 = id_8;
  wire id_18;
  ;
  logic id_19;
  ;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_18
  );
  wire id_20;
  assign id_6 = -1'b0;
  wire  id_21;
  wire  id_22;
  logic id_23;
  ;
endmodule
