<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1521714518">
  <File Type="VDS-TIMING-PB" Name="emiss_recep_rs232_bram_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="emiss_recep_rs232_bram_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="emiss_recep_rs232_bram.dcp"/>
  <File Type="RDS-UTIL-PB" Name="emiss_recep_rs232_bram_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="emiss_recep_rs232_bram_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="emiss_recep_rs232_bram_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="emiss_recep_rs232_bram.vds"/>
  <File Type="REPORTS-TCL" Name="emiss_recep_rs232_bram_reports.tcl"/>
  <File Type="PA-TCL" Name="emiss_recep_rs232_bram.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/vhd/emiss_rs232.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../vhd/emiss_rs232.vhd"/>
        <Attr Name="ImportTime" Val="1520348161"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/vhd/fsm_write.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../vhd/fsm_write.vhd"/>
        <Attr Name="ImportTime" Val="1520348409"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/vhd/recep_rs232.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../vhd/recep_rs232.vhd"/>
        <Attr Name="ImportTime" Val="1520344534"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/vhd/emiss_recep_rs232_bram.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../vhd/emiss_recep_rs232_bram.vhd"/>
        <Attr Name="ImportTime" Val="1521478423"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhd/ram_16x8.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="emiss_recep_rs232_bram"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/vhd/zedb_emiss_recep_rs232_bram.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../vhd/zedb_emiss_recep_rs232_bram.xdc"/>
        <Attr Name="ImportTime" Val="1520265760"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="bram_16x8"/>
</GenRun>
