{"version":"1.1.0","info":[["/home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[[[[["d_ff",[[0,0],[0,27]],[[0,7],[0,11]],[],["module"]],[15,8]],[[["d",[[1,6],[1,7]],[[1,6],[1,7]],["d_ff"],["port"]],["clk",[[1,7],[1,11]],[[1,8],[1,11]],["d_ff"],["port","d"]],["reset",[[1,11],[1,17]],[[1,12],[1,17]],["d_ff"],["port","clk"]],["q",[[0,24],[0,25]],[[0,24],[0,25]],["d_ff"],["port","reset"]],["q",[[2,7],[2,14]],[[2,13],[2,14]],["d_ff"],["port","logic"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/gate_level/shift_register/shift_register.sv",[[[[[["shift_register",[[0,0],[0,52]],[[0,7],[0,21]],[],["module"]],[25,0]],[[["SIZE",[[0,24],[0,41]],[[0,34],[0,38]],["shift_register"],["parameter-port","parameter"]],["clk",[[1,7],[1,10]],[[1,7],[1,10]],["shift_register"],["port"]],["out",[[0,47],[0,50]],[[0,47],[0,50]],["shift_register"],["port","clk"]],["out",[[2,8],[2,11]],[[2,8],[2,11]],["shift_register"],["port"]],["w1",[[3,0],[3,18]],[[3,6],[3,8]],["shift_register"],["variable","logic"]],["d_ff_count",[[4,0],[4,17]],[[4,7],[4,17]],["shift_register"],["variable","genvar"]],["d",[[10,12],[10,42]],[[10,17],[10,18]],["shift_register"],["instance","d_ff"]],["d1",[[14,12],[14,56]],[[14,17],[14,19]],["shift_register"],["instance","d_ff"]],["d2",[[19,4],[19,37]],[[19,9],[19,11]],["shift_register"],["instance","d_ff"]]]]],[[["d_ff",[[26,0],[26,21]],[[26,7],[26,11]],[],["module"]],[38,0]],[[["d",[[27,6],[27,7]],[[27,6],[27,7]],["d_ff"],["port"]],["clk",[[27,7],[27,11]],[[27,8],[27,11]],["d_ff"],["port","d"]],["q",[[26,18],[26,19]],[[26,18],[26,19]],["d_ff"],["port","clk"]],["q",[[28,8],[28,9]],[[28,8],[28,9]],["d_ff"],["port"]],["q_bar",[[29,0],[29,10]],[[29,5],[29,10]],["d_ff"],["variable","wire"]],["w1",[[31,0],[31,7]],[[31,5],[31,7]],["d_ff"],["variable","wire"]],["w2",[[31,0],[31,11]],[[31,9],[31,11]],["d_ff"],["variable","w1"]],["n1",[[32,0],[32,17]],[[32,5],[32,7]],["d_ff"],["instance","nand"]],["n2",[[33,0],[33,18]],[[33,5],[33,7]],["d_ff"],["instance","nand"]],["n3",[[34,0],[34,19]],[[34,5],[34,7]],["d_ff"],["instance","nand"]],["n4",[[35,0],[35,19]],[[35,5],[35,7]],["d_ff"],["instance","nand"]]]]],[[["shift_register_tb",[[67,0],[67,25]],[[67,7],[67,24]],[],["module"]],[80,9]],[[["clk",[[68,0],[68,7]],[[68,4],[68,7]],["shift_register_tb"],["variable","reg"]],["out",[[69,0],[69,8]],[[69,5],[69,8]],["shift_register_tb"],["variable","wire"]],["s1",[[70,0],[70,26]],[[70,15],[70,17]],["shift_register_tb"],["instance","shift_register"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/projects/shift_register/SystemVerilog2.sv",[[[[[["d_ff",[[0,0],[0,40]],[[0,7],[0,11]],[],["module"]],[2,8]],[[["d",[[0,12],[0,19]],[[0,18],[0,19]],["d_ff"],["port","input"]],["clk",[[0,20],[0,23]],[[0,20],[0,23]],["d_ff"],["port","d"]],["reset",[[0,24],[0,29]],[[0,24],[0,29]],["d_ff"],["port","clk"]],["q",[[0,30],[0,38]],[[0,37],[0,38]],["d_ff"],["port","output"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/projects/shift_register/d_ff.sv",[[[[[["d_ff",[[0,0],[0,27]],[[0,7],[0,11]],[],["module"]],[15,8]],[[["d",[[1,6],[1,7]],[[1,6],[1,7]],["d_ff"],["port"]],["clk",[[1,7],[1,11]],[[1,8],[1,11]],["d_ff"],["port","d"]],["reset",[[1,11],[1,17]],[[1,12],[1,17]],["d_ff"],["port","clk"]],["q",[[0,24],[0,25]],[[0,24],[0,25]],["d_ff"],["port","reset"]],["q",[[2,7],[2,14]],[[2,13],[2,14]],["d_ff"],["port","logic"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register_tb.sv",[[[[[["shift_register",["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[0,0],[0,62]]],["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[0,7],[0,21]]],[],["module"]],["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[0,28]]],[[["DATA_WIDTH",["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[0,23],[0,45]]],["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[0,33],[0,43]]],["shift_register"],["parameter-port","parameter"]],["clk",["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[1,6],[1,9]]],["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[1,6],[1,9]]],["shift_register"],["port"]],["reset",["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[1,9],[1,15]]],["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[1,10],[1,15]]],["shift_register"],["port","clk"]],["out",["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[0,57],[0,60]]],["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[0,57],[0,60]]],["shift_register"],["port","reset"]],["out",["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[2,7],[2,26]]],["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[2,23],[2,26]]],["shift_register"],["port"]],["out",["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[3,0],[3,25]]],["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[3,22],[3,25]]],["shift_register"],["variable","logic"]],["i",["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[4,0],[4,8]]],["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[4,7],[4,8]]],["shift_register"],["variable","genvar"]],["d",["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[11,8],[11,50]]],["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[11,13],[11,14]]],["shift_register"],["instance","d_ff"]],["d1",["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[15,8],[15,42]]],["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[15,13],[15,15]]],["shift_register"],["instance","d_ff"]],["d2",["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[19,8],[19,42]]],["file:///home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv",[[19,13],[19,15]]],["shift_register"],["instance","d_ff"]]]]],[[["shift_register_tb",[[1,0],[1,25]],[[1,7],[1,24]],[],["module"]],[16,8]],[[["clk",[[2,0],[2,9]],[[2,6],[2,9]],["shift_register_tb"],["variable","logic"]],["reset",[[2,0],[2,15]],[[2,10],[2,15]],["shift_register_tb"],["variable","clk"]],["out",[[3,0],[3,14]],[[3,11],[3,14]],["shift_register_tb"],["variable","wire"]],["s",[[4,0],[4,31]],[[4,15],[4,16]],["shift_register_tb"],["instance","shift_register"]]]]]],["/home/puneeth/Documents/codes/verilog/projects/shift_register/shift_register.sv"]],null,0]]]}