/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [20:0] _00_;
  wire [6:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [36:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  reg [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [14:0] celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire [20:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  reg [5:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [9:0] celloutsig_0_59z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [27:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = celloutsig_0_0z[3] ? celloutsig_0_5z[1] : celloutsig_0_7z[15];
  assign celloutsig_0_9z = celloutsig_0_1z ? celloutsig_0_2z[1] : celloutsig_0_7z[9];
  assign celloutsig_0_11z = celloutsig_0_6z ? celloutsig_0_7z[2] : celloutsig_0_1z;
  assign celloutsig_0_38z = ~(celloutsig_0_7z[15] & celloutsig_0_28z);
  assign celloutsig_1_0z = ~(in_data[112] & in_data[107]);
  assign celloutsig_1_13z = ~(celloutsig_1_9z[1] & celloutsig_1_5z);
  assign celloutsig_1_19z = ~(celloutsig_1_9z[0] & celloutsig_1_8z[0]);
  assign celloutsig_0_17z = ~(celloutsig_0_4z[4] & celloutsig_0_1z);
  assign celloutsig_0_23z = ~(celloutsig_0_12z & celloutsig_0_11z);
  assign celloutsig_0_27z = ~(celloutsig_0_13z[3] & celloutsig_0_11z);
  assign celloutsig_1_5z = ~celloutsig_1_1z[13];
  assign celloutsig_1_3z = celloutsig_1_0z | ~(celloutsig_1_2z);
  assign celloutsig_0_12z = celloutsig_0_10z[9] | ~(in_data[43]);
  assign celloutsig_0_39z = { celloutsig_0_38z, _00_[19:16], celloutsig_0_31z, celloutsig_0_34z } + { celloutsig_0_22z[8:4], celloutsig_0_34z, celloutsig_0_28z };
  assign celloutsig_0_59z = { in_data[80:72], celloutsig_0_51z } + { celloutsig_0_34z[8:0], celloutsig_0_14z };
  assign celloutsig_0_18z = { celloutsig_0_7z[14:13], _00_[19:16], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_3z } + { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z };
  reg [2:0] _17_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _17_ <= 3'h0;
    else _17_ <= celloutsig_0_39z[11:9];
  assign out_data[34:32] = _17_;
  reg [3:0] _18_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 4'h0;
    else _18_ <= { celloutsig_0_10z[13:11], celloutsig_0_15z };
  assign _00_[19:16] = _18_;
  assign celloutsig_0_32z = celloutsig_0_24z[7:1] / { 1'h1, celloutsig_0_10z[7:3], celloutsig_0_6z };
  assign celloutsig_1_1z = { in_data[125:99], celloutsig_1_0z } / { 1'h1, in_data[179:154], in_data[96] };
  assign celloutsig_0_13z = { celloutsig_0_10z[13:3], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_1z } / { 1'h1, celloutsig_0_7z[8:2], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_1_9z = { celloutsig_1_8z[1:0], celloutsig_1_3z } / { 1'h1, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_24z = { celloutsig_0_18z[8:3], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_23z } / { 1'h1, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_1_2z = in_data[138:114] === celloutsig_1_1z[26:2];
  assign celloutsig_0_15z = { celloutsig_0_10z[9:7], celloutsig_0_11z, celloutsig_0_3z } === { celloutsig_0_13z[21], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_31z = { celloutsig_0_18z, celloutsig_0_23z } === celloutsig_0_22z[10:1];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z } && { in_data[108], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[93:86] && { celloutsig_0_0z[3], celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_4z[0], celloutsig_0_10z } && in_data[39:25];
  assign celloutsig_0_34z = { celloutsig_0_10z[12:0], celloutsig_0_11z, celloutsig_0_17z } % { 1'h1, celloutsig_0_32z[5:2], celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_15z };
  assign celloutsig_0_5z = celloutsig_0_4z % { 1'h1, celloutsig_0_4z[4:1], in_data[0] };
  assign celloutsig_0_22z = { celloutsig_0_13z[21:17], celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_2z } % { 1'h1, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_21z };
  assign celloutsig_0_6z = celloutsig_0_2z != celloutsig_0_4z[5:3];
  assign celloutsig_1_12z = ~ { celloutsig_1_1z[4:2], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_18z = ~ { celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_10z = ~ { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_2z = ~ { celloutsig_0_0z[1:0], celloutsig_0_1z };
  assign celloutsig_0_51z = | { _00_[18:16], celloutsig_0_33z };
  assign celloutsig_1_4z = | celloutsig_1_1z[25:0];
  assign celloutsig_0_14z = | { celloutsig_0_10z[7:4], celloutsig_0_1z };
  assign celloutsig_0_3z = | { celloutsig_0_0z[1], celloutsig_0_2z };
  assign celloutsig_0_28z = | { celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_20z = celloutsig_0_11z & celloutsig_0_14z;
  assign celloutsig_0_7z = { in_data[91:89], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z } << { in_data[94:86], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[24:18] <<< in_data[20:14];
  assign celloutsig_1_8z = in_data[112:110] ~^ celloutsig_1_1z[3:1];
  always_latch
    if (clkin_data[64]) celloutsig_0_4z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_4z = in_data[80:75];
  always_latch
    if (!clkin_data[64]) celloutsig_0_19z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_19z = { celloutsig_0_4z[3], celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_33z = ~((_00_[19] & celloutsig_0_19z[0]) | (celloutsig_0_4z[4] & in_data[45]));
  assign celloutsig_1_15z = ~((celloutsig_1_8z[2] & celloutsig_1_9z[2]) | (celloutsig_1_3z & celloutsig_1_2z));
  assign { _00_[20], _00_[15:0] } = { celloutsig_0_38z, celloutsig_0_31z, celloutsig_0_34z };
  assign { out_data[137:128], out_data[96], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z };
endmodule
