// Seed: 4228490931
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd0
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  wire id_6;
  logic [-1 : id_3] id_7;
  ;
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    output wire id_3,
    output tri1 id_4,
    input tri1 id_5,
    input tri id_6
);
  integer id_8 = ~-1;
  module_0 modCall_1 ();
endmodule
