is_allocated	,	V_64
dma_filter	,	V_103
csr	,	V_74
dma_addr_t	,	T_3
"Dma pipe allocation error dir=%d ch=%d\n"	,	L_6
channel	,	V_3
ux500_configure_channel	,	F_6
dma_transfer_direction	,	V_25
ux500_dma_channel_abort	,	F_23
channel_array	,	V_93
ux500_dma_controller_stop	,	F_26
DMA_SLAVE_CONFIG	,	V_48
dma_controller_destroy	,	F_33
len	,	V_21
dev	,	V_84
iomem	,	V_110
plat_get_fail	,	V_114
num_rx_channels	,	V_61
lock	,	V_12
DMA_MEM_TO_DEV	,	V_35
musb_writew	,	F_25
plat	,	V_86
to_platform_device	,	F_36
addr_width	,	V_32
MUSB_FIFO_OFFSET	,	F_7
phy_base	,	V_34
usb_fifo_addr	,	V_33
cookie	,	V_53
dma_tx_param_array	,	V_105
hw_ep	,	V_7
UX500_MUSB_DMA_NUM_RX_CHANNELS	,	V_96
dma_request_channel	,	F_31
SZ_16M	,	V_102
"no memory resource defined\n"	,	L_7
dma_addr	,	V_20
stop	,	V_116
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_38
MUSB_RXCSR_DMAMODE	,	V_82
epnum	,	V_11
MUSB_TXCSR_DMAMODE	,	V_78
is_compatible	,	V_121
GFP_KERNEL	,	V_111
dst_maxburst	,	V_44
device	,	V_46
epio	,	V_71
musb_readw	,	F_24
status	,	V_15
src_addr_width	,	V_40
DMA_TERMINATE_ALL	,	V_83
private_data	,	V_1
is_tx	,	V_17
ERR	,	F_32
kfree	,	F_34
MUSB_DMA_STATUS_UNKNOWN	,	V_69
MUSB_RXCSR_AUTOCLEAR	,	V_80
flags	,	V_9
musb_hdrc_platform_data	,	V_85
ux500_musb_board_data	,	V_88
"channel=%d, is_tx=%d\n"	,	L_5
sg	,	V_28
EBUSY	,	V_104
ux500_dma_channel_allocate	,	F_17
MUSB_RXCSR_DMAENAB	,	V_81
channel_release	,	V_118
u16	,	T_1
MUSB_TXCSR_DMAENAB	,	V_77
MUSB_DMA_STATUS_BUSY	,	V_70
MUSB_RXCSR	,	V_79
controller	,	V_10
scatterlist	,	V_27
endpoints	,	V_72
channel_program	,	V_119
u8	,	T_2
c	,	V_56
"channel=%d\n"	,	L_4
MUSB_TXCSR_AUTOSET	,	V_76
src_addr	,	V_39
rx_channel	,	V_63
regs	,	V_73
musb_hw_ep	,	V_6
EINVAL	,	V_98
buf	,	V_66
DMA_DEV_TO_MEM	,	V_36
dst_addr_width	,	V_43
dma_release_channel	,	F_27
ch_num	,	V_58
param_array	,	V_92
dma_controller_create	,	F_35
platform_device	,	V_107
ux500_dma_channel_program	,	F_21
ux500_channel	,	V_5
data	,	V_89
__iomem	,	T_5
MUSB_TXCSR	,	V_75
dev_dbg	,	F_2
kzalloc_fail	,	V_112
dir	,	V_91
mode	,	V_19
DMA_SLAVE_BUSWIDTH_1_BYTE	,	V_37
pdev	,	V_108
dma_desc	,	V_24
u32	,	T_4
dst_addr	,	V_42
dma_channel	,	V_2
slave_conf	,	V_30
ux500_dma_channel_release	,	F_19
ret	,	V_68
dmaengine_prep_slave_sg	,	F_15
dma_async_issue_pending	,	F_16
resource	,	V_109
"hw_ep=%d, is_tx=0x%x, channel=%d\n"	,	L_3
dma_slave_config	,	V_29
PFN_DOWN	,	F_11
max_ch	,	V_59
dma_rx_param_array	,	V_100
spin_unlock_irqrestore	,	F_5
dma_async_tx_descriptor	,	V_23
spin_lock_irqsave	,	F_3
cur_len	,	V_14
callback_param	,	V_52
sg_dma_address	,	F_13
pfn_to_page	,	F_10
DMA_PREP_INTERRUPT	,	V_49
platform_get_resource	,	F_38
offset_in_page	,	F_12
dma_cap_zero	,	F_29
tx_channel	,	V_62
DMA_SLAVE	,	V_99
dma_slave_buswidth	,	V_31
sg_init_table	,	F_8
num_tx_channels	,	V_60
musb	,	V_8
device_control	,	V_47
BUG_ON	,	F_22
device_fc	,	V_45
ux500_dma_channel	,	V_4
ux500_dma_controller_start	,	F_28
ux500_dma_callback	,	F_1
"DMA rx transfer done on hw_ep=%d\n"	,	L_1
dev_err	,	F_39
"packet_sz=%d, mode=%d, dma_addr=0x%llu, len=%d is_tx=%d\n"	,	L_2
dma_cap_set	,	F_30
board_data	,	V_90
actual_len	,	V_13
dma_chan	,	V_22
ch_count	,	V_94
kzalloc	,	F_37
packet_sz	,	V_18
src_maxburst	,	V_41
DMA_CTRL_ACK	,	V_50
dma_controller	,	V_55
sg_set_page	,	F_9
IORESOURCE_MEM	,	V_113
direction	,	V_26
mask	,	V_95
tx_submit	,	V_54
length	,	V_67
start	,	V_115
musb_dma_completion	,	F_4
maxpacket	,	V_65
sg_dma_len	,	F_14
channel_alloc	,	V_117
max_len	,	V_101
ux500_dma_controller	,	V_57
container_of	,	F_18
MUSB_DMA_STATUS_FREE	,	V_16
callback	,	V_51
channel_abort	,	V_120
dma_cap_mask_t	,	T_6
platform_data	,	V_87
UX500_MUSB_DMA_NUM_TX_CHANNELS	,	V_97
ux500_dma_is_compatible	,	F_20
base	,	V_106
