component_name "sample"
inout 1 "sig_out"
reg 32 "data_in"
wire 32 "data_out"

communication xillybus 1 1 "busy_sensor == 0 && finish_sensor" 32
xillybus32_rcv "data_in"
xillybus32_snd "data_out"
userlogic_path "sonic_sensor.v" instance_name "uut"
userlogic_assign
	input,1,clk:=
	input,1,rst:=
	output,1,busy:=
	inout,1,sig:=
	output,1,finish:=
	output,32,out_data:=
assign_end
end