// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module krnl_LZW_dataflow_parent_loop_proc (
        num_chunks,
        m_axi_aximm0_AWVALID,
        m_axi_aximm0_AWREADY,
        m_axi_aximm0_AWADDR,
        m_axi_aximm0_AWID,
        m_axi_aximm0_AWLEN,
        m_axi_aximm0_AWSIZE,
        m_axi_aximm0_AWBURST,
        m_axi_aximm0_AWLOCK,
        m_axi_aximm0_AWCACHE,
        m_axi_aximm0_AWPROT,
        m_axi_aximm0_AWQOS,
        m_axi_aximm0_AWREGION,
        m_axi_aximm0_AWUSER,
        m_axi_aximm0_WVALID,
        m_axi_aximm0_WREADY,
        m_axi_aximm0_WDATA,
        m_axi_aximm0_WSTRB,
        m_axi_aximm0_WLAST,
        m_axi_aximm0_WID,
        m_axi_aximm0_WUSER,
        m_axi_aximm0_ARVALID,
        m_axi_aximm0_ARREADY,
        m_axi_aximm0_ARADDR,
        m_axi_aximm0_ARID,
        m_axi_aximm0_ARLEN,
        m_axi_aximm0_ARSIZE,
        m_axi_aximm0_ARBURST,
        m_axi_aximm0_ARLOCK,
        m_axi_aximm0_ARCACHE,
        m_axi_aximm0_ARPROT,
        m_axi_aximm0_ARQOS,
        m_axi_aximm0_ARREGION,
        m_axi_aximm0_ARUSER,
        m_axi_aximm0_RVALID,
        m_axi_aximm0_RREADY,
        m_axi_aximm0_RDATA,
        m_axi_aximm0_RLAST,
        m_axi_aximm0_RID,
        m_axi_aximm0_RUSER,
        m_axi_aximm0_RRESP,
        m_axi_aximm0_BVALID,
        m_axi_aximm0_BREADY,
        m_axi_aximm0_BRESP,
        m_axi_aximm0_BID,
        m_axi_aximm0_BUSER,
        input_r,
        send_data,
        output_length,
        inStream_in_length_dout,
        inStream_in_length_empty_n,
        inStream_in_length_read,
        input_offset_constprop_i,
        input_offset_constprop_o,
        output_offset_constprop_i,
        output_offset_constprop_o,
        ap_clk,
        ap_rst,
        input_r_ap_vld,
        send_data_ap_vld,
        output_length_ap_vld,
        input_offset_constprop_i_ap_vld,
        input_offset_constprop_o_ap_vld,
        output_offset_constprop_i_ap_vld,
        output_offset_constprop_o_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [7:0] num_chunks;
output   m_axi_aximm0_AWVALID;
input   m_axi_aximm0_AWREADY;
output  [63:0] m_axi_aximm0_AWADDR;
output  [0:0] m_axi_aximm0_AWID;
output  [31:0] m_axi_aximm0_AWLEN;
output  [2:0] m_axi_aximm0_AWSIZE;
output  [1:0] m_axi_aximm0_AWBURST;
output  [1:0] m_axi_aximm0_AWLOCK;
output  [3:0] m_axi_aximm0_AWCACHE;
output  [2:0] m_axi_aximm0_AWPROT;
output  [3:0] m_axi_aximm0_AWQOS;
output  [3:0] m_axi_aximm0_AWREGION;
output  [0:0] m_axi_aximm0_AWUSER;
output   m_axi_aximm0_WVALID;
input   m_axi_aximm0_WREADY;
output  [63:0] m_axi_aximm0_WDATA;
output  [7:0] m_axi_aximm0_WSTRB;
output   m_axi_aximm0_WLAST;
output  [0:0] m_axi_aximm0_WID;
output  [0:0] m_axi_aximm0_WUSER;
output   m_axi_aximm0_ARVALID;
input   m_axi_aximm0_ARREADY;
output  [63:0] m_axi_aximm0_ARADDR;
output  [0:0] m_axi_aximm0_ARID;
output  [31:0] m_axi_aximm0_ARLEN;
output  [2:0] m_axi_aximm0_ARSIZE;
output  [1:0] m_axi_aximm0_ARBURST;
output  [1:0] m_axi_aximm0_ARLOCK;
output  [3:0] m_axi_aximm0_ARCACHE;
output  [2:0] m_axi_aximm0_ARPROT;
output  [3:0] m_axi_aximm0_ARQOS;
output  [3:0] m_axi_aximm0_ARREGION;
output  [0:0] m_axi_aximm0_ARUSER;
input   m_axi_aximm0_RVALID;
output   m_axi_aximm0_RREADY;
input  [63:0] m_axi_aximm0_RDATA;
input   m_axi_aximm0_RLAST;
input  [0:0] m_axi_aximm0_RID;
input  [0:0] m_axi_aximm0_RUSER;
input  [1:0] m_axi_aximm0_RRESP;
input   m_axi_aximm0_BVALID;
output   m_axi_aximm0_BREADY;
input  [1:0] m_axi_aximm0_BRESP;
input  [0:0] m_axi_aximm0_BID;
input  [0:0] m_axi_aximm0_BUSER;
input  [63:0] input_r;
input  [63:0] send_data;
input  [63:0] output_length;
input  [15:0] inStream_in_length_dout;
input   inStream_in_length_empty_n;
output   inStream_in_length_read;
input  [31:0] input_offset_constprop_i;
output  [31:0] input_offset_constprop_o;
input  [31:0] output_offset_constprop_i;
output  [31:0] output_offset_constprop_o;
input   ap_clk;
input   ap_rst;
input   input_r_ap_vld;
input   send_data_ap_vld;
input   output_length_ap_vld;
input   input_offset_constprop_i_ap_vld;
output   input_offset_constprop_o_ap_vld;
input   output_offset_constprop_i_ap_vld;
output   output_offset_constprop_o_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

reg ap_done;
reg ap_ready;
reg ap_idle;

wire    dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWVALID;
wire   [63:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWADDR;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWID;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWLEN;
wire   [2:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWSIZE;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWBURST;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWLOCK;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWCACHE;
wire   [2:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWPROT;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWQOS;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWREGION;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWUSER;
wire    dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WVALID;
wire   [63:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WDATA;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WSTRB;
wire    dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WLAST;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WID;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WUSER;
wire    dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARVALID;
wire   [63:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARADDR;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARID;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARLEN;
wire   [2:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARSIZE;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARBURST;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARLOCK;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARCACHE;
wire   [2:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARPROT;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARQOS;
wire   [3:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARREGION;
wire   [0:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARUSER;
wire    dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_RREADY;
wire    dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_BREADY;
wire   [6:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_i_1;
wire    dataflow_in_loop_VITIS_LOOP_346_2_U0_inStream_in_length_read;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_input_offset_constprop_o;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_346_2_U0_output_offset_constprop_o;
wire    dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_start;
wire    dataflow_in_loop_VITIS_LOOP_346_2_U0_input_offset_constprop_o_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_done;
wire    dataflow_in_loop_VITIS_LOOP_346_2_U0_output_offset_constprop_o_ap_vld;
wire    dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_ready;
wire    dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_idle;
reg    dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_continue;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
reg   [7:0] loop_dataflow_input_count;
reg   [7:0] loop_dataflow_output_count;
wire   [7:0] bound_minus_1;
wire    dataflow_in_loop_VITIS_LOOP_346_2_U0_start_full_n;
wire    dataflow_in_loop_VITIS_LOOP_346_2_U0_start_write;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 loop_dataflow_input_count = 8'd0;
#0 loop_dataflow_output_count = 8'd0;
end

krnl_LZW_dataflow_in_loop_VITIS_LOOP_346_2 dataflow_in_loop_VITIS_LOOP_346_2_U0(
    .m_axi_aximm0_AWVALID(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWVALID),
    .m_axi_aximm0_AWREADY(m_axi_aximm0_AWREADY),
    .m_axi_aximm0_AWADDR(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWADDR),
    .m_axi_aximm0_AWID(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWID),
    .m_axi_aximm0_AWLEN(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWLEN),
    .m_axi_aximm0_AWSIZE(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWSIZE),
    .m_axi_aximm0_AWBURST(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWBURST),
    .m_axi_aximm0_AWLOCK(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWLOCK),
    .m_axi_aximm0_AWCACHE(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWCACHE),
    .m_axi_aximm0_AWPROT(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWPROT),
    .m_axi_aximm0_AWQOS(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWQOS),
    .m_axi_aximm0_AWREGION(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWREGION),
    .m_axi_aximm0_AWUSER(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWUSER),
    .m_axi_aximm0_WVALID(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WVALID),
    .m_axi_aximm0_WREADY(m_axi_aximm0_WREADY),
    .m_axi_aximm0_WDATA(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WDATA),
    .m_axi_aximm0_WSTRB(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WSTRB),
    .m_axi_aximm0_WLAST(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WLAST),
    .m_axi_aximm0_WID(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WID),
    .m_axi_aximm0_WUSER(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WUSER),
    .m_axi_aximm0_ARVALID(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARVALID),
    .m_axi_aximm0_ARREADY(m_axi_aximm0_ARREADY),
    .m_axi_aximm0_ARADDR(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARADDR),
    .m_axi_aximm0_ARID(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARID),
    .m_axi_aximm0_ARLEN(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARLEN),
    .m_axi_aximm0_ARSIZE(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARSIZE),
    .m_axi_aximm0_ARBURST(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARBURST),
    .m_axi_aximm0_ARLOCK(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARLOCK),
    .m_axi_aximm0_ARCACHE(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARCACHE),
    .m_axi_aximm0_ARPROT(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARPROT),
    .m_axi_aximm0_ARQOS(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARQOS),
    .m_axi_aximm0_ARREGION(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARREGION),
    .m_axi_aximm0_ARUSER(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARUSER),
    .m_axi_aximm0_RVALID(m_axi_aximm0_RVALID),
    .m_axi_aximm0_RREADY(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_RREADY),
    .m_axi_aximm0_RDATA(m_axi_aximm0_RDATA),
    .m_axi_aximm0_RLAST(m_axi_aximm0_RLAST),
    .m_axi_aximm0_RID(m_axi_aximm0_RID),
    .m_axi_aximm0_RUSER(m_axi_aximm0_RUSER),
    .m_axi_aximm0_RRESP(m_axi_aximm0_RRESP),
    .m_axi_aximm0_BVALID(m_axi_aximm0_BVALID),
    .m_axi_aximm0_BREADY(dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_BREADY),
    .m_axi_aximm0_BRESP(m_axi_aximm0_BRESP),
    .m_axi_aximm0_BID(m_axi_aximm0_BID),
    .m_axi_aximm0_BUSER(m_axi_aximm0_BUSER),
    .input_r(input_r),
    .send_data(send_data),
    .i_1(dataflow_in_loop_VITIS_LOOP_346_2_U0_i_1),
    .output_length(output_length),
    .inStream_in_length_dout(inStream_in_length_dout),
    .inStream_in_length_empty_n(inStream_in_length_empty_n),
    .inStream_in_length_read(dataflow_in_loop_VITIS_LOOP_346_2_U0_inStream_in_length_read),
    .input_offset_constprop_i(input_offset_constprop_i),
    .input_offset_constprop_o(dataflow_in_loop_VITIS_LOOP_346_2_U0_input_offset_constprop_o),
    .output_offset_constprop_i(output_offset_constprop_i),
    .output_offset_constprop_o(dataflow_in_loop_VITIS_LOOP_346_2_U0_output_offset_constprop_o),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_r_ap_vld(input_r_ap_vld),
    .send_data_ap_vld(send_data_ap_vld),
    .i_1_ap_vld(1'b0),
    .output_length_ap_vld(output_length_ap_vld),
    .ap_start(dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_start),
    .input_offset_constprop_i_ap_vld(input_offset_constprop_i_ap_vld),
    .input_offset_constprop_o_ap_vld(dataflow_in_loop_VITIS_LOOP_346_2_U0_input_offset_constprop_o_ap_vld),
    .ap_done(dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_done),
    .output_offset_constprop_i_ap_vld(output_offset_constprop_i_ap_vld),
    .output_offset_constprop_o_ap_vld(dataflow_in_loop_VITIS_LOOP_346_2_U0_output_offset_constprop_o_ap_vld),
    .ap_ready(dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_ready),
    .ap_idle(dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_idle),
    .ap_continue(dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        loop_dataflow_input_count <= 8'd0;
    end else begin
        if ((~(loop_dataflow_input_count == bound_minus_1) & (ap_start == 1'b1) & (dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_ready == 1'b1))) begin
            loop_dataflow_input_count <= (loop_dataflow_input_count + 8'd1);
        end else if (((loop_dataflow_input_count == bound_minus_1) & (ap_start == 1'b1) & (dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_ready == 1'b1))) begin
            loop_dataflow_input_count <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        loop_dataflow_output_count <= 8'd0;
    end else begin
        if ((~(loop_dataflow_output_count == bound_minus_1) & (dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_continue == 1'b1) & (dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_done == 1'b1))) begin
            loop_dataflow_output_count <= (loop_dataflow_output_count + 8'd1);
        end else if (((loop_dataflow_output_count == bound_minus_1) & (dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_continue == 1'b1) & (dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_done == 1'b1))) begin
            loop_dataflow_output_count <= 8'd0;
        end
    end
end

always @ (*) begin
    if (((loop_dataflow_output_count == bound_minus_1) & (dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((loop_dataflow_output_count == 8'd0) & (ap_start == 1'b0) & (dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_idle == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((loop_dataflow_input_count == bound_minus_1) & (ap_start == 1'b1) & (dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_ready == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~(loop_dataflow_output_count == bound_minus_1) | (ap_continue == 1'b1))) begin
        dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_continue = 1'b1;
    end else begin
        dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_continue = 1'b0;
    end
end

assign ap_sync_continue = ap_continue;

assign ap_sync_done = dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_done;

assign ap_sync_ready = dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_ready;

assign bound_minus_1 = (num_chunks - 8'd1);

assign dataflow_in_loop_VITIS_LOOP_346_2_U0_ap_start = ap_start;

assign dataflow_in_loop_VITIS_LOOP_346_2_U0_i_1 = loop_dataflow_input_count;

assign dataflow_in_loop_VITIS_LOOP_346_2_U0_start_full_n = 1'b1;

assign dataflow_in_loop_VITIS_LOOP_346_2_U0_start_write = 1'b0;

assign inStream_in_length_read = dataflow_in_loop_VITIS_LOOP_346_2_U0_inStream_in_length_read;

assign input_offset_constprop_o = dataflow_in_loop_VITIS_LOOP_346_2_U0_input_offset_constprop_o;

assign input_offset_constprop_o_ap_vld = dataflow_in_loop_VITIS_LOOP_346_2_U0_input_offset_constprop_o_ap_vld;

assign m_axi_aximm0_ARADDR = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARADDR;

assign m_axi_aximm0_ARBURST = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARBURST;

assign m_axi_aximm0_ARCACHE = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARCACHE;

assign m_axi_aximm0_ARID = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARID;

assign m_axi_aximm0_ARLEN = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARLEN;

assign m_axi_aximm0_ARLOCK = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARLOCK;

assign m_axi_aximm0_ARPROT = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARPROT;

assign m_axi_aximm0_ARQOS = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARQOS;

assign m_axi_aximm0_ARREGION = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARREGION;

assign m_axi_aximm0_ARSIZE = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARSIZE;

assign m_axi_aximm0_ARUSER = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARUSER;

assign m_axi_aximm0_ARVALID = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_ARVALID;

assign m_axi_aximm0_AWADDR = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWADDR;

assign m_axi_aximm0_AWBURST = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWBURST;

assign m_axi_aximm0_AWCACHE = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWCACHE;

assign m_axi_aximm0_AWID = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWID;

assign m_axi_aximm0_AWLEN = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWLEN;

assign m_axi_aximm0_AWLOCK = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWLOCK;

assign m_axi_aximm0_AWPROT = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWPROT;

assign m_axi_aximm0_AWQOS = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWQOS;

assign m_axi_aximm0_AWREGION = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWREGION;

assign m_axi_aximm0_AWSIZE = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWSIZE;

assign m_axi_aximm0_AWUSER = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWUSER;

assign m_axi_aximm0_AWVALID = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_AWVALID;

assign m_axi_aximm0_BREADY = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_BREADY;

assign m_axi_aximm0_RREADY = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_RREADY;

assign m_axi_aximm0_WDATA = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WDATA;

assign m_axi_aximm0_WID = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WID;

assign m_axi_aximm0_WLAST = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WLAST;

assign m_axi_aximm0_WSTRB = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WSTRB;

assign m_axi_aximm0_WUSER = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WUSER;

assign m_axi_aximm0_WVALID = dataflow_in_loop_VITIS_LOOP_346_2_U0_m_axi_aximm0_WVALID;

assign output_offset_constprop_o = dataflow_in_loop_VITIS_LOOP_346_2_U0_output_offset_constprop_o;

assign output_offset_constprop_o_ap_vld = dataflow_in_loop_VITIS_LOOP_346_2_U0_output_offset_constprop_o_ap_vld;

endmodule //krnl_LZW_dataflow_parent_loop_proc
