INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/DigitalDesign/Washer/Washer.sim/sim_1/synth/func/simchoosemode_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-311] analyzing module Divider__parameterized0
INFO: [VRFC 10-311] analyzing module Divider__parameterized1
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-311] analyzing module Washer
INFO: [VRFC 10-311] analyzing module bling
INFO: [VRFC 10-311] analyzing module button_signal
INFO: [VRFC 10-311] analyzing module button_signal_0
INFO: [VRFC 10-311] analyzing module button_signal_1
INFO: [VRFC 10-311] analyzing module button_signal_2
INFO: [VRFC 10-311] analyzing module choose_mode
INFO: [VRFC 10-311] analyzing module data_select
INFO: [VRFC 10-311] analyzing module light_ctrl
INFO: [VRFC 10-311] analyzing module seg_7_led
INFO: [VRFC 10-311] analyzing module seg_decoder
INFO: [VRFC 10-311] analyzing module time_dec
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/DigitalDesign/Washer/Washer.srcs/sources_1/new/choose_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose_mode
WARNING: [VRFC 10-1195] overwriting previous definition of module choose_mode [C:/Users/Administor/Desktop/DigitalDesign/Washer/Washer.srcs/sources_1/new/choose_mode.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/DigitalDesign/Washer/Washer.srcs/sim_1/new/simchoosemode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simchoosemode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/DigitalDesign/Washer/Washer.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administor/Desktop/DigitalDesign/Washer/Washer.sim/sim_1/synth/func/glbl.v:6]
