{:input (genetic.crossover/dumb-crossover 101952063 (genetic.mutation/change-constant-value 246339862 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_11_13_14, \\wire:missing_edge , \\wire2_12_14_:missing , \\wire3_:missing , wire4_22, wire5_22, \\wire30_38_39_:missing , \\wire31_:missing , wire34_22);\n  wire \\:missing_edge ;\n  input wire0_11_13_14;\n  wire wire0_11_13_14;\n  wire \\wire10_20_:missing ;\n  wire wire10_29;\n  wire wire11_12;\n  wire wire15_16;\n  wire \\wire17_18_:missing_21 ;\n  wire \\wire17_18_:missing_41 ;\n  wire \\wire17_:missing ;\n  wire wire19_20_24;\n  wire wire23;\n  wire wire25;\n  wire wire28;\n  input \\wire2_12_14_:missing ;\n  wire \\wire2_12_14_:missing ;\n  input \\wire30_38_39_:missing ;\n  wire \\wire30_38_39_:missing ;\n  input \\wire31_:missing ;\n  wire \\wire31_:missing ;\n  output wire34_22;\n  wire wire34_22;\n  wire wire35;\n  wire wire35_15;\n  wire wire35_16;\n  wire wire35_20;\n  wire wire35_22;\n  wire \\wire35_38_39_:missing ;\n  wire wire35_42;\n  wire wire35_43;\n  wire wire35_44;\n  wire wire35_45;\n  wire \\wire35_:missing_25_27_28 ;\n  wire \\wire35_:missing_47_48 ;\n  wire wire36_22;\n  wire wire36_40;\n  wire \\wire37_22_:missing ;\n  wire \\wire37_:missing ;\n  wire \\wire38_:missing ;\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  wire \\wire40_:missing ;\n  wire \\wire41_:missing_43 ;\n  wire \\wire41_:missing_44 ;\n  wire \\wire42_:missing_45 ;\n  wire wire46_22;\n  output wire4_22;\n  wire wire4_22;\n  output wire5_22;\n  wire wire5_22;\n  wire \\wire6_23_:missing_26 ;\n  wire wire8_24;\n  wire wire9_18;\n  wire wire9_19;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_22_49 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_49 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_16  = 4'h8 >> { wire35_16, wire15_16 };\n  assign \\wire17_:missing  = 4'h2 >> { \\wire17_18_:missing_41 , \\wire17_18_:missing_21  };\n  assign wire9_18 = 4'h8 >> { \\wire17_18_:missing_41 , \\wire17_18_:missing_21  };\n  assign \\wire:missing_19  = 4'h6 >> { wire9_19, wire19_20_24 };\n  assign \\wire10_20_:missing  = 4'h8 >> { wire19_20_24, wire35_20 };\n  assign wire8_24 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire35_:missing_25_27_28 ;\n  assign wire28 = 2'hx >> \\wire35_:missing_25_27_28 ;\n  assign wire36_40 = 2'h1 >> wire36_22;\n  assign \\wire37_:missing  = 2'h1 >> \\wire37_22_:missing ;\n  assign \\wire38_:missing  = 4'h6 >> { \\wire30_38_39_:missing , \\wire35_38_39_:missing  };\n  assign \\wire:missing_39  = 4'h8 >> { \\wire30_38_39_:missing , \\wire35_38_39_:missing  };\n  assign \\wire40_:missing  = 4'h8 >> { wire36_40, \\wire:missing_edge  };\n  assign \\wire17_18_:missing_41  = 4'h2 >> { \\wire41_:missing_44 , \\wire41_:missing_43  };\n  assign wire9_19 = 2'h1 >> wire9_18;\n  assign \\wire:missing_42  = 4'h6 >> { wire35_42, \\wire42_:missing_45  };\n  assign wire10_29 = 2'h1 >> \\wire10_20_:missing ;\n  assign wire11_12 = 4'h4 >> { \\wire:missing_edge , wire0_11_13_14 };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire2_12_14_:missing , wire11_12 };\n  assign \\wire:missing_13  = 4'h8 >> { \\wire:missing_edge , wire0_11_13_14 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire2_12_14_:missing , wire0_11_13_14 };\n  assign wire15_16 = 4'h8 >> { \\wire:missing_edge , wire35_15 };\n  assign \\wire6_23_:missing_26  = 1'h1;\n  assign wire35 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_49  = \\wire:missing_22_49 ;\n  assign \\wire:missing_edge  = \\wire35_:missing_47_48 ;\n  assign \\wire:missing_edge  = \\wire35_:missing_47_48 ;\n  assign \\wire:missing_edge  = wire46_22;\n  assign \\wire42_:missing_45  = wire35_45;\n  assign \\wire41_:missing_44  = wire35_44;\n  assign \\wire41_:missing_43  = wire35_43;\n  assign \\wire:missing_edge  = wire10_29;\n  assign \\wire:missing_edge  = \\wire6_23_:missing_26 ;\n  assign wire25 = \\wire35_:missing_25_27_28 ;\n  assign wire19_20_24 = wire8_24;\n  assign wire23 = \\wire6_23_:missing_26 ;\n  assign wire4_22 = wire35_22;\n  assign \\wire17_18_:missing_21  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:3.1-107.10\" *)\nmodule postsynth(wire0_11_13_14, \\wire:missing_edge , \\wire2_12_14_:missing , \\wire3_:missing , wire4_22, wire5_22, \\wire30_38_39_:missing , \\wire31_:missing , wire34_22);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:5.9-5.23\" *)\n  input wire0_11_13_14;\n  wire wire0_11_13_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:8.8-8.17\" *)\n  wire wire10_29;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:11.8-11.30\" *)\n  wire \\wire17_18_:missing_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:14.8-14.20\" *)\n  wire wire19_20_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:15.8-15.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:18.9-18.30\" *)\n  input \\wire2_12_14_:missing ;\n  wire \\wire2_12_14_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:20.9-20.31\" *)\n  input \\wire30_38_39_:missing ;\n  wire \\wire30_38_39_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:22.9-22.25\" *)\n  input \\wire31_:missing ;\n  wire \\wire31_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:24.10-24.19\" *)\n  output wire34_22;\n  wire wire34_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:26.8-26.14\" *)\n  wire wire35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:30.8-30.17\" *)\n  wire wire35_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:37.8-37.30\" *)\n  wire \\wire35_:missing_47_48 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:43.9-43.24\" *)\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:49.8-49.17\" *)\n  wire wire46_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:50.10-50.18\" *)\n  output wire4_22;\n  wire wire4_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:52.10-52.18\" *)\n  output wire5_22;\n  wire wire5_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:54.8-54.29\" *)\n  wire \\wire6_23_:missing_26 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:55.8-55.16\" *)\n  wire wire8_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:65.9-65.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_29 = 1'h1;\n  assign \\wire17_18_:missing_21  = 1'h1;\n  assign wire19_20_24 = 1'h0;\n  assign wire23 = 1'h1;\n  assign wire34_22 = 1'hx;\n  assign wire35 = 1'h0;\n  assign wire35_22 = 1'hx;\n  assign \\wire35_:missing_47_48  = 1'h1;\n  assign wire46_22 = 1'h1;\n  assign wire4_22 = 1'hx;\n  assign wire5_22 = 1'hx;\n  assign \\wire6_23_:missing_26  = 1'h1;\n  assign wire8_24 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:19:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_/src/top.v'.\nSBY  3:19:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] Copy '/tmp/fuzzmount2DDF5D8C/5D7D88E4.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_/src/5D7D88E4.v'.\nSBY  3:19:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] Copy '/tmp/fuzzmount2DDF5D8C/5D7D88E4.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_/src/5D7D88E4.post.v'.\nSBY  3:19:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] engine_0: abc pdr\nSBY  3:19:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:19:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:86$56_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:86$56.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:19:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:84$54_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:84$54.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:19:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:74$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:74$44.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:19:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:88$58_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/5D7D88E4.v:88$58.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:19:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] base: Warning: Wire presynth.\\wire5_22 is used but has no driver.\nSBY  3:19:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] base: Warning: Wire presynth.\\wire4_22 is used but has no driver.\nSBY  3:19:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] base: Warning: Wire presynth.\\wire34_22 is used but has no driver.\nSBY  3:19:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] base: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY  3:19:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] base: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY  3:20:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] base: finished (returncode=0)\nSBY  3:20:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:20:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] aig: Warning: Wire presynth.\\wire5_22 is used but has no driver.\nSBY  3:20:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] aig: Warning: Wire presynth.\\wire4_22 is used but has no driver.\nSBY  3:20:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] aig: Warning: Wire presynth.\\wire34_22 is used but has no driver.\nSBY  3:20:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] aig: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY  3:20:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] aig: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY  3:20:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] aig: finished (returncode=0)\nSBY  3:20:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:20:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:20:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] engine_0: Warning: The network has no constraints.\nSBY  3:20:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:20:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] engine_0: finished (returncode=0)\nSBY  3:20:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] engine_0: Status returned by engine: FAIL\nSBY  3:20:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  3:20:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:20:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:20:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_'.\nSBY  3:20:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpoc32z7p_] DONE (FAIL, rc=2)\n", :err ""}}}