============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Jan 20 2020  04:55:19 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                    Type          Fanout  Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clock_name)        launch                                           0 R 
in_reg_reg[5][2]/CP                                          0             0 R 
in_reg_reg[5][2]/QN       HS65_LS_DFPRQNX18       1  16.5   40  +176     176 F 
fopt3582/A                                                        +0     176   
fopt3582/Z                HS65_LS_IVX49           6  37.1   32   +36     212 R 
fopt3581/A                                                        +0     213   
fopt3581/Z                HS65_LS_BFX106         13 114.0   37   +61     274 R 
S0[1].U0/e2[2] 
  fopt866/A                                                       +0     274   
  fopt866/Z               HS65_LS_BFX106         10  66.4   26   +56     330 R 
  csa_tree_U_S_40_add_90_9_groupi/in_2[3] 
    g308/B0                                                       +0     330   
    g308/S0               HS65_LS_FA1X9           2  10.9   57  +192     522 R 
    g417/B                                                        +0     522   
    g417/Z                HS65_LS_NAND2X7         3  10.0   62   +67     589 F 
    g370/A                                                        +0     589   
    g370/Z                HS65_LS_OAI12X3         1   6.5  105   +94     682 R 
    g428/C                                                        +0     682   
    g428/Z                HS65_LS_AO12X27         4  18.1   32  +103     785 R 
    g347/A                                                        +0     785   
    g347/Z                HS65_LS_IVX18           3  11.4   22   +29     815 F 
    g341/B                                                        +0     815   
    g341/Z                HS65_LS_OAI12X6         1   5.5   58   +46     860 R 
    g337/B                                                        +0     860   
    g337/Z                HS65_LS_XOR2X9          2  10.5   46  +116     976 F 
  csa_tree_U_S_40_add_90_9_groupi/out_0[9] 
  addinc_U_S_42_add_63_12/A[9] 
    g439/A                                                        +0     976   
    g439/Z                HS65_LS_NOR2X13         3  23.4   90   +80    1056 R 
    g406/B                                                        +0    1056   
    g406/Z                HS65_LS_OAI21X18        3  16.9   45   +67    1123 F 
    g370/C                                                        +0    1123   
    g370/Z                HS65_LS_AOI21X12        1   9.2   53   +52    1175 R 
    g466/A                                                        +0    1175   
    g466/Z                HS65_LSS_XNOR2X12       2  12.9   51   +88    1263 F 
  addinc_U_S_42_add_63_12/Z[10] 
  U_S_44_add_63_8/A[10] 
    g322/A0                                                       +0    1263   
    g322/CO               HS65_LS_HA1X9           1   4.7   25   +78    1341 F 
    g308/A                                                        +0    1341   
    g308/Z                HS65_LS_NAND2AX21       2  15.8   39   +76    1417 F 
    g306/C                                                        +0    1417   
    g306/Z                HS65_LS_CBI4I6X18       2  14.7   71   +52    1469 R 
    g304/B                                                        +0    1469   
    g304/Z                HS65_LS_OAI12X18        2  14.3   41   +54    1523 F 
    g303/C                                                        +0    1523   
    g303/Z                HS65_LS_OAI21X18        1   9.6   52   +29    1552 R 
    g301/B                                                        +0    1552   
    g301/Z                HS65_LS_NAND2AX21       2  11.9   34   +42    1594 F 
    g300/B                                                        +0    1594   
    g300/Z                HS65_LS_NAND2AX14       1   7.3   28   +28    1622 R 
    g298/B                                                        +0    1622   
    g298/Z                HS65_LS_NAND2AX14       1  15.6   46   +43    1665 F 
    g297/A0                                                       +0    1665   
    g297/CO               HS65_LS_FA1X27          2   9.4   30  +101    1766 F 
    g296/B                                                        +0    1766   
    g296/Z                HS65_LSS_XNOR2X6        1   5.0   56   +77    1843 R 
    g294/A                                                        +0    1843   
    g294/Z                HS65_LS_IVX9            1   4.1   24   +37    1880 F 
  U_S_44_add_63_8/Z[16] 
S0[1].U0/f14[9] 
reg_f14_reg[1][9]/D  <<<  HS65_LS_SDFPQX9                         +0    1880   
reg_f14_reg[1][9]/CP      setup                              0  +120    2000 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)        capture                                       2100 R 
                          adjustments                           -100    2000   
-------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : in_reg_reg[5][2]/CP
End-point    : reg_f14_reg[1][9]/D
