{"vcs1":{"timestamp_begin":1699590157.652889847, "rt":1.12, "ut":0.38, "st":0.20}}
{"vcselab":{"timestamp_begin":1699590158.838136833, "rt":0.72, "ut":0.23, "st":0.12}}
{"link":{"timestamp_begin":1699590159.612266883, "rt":0.24, "ut":0.10, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699590157.092414374}
{"VCS_COMP_START_TIME": 1699590157.092414374}
{"VCS_COMP_END_TIME": 1699590160.873658896}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331140}}
{"stitch_vcselab": {"peak_mem": 231572}}
