
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004376    0.038073    0.264380    0.458653 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.038073    0.000120    0.458773 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008917    0.086542    0.624174    1.082947 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086542    0.000688    1.083636 v fanout74/A (sg13g2_buf_8)
     8    0.044719    0.050507    0.153011    1.236646 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.050523    0.000965    1.237611 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016255    0.286420    0.264577    1.502189 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.286421    0.000524    1.502713 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007084    0.123081    0.210894    1.713607 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.123081    0.000214    1.713820 v _235_/A2 (sg13g2_o21ai_1)
     1    0.006847    0.159802    0.191542    1.905362 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.159806    0.000403    1.905766 ^ _239_/B (sg13g2_and3_1)
     1    0.007022    0.074421    0.248666    2.154432 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.074424    0.000514    2.154946 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005335    0.125786    0.130951    2.285897 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.125787    0.000653    2.286550 v output4/A (sg13g2_buf_2)
     1    0.083809    0.225003    0.309003    2.595553 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.225371    0.006821    2.602374 v sine_out[0] (out)
                                              2.602374   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.602374   data arrival time
---------------------------------------------------------------------------------------------
                                              1.247626   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
