//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21554848
// Cuda compilation tools, release 8.0, V8.0.61
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	_Z14dynproc_kerneliPiS_S_iiii
// _Z14dynproc_kerneliPiS_S_iiii$__cuda_local_var_15353_37_non_const_prev has been demoted
// _Z14dynproc_kerneliPiS_S_iiii$__cuda_local_var_15354_37_non_const_result has been demoted

.visible .entry _Z14dynproc_kerneliPiS_S_iiii(
	.param .u32 _Z14dynproc_kerneliPiS_S_iiii_param_0,
	.param .u64 _Z14dynproc_kerneliPiS_S_iiii_param_1,
	.param .u64 _Z14dynproc_kerneliPiS_S_iiii_param_2,
	.param .u64 _Z14dynproc_kerneliPiS_S_iiii_param_3,
	.param .u32 _Z14dynproc_kerneliPiS_S_iiii_param_4,
	.param .u32 _Z14dynproc_kerneliPiS_S_iiii_param_5,
	.param .u32 _Z14dynproc_kerneliPiS_S_iiii_param_6,
	.param .u32 _Z14dynproc_kerneliPiS_S_iiii_param_7
)
{
	.reg .pred 	%p<19>;
	.reg .b16 	%rs<8>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<24>;
	// demoted variable
	.shared .align 4 .b8 _Z14dynproc_kerneliPiS_S_iiii$__cuda_local_var_15353_37_non_const_prev[1024];
	// demoted variable
	.shared .align 4 .b8 _Z14dynproc_kerneliPiS_S_iiii$__cuda_local_var_15354_37_non_const_result[1024];

	ld.param.u32 	%r7, [_Z14dynproc_kerneliPiS_S_iiii_param_0];
	ld.param.u64 	%rd5, [_Z14dynproc_kerneliPiS_S_iiii_param_1];
	ld.param.u64 	%rd6, [_Z14dynproc_kerneliPiS_S_iiii_param_2];
	ld.param.u64 	%rd7, [_Z14dynproc_kerneliPiS_S_iiii_param_3];
	ld.param.u32 	%r8, [_Z14dynproc_kerneliPiS_S_iiii_param_4];
	ld.param.u32 	%r9, [_Z14dynproc_kerneliPiS_S_iiii_param_6];
	ld.param.u32 	%r10, [_Z14dynproc_kerneliPiS_S_iiii_param_7];
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r12, %r7, 1;
	mov.u32 	%r13, 256;
	sub.s32 	%r14, %r13, %r12;
	mul.lo.s32 	%r15, %r11, %r14;
	sub.s32 	%r1, %r15, %r10;
	mov.u32 	%r2, %tid.x;
	add.s32 	%r3, %r1, %r2;
	add.s32 	%r4, %r8, -1;
	setp.gt.s32	%p2, %r3, -1;
	setp.le.s32	%p3, %r3, %r4;
	and.pred  	%p4, %p2, %p3;
	mul.wide.s32 	%rd8, %r2, 4;
	mov.u64 	%rd9, _Z14dynproc_kerneliPiS_S_iiii$__cuda_local_var_15353_37_non_const_prev;
	add.s64 	%rd1, %rd9, %rd8;
	@!%p4 bra 	BB0_2;
	bra.uni 	BB0_1;

BB0_1:
	cvta.to.global.u64 	%rd10, %rd6;
	mul.wide.s32 	%rd11, %r3, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.u32 	%r16, [%rd12];
	st.shared.u32 	[%rd1], %r16;

BB0_2:
	bar.sync 	0;
	mov.u64 	%rd14, _Z14dynproc_kerneliPiS_S_iiii$__cuda_local_var_15354_37_non_const_result;
	add.s64 	%rd2, %rd14, %rd8;
	setp.lt.s32	%p5, %r7, 1;
	@%p5 bra 	BB0_10;

	add.s32 	%r18, %r1, 255;
	shr.s32 	%r19, %r1, 31;
	neg.s32 	%r20, %r1;
	and.b32  	%r21, %r19, %r20;
	setp.gt.s32	%p6, %r18, %r4;
	mov.u32 	%r22, -255;
	sub.s32 	%r23, %r22, %r1;
	add.s32 	%r24, %r8, %r23;
	add.s32 	%r25, %r24, 254;
	selp.b32	%r26, %r25, 255, %p6;
	add.s32 	%r27, %r2, -1;
	add.s32 	%r28, %r2, 1;
	setp.gt.s32	%p7, %r2, %r21;
	selp.b32	%r29, %r27, %r21, %p7;
	setp.lt.s32	%p8, %r2, %r26;
	selp.b32	%r30, %r28, %r26, %p8;
	setp.le.s32	%p9, %r2, %r26;
	setp.ge.s32	%p10, %r2, %r21;
	and.pred  	%p1, %p9, %p10;
	mul.wide.s32 	%rd15, %r29, 4;
	add.s64 	%rd3, %rd9, %rd15;
	mul.wide.s32 	%rd17, %r30, 4;
	add.s64 	%rd4, %rd9, %rd17;
	mov.u32 	%r45, 0;
	cvta.to.global.u64 	%rd18, %rd5;

BB0_4:
	mov.u32 	%r5, %r45;
	mov.u32 	%r31, 254;
	sub.s32 	%r32, %r31, %r5;
	setp.le.s32	%p11, %r2, %r32;
	add.s32 	%r45, %r5, 1;
	setp.ge.s32	%p12, %r2, %r45;
	and.pred  	%p13, %p11, %p12;
	and.pred  	%p14, %p13, %p1;
	mov.u16 	%rs7, 0;
	@!%p14 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_5:
	ld.shared.u32 	%r33, [%rd3];
	ld.shared.u32 	%r34, [%rd1];
	min.s32 	%r35, %r34, %r33;
	ld.shared.u32 	%r36, [%rd4];
	min.s32 	%r37, %r36, %r35;
	add.s32 	%r38, %r5, %r9;
	mad.lo.s32 	%r39, %r38, %r8, %r3;
	mul.wide.s32 	%rd19, %r39, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.u32 	%r40, [%rd20];
	add.s32 	%r41, %r37, %r40;
	st.shared.u32 	[%rd2], %r41;
	mov.u16 	%rs7, 1;

BB0_6:
	bar.sync 	0;
	add.s32 	%r42, %r7, -1;
	setp.eq.s32	%p15, %r5, %r42;
	@%p15 bra 	BB0_10;

	setp.eq.s16	%p16, %rs7, 0;
	@%p16 bra 	BB0_9;

	ld.shared.u32 	%r43, [%rd2];
	st.shared.u32 	[%rd1], %r43;

BB0_9:
	bar.sync 	0;
	setp.lt.s32	%p17, %r45, %r7;
	@%p17 bra 	BB0_4;

BB0_10:
	and.b16  	%rs6, %rs7, 255;
	setp.eq.s16	%p18, %rs6, 0;
	@%p18 bra 	BB0_12;

	ld.shared.u32 	%r44, [%rd2];
	cvta.to.global.u64 	%rd21, %rd7;
	mul.wide.s32 	%rd22, %r3, 4;
	add.s64 	%rd23, %rd21, %rd22;
	st.global.u32 	[%rd23], %r44;

BB0_12:
	ret;
}

