# compile vhdl design source files
vhdl xil_defaultlib  "../../../computer_assignment_5.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/debounce.vhd"
vhdl xil_defaultlib  "../../../computer_assignment_5.srcs/sources_1/new/top.vhd"
vhdl xil_defaultlib  "../../../computer_assignment_5.srcs/sim_1/imports/Project 2/top_tb-Lab5.vhd"

# Do not sort compile order
nosort
