
embedded-sensors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000924c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c4  080093e0  080093e0  000193e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097a4  080097a4  000202ec  2**0
                  CONTENTS
  4 .ARM          00000000  080097a4  080097a4  000202ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  080097a4  080097a4  000202ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097a4  080097a4  000197a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080097a8  080097a8  000197a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002ec  20000000  080097ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000202ec  2**0
                  CONTENTS
 10 .bss          000005d0  200002ec  200002ec  000202ec  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200008bc  200008bc  000202ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000202ec  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002031c  2**0
                  CONTENTS, READONLY
 14 .debug_info   000114c2  00000000  00000000  0002035f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000312a  00000000  00000000  00031821  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000fe8  00000000  00000000  00034950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000c03  00000000  00000000  00035938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003d671  00000000  00000000  0003653b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000150fb  00000000  00000000  00073bac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000eaf14  00000000  00000000  00088ca7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000516c  00000000  00000000  00173bbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  00178d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002ec 	.word	0x200002ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080093c4 	.word	0x080093c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002f0 	.word	0x200002f0
 80001cc:	080093c4 	.word	0x080093c4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c48:	b5b0      	push	{r4, r5, r7, lr}
 8000c4a:	b09c      	sub	sp, #112	; 0x70
 8000c4c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c4e:	f000 fdbf 	bl	80017d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c52:	f000 f8df 	bl	8000e14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c56:	f000 f9df 	bl	8001018 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000c5a:	f000 f93d 	bl	8000ed8 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000c5e:	f000 f97b 	bl	8000f58 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8000c62:	f000 f9b7 	bl	8000fd4 <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */
  BSP_GYRO_Init();
 8000c66:	f004 fa27 	bl	80050b8 <BSP_GYRO_Init>
  BSP_ACCELERO_Init();
 8000c6a:	f004 f94f 	bl	8004f0c <BSP_ACCELERO_Init>


  SerialInitialise(BAUD_115200, &USART1_PORT, 0x00);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	4961      	ldr	r1, [pc, #388]	; (8000df8 <main+0x1b0>)
 8000c72:	2004      	movs	r0, #4
 8000c74:	f000 fa9c 	bl	80011b0 <SerialInitialise>
  uint8_t string_to_send[64] = "This is a string !\r\n";
 8000c78:	4b60      	ldr	r3, [pc, #384]	; (8000dfc <main+0x1b4>)
 8000c7a:	f107 0420 	add.w	r4, r7, #32
 8000c7e:	461d      	mov	r5, r3
 8000c80:	6828      	ldr	r0, [r5, #0]
 8000c82:	6869      	ldr	r1, [r5, #4]
 8000c84:	68aa      	ldr	r2, [r5, #8]
 8000c86:	68eb      	ldr	r3, [r5, #12]
 8000c88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c8a:	6928      	ldr	r0, [r5, #16]
 8000c8c:	6020      	str	r0, [r4, #0]
 8000c8e:	7d2b      	ldrb	r3, [r5, #20]
 8000c90:	7123      	strb	r3, [r4, #4]
 8000c92:	f107 0335 	add.w	r3, r7, #53	; 0x35
 8000c96:	222b      	movs	r2, #43	; 0x2b
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f006 fa99 	bl	80071d2 <memset>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  BSP_GYRO_GetXYZ(&gyro_values[0]);
 8000ca0:	f107 0314 	add.w	r3, r7, #20
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f004 fabd 	bl	8005224 <BSP_GYRO_GetXYZ>
	  BSP_ACCELERO_GetXYZ(&acc_values[0]);
 8000caa:	f107 030c 	add.w	r3, r7, #12
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f004 f9ee 	bl	8005090 <BSP_ACCELERO_GetXYZ>

	  float_acc_values[0] = (float)acc_values[0] / 1500.;
 8000cb4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000cb8:	ee07 3a90 	vmov	s15, r3
 8000cbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cc0:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8000e00 <main+0x1b8>
 8000cc4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cc8:	edc7 7a00 	vstr	s15, [r7]
	  float_acc_values[1] = (float)acc_values[1] / 1500.;
 8000ccc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000cd0:	ee07 3a90 	vmov	s15, r3
 8000cd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cd8:	eddf 6a49 	vldr	s13, [pc, #292]	; 8000e00 <main+0x1b8>
 8000cdc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ce0:	edc7 7a01 	vstr	s15, [r7, #4]
	  float_acc_values[2] = (float)acc_values[2] / 1500.;
 8000ce4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000ce8:	ee07 3a90 	vmov	s15, r3
 8000cec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cf0:	eddf 6a43 	vldr	s13, [pc, #268]	; 8000e00 <main+0x1b8>
 8000cf4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cf8:	edc7 7a02 	vstr	s15, [r7, #8]
//	  }

	  int *ptr;

	  // Assign the desired address to the pointer
	  ptr = (int *)(0x48000000 + 0x10);
 8000cfc:	4b41      	ldr	r3, [pc, #260]	; (8000e04 <main+0x1bc>)
 8000cfe:	667b      	str	r3, [r7, #100]	; 0x64

	  // Dereference the pointer to get the value at that address
	  int value = *ptr;
 8000d00:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	663b      	str	r3, [r7, #96]	; 0x60

	  if((value&0x01) && (velocity < 3.5)){
 8000d06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000d08:	f003 0301 	and.w	r3, r3, #1
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d01d      	beq.n	8000d4c <main+0x104>
 8000d10:	4b3d      	ldr	r3, [pc, #244]	; (8000e08 <main+0x1c0>)
 8000d12:	edd3 7a00 	vldr	s15, [r3]
 8000d16:	eeb0 7a0c 	vmov.f32	s14, #12	; 0x40600000  3.5
 8000d1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d22:	d513      	bpl.n	8000d4c <main+0x104>
		  velocity+=0.01;
 8000d24:	4b38      	ldr	r3, [pc, #224]	; (8000e08 <main+0x1c0>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f7ff fc0d 	bl	8000548 <__aeabi_f2d>
 8000d2e:	a32e      	add	r3, pc, #184	; (adr r3, 8000de8 <main+0x1a0>)
 8000d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d34:	f7ff faaa 	bl	800028c <__adddf3>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4610      	mov	r0, r2
 8000d3e:	4619      	mov	r1, r3
 8000d40:	f7ff ff32 	bl	8000ba8 <__aeabi_d2f>
 8000d44:	4603      	mov	r3, r0
 8000d46:	4a30      	ldr	r2, [pc, #192]	; (8000e08 <main+0x1c0>)
 8000d48:	6013      	str	r3, [r2, #0]
 8000d4a:	e024      	b.n	8000d96 <main+0x14e>
	  }
	  else if(!(value&0x01) && (velocity > 0.01)){
 8000d4c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d11f      	bne.n	8000d96 <main+0x14e>
 8000d56:	4b2c      	ldr	r3, [pc, #176]	; (8000e08 <main+0x1c0>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f7ff fbf4 	bl	8000548 <__aeabi_f2d>
 8000d60:	a321      	add	r3, pc, #132	; (adr r3, 8000de8 <main+0x1a0>)
 8000d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d66:	f7ff fed7 	bl	8000b18 <__aeabi_dcmpgt>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d012      	beq.n	8000d96 <main+0x14e>
		  velocity -= 0.02;
 8000d70:	4b25      	ldr	r3, [pc, #148]	; (8000e08 <main+0x1c0>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4618      	mov	r0, r3
 8000d76:	f7ff fbe7 	bl	8000548 <__aeabi_f2d>
 8000d7a:	a31d      	add	r3, pc, #116	; (adr r3, 8000df0 <main+0x1a8>)
 8000d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d80:	f7ff fa82 	bl	8000288 <__aeabi_dsub>
 8000d84:	4602      	mov	r2, r0
 8000d86:	460b      	mov	r3, r1
 8000d88:	4610      	mov	r0, r2
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	f7ff ff0c 	bl	8000ba8 <__aeabi_d2f>
 8000d90:	4603      	mov	r3, r0
 8000d92:	4a1d      	ldr	r2, [pc, #116]	; (8000e08 <main+0x1c0>)
 8000d94:	6013      	str	r3, [r2, #0]
	  }

	  sprintf(string_to_send, "%0.6f,%f\r\n", gyro_values[2]/20000, velocity);
 8000d96:	edd7 7a07 	vldr	s15, [r7, #28]
 8000d9a:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8000e0c <main+0x1c4>
 8000d9e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000da2:	ee16 0a90 	vmov	r0, s13
 8000da6:	f7ff fbcf 	bl	8000548 <__aeabi_f2d>
 8000daa:	4604      	mov	r4, r0
 8000dac:	460d      	mov	r5, r1
 8000dae:	4b16      	ldr	r3, [pc, #88]	; (8000e08 <main+0x1c0>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4618      	mov	r0, r3
 8000db4:	f7ff fbc8 	bl	8000548 <__aeabi_f2d>
 8000db8:	4602      	mov	r2, r0
 8000dba:	460b      	mov	r3, r1
 8000dbc:	f107 0020 	add.w	r0, r7, #32
 8000dc0:	e9cd 2300 	strd	r2, r3, [sp]
 8000dc4:	4622      	mov	r2, r4
 8000dc6:	462b      	mov	r3, r5
 8000dc8:	4911      	ldr	r1, [pc, #68]	; (8000e10 <main+0x1c8>)
 8000dca:	f006 f99f 	bl	800710c <siprintf>
	  SerialOutputString(string_to_send, &USART1_PORT);
 8000dce:	f107 0320 	add.w	r3, r7, #32
 8000dd2:	4909      	ldr	r1, [pc, #36]	; (8000df8 <main+0x1b0>)
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f000 fa7e 	bl	80012d6 <SerialOutputString>

	  HAL_Delay(10);
 8000dda:	200a      	movs	r0, #10
 8000ddc:	f000 fd5e 	bl	800189c <HAL_Delay>
  {
 8000de0:	e75e      	b.n	8000ca0 <main+0x58>
 8000de2:	bf00      	nop
 8000de4:	f3af 8000 	nop.w
 8000de8:	47ae147b 	.word	0x47ae147b
 8000dec:	3f847ae1 	.word	0x3f847ae1
 8000df0:	47ae147b 	.word	0x47ae147b
 8000df4:	3f947ae1 	.word	0x3f947ae1
 8000df8:	20000000 	.word	0x20000000
 8000dfc:	080093ec 	.word	0x080093ec
 8000e00:	44bb8000 	.word	0x44bb8000
 8000e04:	48000010 	.word	0x48000010
 8000e08:	200006ac 	.word	0x200006ac
 8000e0c:	469c4000 	.word	0x469c4000
 8000e10:	080093e0 	.word	0x080093e0

08000e14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b09e      	sub	sp, #120	; 0x78
 8000e18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e1a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000e1e:	2228      	movs	r2, #40	; 0x28
 8000e20:	2100      	movs	r1, #0
 8000e22:	4618      	mov	r0, r3
 8000e24:	f006 f9d5 	bl	80071d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e28:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e38:	463b      	mov	r3, r7
 8000e3a:	223c      	movs	r2, #60	; 0x3c
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f006 f9c7 	bl	80071d2 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000e44:	2303      	movs	r3, #3
 8000e46:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000e48:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000e4c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e52:	2301      	movs	r3, #1
 8000e54:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e56:	2310      	movs	r3, #16
 8000e58:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e5e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e62:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000e64:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000e68:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e6a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f001 ffd4 	bl	8002e1c <HAL_RCC_OscConfig>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000e7a:	f000 f94b 	bl	8001114 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e7e:	230f      	movs	r3, #15
 8000e80:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e82:	2302      	movs	r3, #2
 8000e84:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e86:	2300      	movs	r3, #0
 8000e88:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e8e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e90:	2300      	movs	r3, #0
 8000e92:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e94:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000e98:	2101      	movs	r1, #1
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f002 fffc 	bl	8003e98 <HAL_RCC_ClockConfig>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000ea6:	f000 f935 	bl	8001114 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1;
 8000eaa:	4b0a      	ldr	r3, [pc, #40]	; (8000ed4 <SystemClock_Config+0xc0>)
 8000eac:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8000eb2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000eb6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eb8:	463b      	mov	r3, r7
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f003 f9d2 	bl	8004264 <HAL_RCCEx_PeriphCLKConfig>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000ec6:	f000 f925 	bl	8001114 <Error_Handler>
  }
}
 8000eca:	bf00      	nop
 8000ecc:	3778      	adds	r7, #120	; 0x78
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	00020020 	.word	0x00020020

08000ed8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000edc:	4b1b      	ldr	r3, [pc, #108]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000ede:	4a1c      	ldr	r2, [pc, #112]	; (8000f50 <MX_I2C1_Init+0x78>)
 8000ee0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000ee2:	4b1a      	ldr	r3, [pc, #104]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000ee4:	4a1b      	ldr	r2, [pc, #108]	; (8000f54 <MX_I2C1_Init+0x7c>)
 8000ee6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ee8:	4b18      	ldr	r3, [pc, #96]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000eee:	4b17      	ldr	r3, [pc, #92]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ef4:	4b15      	ldr	r3, [pc, #84]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000efa:	4b14      	ldr	r3, [pc, #80]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f00:	4b12      	ldr	r3, [pc, #72]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f06:	4b11      	ldr	r3, [pc, #68]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f0c:	4b0f      	ldr	r3, [pc, #60]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f12:	480e      	ldr	r0, [pc, #56]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000f14:	f001 f866 	bl	8001fe4 <HAL_I2C_Init>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000f1e:	f000 f8f9 	bl	8001114 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f22:	2100      	movs	r1, #0
 8000f24:	4809      	ldr	r0, [pc, #36]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000f26:	f001 fe0f 	bl	8002b48 <HAL_I2CEx_ConfigAnalogFilter>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000f30:	f000 f8f0 	bl	8001114 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f34:	2100      	movs	r1, #0
 8000f36:	4805      	ldr	r0, [pc, #20]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000f38:	f001 fe51 	bl	8002bde <HAL_I2CEx_ConfigDigitalFilter>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000f42:	f000 f8e7 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000308 	.word	0x20000308
 8000f50:	40005400 	.word	0x40005400
 8000f54:	2000090e 	.word	0x2000090e

08000f58 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f5c:	4b1b      	ldr	r3, [pc, #108]	; (8000fcc <MX_SPI1_Init+0x74>)
 8000f5e:	4a1c      	ldr	r2, [pc, #112]	; (8000fd0 <MX_SPI1_Init+0x78>)
 8000f60:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f62:	4b1a      	ldr	r3, [pc, #104]	; (8000fcc <MX_SPI1_Init+0x74>)
 8000f64:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f68:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f6a:	4b18      	ldr	r3, [pc, #96]	; (8000fcc <MX_SPI1_Init+0x74>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000f70:	4b16      	ldr	r3, [pc, #88]	; (8000fcc <MX_SPI1_Init+0x74>)
 8000f72:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000f76:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f78:	4b14      	ldr	r3, [pc, #80]	; (8000fcc <MX_SPI1_Init+0x74>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f7e:	4b13      	ldr	r3, [pc, #76]	; (8000fcc <MX_SPI1_Init+0x74>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f84:	4b11      	ldr	r3, [pc, #68]	; (8000fcc <MX_SPI1_Init+0x74>)
 8000f86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f8a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000f8c:	4b0f      	ldr	r3, [pc, #60]	; (8000fcc <MX_SPI1_Init+0x74>)
 8000f8e:	2208      	movs	r2, #8
 8000f90:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f92:	4b0e      	ldr	r3, [pc, #56]	; (8000fcc <MX_SPI1_Init+0x74>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f98:	4b0c      	ldr	r3, [pc, #48]	; (8000fcc <MX_SPI1_Init+0x74>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f9e:	4b0b      	ldr	r3, [pc, #44]	; (8000fcc <MX_SPI1_Init+0x74>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000fa4:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <MX_SPI1_Init+0x74>)
 8000fa6:	2207      	movs	r2, #7
 8000fa8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000faa:	4b08      	ldr	r3, [pc, #32]	; (8000fcc <MX_SPI1_Init+0x74>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fb0:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <MX_SPI1_Init+0x74>)
 8000fb2:	2208      	movs	r2, #8
 8000fb4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000fb6:	4805      	ldr	r0, [pc, #20]	; (8000fcc <MX_SPI1_Init+0x74>)
 8000fb8:	f003 fb04 	bl	80045c4 <HAL_SPI_Init>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000fc2:	f000 f8a7 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000fc6:	bf00      	nop
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	2000035c 	.word	0x2000035c
 8000fd0:	40013000 	.word	0x40013000

08000fd4 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000fd8:	4b0d      	ldr	r3, [pc, #52]	; (8001010 <MX_USB_PCD_Init+0x3c>)
 8000fda:	4a0e      	ldr	r2, [pc, #56]	; (8001014 <MX_USB_PCD_Init+0x40>)
 8000fdc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000fde:	4b0c      	ldr	r3, [pc, #48]	; (8001010 <MX_USB_PCD_Init+0x3c>)
 8000fe0:	2208      	movs	r2, #8
 8000fe2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000fe4:	4b0a      	ldr	r3, [pc, #40]	; (8001010 <MX_USB_PCD_Init+0x3c>)
 8000fe6:	2202      	movs	r2, #2
 8000fe8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000fea:	4b09      	ldr	r3, [pc, #36]	; (8001010 <MX_USB_PCD_Init+0x3c>)
 8000fec:	2202      	movs	r2, #2
 8000fee:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000ff0:	4b07      	ldr	r3, [pc, #28]	; (8001010 <MX_USB_PCD_Init+0x3c>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000ff6:	4b06      	ldr	r3, [pc, #24]	; (8001010 <MX_USB_PCD_Init+0x3c>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000ffc:	4804      	ldr	r0, [pc, #16]	; (8001010 <MX_USB_PCD_Init+0x3c>)
 8000ffe:	f001 fe3a 	bl	8002c76 <HAL_PCD_Init>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001008:	f000 f884 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 800100c:	bf00      	nop
 800100e:	bd80      	pop	{r7, pc}
 8001010:	200003c0 	.word	0x200003c0
 8001014:	40005c00 	.word	0x40005c00

08001018 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b08a      	sub	sp, #40	; 0x28
 800101c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101e:	f107 0314 	add.w	r3, r7, #20
 8001022:	2200      	movs	r2, #0
 8001024:	601a      	str	r2, [r3, #0]
 8001026:	605a      	str	r2, [r3, #4]
 8001028:	609a      	str	r2, [r3, #8]
 800102a:	60da      	str	r2, [r3, #12]
 800102c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800102e:	4b37      	ldr	r3, [pc, #220]	; (800110c <MX_GPIO_Init+0xf4>)
 8001030:	695b      	ldr	r3, [r3, #20]
 8001032:	4a36      	ldr	r2, [pc, #216]	; (800110c <MX_GPIO_Init+0xf4>)
 8001034:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001038:	6153      	str	r3, [r2, #20]
 800103a:	4b34      	ldr	r3, [pc, #208]	; (800110c <MX_GPIO_Init+0xf4>)
 800103c:	695b      	ldr	r3, [r3, #20]
 800103e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001046:	4b31      	ldr	r3, [pc, #196]	; (800110c <MX_GPIO_Init+0xf4>)
 8001048:	695b      	ldr	r3, [r3, #20]
 800104a:	4a30      	ldr	r2, [pc, #192]	; (800110c <MX_GPIO_Init+0xf4>)
 800104c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001050:	6153      	str	r3, [r2, #20]
 8001052:	4b2e      	ldr	r3, [pc, #184]	; (800110c <MX_GPIO_Init+0xf4>)
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800105e:	4b2b      	ldr	r3, [pc, #172]	; (800110c <MX_GPIO_Init+0xf4>)
 8001060:	695b      	ldr	r3, [r3, #20]
 8001062:	4a2a      	ldr	r2, [pc, #168]	; (800110c <MX_GPIO_Init+0xf4>)
 8001064:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001068:	6153      	str	r3, [r2, #20]
 800106a:	4b28      	ldr	r3, [pc, #160]	; (800110c <MX_GPIO_Init+0xf4>)
 800106c:	695b      	ldr	r3, [r3, #20]
 800106e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001072:	60bb      	str	r3, [r7, #8]
 8001074:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001076:	4b25      	ldr	r3, [pc, #148]	; (800110c <MX_GPIO_Init+0xf4>)
 8001078:	695b      	ldr	r3, [r3, #20]
 800107a:	4a24      	ldr	r2, [pc, #144]	; (800110c <MX_GPIO_Init+0xf4>)
 800107c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001080:	6153      	str	r3, [r2, #20]
 8001082:	4b22      	ldr	r3, [pc, #136]	; (800110c <MX_GPIO_Init+0xf4>)
 8001084:	695b      	ldr	r3, [r3, #20]
 8001086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800108e:	4b1f      	ldr	r3, [pc, #124]	; (800110c <MX_GPIO_Init+0xf4>)
 8001090:	695b      	ldr	r3, [r3, #20]
 8001092:	4a1e      	ldr	r2, [pc, #120]	; (800110c <MX_GPIO_Init+0xf4>)
 8001094:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001098:	6153      	str	r3, [r2, #20]
 800109a:	4b1c      	ldr	r3, [pc, #112]	; (800110c <MX_GPIO_Init+0xf4>)
 800109c:	695b      	ldr	r3, [r3, #20]
 800109e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010a2:	603b      	str	r3, [r7, #0]
 80010a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80010a6:	2200      	movs	r2, #0
 80010a8:	f64f 7108 	movw	r1, #65288	; 0xff08
 80010ac:	4818      	ldr	r0, [pc, #96]	; (8001110 <MX_GPIO_Init+0xf8>)
 80010ae:	f000 ff81 	bl	8001fb4 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 80010b2:	2337      	movs	r3, #55	; 0x37
 80010b4:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80010b6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80010ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010bc:	2300      	movs	r3, #0
 80010be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	4619      	mov	r1, r3
 80010c6:	4812      	ldr	r0, [pc, #72]	; (8001110 <MX_GPIO_Init+0xf8>)
 80010c8:	f000 fd1e 	bl	8001b08 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80010cc:	f64f 7308 	movw	r3, #65288	; 0xff08
 80010d0:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d2:	2301      	movs	r3, #1
 80010d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010da:	2300      	movs	r3, #0
 80010dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010de:	f107 0314 	add.w	r3, r7, #20
 80010e2:	4619      	mov	r1, r3
 80010e4:	480a      	ldr	r0, [pc, #40]	; (8001110 <MX_GPIO_Init+0xf8>)
 80010e6:	f000 fd0f 	bl	8001b08 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010ea:	2301      	movs	r3, #1
 80010ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ee:	2300      	movs	r3, #0
 80010f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f2:	2300      	movs	r3, #0
 80010f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010f6:	f107 0314 	add.w	r3, r7, #20
 80010fa:	4619      	mov	r1, r3
 80010fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001100:	f000 fd02 	bl	8001b08 <HAL_GPIO_Init>

}
 8001104:	bf00      	nop
 8001106:	3728      	adds	r7, #40	; 0x28
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	40021000 	.word	0x40021000
 8001110:	48001000 	.word	0x48001000

08001114 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001118:	b672      	cpsid	i
}
 800111a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800111c:	e7fe      	b.n	800111c <Error_Handler+0x8>
	...

08001120 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800112a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112e:	2b00      	cmp	r3, #0
 8001130:	db0b      	blt.n	800114a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	f003 021f 	and.w	r2, r3, #31
 8001138:	4907      	ldr	r1, [pc, #28]	; (8001158 <__NVIC_EnableIRQ+0x38>)
 800113a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113e:	095b      	lsrs	r3, r3, #5
 8001140:	2001      	movs	r0, #1
 8001142:	fa00 f202 	lsl.w	r2, r0, r2
 8001146:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800114a:	bf00      	nop
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	e000e100 	.word	0xe000e100

0800115c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	6039      	str	r1, [r7, #0]
 8001166:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001168:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116c:	2b00      	cmp	r3, #0
 800116e:	db0a      	blt.n	8001186 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	b2da      	uxtb	r2, r3
 8001174:	490c      	ldr	r1, [pc, #48]	; (80011a8 <__NVIC_SetPriority+0x4c>)
 8001176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117a:	0112      	lsls	r2, r2, #4
 800117c:	b2d2      	uxtb	r2, r2
 800117e:	440b      	add	r3, r1
 8001180:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001184:	e00a      	b.n	800119c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	b2da      	uxtb	r2, r3
 800118a:	4908      	ldr	r1, [pc, #32]	; (80011ac <__NVIC_SetPriority+0x50>)
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	f003 030f 	and.w	r3, r3, #15
 8001192:	3b04      	subs	r3, #4
 8001194:	0112      	lsls	r2, r2, #4
 8001196:	b2d2      	uxtb	r2, r2
 8001198:	440b      	add	r3, r1
 800119a:	761a      	strb	r2, [r3, #24]
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr
 80011a8:	e000e100 	.word	0xe000e100
 80011ac:	e000ed00 	.word	0xe000ed00

080011b0 <SerialInitialise>:
		0x77};


// InitialiseSerial - Initialise the serial port
// Input: baudRate is from an enumerated set
void SerialInitialise(uint32_t baudRate, SerialPort *serial_port, void (*completion_function)(uint32_t)) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	607a      	str	r2, [r7, #4]

	serial_port->completion_function = completion_function;
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	63da      	str	r2, [r3, #60]	; 0x3c

	// enable clock power, system configuration clock and GPIOC
	// common to all UARTs
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80011c2:	4b37      	ldr	r3, [pc, #220]	; (80012a0 <SerialInitialise+0xf0>)
 80011c4:	69db      	ldr	r3, [r3, #28]
 80011c6:	4a36      	ldr	r2, [pc, #216]	; (80012a0 <SerialInitialise+0xf0>)
 80011c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011cc:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80011ce:	4b34      	ldr	r3, [pc, #208]	; (80012a0 <SerialInitialise+0xf0>)
 80011d0:	699b      	ldr	r3, [r3, #24]
 80011d2:	4a33      	ldr	r2, [pc, #204]	; (80012a0 <SerialInitialise+0xf0>)
 80011d4:	f043 0301 	orr.w	r3, r3, #1
 80011d8:	6193      	str	r3, [r2, #24]

	switch(serial_port->SerialPortGPIO) {
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	6a1b      	ldr	r3, [r3, #32]
 80011de:	2b02      	cmp	r3, #2
 80011e0:	d106      	bne.n	80011f0 <SerialInitialise+0x40>
	case SERIAL_GPIO_C:
		RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 80011e2:	4b2f      	ldr	r3, [pc, #188]	; (80012a0 <SerialInitialise+0xf0>)
 80011e4:	695b      	ldr	r3, [r3, #20]
 80011e6:	4a2e      	ldr	r2, [pc, #184]	; (80012a0 <SerialInitialise+0xf0>)
 80011e8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80011ec:	6153      	str	r3, [r2, #20]
		break;
 80011ee:	e000      	b.n	80011f2 <SerialInitialise+0x42>
	default:
		break;
 80011f0:	bf00      	nop
	}

	// set pin mode
	*(serial_port->SerialPinModeRegister) = serial_port->SerialPinModeValue;
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f6:	68ba      	ldr	r2, [r7, #8]
 80011f8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80011fa:	601a      	str	r2, [r3, #0]

	// enable high speed clock for GPIOC
	*(serial_port->SerialPinSpeedRegister) = serial_port->SerialPinSpeedValue;
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001200:	68ba      	ldr	r2, [r7, #8]
 8001202:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001204:	601a      	str	r2, [r3, #0]

	// set alternate function to enable USART to an external pin
	*(serial_port->SerialPinAlternatePinRegister) = serial_port->SerialPinAlternatePinValue;
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800120a:	68ba      	ldr	r2, [r7, #8]
 800120c:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 8001210:	b2d2      	uxtb	r2, r2
 8001212:	701a      	strb	r2, [r3, #0]

	*(serial_port->TimerEnableRegister) |= serial_port->TimerEnableMask;
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	69d9      	ldr	r1, [r3, #28]
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	699b      	ldr	r3, [r3, #24]
 8001222:	430a      	orrs	r2, r1
 8001224:	601a      	str	r2, [r3, #0]

	uint16_t *baud_rate_config = ((uint16_t*)serial_port->BaudRate); // only 16 bits used!
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	617b      	str	r3, [r7, #20]

	// Baud rate calculation from datasheet
	switch(baudRate){
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	2b04      	cmp	r3, #4
 8001230:	d821      	bhi.n	8001276 <SerialInitialise+0xc6>
 8001232:	a201      	add	r2, pc, #4	; (adr r2, 8001238 <SerialInitialise+0x88>)
 8001234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001238:	0800124d 	.word	0x0800124d
 800123c:	08001255 	.word	0x08001255
 8001240:	0800125d 	.word	0x0800125d
 8001244:	08001265 	.word	0x08001265
 8001248:	0800126d 	.word	0x0800126d
	case BAUD_9600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	2246      	movs	r2, #70	; 0x46
 8001250:	801a      	strh	r2, [r3, #0]
		break;
 8001252:	e010      	b.n	8001276 <SerialInitialise+0xc6>
	case BAUD_19200:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	2246      	movs	r2, #70	; 0x46
 8001258:	801a      	strh	r2, [r3, #0]
		break;
 800125a:	e00c      	b.n	8001276 <SerialInitialise+0xc6>
	case BAUD_38400:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	2246      	movs	r2, #70	; 0x46
 8001260:	801a      	strh	r2, [r3, #0]
		break;
 8001262:	e008      	b.n	8001276 <SerialInitialise+0xc6>
	case BAUD_57600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	2246      	movs	r2, #70	; 0x46
 8001268:	801a      	strh	r2, [r3, #0]
		break;
 800126a:	e004      	b.n	8001276 <SerialInitialise+0xc6>
	case BAUD_115200:
		*baud_rate_config = 0x46 * 0x06;  // 115200 at 8MHz
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001272:	801a      	strh	r2, [r3, #0]
		break;
 8001274:	bf00      	nop
	}


	// enable serial port for tx and rx
	*(serial_port->ControlRegister1) |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE | USART_CR1_RXNEIE;
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f042 022d 	orr.w	r2, r2, #45	; 0x2d
 8001284:	601a      	str	r2, [r3, #0]

	NVIC_SetPriority(USART1_IRQn, 1);  // Set Priority
 8001286:	2101      	movs	r1, #1
 8001288:	2025      	movs	r0, #37	; 0x25
 800128a:	f7ff ff67 	bl	800115c <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART1_IRQn);
 800128e:	2025      	movs	r0, #37	; 0x25
 8001290:	f7ff ff46 	bl	8001120 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001294:	b662      	cpsie	i
}
 8001296:	bf00      	nop

	__enable_irq();
}
 8001298:	bf00      	nop
 800129a:	3718      	adds	r7, #24
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40021000 	.word	0x40021000

080012a4 <SerialOutputChar>:


void SerialOutputChar(uint8_t data, SerialPort *serial_port) {
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	71fb      	strb	r3, [r7, #7]
	while((*(serial_port->StatusRegister) & USART_ISR_TXE) == 0){
 80012b0:	bf00      	nop
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d0f8      	beq.n	80012b2 <SerialOutputChar+0xe>
	}

	*(serial_port->DataOutputRegister) = data;
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	691b      	ldr	r3, [r3, #16]
 80012c4:	79fa      	ldrb	r2, [r7, #7]
 80012c6:	b292      	uxth	r2, r2
 80012c8:	801a      	strh	r2, [r3, #0]
}
 80012ca:	bf00      	nop
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <SerialOutputString>:



void SerialOutputString(uint8_t *pt, SerialPort *serial_port) {
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b084      	sub	sp, #16
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
 80012de:	6039      	str	r1, [r7, #0]

	uint32_t counter = 0;
 80012e0:	2300      	movs	r3, #0
 80012e2:	60fb      	str	r3, [r7, #12]
	while(*pt) {
 80012e4:	e00b      	b.n	80012fe <SerialOutputString+0x28>
		SerialOutputChar(*pt, serial_port);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	6839      	ldr	r1, [r7, #0]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff ffd9 	bl	80012a4 <SerialOutputChar>
		counter++;
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	3301      	adds	r3, #1
 80012f6:	60fb      	str	r3, [r7, #12]
		pt++;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	3301      	adds	r3, #1
 80012fc:	607b      	str	r3, [r7, #4]
	while(*pt) {
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d1ef      	bne.n	80012e6 <SerialOutputString+0x10>
	}

	if (serial_port->completion_function != 0x00)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800130a:	2b00      	cmp	r3, #0
 800130c:	d003      	beq.n	8001316 <SerialOutputString+0x40>
		serial_port->completion_function(counter);
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001312:	68f8      	ldr	r0, [r7, #12]
 8001314:	4798      	blx	r3
}
 8001316:	bf00      	nop
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
	...

08001320 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001326:	4b0f      	ldr	r3, [pc, #60]	; (8001364 <HAL_MspInit+0x44>)
 8001328:	699b      	ldr	r3, [r3, #24]
 800132a:	4a0e      	ldr	r2, [pc, #56]	; (8001364 <HAL_MspInit+0x44>)
 800132c:	f043 0301 	orr.w	r3, r3, #1
 8001330:	6193      	str	r3, [r2, #24]
 8001332:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <HAL_MspInit+0x44>)
 8001334:	699b      	ldr	r3, [r3, #24]
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	607b      	str	r3, [r7, #4]
 800133c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800133e:	4b09      	ldr	r3, [pc, #36]	; (8001364 <HAL_MspInit+0x44>)
 8001340:	69db      	ldr	r3, [r3, #28]
 8001342:	4a08      	ldr	r2, [pc, #32]	; (8001364 <HAL_MspInit+0x44>)
 8001344:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001348:	61d3      	str	r3, [r2, #28]
 800134a:	4b06      	ldr	r3, [pc, #24]	; (8001364 <HAL_MspInit+0x44>)
 800134c:	69db      	ldr	r3, [r3, #28]
 800134e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001352:	603b      	str	r3, [r7, #0]
 8001354:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001356:	2007      	movs	r0, #7
 8001358:	f000 fb94 	bl	8001a84 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40021000 	.word	0x40021000

08001368 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b08a      	sub	sp, #40	; 0x28
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001370:	f107 0314 	add.w	r3, r7, #20
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
 8001378:	605a      	str	r2, [r3, #4]
 800137a:	609a      	str	r2, [r3, #8]
 800137c:	60da      	str	r2, [r3, #12]
 800137e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a17      	ldr	r2, [pc, #92]	; (80013e4 <HAL_I2C_MspInit+0x7c>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d127      	bne.n	80013da <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800138a:	4b17      	ldr	r3, [pc, #92]	; (80013e8 <HAL_I2C_MspInit+0x80>)
 800138c:	695b      	ldr	r3, [r3, #20]
 800138e:	4a16      	ldr	r2, [pc, #88]	; (80013e8 <HAL_I2C_MspInit+0x80>)
 8001390:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001394:	6153      	str	r3, [r2, #20]
 8001396:	4b14      	ldr	r3, [pc, #80]	; (80013e8 <HAL_I2C_MspInit+0x80>)
 8001398:	695b      	ldr	r3, [r3, #20]
 800139a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800139e:	613b      	str	r3, [r7, #16]
 80013a0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80013a2:	23c0      	movs	r3, #192	; 0xc0
 80013a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013a6:	2312      	movs	r3, #18
 80013a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013aa:	2301      	movs	r3, #1
 80013ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ae:	2303      	movs	r3, #3
 80013b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013b2:	2304      	movs	r3, #4
 80013b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b6:	f107 0314 	add.w	r3, r7, #20
 80013ba:	4619      	mov	r1, r3
 80013bc:	480b      	ldr	r0, [pc, #44]	; (80013ec <HAL_I2C_MspInit+0x84>)
 80013be:	f000 fba3 	bl	8001b08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013c2:	4b09      	ldr	r3, [pc, #36]	; (80013e8 <HAL_I2C_MspInit+0x80>)
 80013c4:	69db      	ldr	r3, [r3, #28]
 80013c6:	4a08      	ldr	r2, [pc, #32]	; (80013e8 <HAL_I2C_MspInit+0x80>)
 80013c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013cc:	61d3      	str	r3, [r2, #28]
 80013ce:	4b06      	ldr	r3, [pc, #24]	; (80013e8 <HAL_I2C_MspInit+0x80>)
 80013d0:	69db      	ldr	r3, [r3, #28]
 80013d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80013da:	bf00      	nop
 80013dc:	3728      	adds	r7, #40	; 0x28
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40005400 	.word	0x40005400
 80013e8:	40021000 	.word	0x40021000
 80013ec:	48000400 	.word	0x48000400

080013f0 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a0a      	ldr	r2, [pc, #40]	; (8001428 <HAL_I2C_MspDeInit+0x38>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d10d      	bne.n	800141e <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001402:	4b0a      	ldr	r3, [pc, #40]	; (800142c <HAL_I2C_MspDeInit+0x3c>)
 8001404:	69db      	ldr	r3, [r3, #28]
 8001406:	4a09      	ldr	r2, [pc, #36]	; (800142c <HAL_I2C_MspDeInit+0x3c>)
 8001408:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800140c:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(I2C1_SCL_GPIO_Port, I2C1_SCL_Pin);
 800140e:	2140      	movs	r1, #64	; 0x40
 8001410:	4807      	ldr	r0, [pc, #28]	; (8001430 <HAL_I2C_MspDeInit+0x40>)
 8001412:	f000 fcf3 	bl	8001dfc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C1_SDA_GPIO_Port, I2C1_SDA_Pin);
 8001416:	2180      	movs	r1, #128	; 0x80
 8001418:	4805      	ldr	r0, [pc, #20]	; (8001430 <HAL_I2C_MspDeInit+0x40>)
 800141a:	f000 fcef 	bl	8001dfc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40005400 	.word	0x40005400
 800142c:	40021000 	.word	0x40021000
 8001430:	48000400 	.word	0x48000400

08001434 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08a      	sub	sp, #40	; 0x28
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143c:	f107 0314 	add.w	r3, r7, #20
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	605a      	str	r2, [r3, #4]
 8001446:	609a      	str	r2, [r3, #8]
 8001448:	60da      	str	r2, [r3, #12]
 800144a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a17      	ldr	r2, [pc, #92]	; (80014b0 <HAL_SPI_MspInit+0x7c>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d128      	bne.n	80014a8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001456:	4b17      	ldr	r3, [pc, #92]	; (80014b4 <HAL_SPI_MspInit+0x80>)
 8001458:	699b      	ldr	r3, [r3, #24]
 800145a:	4a16      	ldr	r2, [pc, #88]	; (80014b4 <HAL_SPI_MspInit+0x80>)
 800145c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001460:	6193      	str	r3, [r2, #24]
 8001462:	4b14      	ldr	r3, [pc, #80]	; (80014b4 <HAL_SPI_MspInit+0x80>)
 8001464:	699b      	ldr	r3, [r3, #24]
 8001466:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800146a:	613b      	str	r3, [r7, #16]
 800146c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800146e:	4b11      	ldr	r3, [pc, #68]	; (80014b4 <HAL_SPI_MspInit+0x80>)
 8001470:	695b      	ldr	r3, [r3, #20]
 8001472:	4a10      	ldr	r2, [pc, #64]	; (80014b4 <HAL_SPI_MspInit+0x80>)
 8001474:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001478:	6153      	str	r3, [r2, #20]
 800147a:	4b0e      	ldr	r3, [pc, #56]	; (80014b4 <HAL_SPI_MspInit+0x80>)
 800147c:	695b      	ldr	r3, [r3, #20]
 800147e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8001486:	23e0      	movs	r3, #224	; 0xe0
 8001488:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800148a:	2302      	movs	r3, #2
 800148c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001492:	2303      	movs	r3, #3
 8001494:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001496:	2305      	movs	r3, #5
 8001498:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	4619      	mov	r1, r3
 80014a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014a4:	f000 fb30 	bl	8001b08 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80014a8:	bf00      	nop
 80014aa:	3728      	adds	r7, #40	; 0x28
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40013000 	.word	0x40013000
 80014b4:	40021000 	.word	0x40021000

080014b8 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a08      	ldr	r2, [pc, #32]	; (80014e8 <HAL_SPI_MspDeInit+0x30>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d10a      	bne.n	80014e0 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 80014ca:	4b08      	ldr	r3, [pc, #32]	; (80014ec <HAL_SPI_MspDeInit+0x34>)
 80014cc:	699b      	ldr	r3, [r3, #24]
 80014ce:	4a07      	ldr	r2, [pc, #28]	; (80014ec <HAL_SPI_MspDeInit+0x34>)
 80014d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80014d4:	6193      	str	r3, [r2, #24]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin);
 80014d6:	21e0      	movs	r1, #224	; 0xe0
 80014d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014dc:	f000 fc8e 	bl	8001dfc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 80014e0:	bf00      	nop
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	40013000 	.word	0x40013000
 80014ec:	40021000 	.word	0x40021000

080014f0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08a      	sub	sp, #40	; 0x28
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	605a      	str	r2, [r3, #4]
 8001502:	609a      	str	r2, [r3, #8]
 8001504:	60da      	str	r2, [r3, #12]
 8001506:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a18      	ldr	r2, [pc, #96]	; (8001570 <HAL_PCD_MspInit+0x80>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d129      	bne.n	8001566 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001512:	4b18      	ldr	r3, [pc, #96]	; (8001574 <HAL_PCD_MspInit+0x84>)
 8001514:	695b      	ldr	r3, [r3, #20]
 8001516:	4a17      	ldr	r2, [pc, #92]	; (8001574 <HAL_PCD_MspInit+0x84>)
 8001518:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800151c:	6153      	str	r3, [r2, #20]
 800151e:	4b15      	ldr	r3, [pc, #84]	; (8001574 <HAL_PCD_MspInit+0x84>)
 8001520:	695b      	ldr	r3, [r3, #20]
 8001522:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001526:	613b      	str	r3, [r7, #16]
 8001528:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 800152a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800152e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001530:	2302      	movs	r3, #2
 8001532:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001534:	2300      	movs	r3, #0
 8001536:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001538:	2303      	movs	r3, #3
 800153a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 800153c:	230e      	movs	r3, #14
 800153e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001540:	f107 0314 	add.w	r3, r7, #20
 8001544:	4619      	mov	r1, r3
 8001546:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800154a:	f000 fadd 	bl	8001b08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800154e:	4b09      	ldr	r3, [pc, #36]	; (8001574 <HAL_PCD_MspInit+0x84>)
 8001550:	69db      	ldr	r3, [r3, #28]
 8001552:	4a08      	ldr	r2, [pc, #32]	; (8001574 <HAL_PCD_MspInit+0x84>)
 8001554:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001558:	61d3      	str	r3, [r2, #28]
 800155a:	4b06      	ldr	r3, [pc, #24]	; (8001574 <HAL_PCD_MspInit+0x84>)
 800155c:	69db      	ldr	r3, [r3, #28]
 800155e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8001566:	bf00      	nop
 8001568:	3728      	adds	r7, #40	; 0x28
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40005c00 	.word	0x40005c00
 8001574:	40021000 	.word	0x40021000

08001578 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800157c:	e7fe      	b.n	800157c <NMI_Handler+0x4>

0800157e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800157e:	b480      	push	{r7}
 8001580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001582:	e7fe      	b.n	8001582 <HardFault_Handler+0x4>

08001584 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001588:	e7fe      	b.n	8001588 <MemManage_Handler+0x4>

0800158a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800158a:	b480      	push	{r7}
 800158c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800158e:	e7fe      	b.n	800158e <BusFault_Handler+0x4>

08001590 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001594:	e7fe      	b.n	8001594 <UsageFault_Handler+0x4>

08001596 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001596:	b480      	push	{r7}
 8001598:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800159a:	bf00      	nop
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015a8:	bf00      	nop
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr

080015b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015b2:	b480      	push	{r7}
 80015b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015b6:	bf00      	nop
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr

080015c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015c4:	f000 f94a 	bl	800185c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015c8:	bf00      	nop
 80015ca:	bd80      	pop	{r7, pc}

080015cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
	return 1;
 80015d0:	2301      	movs	r3, #1
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <_kill>:

int _kill(int pid, int sig)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80015e6:	f005 fe47 	bl	8007278 <__errno>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2216      	movs	r2, #22
 80015ee:	601a      	str	r2, [r3, #0]
	return -1;
 80015f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <_exit>:

void _exit (int status)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001604:	f04f 31ff 	mov.w	r1, #4294967295
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f7ff ffe7 	bl	80015dc <_kill>
	while (1) {}		/* Make sure we hang here */
 800160e:	e7fe      	b.n	800160e <_exit+0x12>

08001610 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800161c:	2300      	movs	r3, #0
 800161e:	617b      	str	r3, [r7, #20]
 8001620:	e00a      	b.n	8001638 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001622:	f3af 8000 	nop.w
 8001626:	4601      	mov	r1, r0
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	1c5a      	adds	r2, r3, #1
 800162c:	60ba      	str	r2, [r7, #8]
 800162e:	b2ca      	uxtb	r2, r1
 8001630:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	3301      	adds	r3, #1
 8001636:	617b      	str	r3, [r7, #20]
 8001638:	697a      	ldr	r2, [r7, #20]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	429a      	cmp	r2, r3
 800163e:	dbf0      	blt.n	8001622 <_read+0x12>
	}

return len;
 8001640:	687b      	ldr	r3, [r7, #4]
}
 8001642:	4618      	mov	r0, r3
 8001644:	3718      	adds	r7, #24
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800164a:	b580      	push	{r7, lr}
 800164c:	b086      	sub	sp, #24
 800164e:	af00      	add	r7, sp, #0
 8001650:	60f8      	str	r0, [r7, #12]
 8001652:	60b9      	str	r1, [r7, #8]
 8001654:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001656:	2300      	movs	r3, #0
 8001658:	617b      	str	r3, [r7, #20]
 800165a:	e009      	b.n	8001670 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	1c5a      	adds	r2, r3, #1
 8001660:	60ba      	str	r2, [r7, #8]
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	4618      	mov	r0, r3
 8001666:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	3301      	adds	r3, #1
 800166e:	617b      	str	r3, [r7, #20]
 8001670:	697a      	ldr	r2, [r7, #20]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	429a      	cmp	r2, r3
 8001676:	dbf1      	blt.n	800165c <_write+0x12>
	}
	return len;
 8001678:	687b      	ldr	r3, [r7, #4]
}
 800167a:	4618      	mov	r0, r3
 800167c:	3718      	adds	r7, #24
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <_close>:

int _close(int file)
{
 8001682:	b480      	push	{r7}
 8001684:	b083      	sub	sp, #12
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
	return -1;
 800168a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800168e:	4618      	mov	r0, r3
 8001690:	370c      	adds	r7, #12
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr

0800169a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800169a:	b480      	push	{r7}
 800169c:	b083      	sub	sp, #12
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
 80016a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016aa:	605a      	str	r2, [r3, #4]
	return 0;
 80016ac:	2300      	movs	r3, #0
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr

080016ba <_isatty>:

int _isatty(int file)
{
 80016ba:	b480      	push	{r7}
 80016bc:	b083      	sub	sp, #12
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]
	return 1;
 80016c2:	2301      	movs	r3, #1
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	60b9      	str	r1, [r7, #8]
 80016da:	607a      	str	r2, [r7, #4]
	return 0;
 80016dc:	2300      	movs	r3, #0
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3714      	adds	r7, #20
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
	...

080016ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b086      	sub	sp, #24
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016f4:	4a14      	ldr	r2, [pc, #80]	; (8001748 <_sbrk+0x5c>)
 80016f6:	4b15      	ldr	r3, [pc, #84]	; (800174c <_sbrk+0x60>)
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001700:	4b13      	ldr	r3, [pc, #76]	; (8001750 <_sbrk+0x64>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d102      	bne.n	800170e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001708:	4b11      	ldr	r3, [pc, #68]	; (8001750 <_sbrk+0x64>)
 800170a:	4a12      	ldr	r2, [pc, #72]	; (8001754 <_sbrk+0x68>)
 800170c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800170e:	4b10      	ldr	r3, [pc, #64]	; (8001750 <_sbrk+0x64>)
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4413      	add	r3, r2
 8001716:	693a      	ldr	r2, [r7, #16]
 8001718:	429a      	cmp	r2, r3
 800171a:	d207      	bcs.n	800172c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800171c:	f005 fdac 	bl	8007278 <__errno>
 8001720:	4603      	mov	r3, r0
 8001722:	220c      	movs	r2, #12
 8001724:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001726:	f04f 33ff 	mov.w	r3, #4294967295
 800172a:	e009      	b.n	8001740 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800172c:	4b08      	ldr	r3, [pc, #32]	; (8001750 <_sbrk+0x64>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001732:	4b07      	ldr	r3, [pc, #28]	; (8001750 <_sbrk+0x64>)
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4413      	add	r3, r2
 800173a:	4a05      	ldr	r2, [pc, #20]	; (8001750 <_sbrk+0x64>)
 800173c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800173e:	68fb      	ldr	r3, [r7, #12]
}
 8001740:	4618      	mov	r0, r3
 8001742:	3718      	adds	r7, #24
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	2000a000 	.word	0x2000a000
 800174c:	00000400 	.word	0x00000400
 8001750:	200006b0 	.word	0x200006b0
 8001754:	200008c0 	.word	0x200008c0

08001758 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800175c:	4b06      	ldr	r3, [pc, #24]	; (8001778 <SystemInit+0x20>)
 800175e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001762:	4a05      	ldr	r2, [pc, #20]	; (8001778 <SystemInit+0x20>)
 8001764:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001768:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	e000ed00 	.word	0xe000ed00

0800177c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800177c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017b4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001780:	f7ff ffea 	bl	8001758 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001784:	480c      	ldr	r0, [pc, #48]	; (80017b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001786:	490d      	ldr	r1, [pc, #52]	; (80017bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001788:	4a0d      	ldr	r2, [pc, #52]	; (80017c0 <LoopForever+0xe>)
  movs r3, #0
 800178a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800178c:	e002      	b.n	8001794 <LoopCopyDataInit>

0800178e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800178e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001790:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001792:	3304      	adds	r3, #4

08001794 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001794:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001796:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001798:	d3f9      	bcc.n	800178e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800179a:	4a0a      	ldr	r2, [pc, #40]	; (80017c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800179c:	4c0a      	ldr	r4, [pc, #40]	; (80017c8 <LoopForever+0x16>)
  movs r3, #0
 800179e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a0:	e001      	b.n	80017a6 <LoopFillZerobss>

080017a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017a4:	3204      	adds	r2, #4

080017a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a8:	d3fb      	bcc.n	80017a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017aa:	f005 fd6b 	bl	8007284 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017ae:	f7ff fa4b 	bl	8000c48 <main>

080017b2 <LoopForever>:

LoopForever:
    b LoopForever
 80017b2:	e7fe      	b.n	80017b2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80017b4:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80017b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017bc:	200002ec 	.word	0x200002ec
  ldr r2, =_sidata
 80017c0:	080097ac 	.word	0x080097ac
  ldr r2, =_sbss
 80017c4:	200002ec 	.word	0x200002ec
  ldr r4, =_ebss
 80017c8:	200008bc 	.word	0x200008bc

080017cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017cc:	e7fe      	b.n	80017cc <ADC1_2_IRQHandler>
	...

080017d0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017d4:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <HAL_Init+0x28>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a07      	ldr	r2, [pc, #28]	; (80017f8 <HAL_Init+0x28>)
 80017da:	f043 0310 	orr.w	r3, r3, #16
 80017de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017e0:	2003      	movs	r0, #3
 80017e2:	f000 f94f 	bl	8001a84 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017e6:	2000      	movs	r0, #0
 80017e8:	f000 f808 	bl	80017fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017ec:	f7ff fd98 	bl	8001320 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017f0:	2300      	movs	r3, #0
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40022000 	.word	0x40022000

080017fc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001804:	4b12      	ldr	r3, [pc, #72]	; (8001850 <HAL_InitTick+0x54>)
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	4b12      	ldr	r3, [pc, #72]	; (8001854 <HAL_InitTick+0x58>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	4619      	mov	r1, r3
 800180e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001812:	fbb3 f3f1 	udiv	r3, r3, r1
 8001816:	fbb2 f3f3 	udiv	r3, r2, r3
 800181a:	4618      	mov	r0, r3
 800181c:	f000 f967 	bl	8001aee <HAL_SYSTICK_Config>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e00e      	b.n	8001848 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2b0f      	cmp	r3, #15
 800182e:	d80a      	bhi.n	8001846 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001830:	2200      	movs	r2, #0
 8001832:	6879      	ldr	r1, [r7, #4]
 8001834:	f04f 30ff 	mov.w	r0, #4294967295
 8001838:	f000 f92f 	bl	8001a9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800183c:	4a06      	ldr	r2, [pc, #24]	; (8001858 <HAL_InitTick+0x5c>)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001842:	2300      	movs	r3, #0
 8001844:	e000      	b.n	8001848 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
}
 8001848:	4618      	mov	r0, r3
 800184a:	3708      	adds	r7, #8
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	20000040 	.word	0x20000040
 8001854:	20000048 	.word	0x20000048
 8001858:	20000044 	.word	0x20000044

0800185c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001860:	4b06      	ldr	r3, [pc, #24]	; (800187c <HAL_IncTick+0x20>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	461a      	mov	r2, r3
 8001866:	4b06      	ldr	r3, [pc, #24]	; (8001880 <HAL_IncTick+0x24>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4413      	add	r3, r2
 800186c:	4a04      	ldr	r2, [pc, #16]	; (8001880 <HAL_IncTick+0x24>)
 800186e:	6013      	str	r3, [r2, #0]
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	20000048 	.word	0x20000048
 8001880:	200006b4 	.word	0x200006b4

08001884 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  return uwTick;  
 8001888:	4b03      	ldr	r3, [pc, #12]	; (8001898 <HAL_GetTick+0x14>)
 800188a:	681b      	ldr	r3, [r3, #0]
}
 800188c:	4618      	mov	r0, r3
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	200006b4 	.word	0x200006b4

0800189c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018a4:	f7ff ffee 	bl	8001884 <HAL_GetTick>
 80018a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018b4:	d005      	beq.n	80018c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018b6:	4b0a      	ldr	r3, [pc, #40]	; (80018e0 <HAL_Delay+0x44>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	461a      	mov	r2, r3
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	4413      	add	r3, r2
 80018c0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80018c2:	bf00      	nop
 80018c4:	f7ff ffde 	bl	8001884 <HAL_GetTick>
 80018c8:	4602      	mov	r2, r0
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	68fa      	ldr	r2, [r7, #12]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d8f7      	bhi.n	80018c4 <HAL_Delay+0x28>
  {
  }
}
 80018d4:	bf00      	nop
 80018d6:	bf00      	nop
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	20000048 	.word	0x20000048

080018e4 <__NVIC_SetPriorityGrouping>:
{
 80018e4:	b480      	push	{r7}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f003 0307 	and.w	r3, r3, #7
 80018f2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018f4:	4b0c      	ldr	r3, [pc, #48]	; (8001928 <__NVIC_SetPriorityGrouping+0x44>)
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001900:	4013      	ands	r3, r2
 8001902:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800190c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001910:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001914:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001916:	4a04      	ldr	r2, [pc, #16]	; (8001928 <__NVIC_SetPriorityGrouping+0x44>)
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	60d3      	str	r3, [r2, #12]
}
 800191c:	bf00      	nop
 800191e:	3714      	adds	r7, #20
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	e000ed00 	.word	0xe000ed00

0800192c <__NVIC_GetPriorityGrouping>:
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001930:	4b04      	ldr	r3, [pc, #16]	; (8001944 <__NVIC_GetPriorityGrouping+0x18>)
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	0a1b      	lsrs	r3, r3, #8
 8001936:	f003 0307 	and.w	r3, r3, #7
}
 800193a:	4618      	mov	r0, r3
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	e000ed00 	.word	0xe000ed00

08001948 <__NVIC_EnableIRQ>:
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	4603      	mov	r3, r0
 8001950:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001956:	2b00      	cmp	r3, #0
 8001958:	db0b      	blt.n	8001972 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800195a:	79fb      	ldrb	r3, [r7, #7]
 800195c:	f003 021f 	and.w	r2, r3, #31
 8001960:	4907      	ldr	r1, [pc, #28]	; (8001980 <__NVIC_EnableIRQ+0x38>)
 8001962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001966:	095b      	lsrs	r3, r3, #5
 8001968:	2001      	movs	r0, #1
 800196a:	fa00 f202 	lsl.w	r2, r0, r2
 800196e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001972:	bf00      	nop
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	e000e100 	.word	0xe000e100

08001984 <__NVIC_SetPriority>:
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	6039      	str	r1, [r7, #0]
 800198e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001994:	2b00      	cmp	r3, #0
 8001996:	db0a      	blt.n	80019ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	b2da      	uxtb	r2, r3
 800199c:	490c      	ldr	r1, [pc, #48]	; (80019d0 <__NVIC_SetPriority+0x4c>)
 800199e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a2:	0112      	lsls	r2, r2, #4
 80019a4:	b2d2      	uxtb	r2, r2
 80019a6:	440b      	add	r3, r1
 80019a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80019ac:	e00a      	b.n	80019c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	b2da      	uxtb	r2, r3
 80019b2:	4908      	ldr	r1, [pc, #32]	; (80019d4 <__NVIC_SetPriority+0x50>)
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	f003 030f 	and.w	r3, r3, #15
 80019ba:	3b04      	subs	r3, #4
 80019bc:	0112      	lsls	r2, r2, #4
 80019be:	b2d2      	uxtb	r2, r2
 80019c0:	440b      	add	r3, r1
 80019c2:	761a      	strb	r2, [r3, #24]
}
 80019c4:	bf00      	nop
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr
 80019d0:	e000e100 	.word	0xe000e100
 80019d4:	e000ed00 	.word	0xe000ed00

080019d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019d8:	b480      	push	{r7}
 80019da:	b089      	sub	sp, #36	; 0x24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	f003 0307 	and.w	r3, r3, #7
 80019ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	f1c3 0307 	rsb	r3, r3, #7
 80019f2:	2b04      	cmp	r3, #4
 80019f4:	bf28      	it	cs
 80019f6:	2304      	movcs	r3, #4
 80019f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	3304      	adds	r3, #4
 80019fe:	2b06      	cmp	r3, #6
 8001a00:	d902      	bls.n	8001a08 <NVIC_EncodePriority+0x30>
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	3b03      	subs	r3, #3
 8001a06:	e000      	b.n	8001a0a <NVIC_EncodePriority+0x32>
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a10:	69bb      	ldr	r3, [r7, #24]
 8001a12:	fa02 f303 	lsl.w	r3, r2, r3
 8001a16:	43da      	mvns	r2, r3
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	401a      	ands	r2, r3
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a20:	f04f 31ff 	mov.w	r1, #4294967295
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2a:	43d9      	mvns	r1, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a30:	4313      	orrs	r3, r2
         );
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3724      	adds	r7, #36	; 0x24
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
	...

08001a40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	3b01      	subs	r3, #1
 8001a4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a50:	d301      	bcc.n	8001a56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a52:	2301      	movs	r3, #1
 8001a54:	e00f      	b.n	8001a76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a56:	4a0a      	ldr	r2, [pc, #40]	; (8001a80 <SysTick_Config+0x40>)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a5e:	210f      	movs	r1, #15
 8001a60:	f04f 30ff 	mov.w	r0, #4294967295
 8001a64:	f7ff ff8e 	bl	8001984 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a68:	4b05      	ldr	r3, [pc, #20]	; (8001a80 <SysTick_Config+0x40>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a6e:	4b04      	ldr	r3, [pc, #16]	; (8001a80 <SysTick_Config+0x40>)
 8001a70:	2207      	movs	r2, #7
 8001a72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	e000e010 	.word	0xe000e010

08001a84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f7ff ff29 	bl	80018e4 <__NVIC_SetPriorityGrouping>
}
 8001a92:	bf00      	nop
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b086      	sub	sp, #24
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	60b9      	str	r1, [r7, #8]
 8001aa4:	607a      	str	r2, [r7, #4]
 8001aa6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001aac:	f7ff ff3e 	bl	800192c <__NVIC_GetPriorityGrouping>
 8001ab0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	68b9      	ldr	r1, [r7, #8]
 8001ab6:	6978      	ldr	r0, [r7, #20]
 8001ab8:	f7ff ff8e 	bl	80019d8 <NVIC_EncodePriority>
 8001abc:	4602      	mov	r2, r0
 8001abe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ac2:	4611      	mov	r1, r2
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff ff5d 	bl	8001984 <__NVIC_SetPriority>
}
 8001aca:	bf00      	nop
 8001acc:	3718      	adds	r7, #24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b082      	sub	sp, #8
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	4603      	mov	r3, r0
 8001ada:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff ff31 	bl	8001948 <__NVIC_EnableIRQ>
}
 8001ae6:	bf00      	nop
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b082      	sub	sp, #8
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f7ff ffa2 	bl	8001a40 <SysTick_Config>
 8001afc:	4603      	mov	r3, r0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
	...

08001b08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b087      	sub	sp, #28
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b12:	2300      	movs	r3, #0
 8001b14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b16:	e154      	b.n	8001dc2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	2101      	movs	r1, #1
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	fa01 f303 	lsl.w	r3, r1, r3
 8001b24:	4013      	ands	r3, r2
 8001b26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	f000 8146 	beq.w	8001dbc <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f003 0303 	and.w	r3, r3, #3
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d005      	beq.n	8001b48 <HAL_GPIO_Init+0x40>
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 0303 	and.w	r3, r3, #3
 8001b44:	2b02      	cmp	r3, #2
 8001b46:	d130      	bne.n	8001baa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	2203      	movs	r2, #3
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	68da      	ldr	r2, [r3, #12]
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	693a      	ldr	r2, [r7, #16]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	693a      	ldr	r2, [r7, #16]
 8001b76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b7e:	2201      	movs	r2, #1
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	fa02 f303 	lsl.w	r3, r2, r3
 8001b86:	43db      	mvns	r3, r3
 8001b88:	693a      	ldr	r2, [r7, #16]
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	091b      	lsrs	r3, r3, #4
 8001b94:	f003 0201 	and.w	r2, r3, #1
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	693a      	ldr	r2, [r7, #16]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f003 0303 	and.w	r3, r3, #3
 8001bb2:	2b03      	cmp	r3, #3
 8001bb4:	d017      	beq.n	8001be6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	68db      	ldr	r3, [r3, #12]
 8001bba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	2203      	movs	r2, #3
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	693a      	ldr	r2, [r7, #16]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	689a      	ldr	r2, [r3, #8]
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bda:	693a      	ldr	r2, [r7, #16]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f003 0303 	and.w	r3, r3, #3
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d123      	bne.n	8001c3a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	08da      	lsrs	r2, r3, #3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	3208      	adds	r2, #8
 8001bfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bfe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	f003 0307 	and.w	r3, r3, #7
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	220f      	movs	r2, #15
 8001c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0e:	43db      	mvns	r3, r3
 8001c10:	693a      	ldr	r2, [r7, #16]
 8001c12:	4013      	ands	r3, r2
 8001c14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	691a      	ldr	r2, [r3, #16]
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	f003 0307 	and.w	r3, r3, #7
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	fa02 f303 	lsl.w	r3, r2, r3
 8001c26:	693a      	ldr	r2, [r7, #16]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	08da      	lsrs	r2, r3, #3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	3208      	adds	r2, #8
 8001c34:	6939      	ldr	r1, [r7, #16]
 8001c36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	2203      	movs	r2, #3
 8001c46:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4a:	43db      	mvns	r3, r3
 8001c4c:	693a      	ldr	r2, [r7, #16]
 8001c4e:	4013      	ands	r3, r2
 8001c50:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f003 0203 	and.w	r2, r3, #3
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	4313      	orrs	r3, r2
 8001c66:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	f000 80a0 	beq.w	8001dbc <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c7c:	4b58      	ldr	r3, [pc, #352]	; (8001de0 <HAL_GPIO_Init+0x2d8>)
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	4a57      	ldr	r2, [pc, #348]	; (8001de0 <HAL_GPIO_Init+0x2d8>)
 8001c82:	f043 0301 	orr.w	r3, r3, #1
 8001c86:	6193      	str	r3, [r2, #24]
 8001c88:	4b55      	ldr	r3, [pc, #340]	; (8001de0 <HAL_GPIO_Init+0x2d8>)
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	f003 0301 	and.w	r3, r3, #1
 8001c90:	60bb      	str	r3, [r7, #8]
 8001c92:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c94:	4a53      	ldr	r2, [pc, #332]	; (8001de4 <HAL_GPIO_Init+0x2dc>)
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	089b      	lsrs	r3, r3, #2
 8001c9a:	3302      	adds	r3, #2
 8001c9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	f003 0303 	and.w	r3, r3, #3
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	220f      	movs	r2, #15
 8001cac:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb0:	43db      	mvns	r3, r3
 8001cb2:	693a      	ldr	r2, [r7, #16]
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001cbe:	d019      	beq.n	8001cf4 <HAL_GPIO_Init+0x1ec>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4a49      	ldr	r2, [pc, #292]	; (8001de8 <HAL_GPIO_Init+0x2e0>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d013      	beq.n	8001cf0 <HAL_GPIO_Init+0x1e8>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	4a48      	ldr	r2, [pc, #288]	; (8001dec <HAL_GPIO_Init+0x2e4>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d00d      	beq.n	8001cec <HAL_GPIO_Init+0x1e4>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a47      	ldr	r2, [pc, #284]	; (8001df0 <HAL_GPIO_Init+0x2e8>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d007      	beq.n	8001ce8 <HAL_GPIO_Init+0x1e0>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	4a46      	ldr	r2, [pc, #280]	; (8001df4 <HAL_GPIO_Init+0x2ec>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d101      	bne.n	8001ce4 <HAL_GPIO_Init+0x1dc>
 8001ce0:	2304      	movs	r3, #4
 8001ce2:	e008      	b.n	8001cf6 <HAL_GPIO_Init+0x1ee>
 8001ce4:	2305      	movs	r3, #5
 8001ce6:	e006      	b.n	8001cf6 <HAL_GPIO_Init+0x1ee>
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e004      	b.n	8001cf6 <HAL_GPIO_Init+0x1ee>
 8001cec:	2302      	movs	r3, #2
 8001cee:	e002      	b.n	8001cf6 <HAL_GPIO_Init+0x1ee>
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e000      	b.n	8001cf6 <HAL_GPIO_Init+0x1ee>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	f002 0203 	and.w	r2, r2, #3
 8001cfc:	0092      	lsls	r2, r2, #2
 8001cfe:	4093      	lsls	r3, r2
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d06:	4937      	ldr	r1, [pc, #220]	; (8001de4 <HAL_GPIO_Init+0x2dc>)
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	089b      	lsrs	r3, r3, #2
 8001d0c:	3302      	adds	r3, #2
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d14:	4b38      	ldr	r3, [pc, #224]	; (8001df8 <HAL_GPIO_Init+0x2f0>)
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	43db      	mvns	r3, r3
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	4013      	ands	r3, r2
 8001d22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d003      	beq.n	8001d38 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001d30:	693a      	ldr	r2, [r7, #16]
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001d38:	4a2f      	ldr	r2, [pc, #188]	; (8001df8 <HAL_GPIO_Init+0x2f0>)
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d3e:	4b2e      	ldr	r3, [pc, #184]	; (8001df8 <HAL_GPIO_Init+0x2f0>)
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	43db      	mvns	r3, r3
 8001d48:	693a      	ldr	r2, [r7, #16]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d003      	beq.n	8001d62 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d62:	4a25      	ldr	r2, [pc, #148]	; (8001df8 <HAL_GPIO_Init+0x2f0>)
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d68:	4b23      	ldr	r3, [pc, #140]	; (8001df8 <HAL_GPIO_Init+0x2f0>)
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	43db      	mvns	r3, r3
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	4013      	ands	r3, r2
 8001d76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d003      	beq.n	8001d8c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001d84:	693a      	ldr	r2, [r7, #16]
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d8c:	4a1a      	ldr	r2, [pc, #104]	; (8001df8 <HAL_GPIO_Init+0x2f0>)
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d92:	4b19      	ldr	r3, [pc, #100]	; (8001df8 <HAL_GPIO_Init+0x2f0>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	43db      	mvns	r3, r3
 8001d9c:	693a      	ldr	r2, [r7, #16]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d003      	beq.n	8001db6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001db6:	4a10      	ldr	r2, [pc, #64]	; (8001df8 <HAL_GPIO_Init+0x2f0>)
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f47f aea3 	bne.w	8001b18 <HAL_GPIO_Init+0x10>
  }
}
 8001dd2:	bf00      	nop
 8001dd4:	bf00      	nop
 8001dd6:	371c      	adds	r7, #28
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40010000 	.word	0x40010000
 8001de8:	48000400 	.word	0x48000400
 8001dec:	48000800 	.word	0x48000800
 8001df0:	48000c00 	.word	0x48000c00
 8001df4:	48001000 	.word	0x48001000
 8001df8:	40010400 	.word	0x40010400

08001dfc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b087      	sub	sp, #28
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8001e0a:	e0b8      	b.n	8001f7e <HAL_GPIO_DeInit+0x182>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	fa02 f303 	lsl.w	r3, r2, r3
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	4013      	ands	r3, r2
 8001e18:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	f000 80ab 	beq.w	8001f78 <HAL_GPIO_DeInit+0x17c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8001e22:	4a5e      	ldr	r2, [pc, #376]	; (8001f9c <HAL_GPIO_DeInit+0x1a0>)
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	089b      	lsrs	r3, r3, #2
 8001e28:	3302      	adds	r3, #2
 8001e2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e2e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	f003 0303 	and.w	r3, r3, #3
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	220f      	movs	r2, #15
 8001e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3e:	68fa      	ldr	r2, [r7, #12]
 8001e40:	4013      	ands	r3, r2
 8001e42:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e4a:	d019      	beq.n	8001e80 <HAL_GPIO_DeInit+0x84>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4a54      	ldr	r2, [pc, #336]	; (8001fa0 <HAL_GPIO_DeInit+0x1a4>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d013      	beq.n	8001e7c <HAL_GPIO_DeInit+0x80>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	4a53      	ldr	r2, [pc, #332]	; (8001fa4 <HAL_GPIO_DeInit+0x1a8>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d00d      	beq.n	8001e78 <HAL_GPIO_DeInit+0x7c>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4a52      	ldr	r2, [pc, #328]	; (8001fa8 <HAL_GPIO_DeInit+0x1ac>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d007      	beq.n	8001e74 <HAL_GPIO_DeInit+0x78>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a51      	ldr	r2, [pc, #324]	; (8001fac <HAL_GPIO_DeInit+0x1b0>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d101      	bne.n	8001e70 <HAL_GPIO_DeInit+0x74>
 8001e6c:	2304      	movs	r3, #4
 8001e6e:	e008      	b.n	8001e82 <HAL_GPIO_DeInit+0x86>
 8001e70:	2305      	movs	r3, #5
 8001e72:	e006      	b.n	8001e82 <HAL_GPIO_DeInit+0x86>
 8001e74:	2303      	movs	r3, #3
 8001e76:	e004      	b.n	8001e82 <HAL_GPIO_DeInit+0x86>
 8001e78:	2302      	movs	r3, #2
 8001e7a:	e002      	b.n	8001e82 <HAL_GPIO_DeInit+0x86>
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e000      	b.n	8001e82 <HAL_GPIO_DeInit+0x86>
 8001e80:	2300      	movs	r3, #0
 8001e82:	697a      	ldr	r2, [r7, #20]
 8001e84:	f002 0203 	and.w	r2, r2, #3
 8001e88:	0092      	lsls	r2, r2, #2
 8001e8a:	4093      	lsls	r3, r2
 8001e8c:	68fa      	ldr	r2, [r7, #12]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d132      	bne.n	8001ef8 <HAL_GPIO_DeInit+0xfc>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001e92:	4b47      	ldr	r3, [pc, #284]	; (8001fb0 <HAL_GPIO_DeInit+0x1b4>)
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	43db      	mvns	r3, r3
 8001e9a:	4945      	ldr	r1, [pc, #276]	; (8001fb0 <HAL_GPIO_DeInit+0x1b4>)
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001ea0:	4b43      	ldr	r3, [pc, #268]	; (8001fb0 <HAL_GPIO_DeInit+0x1b4>)
 8001ea2:	685a      	ldr	r2, [r3, #4]
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	43db      	mvns	r3, r3
 8001ea8:	4941      	ldr	r1, [pc, #260]	; (8001fb0 <HAL_GPIO_DeInit+0x1b4>)
 8001eaa:	4013      	ands	r3, r2
 8001eac:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001eae:	4b40      	ldr	r3, [pc, #256]	; (8001fb0 <HAL_GPIO_DeInit+0x1b4>)
 8001eb0:	68da      	ldr	r2, [r3, #12]
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	43db      	mvns	r3, r3
 8001eb6:	493e      	ldr	r1, [pc, #248]	; (8001fb0 <HAL_GPIO_DeInit+0x1b4>)
 8001eb8:	4013      	ands	r3, r2
 8001eba:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001ebc:	4b3c      	ldr	r3, [pc, #240]	; (8001fb0 <HAL_GPIO_DeInit+0x1b4>)
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	493a      	ldr	r1, [pc, #232]	; (8001fb0 <HAL_GPIO_DeInit+0x1b4>)
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	f003 0303 	and.w	r3, r3, #3
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	220f      	movs	r2, #15
 8001ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001eda:	4a30      	ldr	r2, [pc, #192]	; (8001f9c <HAL_GPIO_DeInit+0x1a0>)
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	089b      	lsrs	r3, r3, #2
 8001ee0:	3302      	adds	r3, #2
 8001ee2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	43da      	mvns	r2, r3
 8001eea:	482c      	ldr	r0, [pc, #176]	; (8001f9c <HAL_GPIO_DeInit+0x1a0>)
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	089b      	lsrs	r3, r3, #2
 8001ef0:	400a      	ands	r2, r1
 8001ef2:	3302      	adds	r3, #2
 8001ef4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	005b      	lsls	r3, r3, #1
 8001f00:	2103      	movs	r1, #3
 8001f02:	fa01 f303 	lsl.w	r3, r1, r3
 8001f06:	43db      	mvns	r3, r3
 8001f08:	401a      	ands	r2, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	08da      	lsrs	r2, r3, #3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	3208      	adds	r2, #8
 8001f16:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	f003 0307 	and.w	r3, r3, #7
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	220f      	movs	r2, #15
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	43db      	mvns	r3, r3
 8001f2a:	697a      	ldr	r2, [r7, #20]
 8001f2c:	08d2      	lsrs	r2, r2, #3
 8001f2e:	4019      	ands	r1, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	3208      	adds	r2, #8
 8001f34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	68da      	ldr	r2, [r3, #12]
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	2103      	movs	r1, #3
 8001f42:	fa01 f303 	lsl.w	r3, r1, r3
 8001f46:	43db      	mvns	r3, r3
 8001f48:	401a      	ands	r2, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685a      	ldr	r2, [r3, #4]
 8001f52:	2101      	movs	r1, #1
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5a:	43db      	mvns	r3, r3
 8001f5c:	401a      	ands	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	689a      	ldr	r2, [r3, #8]
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	2103      	movs	r1, #3
 8001f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f70:	43db      	mvns	r3, r3
 8001f72:	401a      	ands	r2, r3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	609a      	str	r2, [r3, #8]
    }

    position++;
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8001f7e:	683a      	ldr	r2, [r7, #0]
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	fa22 f303 	lsr.w	r3, r2, r3
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	f47f af40 	bne.w	8001e0c <HAL_GPIO_DeInit+0x10>
  }
}
 8001f8c:	bf00      	nop
 8001f8e:	bf00      	nop
 8001f90:	371c      	adds	r7, #28
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	40010000 	.word	0x40010000
 8001fa0:	48000400 	.word	0x48000400
 8001fa4:	48000800 	.word	0x48000800
 8001fa8:	48000c00 	.word	0x48000c00
 8001fac:	48001000 	.word	0x48001000
 8001fb0:	40010400 	.word	0x40010400

08001fb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	807b      	strh	r3, [r7, #2]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fc4:	787b      	ldrb	r3, [r7, #1]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d003      	beq.n	8001fd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fca:	887a      	ldrh	r2, [r7, #2]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fd0:	e002      	b.n	8001fd8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fd2:	887a      	ldrh	r2, [r7, #2]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001fd8:	bf00      	nop
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d101      	bne.n	8001ff6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e081      	b.n	80020fa <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d106      	bne.n	8002010 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f7ff f9ac 	bl	8001368 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2224      	movs	r2, #36	; 0x24
 8002014:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f022 0201 	bic.w	r2, r2, #1
 8002026:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	685a      	ldr	r2, [r3, #4]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002034:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	689a      	ldr	r2, [r3, #8]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002044:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	68db      	ldr	r3, [r3, #12]
 800204a:	2b01      	cmp	r3, #1
 800204c:	d107      	bne.n	800205e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	689a      	ldr	r2, [r3, #8]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800205a:	609a      	str	r2, [r3, #8]
 800205c:	e006      	b.n	800206c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	689a      	ldr	r2, [r3, #8]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800206a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	2b02      	cmp	r3, #2
 8002072:	d104      	bne.n	800207e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800207c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	6812      	ldr	r2, [r2, #0]
 8002088:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800208c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002090:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68da      	ldr	r2, [r3, #12]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	691a      	ldr	r2, [r3, #16]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	695b      	ldr	r3, [r3, #20]
 80020aa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	430a      	orrs	r2, r1
 80020ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	69d9      	ldr	r1, [r3, #28]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6a1a      	ldr	r2, [r3, #32]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	430a      	orrs	r2, r1
 80020ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f042 0201 	orr.w	r2, r2, #1
 80020da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2200      	movs	r2, #0
 80020e0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2220      	movs	r2, #32
 80020e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2200      	movs	r2, #0
 80020f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002102:	b580      	push	{r7, lr}
 8002104:	b082      	sub	sp, #8
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d101      	bne.n	8002114 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e021      	b.n	8002158 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2224      	movs	r2, #36	; 0x24
 8002118:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f022 0201 	bic.w	r2, r2, #1
 800212a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f7ff f95f 	bl	80013f0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2200      	movs	r2, #0
 800213c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2200      	movs	r2, #0
 800214a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002156:	2300      	movs	r3, #0
}
 8002158:	4618      	mov	r0, r3
 800215a:	3708      	adds	r7, #8
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}

08002160 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b088      	sub	sp, #32
 8002164:	af02      	add	r7, sp, #8
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	4608      	mov	r0, r1
 800216a:	4611      	mov	r1, r2
 800216c:	461a      	mov	r2, r3
 800216e:	4603      	mov	r3, r0
 8002170:	817b      	strh	r3, [r7, #10]
 8002172:	460b      	mov	r3, r1
 8002174:	813b      	strh	r3, [r7, #8]
 8002176:	4613      	mov	r3, r2
 8002178:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002180:	b2db      	uxtb	r3, r3
 8002182:	2b20      	cmp	r3, #32
 8002184:	f040 80f9 	bne.w	800237a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002188:	6a3b      	ldr	r3, [r7, #32]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d002      	beq.n	8002194 <HAL_I2C_Mem_Write+0x34>
 800218e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002190:	2b00      	cmp	r3, #0
 8002192:	d105      	bne.n	80021a0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f44f 7200 	mov.w	r2, #512	; 0x200
 800219a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e0ed      	b.n	800237c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d101      	bne.n	80021ae <HAL_I2C_Mem_Write+0x4e>
 80021aa:	2302      	movs	r3, #2
 80021ac:	e0e6      	b.n	800237c <HAL_I2C_Mem_Write+0x21c>
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2201      	movs	r2, #1
 80021b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80021b6:	f7ff fb65 	bl	8001884 <HAL_GetTick>
 80021ba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	9300      	str	r3, [sp, #0]
 80021c0:	2319      	movs	r3, #25
 80021c2:	2201      	movs	r2, #1
 80021c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021c8:	68f8      	ldr	r0, [r7, #12]
 80021ca:	f000 fad1 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e0d1      	b.n	800237c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2221      	movs	r2, #33	; 0x21
 80021dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2240      	movs	r2, #64	; 0x40
 80021e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2200      	movs	r2, #0
 80021ec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6a3a      	ldr	r2, [r7, #32]
 80021f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80021f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2200      	movs	r2, #0
 80021fe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002200:	88f8      	ldrh	r0, [r7, #6]
 8002202:	893a      	ldrh	r2, [r7, #8]
 8002204:	8979      	ldrh	r1, [r7, #10]
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	9301      	str	r3, [sp, #4]
 800220a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800220c:	9300      	str	r3, [sp, #0]
 800220e:	4603      	mov	r3, r0
 8002210:	68f8      	ldr	r0, [r7, #12]
 8002212:	f000 f9e1 	bl	80025d8 <I2C_RequestMemoryWrite>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d005      	beq.n	8002228 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2200      	movs	r2, #0
 8002220:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e0a9      	b.n	800237c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800222c:	b29b      	uxth	r3, r3
 800222e:	2bff      	cmp	r3, #255	; 0xff
 8002230:	d90e      	bls.n	8002250 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	22ff      	movs	r2, #255	; 0xff
 8002236:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800223c:	b2da      	uxtb	r2, r3
 800223e:	8979      	ldrh	r1, [r7, #10]
 8002240:	2300      	movs	r3, #0
 8002242:	9300      	str	r3, [sp, #0]
 8002244:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002248:	68f8      	ldr	r0, [r7, #12]
 800224a:	f000 fc4b 	bl	8002ae4 <I2C_TransferConfig>
 800224e:	e00f      	b.n	8002270 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002254:	b29a      	uxth	r2, r3
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800225e:	b2da      	uxtb	r2, r3
 8002260:	8979      	ldrh	r1, [r7, #10]
 8002262:	2300      	movs	r3, #0
 8002264:	9300      	str	r3, [sp, #0]
 8002266:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800226a:	68f8      	ldr	r0, [r7, #12]
 800226c:	f000 fc3a 	bl	8002ae4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002270:	697a      	ldr	r2, [r7, #20]
 8002272:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002274:	68f8      	ldr	r0, [r7, #12]
 8002276:	f000 faca 	bl	800280e <I2C_WaitOnTXISFlagUntilTimeout>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e07b      	b.n	800237c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002288:	781a      	ldrb	r2, [r3, #0]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002294:	1c5a      	adds	r2, r3, #1
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800229e:	b29b      	uxth	r3, r3
 80022a0:	3b01      	subs	r3, #1
 80022a2:	b29a      	uxth	r2, r3
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022ac:	3b01      	subs	r3, #1
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d034      	beq.n	8002328 <HAL_I2C_Mem_Write+0x1c8>
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d130      	bne.n	8002328 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	9300      	str	r3, [sp, #0]
 80022ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022cc:	2200      	movs	r2, #0
 80022ce:	2180      	movs	r1, #128	; 0x80
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f000 fa4d 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e04d      	b.n	800237c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	2bff      	cmp	r3, #255	; 0xff
 80022e8:	d90e      	bls.n	8002308 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	22ff      	movs	r2, #255	; 0xff
 80022ee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	8979      	ldrh	r1, [r7, #10]
 80022f8:	2300      	movs	r3, #0
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f000 fbef 	bl	8002ae4 <I2C_TransferConfig>
 8002306:	e00f      	b.n	8002328 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800230c:	b29a      	uxth	r2, r3
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002316:	b2da      	uxtb	r2, r3
 8002318:	8979      	ldrh	r1, [r7, #10]
 800231a:	2300      	movs	r3, #0
 800231c:	9300      	str	r3, [sp, #0]
 800231e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002322:	68f8      	ldr	r0, [r7, #12]
 8002324:	f000 fbde 	bl	8002ae4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800232c:	b29b      	uxth	r3, r3
 800232e:	2b00      	cmp	r3, #0
 8002330:	d19e      	bne.n	8002270 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002332:	697a      	ldr	r2, [r7, #20]
 8002334:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002336:	68f8      	ldr	r0, [r7, #12]
 8002338:	f000 fab0 	bl	800289c <I2C_WaitOnSTOPFlagUntilTimeout>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	e01a      	b.n	800237c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	2220      	movs	r2, #32
 800234c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	6859      	ldr	r1, [r3, #4]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	4b0a      	ldr	r3, [pc, #40]	; (8002384 <HAL_I2C_Mem_Write+0x224>)
 800235a:	400b      	ands	r3, r1
 800235c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2220      	movs	r2, #32
 8002362:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002376:	2300      	movs	r3, #0
 8002378:	e000      	b.n	800237c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800237a:	2302      	movs	r3, #2
  }
}
 800237c:	4618      	mov	r0, r3
 800237e:	3718      	adds	r7, #24
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	fe00e800 	.word	0xfe00e800

08002388 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b088      	sub	sp, #32
 800238c:	af02      	add	r7, sp, #8
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	4608      	mov	r0, r1
 8002392:	4611      	mov	r1, r2
 8002394:	461a      	mov	r2, r3
 8002396:	4603      	mov	r3, r0
 8002398:	817b      	strh	r3, [r7, #10]
 800239a:	460b      	mov	r3, r1
 800239c:	813b      	strh	r3, [r7, #8]
 800239e:	4613      	mov	r3, r2
 80023a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b20      	cmp	r3, #32
 80023ac:	f040 80fd 	bne.w	80025aa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80023b0:	6a3b      	ldr	r3, [r7, #32]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d002      	beq.n	80023bc <HAL_I2C_Mem_Read+0x34>
 80023b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d105      	bne.n	80023c8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023c2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e0f1      	b.n	80025ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d101      	bne.n	80023d6 <HAL_I2C_Mem_Read+0x4e>
 80023d2:	2302      	movs	r3, #2
 80023d4:	e0ea      	b.n	80025ac <HAL_I2C_Mem_Read+0x224>
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2201      	movs	r2, #1
 80023da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80023de:	f7ff fa51 	bl	8001884 <HAL_GetTick>
 80023e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	9300      	str	r3, [sp, #0]
 80023e8:	2319      	movs	r3, #25
 80023ea:	2201      	movs	r2, #1
 80023ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023f0:	68f8      	ldr	r0, [r7, #12]
 80023f2:	f000 f9bd 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e0d5      	b.n	80025ac <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2222      	movs	r2, #34	; 0x22
 8002404:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2240      	movs	r2, #64	; 0x40
 800240c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6a3a      	ldr	r2, [r7, #32]
 800241a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002420:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2200      	movs	r2, #0
 8002426:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002428:	88f8      	ldrh	r0, [r7, #6]
 800242a:	893a      	ldrh	r2, [r7, #8]
 800242c:	8979      	ldrh	r1, [r7, #10]
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	9301      	str	r3, [sp, #4]
 8002432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	4603      	mov	r3, r0
 8002438:	68f8      	ldr	r0, [r7, #12]
 800243a:	f000 f921 	bl	8002680 <I2C_RequestMemoryRead>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d005      	beq.n	8002450 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e0ad      	b.n	80025ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002454:	b29b      	uxth	r3, r3
 8002456:	2bff      	cmp	r3, #255	; 0xff
 8002458:	d90e      	bls.n	8002478 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	22ff      	movs	r2, #255	; 0xff
 800245e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002464:	b2da      	uxtb	r2, r3
 8002466:	8979      	ldrh	r1, [r7, #10]
 8002468:	4b52      	ldr	r3, [pc, #328]	; (80025b4 <HAL_I2C_Mem_Read+0x22c>)
 800246a:	9300      	str	r3, [sp, #0]
 800246c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002470:	68f8      	ldr	r0, [r7, #12]
 8002472:	f000 fb37 	bl	8002ae4 <I2C_TransferConfig>
 8002476:	e00f      	b.n	8002498 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800247c:	b29a      	uxth	r2, r3
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002486:	b2da      	uxtb	r2, r3
 8002488:	8979      	ldrh	r1, [r7, #10]
 800248a:	4b4a      	ldr	r3, [pc, #296]	; (80025b4 <HAL_I2C_Mem_Read+0x22c>)
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002492:	68f8      	ldr	r0, [r7, #12]
 8002494:	f000 fb26 	bl	8002ae4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	9300      	str	r3, [sp, #0]
 800249c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800249e:	2200      	movs	r2, #0
 80024a0:	2104      	movs	r1, #4
 80024a2:	68f8      	ldr	r0, [r7, #12]
 80024a4:	f000 f964 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d001      	beq.n	80024b2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e07c      	b.n	80025ac <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024bc:	b2d2      	uxtb	r2, r2
 80024be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c4:	1c5a      	adds	r2, r3, #1
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024ce:	3b01      	subs	r3, #1
 80024d0:	b29a      	uxth	r2, r3
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024da:	b29b      	uxth	r3, r3
 80024dc:	3b01      	subs	r3, #1
 80024de:	b29a      	uxth	r2, r3
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d034      	beq.n	8002558 <HAL_I2C_Mem_Read+0x1d0>
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d130      	bne.n	8002558 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	9300      	str	r3, [sp, #0]
 80024fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024fc:	2200      	movs	r2, #0
 80024fe:	2180      	movs	r1, #128	; 0x80
 8002500:	68f8      	ldr	r0, [r7, #12]
 8002502:	f000 f935 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e04d      	b.n	80025ac <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002514:	b29b      	uxth	r3, r3
 8002516:	2bff      	cmp	r3, #255	; 0xff
 8002518:	d90e      	bls.n	8002538 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	22ff      	movs	r2, #255	; 0xff
 800251e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002524:	b2da      	uxtb	r2, r3
 8002526:	8979      	ldrh	r1, [r7, #10]
 8002528:	2300      	movs	r3, #0
 800252a:	9300      	str	r3, [sp, #0]
 800252c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002530:	68f8      	ldr	r0, [r7, #12]
 8002532:	f000 fad7 	bl	8002ae4 <I2C_TransferConfig>
 8002536:	e00f      	b.n	8002558 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800253c:	b29a      	uxth	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002546:	b2da      	uxtb	r2, r3
 8002548:	8979      	ldrh	r1, [r7, #10]
 800254a:	2300      	movs	r3, #0
 800254c:	9300      	str	r3, [sp, #0]
 800254e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002552:	68f8      	ldr	r0, [r7, #12]
 8002554:	f000 fac6 	bl	8002ae4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800255c:	b29b      	uxth	r3, r3
 800255e:	2b00      	cmp	r3, #0
 8002560:	d19a      	bne.n	8002498 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002566:	68f8      	ldr	r0, [r7, #12]
 8002568:	f000 f998 	bl	800289c <I2C_WaitOnSTOPFlagUntilTimeout>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e01a      	b.n	80025ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2220      	movs	r2, #32
 800257c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	6859      	ldr	r1, [r3, #4]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	4b0b      	ldr	r3, [pc, #44]	; (80025b8 <HAL_I2C_Mem_Read+0x230>)
 800258a:	400b      	ands	r3, r1
 800258c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2220      	movs	r2, #32
 8002592:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80025a6:	2300      	movs	r3, #0
 80025a8:	e000      	b.n	80025ac <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80025aa:	2302      	movs	r3, #2
  }
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3718      	adds	r7, #24
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	80002400 	.word	0x80002400
 80025b8:	fe00e800 	.word	0xfe00e800

080025bc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025ca:	b2db      	uxtb	r3, r3
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b086      	sub	sp, #24
 80025dc:	af02      	add	r7, sp, #8
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	4608      	mov	r0, r1
 80025e2:	4611      	mov	r1, r2
 80025e4:	461a      	mov	r2, r3
 80025e6:	4603      	mov	r3, r0
 80025e8:	817b      	strh	r3, [r7, #10]
 80025ea:	460b      	mov	r3, r1
 80025ec:	813b      	strh	r3, [r7, #8]
 80025ee:	4613      	mov	r3, r2
 80025f0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80025f2:	88fb      	ldrh	r3, [r7, #6]
 80025f4:	b2da      	uxtb	r2, r3
 80025f6:	8979      	ldrh	r1, [r7, #10]
 80025f8:	4b20      	ldr	r3, [pc, #128]	; (800267c <I2C_RequestMemoryWrite+0xa4>)
 80025fa:	9300      	str	r3, [sp, #0]
 80025fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002600:	68f8      	ldr	r0, [r7, #12]
 8002602:	f000 fa6f 	bl	8002ae4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002606:	69fa      	ldr	r2, [r7, #28]
 8002608:	69b9      	ldr	r1, [r7, #24]
 800260a:	68f8      	ldr	r0, [r7, #12]
 800260c:	f000 f8ff 	bl	800280e <I2C_WaitOnTXISFlagUntilTimeout>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e02c      	b.n	8002674 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800261a:	88fb      	ldrh	r3, [r7, #6]
 800261c:	2b01      	cmp	r3, #1
 800261e:	d105      	bne.n	800262c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002620:	893b      	ldrh	r3, [r7, #8]
 8002622:	b2da      	uxtb	r2, r3
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	629a      	str	r2, [r3, #40]	; 0x28
 800262a:	e015      	b.n	8002658 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800262c:	893b      	ldrh	r3, [r7, #8]
 800262e:	0a1b      	lsrs	r3, r3, #8
 8002630:	b29b      	uxth	r3, r3
 8002632:	b2da      	uxtb	r2, r3
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800263a:	69fa      	ldr	r2, [r7, #28]
 800263c:	69b9      	ldr	r1, [r7, #24]
 800263e:	68f8      	ldr	r0, [r7, #12]
 8002640:	f000 f8e5 	bl	800280e <I2C_WaitOnTXISFlagUntilTimeout>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e012      	b.n	8002674 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800264e:	893b      	ldrh	r3, [r7, #8]
 8002650:	b2da      	uxtb	r2, r3
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	9300      	str	r3, [sp, #0]
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	2200      	movs	r2, #0
 8002660:	2180      	movs	r1, #128	; 0x80
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	f000 f884 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e000      	b.n	8002674 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002672:	2300      	movs	r3, #0
}
 8002674:	4618      	mov	r0, r3
 8002676:	3710      	adds	r7, #16
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	80002000 	.word	0x80002000

08002680 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af02      	add	r7, sp, #8
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	4608      	mov	r0, r1
 800268a:	4611      	mov	r1, r2
 800268c:	461a      	mov	r2, r3
 800268e:	4603      	mov	r3, r0
 8002690:	817b      	strh	r3, [r7, #10]
 8002692:	460b      	mov	r3, r1
 8002694:	813b      	strh	r3, [r7, #8]
 8002696:	4613      	mov	r3, r2
 8002698:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800269a:	88fb      	ldrh	r3, [r7, #6]
 800269c:	b2da      	uxtb	r2, r3
 800269e:	8979      	ldrh	r1, [r7, #10]
 80026a0:	4b20      	ldr	r3, [pc, #128]	; (8002724 <I2C_RequestMemoryRead+0xa4>)
 80026a2:	9300      	str	r3, [sp, #0]
 80026a4:	2300      	movs	r3, #0
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f000 fa1c 	bl	8002ae4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026ac:	69fa      	ldr	r2, [r7, #28]
 80026ae:	69b9      	ldr	r1, [r7, #24]
 80026b0:	68f8      	ldr	r0, [r7, #12]
 80026b2:	f000 f8ac 	bl	800280e <I2C_WaitOnTXISFlagUntilTimeout>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e02c      	b.n	800271a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80026c0:	88fb      	ldrh	r3, [r7, #6]
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d105      	bne.n	80026d2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80026c6:	893b      	ldrh	r3, [r7, #8]
 80026c8:	b2da      	uxtb	r2, r3
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	629a      	str	r2, [r3, #40]	; 0x28
 80026d0:	e015      	b.n	80026fe <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80026d2:	893b      	ldrh	r3, [r7, #8]
 80026d4:	0a1b      	lsrs	r3, r3, #8
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	b2da      	uxtb	r2, r3
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026e0:	69fa      	ldr	r2, [r7, #28]
 80026e2:	69b9      	ldr	r1, [r7, #24]
 80026e4:	68f8      	ldr	r0, [r7, #12]
 80026e6:	f000 f892 	bl	800280e <I2C_WaitOnTXISFlagUntilTimeout>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e012      	b.n	800271a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80026f4:	893b      	ldrh	r3, [r7, #8]
 80026f6:	b2da      	uxtb	r2, r3
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	9300      	str	r3, [sp, #0]
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	2200      	movs	r2, #0
 8002706:	2140      	movs	r1, #64	; 0x40
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	f000 f831 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e000      	b.n	800271a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	80002000 	.word	0x80002000

08002728 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	f003 0302 	and.w	r3, r3, #2
 800273a:	2b02      	cmp	r3, #2
 800273c:	d103      	bne.n	8002746 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2200      	movs	r2, #0
 8002744:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	2b01      	cmp	r3, #1
 8002752:	d007      	beq.n	8002764 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	699a      	ldr	r2, [r3, #24]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f042 0201 	orr.w	r2, r2, #1
 8002762:	619a      	str	r2, [r3, #24]
  }
}
 8002764:	bf00      	nop
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	603b      	str	r3, [r7, #0]
 800277c:	4613      	mov	r3, r2
 800277e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002780:	e031      	b.n	80027e6 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002788:	d02d      	beq.n	80027e6 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800278a:	f7ff f87b 	bl	8001884 <HAL_GetTick>
 800278e:	4602      	mov	r2, r0
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	429a      	cmp	r2, r3
 8002798:	d302      	bcc.n	80027a0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d122      	bne.n	80027e6 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	699a      	ldr	r2, [r3, #24]
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	4013      	ands	r3, r2
 80027aa:	68ba      	ldr	r2, [r7, #8]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	bf0c      	ite	eq
 80027b0:	2301      	moveq	r3, #1
 80027b2:	2300      	movne	r3, #0
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	461a      	mov	r2, r3
 80027b8:	79fb      	ldrb	r3, [r7, #7]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d113      	bne.n	80027e6 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c2:	f043 0220 	orr.w	r2, r3, #32
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2220      	movs	r2, #32
 80027ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2200      	movs	r2, #0
 80027de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e00f      	b.n	8002806 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	699a      	ldr	r2, [r3, #24]
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	4013      	ands	r3, r2
 80027f0:	68ba      	ldr	r2, [r7, #8]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	bf0c      	ite	eq
 80027f6:	2301      	moveq	r3, #1
 80027f8:	2300      	movne	r3, #0
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	461a      	mov	r2, r3
 80027fe:	79fb      	ldrb	r3, [r7, #7]
 8002800:	429a      	cmp	r2, r3
 8002802:	d0be      	beq.n	8002782 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002804:	2300      	movs	r3, #0
}
 8002806:	4618      	mov	r0, r3
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b084      	sub	sp, #16
 8002812:	af00      	add	r7, sp, #0
 8002814:	60f8      	str	r0, [r7, #12]
 8002816:	60b9      	str	r1, [r7, #8]
 8002818:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800281a:	e033      	b.n	8002884 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	68b9      	ldr	r1, [r7, #8]
 8002820:	68f8      	ldr	r0, [r7, #12]
 8002822:	f000 f87f 	bl	8002924 <I2C_IsErrorOccurred>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e031      	b.n	8002894 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002836:	d025      	beq.n	8002884 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002838:	f7ff f824 	bl	8001884 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	68ba      	ldr	r2, [r7, #8]
 8002844:	429a      	cmp	r2, r3
 8002846:	d302      	bcc.n	800284e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d11a      	bne.n	8002884 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	699b      	ldr	r3, [r3, #24]
 8002854:	f003 0302 	and.w	r3, r3, #2
 8002858:	2b02      	cmp	r3, #2
 800285a:	d013      	beq.n	8002884 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002860:	f043 0220 	orr.w	r2, r3, #32
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2220      	movs	r2, #32
 800286c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e007      	b.n	8002894 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	699b      	ldr	r3, [r3, #24]
 800288a:	f003 0302 	and.w	r3, r3, #2
 800288e:	2b02      	cmp	r3, #2
 8002890:	d1c4      	bne.n	800281c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002892:	2300      	movs	r3, #0
}
 8002894:	4618      	mov	r0, r3
 8002896:	3710      	adds	r7, #16
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}

0800289c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028a8:	e02f      	b.n	800290a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	68b9      	ldr	r1, [r7, #8]
 80028ae:	68f8      	ldr	r0, [r7, #12]
 80028b0:	f000 f838 	bl	8002924 <I2C_IsErrorOccurred>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d001      	beq.n	80028be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e02d      	b.n	800291a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028be:	f7fe ffe1 	bl	8001884 <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	68ba      	ldr	r2, [r7, #8]
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d302      	bcc.n	80028d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d11a      	bne.n	800290a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	699b      	ldr	r3, [r3, #24]
 80028da:	f003 0320 	and.w	r3, r3, #32
 80028de:	2b20      	cmp	r3, #32
 80028e0:	d013      	beq.n	800290a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028e6:	f043 0220 	orr.w	r2, r3, #32
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2220      	movs	r2, #32
 80028f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e007      	b.n	800291a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	699b      	ldr	r3, [r3, #24]
 8002910:	f003 0320 	and.w	r3, r3, #32
 8002914:	2b20      	cmp	r3, #32
 8002916:	d1c8      	bne.n	80028aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3710      	adds	r7, #16
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
	...

08002924 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b08a      	sub	sp, #40	; 0x28
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002930:	2300      	movs	r3, #0
 8002932:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800293e:	2300      	movs	r3, #0
 8002940:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	f003 0310 	and.w	r3, r3, #16
 800294c:	2b00      	cmp	r3, #0
 800294e:	d068      	beq.n	8002a22 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2210      	movs	r2, #16
 8002956:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002958:	e049      	b.n	80029ee <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002960:	d045      	beq.n	80029ee <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002962:	f7fe ff8f 	bl	8001884 <HAL_GetTick>
 8002966:	4602      	mov	r2, r0
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	68ba      	ldr	r2, [r7, #8]
 800296e:	429a      	cmp	r2, r3
 8002970:	d302      	bcc.n	8002978 <I2C_IsErrorOccurred+0x54>
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d13a      	bne.n	80029ee <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002982:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800298a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002996:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800299a:	d121      	bne.n	80029e0 <I2C_IsErrorOccurred+0xbc>
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029a2:	d01d      	beq.n	80029e0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80029a4:	7cfb      	ldrb	r3, [r7, #19]
 80029a6:	2b20      	cmp	r3, #32
 80029a8:	d01a      	beq.n	80029e0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	685a      	ldr	r2, [r3, #4]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029b8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80029ba:	f7fe ff63 	bl	8001884 <HAL_GetTick>
 80029be:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029c0:	e00e      	b.n	80029e0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80029c2:	f7fe ff5f 	bl	8001884 <HAL_GetTick>
 80029c6:	4602      	mov	r2, r0
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	2b19      	cmp	r3, #25
 80029ce:	d907      	bls.n	80029e0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80029d0:	6a3b      	ldr	r3, [r7, #32]
 80029d2:	f043 0320 	orr.w	r3, r3, #32
 80029d6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80029de:	e006      	b.n	80029ee <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	f003 0320 	and.w	r3, r3, #32
 80029ea:	2b20      	cmp	r3, #32
 80029ec:	d1e9      	bne.n	80029c2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	f003 0320 	and.w	r3, r3, #32
 80029f8:	2b20      	cmp	r3, #32
 80029fa:	d003      	beq.n	8002a04 <I2C_IsErrorOccurred+0xe0>
 80029fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d0aa      	beq.n	800295a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002a04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d103      	bne.n	8002a14 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2220      	movs	r2, #32
 8002a12:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002a14:	6a3b      	ldr	r3, [r7, #32]
 8002a16:	f043 0304 	orr.w	r3, r3, #4
 8002a1a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d00b      	beq.n	8002a4c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002a34:	6a3b      	ldr	r3, [r7, #32]
 8002a36:	f043 0301 	orr.w	r3, r3, #1
 8002a3a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a44:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d00b      	beq.n	8002a6e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002a56:	6a3b      	ldr	r3, [r7, #32]
 8002a58:	f043 0308 	orr.w	r3, r3, #8
 8002a5c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a66:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002a6e:	69bb      	ldr	r3, [r7, #24]
 8002a70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d00b      	beq.n	8002a90 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002a78:	6a3b      	ldr	r3, [r7, #32]
 8002a7a:	f043 0302 	orr.w	r3, r3, #2
 8002a7e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a88:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002a90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d01c      	beq.n	8002ad2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002a98:	68f8      	ldr	r0, [r7, #12]
 8002a9a:	f7ff fe45 	bl	8002728 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	6859      	ldr	r1, [r3, #4]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	4b0d      	ldr	r3, [pc, #52]	; (8002ae0 <I2C_IsErrorOccurred+0x1bc>)
 8002aaa:	400b      	ands	r3, r1
 8002aac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ab2:	6a3b      	ldr	r3, [r7, #32]
 8002ab4:	431a      	orrs	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2220      	movs	r2, #32
 8002abe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002ad2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3728      	adds	r7, #40	; 0x28
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	fe00e800 	.word	0xfe00e800

08002ae4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b087      	sub	sp, #28
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	607b      	str	r3, [r7, #4]
 8002aee:	460b      	mov	r3, r1
 8002af0:	817b      	strh	r3, [r7, #10]
 8002af2:	4613      	mov	r3, r2
 8002af4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002af6:	897b      	ldrh	r3, [r7, #10]
 8002af8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002afc:	7a7b      	ldrb	r3, [r7, #9]
 8002afe:	041b      	lsls	r3, r3, #16
 8002b00:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b04:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b0a:	6a3b      	ldr	r3, [r7, #32]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b12:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	685a      	ldr	r2, [r3, #4]
 8002b1a:	6a3b      	ldr	r3, [r7, #32]
 8002b1c:	0d5b      	lsrs	r3, r3, #21
 8002b1e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002b22:	4b08      	ldr	r3, [pc, #32]	; (8002b44 <I2C_TransferConfig+0x60>)
 8002b24:	430b      	orrs	r3, r1
 8002b26:	43db      	mvns	r3, r3
 8002b28:	ea02 0103 	and.w	r1, r2, r3
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	697a      	ldr	r2, [r7, #20]
 8002b32:	430a      	orrs	r2, r1
 8002b34:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002b36:	bf00      	nop
 8002b38:	371c      	adds	r7, #28
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop
 8002b44:	03ff63ff 	.word	0x03ff63ff

08002b48 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	2b20      	cmp	r3, #32
 8002b5c:	d138      	bne.n	8002bd0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d101      	bne.n	8002b6c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002b68:	2302      	movs	r3, #2
 8002b6a:	e032      	b.n	8002bd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2224      	movs	r2, #36	; 0x24
 8002b78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f022 0201 	bic.w	r2, r2, #1
 8002b8a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002b9a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	6819      	ldr	r1, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f042 0201 	orr.w	r2, r2, #1
 8002bba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2220      	movs	r2, #32
 8002bc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	e000      	b.n	8002bd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002bd0:	2302      	movs	r3, #2
  }
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	370c      	adds	r7, #12
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr

08002bde <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002bde:	b480      	push	{r7}
 8002be0:	b085      	sub	sp, #20
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
 8002be6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	2b20      	cmp	r3, #32
 8002bf2:	d139      	bne.n	8002c68 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d101      	bne.n	8002c02 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002bfe:	2302      	movs	r3, #2
 8002c00:	e033      	b.n	8002c6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2201      	movs	r2, #1
 8002c06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2224      	movs	r2, #36	; 0x24
 8002c0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 0201 	bic.w	r2, r2, #1
 8002c20:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002c30:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	021b      	lsls	r3, r3, #8
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	68fa      	ldr	r2, [r7, #12]
 8002c42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f042 0201 	orr.w	r2, r2, #1
 8002c52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2220      	movs	r2, #32
 8002c58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c64:	2300      	movs	r3, #0
 8002c66:	e000      	b.n	8002c6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002c68:	2302      	movs	r3, #2
  }
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3714      	adds	r7, #20
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr

08002c76 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002c76:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c78:	b08b      	sub	sp, #44	; 0x2c
 8002c7a:	af06      	add	r7, sp, #24
 8002c7c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d101      	bne.n	8002c88 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e0c4      	b.n	8002e12 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d106      	bne.n	8002ca2 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f7fe fc27 	bl	80014f0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2203      	movs	r2, #3
 8002ca6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f002 f8f0 	bl	8004e94 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	73fb      	strb	r3, [r7, #15]
 8002cb8:	e040      	b.n	8002d3c <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002cba:	7bfb      	ldrb	r3, [r7, #15]
 8002cbc:	6879      	ldr	r1, [r7, #4]
 8002cbe:	1c5a      	adds	r2, r3, #1
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	4413      	add	r3, r2
 8002cc6:	00db      	lsls	r3, r3, #3
 8002cc8:	440b      	add	r3, r1
 8002cca:	3301      	adds	r3, #1
 8002ccc:	2201      	movs	r2, #1
 8002cce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002cd0:	7bfb      	ldrb	r3, [r7, #15]
 8002cd2:	6879      	ldr	r1, [r7, #4]
 8002cd4:	1c5a      	adds	r2, r3, #1
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	4413      	add	r3, r2
 8002cdc:	00db      	lsls	r3, r3, #3
 8002cde:	440b      	add	r3, r1
 8002ce0:	7bfa      	ldrb	r2, [r7, #15]
 8002ce2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002ce4:	7bfb      	ldrb	r3, [r7, #15]
 8002ce6:	6879      	ldr	r1, [r7, #4]
 8002ce8:	1c5a      	adds	r2, r3, #1
 8002cea:	4613      	mov	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4413      	add	r3, r2
 8002cf0:	00db      	lsls	r3, r3, #3
 8002cf2:	440b      	add	r3, r1
 8002cf4:	3303      	adds	r3, #3
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002cfa:	7bfa      	ldrb	r2, [r7, #15]
 8002cfc:	6879      	ldr	r1, [r7, #4]
 8002cfe:	4613      	mov	r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	4413      	add	r3, r2
 8002d04:	00db      	lsls	r3, r3, #3
 8002d06:	440b      	add	r3, r1
 8002d08:	3338      	adds	r3, #56	; 0x38
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002d0e:	7bfa      	ldrb	r2, [r7, #15]
 8002d10:	6879      	ldr	r1, [r7, #4]
 8002d12:	4613      	mov	r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	4413      	add	r3, r2
 8002d18:	00db      	lsls	r3, r3, #3
 8002d1a:	440b      	add	r3, r1
 8002d1c:	333c      	adds	r3, #60	; 0x3c
 8002d1e:	2200      	movs	r2, #0
 8002d20:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002d22:	7bfa      	ldrb	r2, [r7, #15]
 8002d24:	6879      	ldr	r1, [r7, #4]
 8002d26:	4613      	mov	r3, r2
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	4413      	add	r3, r2
 8002d2c:	00db      	lsls	r3, r3, #3
 8002d2e:	440b      	add	r3, r1
 8002d30:	3340      	adds	r3, #64	; 0x40
 8002d32:	2200      	movs	r2, #0
 8002d34:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d36:	7bfb      	ldrb	r3, [r7, #15]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	73fb      	strb	r3, [r7, #15]
 8002d3c:	7bfa      	ldrb	r2, [r7, #15]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d3b9      	bcc.n	8002cba <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d46:	2300      	movs	r3, #0
 8002d48:	73fb      	strb	r3, [r7, #15]
 8002d4a:	e044      	b.n	8002dd6 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002d4c:	7bfa      	ldrb	r2, [r7, #15]
 8002d4e:	6879      	ldr	r1, [r7, #4]
 8002d50:	4613      	mov	r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	4413      	add	r3, r2
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	440b      	add	r3, r1
 8002d5a:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002d5e:	2200      	movs	r2, #0
 8002d60:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002d62:	7bfa      	ldrb	r2, [r7, #15]
 8002d64:	6879      	ldr	r1, [r7, #4]
 8002d66:	4613      	mov	r3, r2
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	4413      	add	r3, r2
 8002d6c:	00db      	lsls	r3, r3, #3
 8002d6e:	440b      	add	r3, r1
 8002d70:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002d74:	7bfa      	ldrb	r2, [r7, #15]
 8002d76:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002d78:	7bfa      	ldrb	r2, [r7, #15]
 8002d7a:	6879      	ldr	r1, [r7, #4]
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	4413      	add	r3, r2
 8002d82:	00db      	lsls	r3, r3, #3
 8002d84:	440b      	add	r3, r1
 8002d86:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002d8e:	7bfa      	ldrb	r2, [r7, #15]
 8002d90:	6879      	ldr	r1, [r7, #4]
 8002d92:	4613      	mov	r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	4413      	add	r3, r2
 8002d98:	00db      	lsls	r3, r3, #3
 8002d9a:	440b      	add	r3, r1
 8002d9c:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8002da0:	2200      	movs	r2, #0
 8002da2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002da4:	7bfa      	ldrb	r2, [r7, #15]
 8002da6:	6879      	ldr	r1, [r7, #4]
 8002da8:	4613      	mov	r3, r2
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	4413      	add	r3, r2
 8002dae:	00db      	lsls	r3, r3, #3
 8002db0:	440b      	add	r3, r1
 8002db2:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002db6:	2200      	movs	r2, #0
 8002db8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002dba:	7bfa      	ldrb	r2, [r7, #15]
 8002dbc:	6879      	ldr	r1, [r7, #4]
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	4413      	add	r3, r2
 8002dc4:	00db      	lsls	r3, r3, #3
 8002dc6:	440b      	add	r3, r1
 8002dc8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002dd0:	7bfb      	ldrb	r3, [r7, #15]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	73fb      	strb	r3, [r7, #15]
 8002dd6:	7bfa      	ldrb	r2, [r7, #15]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d3b5      	bcc.n	8002d4c <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	603b      	str	r3, [r7, #0]
 8002de6:	687e      	ldr	r6, [r7, #4]
 8002de8:	466d      	mov	r5, sp
 8002dea:	f106 0410 	add.w	r4, r6, #16
 8002dee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002df0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002df2:	6823      	ldr	r3, [r4, #0]
 8002df4:	602b      	str	r3, [r5, #0]
 8002df6:	1d33      	adds	r3, r6, #4
 8002df8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002dfa:	6838      	ldr	r0, [r7, #0]
 8002dfc:	f002 f865 	bl	8004eca <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8002e10:	2300      	movs	r3, #0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3714      	adds	r7, #20
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002e1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e28:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e2c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e32:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d102      	bne.n	8002e42 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	f001 b823 	b.w	8003e88 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e46:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 0301 	and.w	r3, r3, #1
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	f000 817d 	beq.w	8003152 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002e58:	4bbc      	ldr	r3, [pc, #752]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f003 030c 	and.w	r3, r3, #12
 8002e60:	2b04      	cmp	r3, #4
 8002e62:	d00c      	beq.n	8002e7e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e64:	4bb9      	ldr	r3, [pc, #740]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f003 030c 	and.w	r3, r3, #12
 8002e6c:	2b08      	cmp	r3, #8
 8002e6e:	d15c      	bne.n	8002f2a <HAL_RCC_OscConfig+0x10e>
 8002e70:	4bb6      	ldr	r3, [pc, #728]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e7c:	d155      	bne.n	8002f2a <HAL_RCC_OscConfig+0x10e>
 8002e7e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e82:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e86:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002e8a:	fa93 f3a3 	rbit	r3, r3
 8002e8e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002e92:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e96:	fab3 f383 	clz	r3, r3
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	095b      	lsrs	r3, r3, #5
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	f043 0301 	orr.w	r3, r3, #1
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d102      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x94>
 8002eaa:	4ba8      	ldr	r3, [pc, #672]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	e015      	b.n	8002edc <HAL_RCC_OscConfig+0xc0>
 8002eb0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002eb4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb8:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002ebc:	fa93 f3a3 	rbit	r3, r3
 8002ec0:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002ec4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ec8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002ecc:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002ed0:	fa93 f3a3 	rbit	r3, r3
 8002ed4:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002ed8:	4b9c      	ldr	r3, [pc, #624]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002edc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002ee0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002ee4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002ee8:	fa92 f2a2 	rbit	r2, r2
 8002eec:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002ef0:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002ef4:	fab2 f282 	clz	r2, r2
 8002ef8:	b2d2      	uxtb	r2, r2
 8002efa:	f042 0220 	orr.w	r2, r2, #32
 8002efe:	b2d2      	uxtb	r2, r2
 8002f00:	f002 021f 	and.w	r2, r2, #31
 8002f04:	2101      	movs	r1, #1
 8002f06:	fa01 f202 	lsl.w	r2, r1, r2
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	f000 811f 	beq.w	8003150 <HAL_RCC_OscConfig+0x334>
 8002f12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f16:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	f040 8116 	bne.w	8003150 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	f000 bfaf 	b.w	8003e88 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f2e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f3a:	d106      	bne.n	8002f4a <HAL_RCC_OscConfig+0x12e>
 8002f3c:	4b83      	ldr	r3, [pc, #524]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a82      	ldr	r2, [pc, #520]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002f42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f46:	6013      	str	r3, [r2, #0]
 8002f48:	e036      	b.n	8002fb8 <HAL_RCC_OscConfig+0x19c>
 8002f4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d10c      	bne.n	8002f74 <HAL_RCC_OscConfig+0x158>
 8002f5a:	4b7c      	ldr	r3, [pc, #496]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a7b      	ldr	r2, [pc, #492]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002f60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f64:	6013      	str	r3, [r2, #0]
 8002f66:	4b79      	ldr	r3, [pc, #484]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a78      	ldr	r2, [pc, #480]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002f6c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f70:	6013      	str	r3, [r2, #0]
 8002f72:	e021      	b.n	8002fb8 <HAL_RCC_OscConfig+0x19c>
 8002f74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f78:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f84:	d10c      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x184>
 8002f86:	4b71      	ldr	r3, [pc, #452]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a70      	ldr	r2, [pc, #448]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002f8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f90:	6013      	str	r3, [r2, #0]
 8002f92:	4b6e      	ldr	r3, [pc, #440]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a6d      	ldr	r2, [pc, #436]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002f98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f9c:	6013      	str	r3, [r2, #0]
 8002f9e:	e00b      	b.n	8002fb8 <HAL_RCC_OscConfig+0x19c>
 8002fa0:	4b6a      	ldr	r3, [pc, #424]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a69      	ldr	r2, [pc, #420]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002fa6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002faa:	6013      	str	r3, [r2, #0]
 8002fac:	4b67      	ldr	r3, [pc, #412]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a66      	ldr	r2, [pc, #408]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002fb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fb6:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002fb8:	4b64      	ldr	r3, [pc, #400]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fbc:	f023 020f 	bic.w	r2, r3, #15
 8002fc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fc4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	495f      	ldr	r1, [pc, #380]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fd6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d059      	beq.n	8003096 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe2:	f7fe fc4f 	bl	8001884 <HAL_GetTick>
 8002fe6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fea:	e00a      	b.n	8003002 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fec:	f7fe fc4a 	bl	8001884 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b64      	cmp	r3, #100	; 0x64
 8002ffa:	d902      	bls.n	8003002 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	f000 bf43 	b.w	8003e88 <HAL_RCC_OscConfig+0x106c>
 8003002:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003006:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800300a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800300e:	fa93 f3a3 	rbit	r3, r3
 8003012:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003016:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800301a:	fab3 f383 	clz	r3, r3
 800301e:	b2db      	uxtb	r3, r3
 8003020:	095b      	lsrs	r3, r3, #5
 8003022:	b2db      	uxtb	r3, r3
 8003024:	f043 0301 	orr.w	r3, r3, #1
 8003028:	b2db      	uxtb	r3, r3
 800302a:	2b01      	cmp	r3, #1
 800302c:	d102      	bne.n	8003034 <HAL_RCC_OscConfig+0x218>
 800302e:	4b47      	ldr	r3, [pc, #284]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	e015      	b.n	8003060 <HAL_RCC_OscConfig+0x244>
 8003034:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003038:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003040:	fa93 f3a3 	rbit	r3, r3
 8003044:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003048:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800304c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003050:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003054:	fa93 f3a3 	rbit	r3, r3
 8003058:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800305c:	4b3b      	ldr	r3, [pc, #236]	; (800314c <HAL_RCC_OscConfig+0x330>)
 800305e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003060:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003064:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003068:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800306c:	fa92 f2a2 	rbit	r2, r2
 8003070:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8003074:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003078:	fab2 f282 	clz	r2, r2
 800307c:	b2d2      	uxtb	r2, r2
 800307e:	f042 0220 	orr.w	r2, r2, #32
 8003082:	b2d2      	uxtb	r2, r2
 8003084:	f002 021f 	and.w	r2, r2, #31
 8003088:	2101      	movs	r1, #1
 800308a:	fa01 f202 	lsl.w	r2, r1, r2
 800308e:	4013      	ands	r3, r2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d0ab      	beq.n	8002fec <HAL_RCC_OscConfig+0x1d0>
 8003094:	e05d      	b.n	8003152 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003096:	f7fe fbf5 	bl	8001884 <HAL_GetTick>
 800309a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800309e:	e00a      	b.n	80030b6 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030a0:	f7fe fbf0 	bl	8001884 <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	2b64      	cmp	r3, #100	; 0x64
 80030ae:	d902      	bls.n	80030b6 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	f000 bee9 	b.w	8003e88 <HAL_RCC_OscConfig+0x106c>
 80030b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030ba:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030be:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80030c2:	fa93 f3a3 	rbit	r3, r3
 80030c6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80030ca:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030ce:	fab3 f383 	clz	r3, r3
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	095b      	lsrs	r3, r3, #5
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	f043 0301 	orr.w	r3, r3, #1
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d102      	bne.n	80030e8 <HAL_RCC_OscConfig+0x2cc>
 80030e2:	4b1a      	ldr	r3, [pc, #104]	; (800314c <HAL_RCC_OscConfig+0x330>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	e015      	b.n	8003114 <HAL_RCC_OscConfig+0x2f8>
 80030e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030ec:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80030f4:	fa93 f3a3 	rbit	r3, r3
 80030f8:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80030fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003100:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003104:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003108:	fa93 f3a3 	rbit	r3, r3
 800310c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003110:	4b0e      	ldr	r3, [pc, #56]	; (800314c <HAL_RCC_OscConfig+0x330>)
 8003112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003114:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003118:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800311c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003120:	fa92 f2a2 	rbit	r2, r2
 8003124:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003128:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800312c:	fab2 f282 	clz	r2, r2
 8003130:	b2d2      	uxtb	r2, r2
 8003132:	f042 0220 	orr.w	r2, r2, #32
 8003136:	b2d2      	uxtb	r2, r2
 8003138:	f002 021f 	and.w	r2, r2, #31
 800313c:	2101      	movs	r1, #1
 800313e:	fa01 f202 	lsl.w	r2, r1, r2
 8003142:	4013      	ands	r3, r2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d1ab      	bne.n	80030a0 <HAL_RCC_OscConfig+0x284>
 8003148:	e003      	b.n	8003152 <HAL_RCC_OscConfig+0x336>
 800314a:	bf00      	nop
 800314c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003150:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003152:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003156:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	f000 817d 	beq.w	8003462 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003168:	4ba6      	ldr	r3, [pc, #664]	; (8003404 <HAL_RCC_OscConfig+0x5e8>)
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f003 030c 	and.w	r3, r3, #12
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00b      	beq.n	800318c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003174:	4ba3      	ldr	r3, [pc, #652]	; (8003404 <HAL_RCC_OscConfig+0x5e8>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f003 030c 	and.w	r3, r3, #12
 800317c:	2b08      	cmp	r3, #8
 800317e:	d172      	bne.n	8003266 <HAL_RCC_OscConfig+0x44a>
 8003180:	4ba0      	ldr	r3, [pc, #640]	; (8003404 <HAL_RCC_OscConfig+0x5e8>)
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d16c      	bne.n	8003266 <HAL_RCC_OscConfig+0x44a>
 800318c:	2302      	movs	r3, #2
 800318e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003192:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8003196:	fa93 f3a3 	rbit	r3, r3
 800319a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800319e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031a2:	fab3 f383 	clz	r3, r3
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	095b      	lsrs	r3, r3, #5
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	f043 0301 	orr.w	r3, r3, #1
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d102      	bne.n	80031bc <HAL_RCC_OscConfig+0x3a0>
 80031b6:	4b93      	ldr	r3, [pc, #588]	; (8003404 <HAL_RCC_OscConfig+0x5e8>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	e013      	b.n	80031e4 <HAL_RCC_OscConfig+0x3c8>
 80031bc:	2302      	movs	r3, #2
 80031be:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c2:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80031c6:	fa93 f3a3 	rbit	r3, r3
 80031ca:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80031ce:	2302      	movs	r3, #2
 80031d0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80031d4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80031d8:	fa93 f3a3 	rbit	r3, r3
 80031dc:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80031e0:	4b88      	ldr	r3, [pc, #544]	; (8003404 <HAL_RCC_OscConfig+0x5e8>)
 80031e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e4:	2202      	movs	r2, #2
 80031e6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80031ea:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80031ee:	fa92 f2a2 	rbit	r2, r2
 80031f2:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80031f6:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80031fa:	fab2 f282 	clz	r2, r2
 80031fe:	b2d2      	uxtb	r2, r2
 8003200:	f042 0220 	orr.w	r2, r2, #32
 8003204:	b2d2      	uxtb	r2, r2
 8003206:	f002 021f 	and.w	r2, r2, #31
 800320a:	2101      	movs	r1, #1
 800320c:	fa01 f202 	lsl.w	r2, r1, r2
 8003210:	4013      	ands	r3, r2
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00a      	beq.n	800322c <HAL_RCC_OscConfig+0x410>
 8003216:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800321a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	691b      	ldr	r3, [r3, #16]
 8003222:	2b01      	cmp	r3, #1
 8003224:	d002      	beq.n	800322c <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	f000 be2e 	b.w	8003e88 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800322c:	4b75      	ldr	r3, [pc, #468]	; (8003404 <HAL_RCC_OscConfig+0x5e8>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003234:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003238:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	695b      	ldr	r3, [r3, #20]
 8003240:	21f8      	movs	r1, #248	; 0xf8
 8003242:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003246:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800324a:	fa91 f1a1 	rbit	r1, r1
 800324e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003252:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8003256:	fab1 f181 	clz	r1, r1
 800325a:	b2c9      	uxtb	r1, r1
 800325c:	408b      	lsls	r3, r1
 800325e:	4969      	ldr	r1, [pc, #420]	; (8003404 <HAL_RCC_OscConfig+0x5e8>)
 8003260:	4313      	orrs	r3, r2
 8003262:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003264:	e0fd      	b.n	8003462 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003266:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800326a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	2b00      	cmp	r3, #0
 8003274:	f000 8088 	beq.w	8003388 <HAL_RCC_OscConfig+0x56c>
 8003278:	2301      	movs	r3, #1
 800327a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800327e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003282:	fa93 f3a3 	rbit	r3, r3
 8003286:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800328a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800328e:	fab3 f383 	clz	r3, r3
 8003292:	b2db      	uxtb	r3, r3
 8003294:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003298:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	461a      	mov	r2, r3
 80032a0:	2301      	movs	r3, #1
 80032a2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a4:	f7fe faee 	bl	8001884 <HAL_GetTick>
 80032a8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032ac:	e00a      	b.n	80032c4 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032ae:	f7fe fae9 	bl	8001884 <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d902      	bls.n	80032c4 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	f000 bde2 	b.w	8003e88 <HAL_RCC_OscConfig+0x106c>
 80032c4:	2302      	movs	r3, #2
 80032c6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ca:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80032ce:	fa93 f3a3 	rbit	r3, r3
 80032d2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80032d6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032da:	fab3 f383 	clz	r3, r3
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	095b      	lsrs	r3, r3, #5
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	f043 0301 	orr.w	r3, r3, #1
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d102      	bne.n	80032f4 <HAL_RCC_OscConfig+0x4d8>
 80032ee:	4b45      	ldr	r3, [pc, #276]	; (8003404 <HAL_RCC_OscConfig+0x5e8>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	e013      	b.n	800331c <HAL_RCC_OscConfig+0x500>
 80032f4:	2302      	movs	r3, #2
 80032f6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fa:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80032fe:	fa93 f3a3 	rbit	r3, r3
 8003302:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003306:	2302      	movs	r3, #2
 8003308:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800330c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003310:	fa93 f3a3 	rbit	r3, r3
 8003314:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003318:	4b3a      	ldr	r3, [pc, #232]	; (8003404 <HAL_RCC_OscConfig+0x5e8>)
 800331a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331c:	2202      	movs	r2, #2
 800331e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003322:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003326:	fa92 f2a2 	rbit	r2, r2
 800332a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800332e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003332:	fab2 f282 	clz	r2, r2
 8003336:	b2d2      	uxtb	r2, r2
 8003338:	f042 0220 	orr.w	r2, r2, #32
 800333c:	b2d2      	uxtb	r2, r2
 800333e:	f002 021f 	and.w	r2, r2, #31
 8003342:	2101      	movs	r1, #1
 8003344:	fa01 f202 	lsl.w	r2, r1, r2
 8003348:	4013      	ands	r3, r2
 800334a:	2b00      	cmp	r3, #0
 800334c:	d0af      	beq.n	80032ae <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800334e:	4b2d      	ldr	r3, [pc, #180]	; (8003404 <HAL_RCC_OscConfig+0x5e8>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003356:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800335a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	21f8      	movs	r1, #248	; 0xf8
 8003364:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003368:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800336c:	fa91 f1a1 	rbit	r1, r1
 8003370:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8003374:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8003378:	fab1 f181 	clz	r1, r1
 800337c:	b2c9      	uxtb	r1, r1
 800337e:	408b      	lsls	r3, r1
 8003380:	4920      	ldr	r1, [pc, #128]	; (8003404 <HAL_RCC_OscConfig+0x5e8>)
 8003382:	4313      	orrs	r3, r2
 8003384:	600b      	str	r3, [r1, #0]
 8003386:	e06c      	b.n	8003462 <HAL_RCC_OscConfig+0x646>
 8003388:	2301      	movs	r3, #1
 800338a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003392:	fa93 f3a3 	rbit	r3, r3
 8003396:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800339a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800339e:	fab3 f383 	clz	r3, r3
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80033a8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	461a      	mov	r2, r3
 80033b0:	2300      	movs	r3, #0
 80033b2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b4:	f7fe fa66 	bl	8001884 <HAL_GetTick>
 80033b8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033bc:	e00a      	b.n	80033d4 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033be:	f7fe fa61 	bl	8001884 <HAL_GetTick>
 80033c2:	4602      	mov	r2, r0
 80033c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d902      	bls.n	80033d4 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	f000 bd5a 	b.w	8003e88 <HAL_RCC_OscConfig+0x106c>
 80033d4:	2302      	movs	r3, #2
 80033d6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033da:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80033de:	fa93 f3a3 	rbit	r3, r3
 80033e2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80033e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ea:	fab3 f383 	clz	r3, r3
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	095b      	lsrs	r3, r3, #5
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	f043 0301 	orr.w	r3, r3, #1
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d104      	bne.n	8003408 <HAL_RCC_OscConfig+0x5ec>
 80033fe:	4b01      	ldr	r3, [pc, #4]	; (8003404 <HAL_RCC_OscConfig+0x5e8>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	e015      	b.n	8003430 <HAL_RCC_OscConfig+0x614>
 8003404:	40021000 	.word	0x40021000
 8003408:	2302      	movs	r3, #2
 800340a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003412:	fa93 f3a3 	rbit	r3, r3
 8003416:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800341a:	2302      	movs	r3, #2
 800341c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003420:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003424:	fa93 f3a3 	rbit	r3, r3
 8003428:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800342c:	4bc8      	ldr	r3, [pc, #800]	; (8003750 <HAL_RCC_OscConfig+0x934>)
 800342e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003430:	2202      	movs	r2, #2
 8003432:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8003436:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800343a:	fa92 f2a2 	rbit	r2, r2
 800343e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003442:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003446:	fab2 f282 	clz	r2, r2
 800344a:	b2d2      	uxtb	r2, r2
 800344c:	f042 0220 	orr.w	r2, r2, #32
 8003450:	b2d2      	uxtb	r2, r2
 8003452:	f002 021f 	and.w	r2, r2, #31
 8003456:	2101      	movs	r1, #1
 8003458:	fa01 f202 	lsl.w	r2, r1, r2
 800345c:	4013      	ands	r3, r2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d1ad      	bne.n	80033be <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003462:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003466:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0308 	and.w	r3, r3, #8
 8003472:	2b00      	cmp	r3, #0
 8003474:	f000 8110 	beq.w	8003698 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003478:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800347c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d079      	beq.n	800357c <HAL_RCC_OscConfig+0x760>
 8003488:	2301      	movs	r3, #1
 800348a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800348e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003492:	fa93 f3a3 	rbit	r3, r3
 8003496:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800349a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800349e:	fab3 f383 	clz	r3, r3
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	461a      	mov	r2, r3
 80034a6:	4bab      	ldr	r3, [pc, #684]	; (8003754 <HAL_RCC_OscConfig+0x938>)
 80034a8:	4413      	add	r3, r2
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	461a      	mov	r2, r3
 80034ae:	2301      	movs	r3, #1
 80034b0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034b2:	f7fe f9e7 	bl	8001884 <HAL_GetTick>
 80034b6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034ba:	e00a      	b.n	80034d2 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034bc:	f7fe f9e2 	bl	8001884 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d902      	bls.n	80034d2 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	f000 bcdb 	b.w	8003e88 <HAL_RCC_OscConfig+0x106c>
 80034d2:	2302      	movs	r3, #2
 80034d4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80034dc:	fa93 f3a3 	rbit	r3, r3
 80034e0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80034e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034e8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80034ec:	2202      	movs	r2, #2
 80034ee:	601a      	str	r2, [r3, #0]
 80034f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034f4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	fa93 f2a3 	rbit	r2, r3
 80034fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003502:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003506:	601a      	str	r2, [r3, #0]
 8003508:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800350c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003510:	2202      	movs	r2, #2
 8003512:	601a      	str	r2, [r3, #0]
 8003514:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003518:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	fa93 f2a3 	rbit	r2, r3
 8003522:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003526:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800352a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800352c:	4b88      	ldr	r3, [pc, #544]	; (8003750 <HAL_RCC_OscConfig+0x934>)
 800352e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003530:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003534:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003538:	2102      	movs	r1, #2
 800353a:	6019      	str	r1, [r3, #0]
 800353c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003540:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	fa93 f1a3 	rbit	r1, r3
 800354a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800354e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003552:	6019      	str	r1, [r3, #0]
  return result;
 8003554:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003558:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	fab3 f383 	clz	r3, r3
 8003562:	b2db      	uxtb	r3, r3
 8003564:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003568:	b2db      	uxtb	r3, r3
 800356a:	f003 031f 	and.w	r3, r3, #31
 800356e:	2101      	movs	r1, #1
 8003570:	fa01 f303 	lsl.w	r3, r1, r3
 8003574:	4013      	ands	r3, r2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d0a0      	beq.n	80034bc <HAL_RCC_OscConfig+0x6a0>
 800357a:	e08d      	b.n	8003698 <HAL_RCC_OscConfig+0x87c>
 800357c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003580:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003584:	2201      	movs	r2, #1
 8003586:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003588:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800358c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	fa93 f2a3 	rbit	r2, r3
 8003596:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800359a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800359e:	601a      	str	r2, [r3, #0]
  return result;
 80035a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035a4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80035a8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035aa:	fab3 f383 	clz	r3, r3
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	461a      	mov	r2, r3
 80035b2:	4b68      	ldr	r3, [pc, #416]	; (8003754 <HAL_RCC_OscConfig+0x938>)
 80035b4:	4413      	add	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	461a      	mov	r2, r3
 80035ba:	2300      	movs	r3, #0
 80035bc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035be:	f7fe f961 	bl	8001884 <HAL_GetTick>
 80035c2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035c6:	e00a      	b.n	80035de <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035c8:	f7fe f95c 	bl	8001884 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80035d2:	1ad3      	subs	r3, r2, r3
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d902      	bls.n	80035de <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	f000 bc55 	b.w	8003e88 <HAL_RCC_OscConfig+0x106c>
 80035de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035e2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80035e6:	2202      	movs	r2, #2
 80035e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035ee:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	fa93 f2a3 	rbit	r2, r3
 80035f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035fc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003600:	601a      	str	r2, [r3, #0]
 8003602:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003606:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800360a:	2202      	movs	r2, #2
 800360c:	601a      	str	r2, [r3, #0]
 800360e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003612:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	fa93 f2a3 	rbit	r2, r3
 800361c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003620:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003624:	601a      	str	r2, [r3, #0]
 8003626:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800362a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800362e:	2202      	movs	r2, #2
 8003630:	601a      	str	r2, [r3, #0]
 8003632:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003636:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	fa93 f2a3 	rbit	r2, r3
 8003640:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003644:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003648:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800364a:	4b41      	ldr	r3, [pc, #260]	; (8003750 <HAL_RCC_OscConfig+0x934>)
 800364c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800364e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003652:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003656:	2102      	movs	r1, #2
 8003658:	6019      	str	r1, [r3, #0]
 800365a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800365e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	fa93 f1a3 	rbit	r1, r3
 8003668:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800366c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003670:	6019      	str	r1, [r3, #0]
  return result;
 8003672:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003676:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	fab3 f383 	clz	r3, r3
 8003680:	b2db      	uxtb	r3, r3
 8003682:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003686:	b2db      	uxtb	r3, r3
 8003688:	f003 031f 	and.w	r3, r3, #31
 800368c:	2101      	movs	r1, #1
 800368e:	fa01 f303 	lsl.w	r3, r1, r3
 8003692:	4013      	ands	r3, r2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d197      	bne.n	80035c8 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003698:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800369c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0304 	and.w	r3, r3, #4
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	f000 81a1 	beq.w	80039f0 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036ae:	2300      	movs	r3, #0
 80036b0:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036b4:	4b26      	ldr	r3, [pc, #152]	; (8003750 <HAL_RCC_OscConfig+0x934>)
 80036b6:	69db      	ldr	r3, [r3, #28]
 80036b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d116      	bne.n	80036ee <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036c0:	4b23      	ldr	r3, [pc, #140]	; (8003750 <HAL_RCC_OscConfig+0x934>)
 80036c2:	69db      	ldr	r3, [r3, #28]
 80036c4:	4a22      	ldr	r2, [pc, #136]	; (8003750 <HAL_RCC_OscConfig+0x934>)
 80036c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036ca:	61d3      	str	r3, [r2, #28]
 80036cc:	4b20      	ldr	r3, [pc, #128]	; (8003750 <HAL_RCC_OscConfig+0x934>)
 80036ce:	69db      	ldr	r3, [r3, #28]
 80036d0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80036d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036d8:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80036dc:	601a      	str	r2, [r3, #0]
 80036de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036e2:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80036e6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80036e8:	2301      	movs	r3, #1
 80036ea:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ee:	4b1a      	ldr	r3, [pc, #104]	; (8003758 <HAL_RCC_OscConfig+0x93c>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d11a      	bne.n	8003730 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036fa:	4b17      	ldr	r3, [pc, #92]	; (8003758 <HAL_RCC_OscConfig+0x93c>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a16      	ldr	r2, [pc, #88]	; (8003758 <HAL_RCC_OscConfig+0x93c>)
 8003700:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003704:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003706:	f7fe f8bd 	bl	8001884 <HAL_GetTick>
 800370a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800370e:	e009      	b.n	8003724 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003710:	f7fe f8b8 	bl	8001884 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	2b64      	cmp	r3, #100	; 0x64
 800371e:	d901      	bls.n	8003724 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	e3b1      	b.n	8003e88 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003724:	4b0c      	ldr	r3, [pc, #48]	; (8003758 <HAL_RCC_OscConfig+0x93c>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800372c:	2b00      	cmp	r3, #0
 800372e:	d0ef      	beq.n	8003710 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003730:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003734:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d10d      	bne.n	800375c <HAL_RCC_OscConfig+0x940>
 8003740:	4b03      	ldr	r3, [pc, #12]	; (8003750 <HAL_RCC_OscConfig+0x934>)
 8003742:	6a1b      	ldr	r3, [r3, #32]
 8003744:	4a02      	ldr	r2, [pc, #8]	; (8003750 <HAL_RCC_OscConfig+0x934>)
 8003746:	f043 0301 	orr.w	r3, r3, #1
 800374a:	6213      	str	r3, [r2, #32]
 800374c:	e03c      	b.n	80037c8 <HAL_RCC_OscConfig+0x9ac>
 800374e:	bf00      	nop
 8003750:	40021000 	.word	0x40021000
 8003754:	10908120 	.word	0x10908120
 8003758:	40007000 	.word	0x40007000
 800375c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003760:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d10c      	bne.n	8003786 <HAL_RCC_OscConfig+0x96a>
 800376c:	4bc1      	ldr	r3, [pc, #772]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	4ac0      	ldr	r2, [pc, #768]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 8003772:	f023 0301 	bic.w	r3, r3, #1
 8003776:	6213      	str	r3, [r2, #32]
 8003778:	4bbe      	ldr	r3, [pc, #760]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 800377a:	6a1b      	ldr	r3, [r3, #32]
 800377c:	4abd      	ldr	r2, [pc, #756]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 800377e:	f023 0304 	bic.w	r3, r3, #4
 8003782:	6213      	str	r3, [r2, #32]
 8003784:	e020      	b.n	80037c8 <HAL_RCC_OscConfig+0x9ac>
 8003786:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800378a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	2b05      	cmp	r3, #5
 8003794:	d10c      	bne.n	80037b0 <HAL_RCC_OscConfig+0x994>
 8003796:	4bb7      	ldr	r3, [pc, #732]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 8003798:	6a1b      	ldr	r3, [r3, #32]
 800379a:	4ab6      	ldr	r2, [pc, #728]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 800379c:	f043 0304 	orr.w	r3, r3, #4
 80037a0:	6213      	str	r3, [r2, #32]
 80037a2:	4bb4      	ldr	r3, [pc, #720]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 80037a4:	6a1b      	ldr	r3, [r3, #32]
 80037a6:	4ab3      	ldr	r2, [pc, #716]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 80037a8:	f043 0301 	orr.w	r3, r3, #1
 80037ac:	6213      	str	r3, [r2, #32]
 80037ae:	e00b      	b.n	80037c8 <HAL_RCC_OscConfig+0x9ac>
 80037b0:	4bb0      	ldr	r3, [pc, #704]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 80037b2:	6a1b      	ldr	r3, [r3, #32]
 80037b4:	4aaf      	ldr	r2, [pc, #700]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 80037b6:	f023 0301 	bic.w	r3, r3, #1
 80037ba:	6213      	str	r3, [r2, #32]
 80037bc:	4bad      	ldr	r3, [pc, #692]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 80037be:	6a1b      	ldr	r3, [r3, #32]
 80037c0:	4aac      	ldr	r2, [pc, #688]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 80037c2:	f023 0304 	bic.w	r3, r3, #4
 80037c6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037cc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	f000 8081 	beq.w	80038dc <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037da:	f7fe f853 	bl	8001884 <HAL_GetTick>
 80037de:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037e2:	e00b      	b.n	80037fc <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037e4:	f7fe f84e 	bl	8001884 <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e345      	b.n	8003e88 <HAL_RCC_OscConfig+0x106c>
 80037fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003800:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003804:	2202      	movs	r2, #2
 8003806:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003808:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800380c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	fa93 f2a3 	rbit	r2, r3
 8003816:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800381a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800381e:	601a      	str	r2, [r3, #0]
 8003820:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003824:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003828:	2202      	movs	r2, #2
 800382a:	601a      	str	r2, [r3, #0]
 800382c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003830:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	fa93 f2a3 	rbit	r2, r3
 800383a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800383e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003842:	601a      	str	r2, [r3, #0]
  return result;
 8003844:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003848:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800384c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800384e:	fab3 f383 	clz	r3, r3
 8003852:	b2db      	uxtb	r3, r3
 8003854:	095b      	lsrs	r3, r3, #5
 8003856:	b2db      	uxtb	r3, r3
 8003858:	f043 0302 	orr.w	r3, r3, #2
 800385c:	b2db      	uxtb	r3, r3
 800385e:	2b02      	cmp	r3, #2
 8003860:	d102      	bne.n	8003868 <HAL_RCC_OscConfig+0xa4c>
 8003862:	4b84      	ldr	r3, [pc, #528]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 8003864:	6a1b      	ldr	r3, [r3, #32]
 8003866:	e013      	b.n	8003890 <HAL_RCC_OscConfig+0xa74>
 8003868:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800386c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003870:	2202      	movs	r2, #2
 8003872:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003874:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003878:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	fa93 f2a3 	rbit	r2, r3
 8003882:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003886:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800388a:	601a      	str	r2, [r3, #0]
 800388c:	4b79      	ldr	r3, [pc, #484]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 800388e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003890:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003894:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003898:	2102      	movs	r1, #2
 800389a:	6011      	str	r1, [r2, #0]
 800389c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80038a0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80038a4:	6812      	ldr	r2, [r2, #0]
 80038a6:	fa92 f1a2 	rbit	r1, r2
 80038aa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80038ae:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80038b2:	6011      	str	r1, [r2, #0]
  return result;
 80038b4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80038b8:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80038bc:	6812      	ldr	r2, [r2, #0]
 80038be:	fab2 f282 	clz	r2, r2
 80038c2:	b2d2      	uxtb	r2, r2
 80038c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038c8:	b2d2      	uxtb	r2, r2
 80038ca:	f002 021f 	and.w	r2, r2, #31
 80038ce:	2101      	movs	r1, #1
 80038d0:	fa01 f202 	lsl.w	r2, r1, r2
 80038d4:	4013      	ands	r3, r2
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d084      	beq.n	80037e4 <HAL_RCC_OscConfig+0x9c8>
 80038da:	e07f      	b.n	80039dc <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038dc:	f7fd ffd2 	bl	8001884 <HAL_GetTick>
 80038e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038e4:	e00b      	b.n	80038fe <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038e6:	f7fd ffcd 	bl	8001884 <HAL_GetTick>
 80038ea:	4602      	mov	r2, r0
 80038ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e2c4      	b.n	8003e88 <HAL_RCC_OscConfig+0x106c>
 80038fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003902:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003906:	2202      	movs	r2, #2
 8003908:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800390a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800390e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	fa93 f2a3 	rbit	r2, r3
 8003918:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800391c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003920:	601a      	str	r2, [r3, #0]
 8003922:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003926:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800392a:	2202      	movs	r2, #2
 800392c:	601a      	str	r2, [r3, #0]
 800392e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003932:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	fa93 f2a3 	rbit	r2, r3
 800393c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003940:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003944:	601a      	str	r2, [r3, #0]
  return result;
 8003946:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800394a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800394e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003950:	fab3 f383 	clz	r3, r3
 8003954:	b2db      	uxtb	r3, r3
 8003956:	095b      	lsrs	r3, r3, #5
 8003958:	b2db      	uxtb	r3, r3
 800395a:	f043 0302 	orr.w	r3, r3, #2
 800395e:	b2db      	uxtb	r3, r3
 8003960:	2b02      	cmp	r3, #2
 8003962:	d102      	bne.n	800396a <HAL_RCC_OscConfig+0xb4e>
 8003964:	4b43      	ldr	r3, [pc, #268]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 8003966:	6a1b      	ldr	r3, [r3, #32]
 8003968:	e013      	b.n	8003992 <HAL_RCC_OscConfig+0xb76>
 800396a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800396e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003972:	2202      	movs	r2, #2
 8003974:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003976:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800397a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	fa93 f2a3 	rbit	r2, r3
 8003984:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003988:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800398c:	601a      	str	r2, [r3, #0]
 800398e:	4b39      	ldr	r3, [pc, #228]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 8003990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003992:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003996:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800399a:	2102      	movs	r1, #2
 800399c:	6011      	str	r1, [r2, #0]
 800399e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80039a2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80039a6:	6812      	ldr	r2, [r2, #0]
 80039a8:	fa92 f1a2 	rbit	r1, r2
 80039ac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80039b0:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80039b4:	6011      	str	r1, [r2, #0]
  return result;
 80039b6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80039ba:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80039be:	6812      	ldr	r2, [r2, #0]
 80039c0:	fab2 f282 	clz	r2, r2
 80039c4:	b2d2      	uxtb	r2, r2
 80039c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039ca:	b2d2      	uxtb	r2, r2
 80039cc:	f002 021f 	and.w	r2, r2, #31
 80039d0:	2101      	movs	r1, #1
 80039d2:	fa01 f202 	lsl.w	r2, r1, r2
 80039d6:	4013      	ands	r3, r2
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d184      	bne.n	80038e6 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80039dc:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d105      	bne.n	80039f0 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039e4:	4b23      	ldr	r3, [pc, #140]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 80039e6:	69db      	ldr	r3, [r3, #28]
 80039e8:	4a22      	ldr	r2, [pc, #136]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 80039ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039ee:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039f4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	69db      	ldr	r3, [r3, #28]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	f000 8242 	beq.w	8003e86 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a02:	4b1c      	ldr	r3, [pc, #112]	; (8003a74 <HAL_RCC_OscConfig+0xc58>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f003 030c 	and.w	r3, r3, #12
 8003a0a:	2b08      	cmp	r3, #8
 8003a0c:	f000 8213 	beq.w	8003e36 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a14:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	69db      	ldr	r3, [r3, #28]
 8003a1c:	2b02      	cmp	r3, #2
 8003a1e:	f040 8162 	bne.w	8003ce6 <HAL_RCC_OscConfig+0xeca>
 8003a22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a26:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003a2a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003a2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a34:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	fa93 f2a3 	rbit	r2, r3
 8003a3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a42:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003a46:	601a      	str	r2, [r3, #0]
  return result;
 8003a48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a4c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003a50:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a52:	fab3 f383 	clz	r3, r3
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003a5c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	461a      	mov	r2, r3
 8003a64:	2300      	movs	r3, #0
 8003a66:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a68:	f7fd ff0c 	bl	8001884 <HAL_GetTick>
 8003a6c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a70:	e00c      	b.n	8003a8c <HAL_RCC_OscConfig+0xc70>
 8003a72:	bf00      	nop
 8003a74:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a78:	f7fd ff04 	bl	8001884 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d901      	bls.n	8003a8c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003a88:	2303      	movs	r3, #3
 8003a8a:	e1fd      	b.n	8003e88 <HAL_RCC_OscConfig+0x106c>
 8003a8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a90:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003a94:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003a98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a9e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	fa93 f2a3 	rbit	r2, r3
 8003aa8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003aac:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003ab0:	601a      	str	r2, [r3, #0]
  return result;
 8003ab2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ab6:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003aba:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003abc:	fab3 f383 	clz	r3, r3
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	095b      	lsrs	r3, r3, #5
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	f043 0301 	orr.w	r3, r3, #1
 8003aca:	b2db      	uxtb	r3, r3
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d102      	bne.n	8003ad6 <HAL_RCC_OscConfig+0xcba>
 8003ad0:	4bb0      	ldr	r3, [pc, #704]	; (8003d94 <HAL_RCC_OscConfig+0xf78>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	e027      	b.n	8003b26 <HAL_RCC_OscConfig+0xd0a>
 8003ad6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ada:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003ade:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ae2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ae8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	fa93 f2a3 	rbit	r2, r3
 8003af2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003af6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003afa:	601a      	str	r2, [r3, #0]
 8003afc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b00:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003b04:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b08:	601a      	str	r2, [r3, #0]
 8003b0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b0e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	fa93 f2a3 	rbit	r2, r3
 8003b18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b1c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003b20:	601a      	str	r2, [r3, #0]
 8003b22:	4b9c      	ldr	r3, [pc, #624]	; (8003d94 <HAL_RCC_OscConfig+0xf78>)
 8003b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b26:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b2a:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003b2e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003b32:	6011      	str	r1, [r2, #0]
 8003b34:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b38:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003b3c:	6812      	ldr	r2, [r2, #0]
 8003b3e:	fa92 f1a2 	rbit	r1, r2
 8003b42:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b46:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003b4a:	6011      	str	r1, [r2, #0]
  return result;
 8003b4c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b50:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003b54:	6812      	ldr	r2, [r2, #0]
 8003b56:	fab2 f282 	clz	r2, r2
 8003b5a:	b2d2      	uxtb	r2, r2
 8003b5c:	f042 0220 	orr.w	r2, r2, #32
 8003b60:	b2d2      	uxtb	r2, r2
 8003b62:	f002 021f 	and.w	r2, r2, #31
 8003b66:	2101      	movs	r1, #1
 8003b68:	fa01 f202 	lsl.w	r2, r1, r2
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d182      	bne.n	8003a78 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b72:	4b88      	ldr	r3, [pc, #544]	; (8003d94 <HAL_RCC_OscConfig+0xf78>)
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003b7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b7e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003b86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b8a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	6a1b      	ldr	r3, [r3, #32]
 8003b92:	430b      	orrs	r3, r1
 8003b94:	497f      	ldr	r1, [pc, #508]	; (8003d94 <HAL_RCC_OscConfig+0xf78>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	604b      	str	r3, [r1, #4]
 8003b9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b9e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003ba2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003ba6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ba8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bac:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	fa93 f2a3 	rbit	r2, r3
 8003bb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bba:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003bbe:	601a      	str	r2, [r3, #0]
  return result;
 8003bc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bc4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003bc8:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bca:	fab3 f383 	clz	r3, r3
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003bd4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	461a      	mov	r2, r3
 8003bdc:	2301      	movs	r3, #1
 8003bde:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be0:	f7fd fe50 	bl	8001884 <HAL_GetTick>
 8003be4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003be8:	e009      	b.n	8003bfe <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bea:	f7fd fe4b 	bl	8001884 <HAL_GetTick>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e144      	b.n	8003e88 <HAL_RCC_OscConfig+0x106c>
 8003bfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c02:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003c06:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c10:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	fa93 f2a3 	rbit	r2, r3
 8003c1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c1e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003c22:	601a      	str	r2, [r3, #0]
  return result;
 8003c24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c28:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003c2c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c2e:	fab3 f383 	clz	r3, r3
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	095b      	lsrs	r3, r3, #5
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	f043 0301 	orr.w	r3, r3, #1
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d102      	bne.n	8003c48 <HAL_RCC_OscConfig+0xe2c>
 8003c42:	4b54      	ldr	r3, [pc, #336]	; (8003d94 <HAL_RCC_OscConfig+0xf78>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	e027      	b.n	8003c98 <HAL_RCC_OscConfig+0xe7c>
 8003c48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c4c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003c50:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c54:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c5a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	fa93 f2a3 	rbit	r2, r3
 8003c64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c68:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003c6c:	601a      	str	r2, [r3, #0]
 8003c6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c72:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003c76:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c7a:	601a      	str	r2, [r3, #0]
 8003c7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c80:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	fa93 f2a3 	rbit	r2, r3
 8003c8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c8e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003c92:	601a      	str	r2, [r3, #0]
 8003c94:	4b3f      	ldr	r3, [pc, #252]	; (8003d94 <HAL_RCC_OscConfig+0xf78>)
 8003c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c98:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003c9c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003ca0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003ca4:	6011      	str	r1, [r2, #0]
 8003ca6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003caa:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003cae:	6812      	ldr	r2, [r2, #0]
 8003cb0:	fa92 f1a2 	rbit	r1, r2
 8003cb4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003cb8:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003cbc:	6011      	str	r1, [r2, #0]
  return result;
 8003cbe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003cc2:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003cc6:	6812      	ldr	r2, [r2, #0]
 8003cc8:	fab2 f282 	clz	r2, r2
 8003ccc:	b2d2      	uxtb	r2, r2
 8003cce:	f042 0220 	orr.w	r2, r2, #32
 8003cd2:	b2d2      	uxtb	r2, r2
 8003cd4:	f002 021f 	and.w	r2, r2, #31
 8003cd8:	2101      	movs	r1, #1
 8003cda:	fa01 f202 	lsl.w	r2, r1, r2
 8003cde:	4013      	ands	r3, r2
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d082      	beq.n	8003bea <HAL_RCC_OscConfig+0xdce>
 8003ce4:	e0cf      	b.n	8003e86 <HAL_RCC_OscConfig+0x106a>
 8003ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cea:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003cee:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003cf2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cf8:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	fa93 f2a3 	rbit	r2, r3
 8003d02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d06:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003d0a:	601a      	str	r2, [r3, #0]
  return result;
 8003d0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d10:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003d14:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d16:	fab3 f383 	clz	r3, r3
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003d20:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	461a      	mov	r2, r3
 8003d28:	2300      	movs	r3, #0
 8003d2a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d2c:	f7fd fdaa 	bl	8001884 <HAL_GetTick>
 8003d30:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d34:	e009      	b.n	8003d4a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d36:	f7fd fda5 	bl	8001884 <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d901      	bls.n	8003d4a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e09e      	b.n	8003e88 <HAL_RCC_OscConfig+0x106c>
 8003d4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d4e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003d52:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d56:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d5c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	fa93 f2a3 	rbit	r2, r3
 8003d66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d6a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003d6e:	601a      	str	r2, [r3, #0]
  return result;
 8003d70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d74:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003d78:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d7a:	fab3 f383 	clz	r3, r3
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	095b      	lsrs	r3, r3, #5
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	f043 0301 	orr.w	r3, r3, #1
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d104      	bne.n	8003d98 <HAL_RCC_OscConfig+0xf7c>
 8003d8e:	4b01      	ldr	r3, [pc, #4]	; (8003d94 <HAL_RCC_OscConfig+0xf78>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	e029      	b.n	8003de8 <HAL_RCC_OscConfig+0xfcc>
 8003d94:	40021000 	.word	0x40021000
 8003d98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d9c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003da0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003da4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003daa:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	fa93 f2a3 	rbit	r2, r3
 8003db4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003db8:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003dbc:	601a      	str	r2, [r3, #0]
 8003dbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dc2:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003dc6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003dca:	601a      	str	r2, [r3, #0]
 8003dcc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dd0:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	fa93 f2a3 	rbit	r2, r3
 8003dda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dde:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003de2:	601a      	str	r2, [r3, #0]
 8003de4:	4b2b      	ldr	r3, [pc, #172]	; (8003e94 <HAL_RCC_OscConfig+0x1078>)
 8003de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003dec:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003df0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003df4:	6011      	str	r1, [r2, #0]
 8003df6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003dfa:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003dfe:	6812      	ldr	r2, [r2, #0]
 8003e00:	fa92 f1a2 	rbit	r1, r2
 8003e04:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003e08:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003e0c:	6011      	str	r1, [r2, #0]
  return result;
 8003e0e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003e12:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003e16:	6812      	ldr	r2, [r2, #0]
 8003e18:	fab2 f282 	clz	r2, r2
 8003e1c:	b2d2      	uxtb	r2, r2
 8003e1e:	f042 0220 	orr.w	r2, r2, #32
 8003e22:	b2d2      	uxtb	r2, r2
 8003e24:	f002 021f 	and.w	r2, r2, #31
 8003e28:	2101      	movs	r1, #1
 8003e2a:	fa01 f202 	lsl.w	r2, r1, r2
 8003e2e:	4013      	ands	r3, r2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d180      	bne.n	8003d36 <HAL_RCC_OscConfig+0xf1a>
 8003e34:	e027      	b.n	8003e86 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e3a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	69db      	ldr	r3, [r3, #28]
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d101      	bne.n	8003e4a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e01e      	b.n	8003e88 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e4a:	4b12      	ldr	r3, [pc, #72]	; (8003e94 <HAL_RCC_OscConfig+0x1078>)
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003e52:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003e56:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003e5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e5e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d10b      	bne.n	8003e82 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003e6a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003e6e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003e72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e76:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d001      	beq.n	8003e86 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e000      	b.n	8003e88 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003e86:	2300      	movs	r3, #0
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	40021000 	.word	0x40021000

08003e98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b09e      	sub	sp, #120	; 0x78
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d101      	bne.n	8003eb0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e162      	b.n	8004176 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003eb0:	4b90      	ldr	r3, [pc, #576]	; (80040f4 <HAL_RCC_ClockConfig+0x25c>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0307 	and.w	r3, r3, #7
 8003eb8:	683a      	ldr	r2, [r7, #0]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d910      	bls.n	8003ee0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ebe:	4b8d      	ldr	r3, [pc, #564]	; (80040f4 <HAL_RCC_ClockConfig+0x25c>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f023 0207 	bic.w	r2, r3, #7
 8003ec6:	498b      	ldr	r1, [pc, #556]	; (80040f4 <HAL_RCC_ClockConfig+0x25c>)
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ece:	4b89      	ldr	r3, [pc, #548]	; (80040f4 <HAL_RCC_ClockConfig+0x25c>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0307 	and.w	r3, r3, #7
 8003ed6:	683a      	ldr	r2, [r7, #0]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d001      	beq.n	8003ee0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	e14a      	b.n	8004176 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0302 	and.w	r3, r3, #2
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d008      	beq.n	8003efe <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003eec:	4b82      	ldr	r3, [pc, #520]	; (80040f8 <HAL_RCC_ClockConfig+0x260>)
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	497f      	ldr	r1, [pc, #508]	; (80040f8 <HAL_RCC_ClockConfig+0x260>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 0301 	and.w	r3, r3, #1
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f000 80dc 	beq.w	80040c4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d13c      	bne.n	8003f8e <HAL_RCC_ClockConfig+0xf6>
 8003f14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f18:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f1c:	fa93 f3a3 	rbit	r3, r3
 8003f20:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003f22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f24:	fab3 f383 	clz	r3, r3
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	095b      	lsrs	r3, r3, #5
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	f043 0301 	orr.w	r3, r3, #1
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d102      	bne.n	8003f3e <HAL_RCC_ClockConfig+0xa6>
 8003f38:	4b6f      	ldr	r3, [pc, #444]	; (80040f8 <HAL_RCC_ClockConfig+0x260>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	e00f      	b.n	8003f5e <HAL_RCC_ClockConfig+0xc6>
 8003f3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f42:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f44:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f46:	fa93 f3a3 	rbit	r3, r3
 8003f4a:	667b      	str	r3, [r7, #100]	; 0x64
 8003f4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f50:	663b      	str	r3, [r7, #96]	; 0x60
 8003f52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f54:	fa93 f3a3 	rbit	r3, r3
 8003f58:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f5a:	4b67      	ldr	r3, [pc, #412]	; (80040f8 <HAL_RCC_ClockConfig+0x260>)
 8003f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003f62:	65ba      	str	r2, [r7, #88]	; 0x58
 8003f64:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003f66:	fa92 f2a2 	rbit	r2, r2
 8003f6a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003f6c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003f6e:	fab2 f282 	clz	r2, r2
 8003f72:	b2d2      	uxtb	r2, r2
 8003f74:	f042 0220 	orr.w	r2, r2, #32
 8003f78:	b2d2      	uxtb	r2, r2
 8003f7a:	f002 021f 	and.w	r2, r2, #31
 8003f7e:	2101      	movs	r1, #1
 8003f80:	fa01 f202 	lsl.w	r2, r1, r2
 8003f84:	4013      	ands	r3, r2
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d17b      	bne.n	8004082 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e0f3      	b.n	8004176 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d13c      	bne.n	8004010 <HAL_RCC_ClockConfig+0x178>
 8003f96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f9a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f9e:	fa93 f3a3 	rbit	r3, r3
 8003fa2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003fa4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fa6:	fab3 f383 	clz	r3, r3
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	095b      	lsrs	r3, r3, #5
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	f043 0301 	orr.w	r3, r3, #1
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d102      	bne.n	8003fc0 <HAL_RCC_ClockConfig+0x128>
 8003fba:	4b4f      	ldr	r3, [pc, #316]	; (80040f8 <HAL_RCC_ClockConfig+0x260>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	e00f      	b.n	8003fe0 <HAL_RCC_ClockConfig+0x148>
 8003fc0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003fc4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fc8:	fa93 f3a3 	rbit	r3, r3
 8003fcc:	647b      	str	r3, [r7, #68]	; 0x44
 8003fce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003fd2:	643b      	str	r3, [r7, #64]	; 0x40
 8003fd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fd6:	fa93 f3a3 	rbit	r3, r3
 8003fda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fdc:	4b46      	ldr	r3, [pc, #280]	; (80040f8 <HAL_RCC_ClockConfig+0x260>)
 8003fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003fe4:	63ba      	str	r2, [r7, #56]	; 0x38
 8003fe6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003fe8:	fa92 f2a2 	rbit	r2, r2
 8003fec:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003fee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ff0:	fab2 f282 	clz	r2, r2
 8003ff4:	b2d2      	uxtb	r2, r2
 8003ff6:	f042 0220 	orr.w	r2, r2, #32
 8003ffa:	b2d2      	uxtb	r2, r2
 8003ffc:	f002 021f 	and.w	r2, r2, #31
 8004000:	2101      	movs	r1, #1
 8004002:	fa01 f202 	lsl.w	r2, r1, r2
 8004006:	4013      	ands	r3, r2
 8004008:	2b00      	cmp	r3, #0
 800400a:	d13a      	bne.n	8004082 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e0b2      	b.n	8004176 <HAL_RCC_ClockConfig+0x2de>
 8004010:	2302      	movs	r3, #2
 8004012:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004016:	fa93 f3a3 	rbit	r3, r3
 800401a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800401c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800401e:	fab3 f383 	clz	r3, r3
 8004022:	b2db      	uxtb	r3, r3
 8004024:	095b      	lsrs	r3, r3, #5
 8004026:	b2db      	uxtb	r3, r3
 8004028:	f043 0301 	orr.w	r3, r3, #1
 800402c:	b2db      	uxtb	r3, r3
 800402e:	2b01      	cmp	r3, #1
 8004030:	d102      	bne.n	8004038 <HAL_RCC_ClockConfig+0x1a0>
 8004032:	4b31      	ldr	r3, [pc, #196]	; (80040f8 <HAL_RCC_ClockConfig+0x260>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	e00d      	b.n	8004054 <HAL_RCC_ClockConfig+0x1bc>
 8004038:	2302      	movs	r3, #2
 800403a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800403c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800403e:	fa93 f3a3 	rbit	r3, r3
 8004042:	627b      	str	r3, [r7, #36]	; 0x24
 8004044:	2302      	movs	r3, #2
 8004046:	623b      	str	r3, [r7, #32]
 8004048:	6a3b      	ldr	r3, [r7, #32]
 800404a:	fa93 f3a3 	rbit	r3, r3
 800404e:	61fb      	str	r3, [r7, #28]
 8004050:	4b29      	ldr	r3, [pc, #164]	; (80040f8 <HAL_RCC_ClockConfig+0x260>)
 8004052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004054:	2202      	movs	r2, #2
 8004056:	61ba      	str	r2, [r7, #24]
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	fa92 f2a2 	rbit	r2, r2
 800405e:	617a      	str	r2, [r7, #20]
  return result;
 8004060:	697a      	ldr	r2, [r7, #20]
 8004062:	fab2 f282 	clz	r2, r2
 8004066:	b2d2      	uxtb	r2, r2
 8004068:	f042 0220 	orr.w	r2, r2, #32
 800406c:	b2d2      	uxtb	r2, r2
 800406e:	f002 021f 	and.w	r2, r2, #31
 8004072:	2101      	movs	r1, #1
 8004074:	fa01 f202 	lsl.w	r2, r1, r2
 8004078:	4013      	ands	r3, r2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d101      	bne.n	8004082 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e079      	b.n	8004176 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004082:	4b1d      	ldr	r3, [pc, #116]	; (80040f8 <HAL_RCC_ClockConfig+0x260>)
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f023 0203 	bic.w	r2, r3, #3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	491a      	ldr	r1, [pc, #104]	; (80040f8 <HAL_RCC_ClockConfig+0x260>)
 8004090:	4313      	orrs	r3, r2
 8004092:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004094:	f7fd fbf6 	bl	8001884 <HAL_GetTick>
 8004098:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800409a:	e00a      	b.n	80040b2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800409c:	f7fd fbf2 	bl	8001884 <HAL_GetTick>
 80040a0:	4602      	mov	r2, r0
 80040a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d901      	bls.n	80040b2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e061      	b.n	8004176 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040b2:	4b11      	ldr	r3, [pc, #68]	; (80040f8 <HAL_RCC_ClockConfig+0x260>)
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f003 020c 	and.w	r2, r3, #12
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d1eb      	bne.n	800409c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040c4:	4b0b      	ldr	r3, [pc, #44]	; (80040f4 <HAL_RCC_ClockConfig+0x25c>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0307 	and.w	r3, r3, #7
 80040cc:	683a      	ldr	r2, [r7, #0]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d214      	bcs.n	80040fc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040d2:	4b08      	ldr	r3, [pc, #32]	; (80040f4 <HAL_RCC_ClockConfig+0x25c>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f023 0207 	bic.w	r2, r3, #7
 80040da:	4906      	ldr	r1, [pc, #24]	; (80040f4 <HAL_RCC_ClockConfig+0x25c>)
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	4313      	orrs	r3, r2
 80040e0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040e2:	4b04      	ldr	r3, [pc, #16]	; (80040f4 <HAL_RCC_ClockConfig+0x25c>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0307 	and.w	r3, r3, #7
 80040ea:	683a      	ldr	r2, [r7, #0]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d005      	beq.n	80040fc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e040      	b.n	8004176 <HAL_RCC_ClockConfig+0x2de>
 80040f4:	40022000 	.word	0x40022000
 80040f8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0304 	and.w	r3, r3, #4
 8004104:	2b00      	cmp	r3, #0
 8004106:	d008      	beq.n	800411a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004108:	4b1d      	ldr	r3, [pc, #116]	; (8004180 <HAL_RCC_ClockConfig+0x2e8>)
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	68db      	ldr	r3, [r3, #12]
 8004114:	491a      	ldr	r1, [pc, #104]	; (8004180 <HAL_RCC_ClockConfig+0x2e8>)
 8004116:	4313      	orrs	r3, r2
 8004118:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0308 	and.w	r3, r3, #8
 8004122:	2b00      	cmp	r3, #0
 8004124:	d009      	beq.n	800413a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004126:	4b16      	ldr	r3, [pc, #88]	; (8004180 <HAL_RCC_ClockConfig+0x2e8>)
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	691b      	ldr	r3, [r3, #16]
 8004132:	00db      	lsls	r3, r3, #3
 8004134:	4912      	ldr	r1, [pc, #72]	; (8004180 <HAL_RCC_ClockConfig+0x2e8>)
 8004136:	4313      	orrs	r3, r2
 8004138:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800413a:	f000 f829 	bl	8004190 <HAL_RCC_GetSysClockFreq>
 800413e:	4601      	mov	r1, r0
 8004140:	4b0f      	ldr	r3, [pc, #60]	; (8004180 <HAL_RCC_ClockConfig+0x2e8>)
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004148:	22f0      	movs	r2, #240	; 0xf0
 800414a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800414c:	693a      	ldr	r2, [r7, #16]
 800414e:	fa92 f2a2 	rbit	r2, r2
 8004152:	60fa      	str	r2, [r7, #12]
  return result;
 8004154:	68fa      	ldr	r2, [r7, #12]
 8004156:	fab2 f282 	clz	r2, r2
 800415a:	b2d2      	uxtb	r2, r2
 800415c:	40d3      	lsrs	r3, r2
 800415e:	4a09      	ldr	r2, [pc, #36]	; (8004184 <HAL_RCC_ClockConfig+0x2ec>)
 8004160:	5cd3      	ldrb	r3, [r2, r3]
 8004162:	fa21 f303 	lsr.w	r3, r1, r3
 8004166:	4a08      	ldr	r2, [pc, #32]	; (8004188 <HAL_RCC_ClockConfig+0x2f0>)
 8004168:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800416a:	4b08      	ldr	r3, [pc, #32]	; (800418c <HAL_RCC_ClockConfig+0x2f4>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4618      	mov	r0, r3
 8004170:	f7fd fb44 	bl	80017fc <HAL_InitTick>
  
  return HAL_OK;
 8004174:	2300      	movs	r3, #0
}
 8004176:	4618      	mov	r0, r3
 8004178:	3778      	adds	r7, #120	; 0x78
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	40021000 	.word	0x40021000
 8004184:	08009404 	.word	0x08009404
 8004188:	20000040 	.word	0x20000040
 800418c:	20000044 	.word	0x20000044

08004190 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004190:	b480      	push	{r7}
 8004192:	b08b      	sub	sp, #44	; 0x2c
 8004194:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004196:	2300      	movs	r3, #0
 8004198:	61fb      	str	r3, [r7, #28]
 800419a:	2300      	movs	r3, #0
 800419c:	61bb      	str	r3, [r7, #24]
 800419e:	2300      	movs	r3, #0
 80041a0:	627b      	str	r3, [r7, #36]	; 0x24
 80041a2:	2300      	movs	r3, #0
 80041a4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80041a6:	2300      	movs	r3, #0
 80041a8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80041aa:	4b29      	ldr	r3, [pc, #164]	; (8004250 <HAL_RCC_GetSysClockFreq+0xc0>)
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	f003 030c 	and.w	r3, r3, #12
 80041b6:	2b04      	cmp	r3, #4
 80041b8:	d002      	beq.n	80041c0 <HAL_RCC_GetSysClockFreq+0x30>
 80041ba:	2b08      	cmp	r3, #8
 80041bc:	d003      	beq.n	80041c6 <HAL_RCC_GetSysClockFreq+0x36>
 80041be:	e03c      	b.n	800423a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041c0:	4b24      	ldr	r3, [pc, #144]	; (8004254 <HAL_RCC_GetSysClockFreq+0xc4>)
 80041c2:	623b      	str	r3, [r7, #32]
      break;
 80041c4:	e03c      	b.n	8004240 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80041c6:	69fb      	ldr	r3, [r7, #28]
 80041c8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80041cc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80041d0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d2:	68ba      	ldr	r2, [r7, #8]
 80041d4:	fa92 f2a2 	rbit	r2, r2
 80041d8:	607a      	str	r2, [r7, #4]
  return result;
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	fab2 f282 	clz	r2, r2
 80041e0:	b2d2      	uxtb	r2, r2
 80041e2:	40d3      	lsrs	r3, r2
 80041e4:	4a1c      	ldr	r2, [pc, #112]	; (8004258 <HAL_RCC_GetSysClockFreq+0xc8>)
 80041e6:	5cd3      	ldrb	r3, [r2, r3]
 80041e8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80041ea:	4b19      	ldr	r3, [pc, #100]	; (8004250 <HAL_RCC_GetSysClockFreq+0xc0>)
 80041ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ee:	f003 030f 	and.w	r3, r3, #15
 80041f2:	220f      	movs	r2, #15
 80041f4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f6:	693a      	ldr	r2, [r7, #16]
 80041f8:	fa92 f2a2 	rbit	r2, r2
 80041fc:	60fa      	str	r2, [r7, #12]
  return result;
 80041fe:	68fa      	ldr	r2, [r7, #12]
 8004200:	fab2 f282 	clz	r2, r2
 8004204:	b2d2      	uxtb	r2, r2
 8004206:	40d3      	lsrs	r3, r2
 8004208:	4a14      	ldr	r2, [pc, #80]	; (800425c <HAL_RCC_GetSysClockFreq+0xcc>)
 800420a:	5cd3      	ldrb	r3, [r2, r3]
 800420c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d008      	beq.n	800422a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004218:	4a0e      	ldr	r2, [pc, #56]	; (8004254 <HAL_RCC_GetSysClockFreq+0xc4>)
 800421a:	69bb      	ldr	r3, [r7, #24]
 800421c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	fb02 f303 	mul.w	r3, r2, r3
 8004226:	627b      	str	r3, [r7, #36]	; 0x24
 8004228:	e004      	b.n	8004234 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	4a0c      	ldr	r2, [pc, #48]	; (8004260 <HAL_RCC_GetSysClockFreq+0xd0>)
 800422e:	fb02 f303 	mul.w	r3, r2, r3
 8004232:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004236:	623b      	str	r3, [r7, #32]
      break;
 8004238:	e002      	b.n	8004240 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800423a:	4b06      	ldr	r3, [pc, #24]	; (8004254 <HAL_RCC_GetSysClockFreq+0xc4>)
 800423c:	623b      	str	r3, [r7, #32]
      break;
 800423e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004240:	6a3b      	ldr	r3, [r7, #32]
}
 8004242:	4618      	mov	r0, r3
 8004244:	372c      	adds	r7, #44	; 0x2c
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop
 8004250:	40021000 	.word	0x40021000
 8004254:	007a1200 	.word	0x007a1200
 8004258:	08009414 	.word	0x08009414
 800425c:	08009424 	.word	0x08009424
 8004260:	003d0900 	.word	0x003d0900

08004264 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b092      	sub	sp, #72	; 0x48
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800426c:	2300      	movs	r3, #0
 800426e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004270:	2300      	movs	r3, #0
 8004272:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004274:	2300      	movs	r3, #0
 8004276:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004282:	2b00      	cmp	r3, #0
 8004284:	f000 80d4 	beq.w	8004430 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004288:	4b4e      	ldr	r3, [pc, #312]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800428a:	69db      	ldr	r3, [r3, #28]
 800428c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d10e      	bne.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004294:	4b4b      	ldr	r3, [pc, #300]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004296:	69db      	ldr	r3, [r3, #28]
 8004298:	4a4a      	ldr	r2, [pc, #296]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800429a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800429e:	61d3      	str	r3, [r2, #28]
 80042a0:	4b48      	ldr	r3, [pc, #288]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042a2:	69db      	ldr	r3, [r3, #28]
 80042a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042a8:	60bb      	str	r3, [r7, #8]
 80042aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042ac:	2301      	movs	r3, #1
 80042ae:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042b2:	4b45      	ldr	r3, [pc, #276]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d118      	bne.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042be:	4b42      	ldr	r3, [pc, #264]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a41      	ldr	r2, [pc, #260]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80042c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042c8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042ca:	f7fd fadb 	bl	8001884 <HAL_GetTick>
 80042ce:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042d0:	e008      	b.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042d2:	f7fd fad7 	bl	8001884 <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	2b64      	cmp	r3, #100	; 0x64
 80042de:	d901      	bls.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e169      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042e4:	4b38      	ldr	r3, [pc, #224]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d0f0      	beq.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80042f0:	4b34      	ldr	r3, [pc, #208]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042f2:	6a1b      	ldr	r3, [r3, #32]
 80042f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80042fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	f000 8084 	beq.w	800440a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800430a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800430c:	429a      	cmp	r2, r3
 800430e:	d07c      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004310:	4b2c      	ldr	r3, [pc, #176]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004312:	6a1b      	ldr	r3, [r3, #32]
 8004314:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004318:	63fb      	str	r3, [r7, #60]	; 0x3c
 800431a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800431e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004322:	fa93 f3a3 	rbit	r3, r3
 8004326:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800432a:	fab3 f383 	clz	r3, r3
 800432e:	b2db      	uxtb	r3, r3
 8004330:	461a      	mov	r2, r3
 8004332:	4b26      	ldr	r3, [pc, #152]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004334:	4413      	add	r3, r2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	461a      	mov	r2, r3
 800433a:	2301      	movs	r3, #1
 800433c:	6013      	str	r3, [r2, #0]
 800433e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004342:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004346:	fa93 f3a3 	rbit	r3, r3
 800434a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800434c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800434e:	fab3 f383 	clz	r3, r3
 8004352:	b2db      	uxtb	r3, r3
 8004354:	461a      	mov	r2, r3
 8004356:	4b1d      	ldr	r3, [pc, #116]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004358:	4413      	add	r3, r2
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	461a      	mov	r2, r3
 800435e:	2300      	movs	r3, #0
 8004360:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004362:	4a18      	ldr	r2, [pc, #96]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004364:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004366:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004368:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	2b00      	cmp	r3, #0
 8004370:	d04b      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004372:	f7fd fa87 	bl	8001884 <HAL_GetTick>
 8004376:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004378:	e00a      	b.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800437a:	f7fd fa83 	bl	8001884 <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	f241 3288 	movw	r2, #5000	; 0x1388
 8004388:	4293      	cmp	r3, r2
 800438a:	d901      	bls.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e113      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8004390:	2302      	movs	r3, #2
 8004392:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004396:	fa93 f3a3 	rbit	r3, r3
 800439a:	627b      	str	r3, [r7, #36]	; 0x24
 800439c:	2302      	movs	r3, #2
 800439e:	623b      	str	r3, [r7, #32]
 80043a0:	6a3b      	ldr	r3, [r7, #32]
 80043a2:	fa93 f3a3 	rbit	r3, r3
 80043a6:	61fb      	str	r3, [r7, #28]
  return result;
 80043a8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043aa:	fab3 f383 	clz	r3, r3
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	095b      	lsrs	r3, r3, #5
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	f043 0302 	orr.w	r3, r3, #2
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d108      	bne.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80043be:	4b01      	ldr	r3, [pc, #4]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	e00d      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80043c4:	40021000 	.word	0x40021000
 80043c8:	40007000 	.word	0x40007000
 80043cc:	10908100 	.word	0x10908100
 80043d0:	2302      	movs	r3, #2
 80043d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	fa93 f3a3 	rbit	r3, r3
 80043da:	617b      	str	r3, [r7, #20]
 80043dc:	4b78      	ldr	r3, [pc, #480]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e0:	2202      	movs	r2, #2
 80043e2:	613a      	str	r2, [r7, #16]
 80043e4:	693a      	ldr	r2, [r7, #16]
 80043e6:	fa92 f2a2 	rbit	r2, r2
 80043ea:	60fa      	str	r2, [r7, #12]
  return result;
 80043ec:	68fa      	ldr	r2, [r7, #12]
 80043ee:	fab2 f282 	clz	r2, r2
 80043f2:	b2d2      	uxtb	r2, r2
 80043f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043f8:	b2d2      	uxtb	r2, r2
 80043fa:	f002 021f 	and.w	r2, r2, #31
 80043fe:	2101      	movs	r1, #1
 8004400:	fa01 f202 	lsl.w	r2, r1, r2
 8004404:	4013      	ands	r3, r2
 8004406:	2b00      	cmp	r3, #0
 8004408:	d0b7      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800440a:	4b6d      	ldr	r3, [pc, #436]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800440c:	6a1b      	ldr	r3, [r3, #32]
 800440e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	496a      	ldr	r1, [pc, #424]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004418:	4313      	orrs	r3, r2
 800441a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800441c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004420:	2b01      	cmp	r3, #1
 8004422:	d105      	bne.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004424:	4b66      	ldr	r3, [pc, #408]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004426:	69db      	ldr	r3, [r3, #28]
 8004428:	4a65      	ldr	r2, [pc, #404]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800442a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800442e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0301 	and.w	r3, r3, #1
 8004438:	2b00      	cmp	r3, #0
 800443a:	d008      	beq.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800443c:	4b60      	ldr	r3, [pc, #384]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800443e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004440:	f023 0203 	bic.w	r2, r3, #3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	495d      	ldr	r1, [pc, #372]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800444a:	4313      	orrs	r3, r2
 800444c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0302 	and.w	r3, r3, #2
 8004456:	2b00      	cmp	r3, #0
 8004458:	d008      	beq.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800445a:	4b59      	ldr	r3, [pc, #356]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800445c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800445e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	4956      	ldr	r1, [pc, #344]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004468:	4313      	orrs	r3, r2
 800446a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 0304 	and.w	r3, r3, #4
 8004474:	2b00      	cmp	r3, #0
 8004476:	d008      	beq.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004478:	4b51      	ldr	r3, [pc, #324]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800447a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800447c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	691b      	ldr	r3, [r3, #16]
 8004484:	494e      	ldr	r1, [pc, #312]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004486:	4313      	orrs	r3, r2
 8004488:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 0320 	and.w	r3, r3, #32
 8004492:	2b00      	cmp	r3, #0
 8004494:	d008      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004496:	4b4a      	ldr	r3, [pc, #296]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800449a:	f023 0210 	bic.w	r2, r3, #16
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	69db      	ldr	r3, [r3, #28]
 80044a2:	4947      	ldr	r1, [pc, #284]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044a4:	4313      	orrs	r3, r2
 80044a6:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d008      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80044b4:	4b42      	ldr	r3, [pc, #264]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c0:	493f      	ldr	r1, [pc, #252]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d008      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80044d2:	4b3b      	ldr	r3, [pc, #236]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d6:	f023 0220 	bic.w	r2, r3, #32
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a1b      	ldr	r3, [r3, #32]
 80044de:	4938      	ldr	r1, [pc, #224]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0308 	and.w	r3, r3, #8
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d008      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80044f0:	4b33      	ldr	r3, [pc, #204]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	695b      	ldr	r3, [r3, #20]
 80044fc:	4930      	ldr	r1, [pc, #192]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044fe:	4313      	orrs	r3, r2
 8004500:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0310 	and.w	r3, r3, #16
 800450a:	2b00      	cmp	r3, #0
 800450c:	d008      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800450e:	4b2c      	ldr	r3, [pc, #176]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004512:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	4929      	ldr	r1, [pc, #164]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800451c:	4313      	orrs	r3, r2
 800451e:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004528:	2b00      	cmp	r3, #0
 800452a:	d008      	beq.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800452c:	4b24      	ldr	r3, [pc, #144]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004538:	4921      	ldr	r1, [pc, #132]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800453a:	4313      	orrs	r3, r2
 800453c:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004546:	2b00      	cmp	r3, #0
 8004548:	d008      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800454a:	4b1d      	ldr	r3, [pc, #116]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800454c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800454e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004556:	491a      	ldr	r1, [pc, #104]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004558:	4313      	orrs	r3, r2
 800455a:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004564:	2b00      	cmp	r3, #0
 8004566:	d008      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004568:	4b15      	ldr	r3, [pc, #84]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800456a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800456c:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004574:	4912      	ldr	r1, [pc, #72]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004576:	4313      	orrs	r3, r2
 8004578:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d008      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004586:	4b0e      	ldr	r3, [pc, #56]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800458a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004592:	490b      	ldr	r1, [pc, #44]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004594:	4313      	orrs	r3, r2
 8004596:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d008      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80045a4:	4b06      	ldr	r3, [pc, #24]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80045a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045b0:	4903      	ldr	r1, [pc, #12]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80045b6:	2300      	movs	r3, #0
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3748      	adds	r7, #72	; 0x48
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	40021000 	.word	0x40021000

080045c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b084      	sub	sp, #16
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e09d      	b.n	8004712 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d108      	bne.n	80045f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045e6:	d009      	beq.n	80045fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	61da      	str	r2, [r3, #28]
 80045ee:	e005      	b.n	80045fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004608:	b2db      	uxtb	r3, r3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d106      	bne.n	800461c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f7fc ff0c 	bl	8001434 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2202      	movs	r2, #2
 8004620:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004632:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800463c:	d902      	bls.n	8004644 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800463e:	2300      	movs	r3, #0
 8004640:	60fb      	str	r3, [r7, #12]
 8004642:	e002      	b.n	800464a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004644:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004648:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	68db      	ldr	r3, [r3, #12]
 800464e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004652:	d007      	beq.n	8004664 <HAL_SPI_Init+0xa0>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800465c:	d002      	beq.n	8004664 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004674:	431a      	orrs	r2, r3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	f003 0302 	and.w	r3, r3, #2
 800467e:	431a      	orrs	r2, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	695b      	ldr	r3, [r3, #20]
 8004684:	f003 0301 	and.w	r3, r3, #1
 8004688:	431a      	orrs	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004692:	431a      	orrs	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	69db      	ldr	r3, [r3, #28]
 8004698:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800469c:	431a      	orrs	r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a1b      	ldr	r3, [r3, #32]
 80046a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046a6:	ea42 0103 	orr.w	r1, r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ae:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	430a      	orrs	r2, r1
 80046b8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	699b      	ldr	r3, [r3, #24]
 80046be:	0c1b      	lsrs	r3, r3, #16
 80046c0:	f003 0204 	and.w	r2, r3, #4
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c8:	f003 0310 	and.w	r3, r3, #16
 80046cc:	431a      	orrs	r2, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046d2:	f003 0308 	and.w	r3, r3, #8
 80046d6:	431a      	orrs	r2, r3
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80046e0:	ea42 0103 	orr.w	r1, r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	430a      	orrs	r2, r1
 80046f0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	69da      	ldr	r2, [r3, #28]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004700:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	3710      	adds	r7, #16
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}

0800471a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800471a:	b580      	push	{r7, lr}
 800471c:	b082      	sub	sp, #8
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d101      	bne.n	800472c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e01a      	b.n	8004762 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2202      	movs	r2, #2
 8004730:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004742:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f7fc feb7 	bl	80014b8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 8004760:	2300      	movs	r3, #0
}
 8004762:	4618      	mov	r0, r3
 8004764:	3708      	adds	r7, #8
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}

0800476a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800476a:	b580      	push	{r7, lr}
 800476c:	b08a      	sub	sp, #40	; 0x28
 800476e:	af00      	add	r7, sp, #0
 8004770:	60f8      	str	r0, [r7, #12]
 8004772:	60b9      	str	r1, [r7, #8]
 8004774:	607a      	str	r2, [r7, #4]
 8004776:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004778:	2301      	movs	r3, #1
 800477a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800477c:	2300      	movs	r3, #0
 800477e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004788:	2b01      	cmp	r3, #1
 800478a:	d101      	bne.n	8004790 <HAL_SPI_TransmitReceive+0x26>
 800478c:	2302      	movs	r3, #2
 800478e:	e20a      	b.n	8004ba6 <HAL_SPI_TransmitReceive+0x43c>
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004798:	f7fd f874 	bl	8001884 <HAL_GetTick>
 800479c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80047a4:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80047ac:	887b      	ldrh	r3, [r7, #2]
 80047ae:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80047b0:	887b      	ldrh	r3, [r7, #2]
 80047b2:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80047b4:	7efb      	ldrb	r3, [r7, #27]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d00e      	beq.n	80047d8 <HAL_SPI_TransmitReceive+0x6e>
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047c0:	d106      	bne.n	80047d0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d102      	bne.n	80047d0 <HAL_SPI_TransmitReceive+0x66>
 80047ca:	7efb      	ldrb	r3, [r7, #27]
 80047cc:	2b04      	cmp	r3, #4
 80047ce:	d003      	beq.n	80047d8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80047d0:	2302      	movs	r3, #2
 80047d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80047d6:	e1e0      	b.n	8004b9a <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d005      	beq.n	80047ea <HAL_SPI_TransmitReceive+0x80>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d002      	beq.n	80047ea <HAL_SPI_TransmitReceive+0x80>
 80047e4:	887b      	ldrh	r3, [r7, #2]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d103      	bne.n	80047f2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80047f0:	e1d3      	b.n	8004b9a <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	2b04      	cmp	r3, #4
 80047fc:	d003      	beq.n	8004806 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2205      	movs	r2, #5
 8004802:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	887a      	ldrh	r2, [r7, #2]
 8004816:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	887a      	ldrh	r2, [r7, #2]
 800481e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	68ba      	ldr	r2, [r7, #8]
 8004826:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	887a      	ldrh	r2, [r7, #2]
 800482c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	887a      	ldrh	r2, [r7, #2]
 8004832:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2200      	movs	r2, #0
 8004838:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2200      	movs	r2, #0
 800483e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004848:	d802      	bhi.n	8004850 <HAL_SPI_TransmitReceive+0xe6>
 800484a:	8a3b      	ldrh	r3, [r7, #16]
 800484c:	2b01      	cmp	r3, #1
 800484e:	d908      	bls.n	8004862 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	685a      	ldr	r2, [r3, #4]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800485e:	605a      	str	r2, [r3, #4]
 8004860:	e007      	b.n	8004872 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	685a      	ldr	r2, [r3, #4]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004870:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800487c:	2b40      	cmp	r3, #64	; 0x40
 800487e:	d007      	beq.n	8004890 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800488e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004898:	f240 8081 	bls.w	800499e <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d002      	beq.n	80048aa <HAL_SPI_TransmitReceive+0x140>
 80048a4:	8a7b      	ldrh	r3, [r7, #18]
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d16d      	bne.n	8004986 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ae:	881a      	ldrh	r2, [r3, #0]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ba:	1c9a      	adds	r2, r3, #2
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048c4:	b29b      	uxth	r3, r3
 80048c6:	3b01      	subs	r3, #1
 80048c8:	b29a      	uxth	r2, r3
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048ce:	e05a      	b.n	8004986 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	f003 0302 	and.w	r3, r3, #2
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d11b      	bne.n	8004916 <HAL_SPI_TransmitReceive+0x1ac>
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d016      	beq.n	8004916 <HAL_SPI_TransmitReceive+0x1ac>
 80048e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d113      	bne.n	8004916 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f2:	881a      	ldrh	r2, [r3, #0]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048fe:	1c9a      	adds	r2, r3, #2
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004908:	b29b      	uxth	r3, r3
 800490a:	3b01      	subs	r3, #1
 800490c:	b29a      	uxth	r2, r3
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004912:	2300      	movs	r3, #0
 8004914:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	f003 0301 	and.w	r3, r3, #1
 8004920:	2b01      	cmp	r3, #1
 8004922:	d11c      	bne.n	800495e <HAL_SPI_TransmitReceive+0x1f4>
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800492a:	b29b      	uxth	r3, r3
 800492c:	2b00      	cmp	r3, #0
 800492e:	d016      	beq.n	800495e <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	68da      	ldr	r2, [r3, #12]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800493a:	b292      	uxth	r2, r2
 800493c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004942:	1c9a      	adds	r2, r3, #2
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800494e:	b29b      	uxth	r3, r3
 8004950:	3b01      	subs	r3, #1
 8004952:	b29a      	uxth	r2, r3
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800495a:	2301      	movs	r3, #1
 800495c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800495e:	f7fc ff91 	bl	8001884 <HAL_GetTick>
 8004962:	4602      	mov	r2, r0
 8004964:	69fb      	ldr	r3, [r7, #28]
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800496a:	429a      	cmp	r2, r3
 800496c:	d80b      	bhi.n	8004986 <HAL_SPI_TransmitReceive+0x21c>
 800496e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004974:	d007      	beq.n	8004986 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8004976:	2303      	movs	r3, #3
 8004978:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8004984:	e109      	b.n	8004b9a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800498a:	b29b      	uxth	r3, r3
 800498c:	2b00      	cmp	r3, #0
 800498e:	d19f      	bne.n	80048d0 <HAL_SPI_TransmitReceive+0x166>
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004996:	b29b      	uxth	r3, r3
 8004998:	2b00      	cmp	r3, #0
 800499a:	d199      	bne.n	80048d0 <HAL_SPI_TransmitReceive+0x166>
 800499c:	e0e3      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d003      	beq.n	80049ae <HAL_SPI_TransmitReceive+0x244>
 80049a6:	8a7b      	ldrh	r3, [r7, #18]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	f040 80cf 	bne.w	8004b4c <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d912      	bls.n	80049de <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049bc:	881a      	ldrh	r2, [r3, #0]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c8:	1c9a      	adds	r2, r3, #2
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	3b02      	subs	r3, #2
 80049d6:	b29a      	uxth	r2, r3
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	87da      	strh	r2, [r3, #62]	; 0x3e
 80049dc:	e0b6      	b.n	8004b4c <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	330c      	adds	r3, #12
 80049e8:	7812      	ldrb	r2, [r2, #0]
 80049ea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f0:	1c5a      	adds	r2, r3, #1
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049fa:	b29b      	uxth	r3, r3
 80049fc:	3b01      	subs	r3, #1
 80049fe:	b29a      	uxth	r2, r3
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a04:	e0a2      	b.n	8004b4c <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f003 0302 	and.w	r3, r3, #2
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d134      	bne.n	8004a7e <HAL_SPI_TransmitReceive+0x314>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d02f      	beq.n	8004a7e <HAL_SPI_TransmitReceive+0x314>
 8004a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d12c      	bne.n	8004a7e <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d912      	bls.n	8004a54 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a32:	881a      	ldrh	r2, [r3, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a3e:	1c9a      	adds	r2, r3, #2
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	3b02      	subs	r3, #2
 8004a4c:	b29a      	uxth	r2, r3
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004a52:	e012      	b.n	8004a7a <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	330c      	adds	r3, #12
 8004a5e:	7812      	ldrb	r2, [r2, #0]
 8004a60:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a66:	1c5a      	adds	r2, r3, #1
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	3b01      	subs	r3, #1
 8004a74:	b29a      	uxth	r2, r3
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	f003 0301 	and.w	r3, r3, #1
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d148      	bne.n	8004b1e <HAL_SPI_TransmitReceive+0x3b4>
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d042      	beq.n	8004b1e <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d923      	bls.n	8004aec <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	68da      	ldr	r2, [r3, #12]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aae:	b292      	uxth	r2, r2
 8004ab0:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab6:	1c9a      	adds	r2, r3, #2
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	3b02      	subs	r3, #2
 8004ac6:	b29a      	uxth	r2, r3
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d81f      	bhi.n	8004b1a <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	685a      	ldr	r2, [r3, #4]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004ae8:	605a      	str	r2, [r3, #4]
 8004aea:	e016      	b.n	8004b1a <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f103 020c 	add.w	r2, r3, #12
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af8:	7812      	ldrb	r2, [r2, #0]
 8004afa:	b2d2      	uxtb	r2, r2
 8004afc:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b02:	1c5a      	adds	r2, r3, #1
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	3b01      	subs	r3, #1
 8004b12:	b29a      	uxth	r2, r3
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004b1e:	f7fc feb1 	bl	8001884 <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d803      	bhi.n	8004b36 <HAL_SPI_TransmitReceive+0x3cc>
 8004b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b34:	d102      	bne.n	8004b3c <HAL_SPI_TransmitReceive+0x3d2>
 8004b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d107      	bne.n	8004b4c <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8004b4a:	e026      	b.n	8004b9a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	f47f af57 	bne.w	8004a06 <HAL_SPI_TransmitReceive+0x29c>
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	f47f af50 	bne.w	8004a06 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b66:	69fa      	ldr	r2, [r7, #28]
 8004b68:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b6a:	68f8      	ldr	r0, [r7, #12]
 8004b6c:	f000 f94c 	bl	8004e08 <SPI_EndRxTxTransaction>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d005      	beq.n	8004b82 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2220      	movs	r2, #32
 8004b80:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d003      	beq.n	8004b92 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b90:	e003      	b.n	8004b9a <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004ba2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3728      	adds	r7, #40	; 0x28
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}

08004bae <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b083      	sub	sp, #12
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004bbc:	b2db      	uxtb	r3, r3
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	370c      	adds	r7, #12
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
	...

08004bcc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b088      	sub	sp, #32
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	603b      	str	r3, [r7, #0]
 8004bd8:	4613      	mov	r3, r2
 8004bda:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004bdc:	f7fc fe52 	bl	8001884 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004be4:	1a9b      	subs	r3, r3, r2
 8004be6:	683a      	ldr	r2, [r7, #0]
 8004be8:	4413      	add	r3, r2
 8004bea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004bec:	f7fc fe4a 	bl	8001884 <HAL_GetTick>
 8004bf0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004bf2:	4b39      	ldr	r3, [pc, #228]	; (8004cd8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	015b      	lsls	r3, r3, #5
 8004bf8:	0d1b      	lsrs	r3, r3, #20
 8004bfa:	69fa      	ldr	r2, [r7, #28]
 8004bfc:	fb02 f303 	mul.w	r3, r2, r3
 8004c00:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c02:	e054      	b.n	8004cae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c0a:	d050      	beq.n	8004cae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c0c:	f7fc fe3a 	bl	8001884 <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	69fa      	ldr	r2, [r7, #28]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d902      	bls.n	8004c22 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d13d      	bne.n	8004c9e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	685a      	ldr	r2, [r3, #4]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004c30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c3a:	d111      	bne.n	8004c60 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c44:	d004      	beq.n	8004c50 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c4e:	d107      	bne.n	8004c60 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c68:	d10f      	bne.n	8004c8a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c78:	601a      	str	r2, [r3, #0]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e017      	b.n	8004cce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d101      	bne.n	8004ca8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	3b01      	subs	r3, #1
 8004cac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	689a      	ldr	r2, [r3, #8]
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	68ba      	ldr	r2, [r7, #8]
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	bf0c      	ite	eq
 8004cbe:	2301      	moveq	r3, #1
 8004cc0:	2300      	movne	r3, #0
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	79fb      	ldrb	r3, [r7, #7]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d19b      	bne.n	8004c04 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3720      	adds	r7, #32
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	20000040 	.word	0x20000040

08004cdc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b08a      	sub	sp, #40	; 0x28
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
 8004ce8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004cea:	2300      	movs	r3, #0
 8004cec:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004cee:	f7fc fdc9 	bl	8001884 <HAL_GetTick>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf6:	1a9b      	subs	r3, r3, r2
 8004cf8:	683a      	ldr	r2, [r7, #0]
 8004cfa:	4413      	add	r3, r2
 8004cfc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004cfe:	f7fc fdc1 	bl	8001884 <HAL_GetTick>
 8004d02:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	330c      	adds	r3, #12
 8004d0a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004d0c:	4b3d      	ldr	r3, [pc, #244]	; (8004e04 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	4613      	mov	r3, r2
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	4413      	add	r3, r2
 8004d16:	00da      	lsls	r2, r3, #3
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	0d1b      	lsrs	r3, r3, #20
 8004d1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d1e:	fb02 f303 	mul.w	r3, r2, r3
 8004d22:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004d24:	e060      	b.n	8004de8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004d2c:	d107      	bne.n	8004d3e <SPI_WaitFifoStateUntilTimeout+0x62>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d104      	bne.n	8004d3e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	781b      	ldrb	r3, [r3, #0]
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004d3c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d44:	d050      	beq.n	8004de8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d46:	f7fc fd9d 	bl	8001884 <HAL_GetTick>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	6a3b      	ldr	r3, [r7, #32]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d902      	bls.n	8004d5c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d13d      	bne.n	8004dd8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	685a      	ldr	r2, [r3, #4]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004d6a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d74:	d111      	bne.n	8004d9a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d7e:	d004      	beq.n	8004d8a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d88:	d107      	bne.n	8004d9a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d98:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004da2:	d10f      	bne.n	8004dc4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004db2:	601a      	str	r2, [r3, #0]
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004dc2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004dd4:	2303      	movs	r3, #3
 8004dd6:	e010      	b.n	8004dfa <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d101      	bne.n	8004de2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004dde:	2300      	movs	r3, #0
 8004de0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8004de2:	69bb      	ldr	r3, [r7, #24]
 8004de4:	3b01      	subs	r3, #1
 8004de6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	689a      	ldr	r2, [r3, #8]
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	4013      	ands	r3, r2
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d196      	bne.n	8004d26 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3728      	adds	r7, #40	; 0x28
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	20000040 	.word	0x20000040

08004e08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b086      	sub	sp, #24
 8004e0c:	af02      	add	r7, sp, #8
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	9300      	str	r3, [sp, #0]
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004e20:	68f8      	ldr	r0, [r7, #12]
 8004e22:	f7ff ff5b 	bl	8004cdc <SPI_WaitFifoStateUntilTimeout>
 8004e26:	4603      	mov	r3, r0
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d007      	beq.n	8004e3c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e30:	f043 0220 	orr.w	r2, r3, #32
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	e027      	b.n	8004e8c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	9300      	str	r3, [sp, #0]
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	2200      	movs	r2, #0
 8004e44:	2180      	movs	r1, #128	; 0x80
 8004e46:	68f8      	ldr	r0, [r7, #12]
 8004e48:	f7ff fec0 	bl	8004bcc <SPI_WaitFlagStateUntilTimeout>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d007      	beq.n	8004e62 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e56:	f043 0220 	orr.w	r2, r3, #32
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e014      	b.n	8004e8c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	9300      	str	r3, [sp, #0]
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004e6e:	68f8      	ldr	r0, [r7, #12]
 8004e70:	f7ff ff34 	bl	8004cdc <SPI_WaitFifoStateUntilTimeout>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d007      	beq.n	8004e8a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e7e:	f043 0220 	orr.w	r2, r3, #32
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004e86:	2303      	movs	r3, #3
 8004e88:	e000      	b.n	8004e8c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004e8a:	2300      	movs	r3, #0
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3710      	adds	r7, #16
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b085      	sub	sp, #20
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004e9c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004ea0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004ea8:	b29a      	uxth	r2, r3
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	43db      	mvns	r3, r3
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	b29a      	uxth	r2, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3714      	adds	r7, #20
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr

08004eca <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004eca:	b084      	sub	sp, #16
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	f107 0014 	add.w	r0, r7, #20
 8004ed8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004efc:	2300      	movs	r3, #0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	370c      	adds	r7, #12
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	b004      	add	sp, #16
 8004f0a:	4770      	bx	lr

08004f0c <BSP_ACCELERO_Init>:
/**
  * @brief  Set accelerometer Initialization.
  * @retval ACCELERO_OK if no problem during initialization
  */
uint8_t BSP_ACCELERO_Init(void)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b086      	sub	sp, #24
 8004f10:	af00      	add	r7, sp, #0
  uint8_t ret = ACCELERO_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	75fb      	strb	r3, [r7, #23]
  uint16_t ctrl = 0x0000;
 8004f16:	2300      	movs	r3, #0
 8004f18:	82bb      	strh	r3, [r7, #20]
  ACCELERO_InitTypeDef         Accelero_InitStructure;
  ACCELERO_FilterConfigTypeDef Accelero_FilterStructure = {0,0,0,0};
 8004f1a:	1d3b      	adds	r3, r7, #4
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	601a      	str	r2, [r3, #0]
 8004f20:	809a      	strh	r2, [r3, #4]

  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
 8004f22:	4b58      	ldr	r3, [pc, #352]	; (8005084 <BSP_ACCELERO_Init+0x178>)
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	4798      	blx	r3
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b33      	cmp	r3, #51	; 0x33
 8004f2c:	d14f      	bne.n	8004fce <BSP_ACCELERO_Init+0xc2>
  {
    /* Initialize the accelerometer driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 8004f2e:	4b56      	ldr	r3, [pc, #344]	; (8005088 <BSP_ACCELERO_Init+0x17c>)
 8004f30:	4a54      	ldr	r2, [pc, #336]	; (8005084 <BSP_ACCELERO_Init+0x178>)
 8004f32:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the accelerometer structure */
    Accelero_InitStructure.Power_Mode         = LSM303DLHC_NORMAL_MODE;
 8004f34:	2300      	movs	r3, #0
 8004f36:	733b      	strb	r3, [r7, #12]
    Accelero_InitStructure.AccOutput_DataRate = LSM303DLHC_ODR_50_HZ;
 8004f38:	2340      	movs	r3, #64	; 0x40
 8004f3a:	737b      	strb	r3, [r7, #13]
    Accelero_InitStructure.Axes_Enable        = LSM303DLHC_AXES_ENABLE;
 8004f3c:	2307      	movs	r3, #7
 8004f3e:	73bb      	strb	r3, [r7, #14]
    Accelero_InitStructure.AccFull_Scale      = LSM303DLHC_FULLSCALE_2G;
 8004f40:	2300      	movs	r3, #0
 8004f42:	74bb      	strb	r3, [r7, #18]
    Accelero_InitStructure.BlockData_Update   = LSM303DLHC_BlockUpdate_Continous;
 8004f44:	2300      	movs	r3, #0
 8004f46:	743b      	strb	r3, [r7, #16]
    Accelero_InitStructure.Endianness         = LSM303DLHC_BLE_LSB;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	747b      	strb	r3, [r7, #17]
    Accelero_InitStructure.High_Resolution    = LSM303DLHC_HR_ENABLE;
 8004f4c:	2308      	movs	r3, #8
 8004f4e:	73fb      	strb	r3, [r7, #15]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 8004f50:	7b3a      	ldrb	r2, [r7, #12]
 8004f52:	7b7b      	ldrb	r3, [r7, #13]
 8004f54:	4313      	orrs	r3, r2
 8004f56:	b2da      	uxtb	r2, r3
             Accelero_InitStructure.Axes_Enable);
 8004f58:	7bbb      	ldrb	r3, [r7, #14]
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	b29a      	uxth	r2, r3
 8004f60:	8abb      	ldrh	r3, [r7, #20]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	82bb      	strh	r3, [r7, #20]

    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 8004f66:	7c3a      	ldrb	r2, [r7, #16]
 8004f68:	7c7b      	ldrb	r3, [r7, #17]
              Accelero_InitStructure.AccFull_Scale    | Accelero_InitStructure.High_Resolution) << 8);
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	b2da      	uxtb	r2, r3
 8004f6e:	7cbb      	ldrb	r3, [r7, #18]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	b2da      	uxtb	r2, r3
 8004f74:	7bfb      	ldrb	r3, [r7, #15]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	021b      	lsls	r3, r3, #8
    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 8004f7c:	b21a      	sxth	r2, r3
 8004f7e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	b21b      	sxth	r3, r3
 8004f86:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8004f88:	4b3f      	ldr	r3, [pc, #252]	; (8005088 <BSP_ACCELERO_Init+0x17c>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	8aba      	ldrh	r2, [r7, #20]
 8004f90:	4610      	mov	r0, r2
 8004f92:	4798      	blx	r3

    /* Fill the accelerometer LPF structure */
    Accelero_FilterStructure.HighPassFilter_Mode_Selection   = LSM303DLHC_HPM_NORMAL_MODE;
 8004f94:	2380      	movs	r3, #128	; 0x80
 8004f96:	713b      	strb	r3, [r7, #4]
    Accelero_FilterStructure.HighPassFilter_CutOff_Frequency = LSM303DLHC_HPFCF_16;
 8004f98:	2310      	movs	r3, #16
 8004f9a:	717b      	strb	r3, [r7, #5]
    Accelero_FilterStructure.HighPassFilter_AOI1             = LSM303DLHC_HPF_AOI1_DISABLE;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	71bb      	strb	r3, [r7, #6]
    Accelero_FilterStructure.HighPassFilter_AOI2             = LSM303DLHC_HPF_AOI2_DISABLE;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	71fb      	strb	r3, [r7, #7]

    /* Configure MEMS: mode, cutoff frquency, Filter status, Click, AOI1 and AOI2 */
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8004fa4:	793a      	ldrb	r2, [r7, #4]
                      Accelero_FilterStructure.HighPassFilter_CutOff_Frequency |\
 8004fa6:	797b      	ldrb	r3, [r7, #5]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI1             |\
 8004fac:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI2);
 8004fb2:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 8004fba:	4b33      	ldr	r3, [pc, #204]	; (8005088 <BSP_ACCELERO_Init+0x17c>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fc0:	8aba      	ldrh	r2, [r7, #20]
 8004fc2:	b2d2      	uxtb	r2, r2
 8004fc4:	4610      	mov	r0, r2
 8004fc6:	4798      	blx	r3

    ret = ACCELERO_OK;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	75fb      	strb	r3, [r7, #23]
 8004fcc:	e054      	b.n	8005078 <BSP_ACCELERO_Init+0x16c>
  }
  else if(Lsm303agrDrv.ReadID() == I_AM_LSM303AGR)
 8004fce:	4b2f      	ldr	r3, [pc, #188]	; (800508c <BSP_ACCELERO_Init+0x180>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	4798      	blx	r3
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b33      	cmp	r3, #51	; 0x33
 8004fd8:	d14e      	bne.n	8005078 <BSP_ACCELERO_Init+0x16c>
  {
    /* Initialize the accelerometer driver structure */
    AccelerometerDrv = &Lsm303agrDrv;
 8004fda:	4b2b      	ldr	r3, [pc, #172]	; (8005088 <BSP_ACCELERO_Init+0x17c>)
 8004fdc:	4a2b      	ldr	r2, [pc, #172]	; (800508c <BSP_ACCELERO_Init+0x180>)
 8004fde:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the accelerometer structure */
    Accelero_InitStructure.Power_Mode         = LSM303AGR_NORMAL_MODE;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	733b      	strb	r3, [r7, #12]
    Accelero_InitStructure.AccOutput_DataRate = LSM303AGR_ODR_50_HZ;
 8004fe4:	2340      	movs	r3, #64	; 0x40
 8004fe6:	737b      	strb	r3, [r7, #13]
    Accelero_InitStructure.Axes_Enable        = LSM303AGR_AXES_ENABLE;
 8004fe8:	2307      	movs	r3, #7
 8004fea:	73bb      	strb	r3, [r7, #14]
    Accelero_InitStructure.AccFull_Scale      = LSM303AGR_FULLSCALE_2G;
 8004fec:	2300      	movs	r3, #0
 8004fee:	74bb      	strb	r3, [r7, #18]
    Accelero_InitStructure.BlockData_Update   = LSM303AGR_BlockUpdate_Continous;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	743b      	strb	r3, [r7, #16]
    Accelero_InitStructure.Endianness         = LSM303AGR_BLE_LSB;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	747b      	strb	r3, [r7, #17]
    Accelero_InitStructure.High_Resolution    = LSM303AGR_HR_ENABLE;
 8004ff8:	2308      	movs	r3, #8
 8004ffa:	73fb      	strb	r3, [r7, #15]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 8004ffc:	7b3a      	ldrb	r2, [r7, #12]
 8004ffe:	7b7b      	ldrb	r3, [r7, #13]
 8005000:	4313      	orrs	r3, r2
 8005002:	b2da      	uxtb	r2, r3
             Accelero_InitStructure.Axes_Enable);
 8005004:	7bbb      	ldrb	r3, [r7, #14]
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 8005006:	4313      	orrs	r3, r2
 8005008:	b2db      	uxtb	r3, r3
 800500a:	b29a      	uxth	r2, r3
 800500c:	8abb      	ldrh	r3, [r7, #20]
 800500e:	4313      	orrs	r3, r2
 8005010:	82bb      	strh	r3, [r7, #20]

    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 8005012:	7c3a      	ldrb	r2, [r7, #16]
 8005014:	7c7b      	ldrb	r3, [r7, #17]
              Accelero_InitStructure.AccFull_Scale    | Accelero_InitStructure.High_Resolution) << 8);
 8005016:	4313      	orrs	r3, r2
 8005018:	b2da      	uxtb	r2, r3
 800501a:	7cbb      	ldrb	r3, [r7, #18]
 800501c:	4313      	orrs	r3, r2
 800501e:	b2da      	uxtb	r2, r3
 8005020:	7bfb      	ldrb	r3, [r7, #15]
 8005022:	4313      	orrs	r3, r2
 8005024:	b2db      	uxtb	r3, r3
 8005026:	021b      	lsls	r3, r3, #8
    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 8005028:	b21a      	sxth	r2, r3
 800502a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800502e:	4313      	orrs	r3, r2
 8005030:	b21b      	sxth	r3, r3
 8005032:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8005034:	4b14      	ldr	r3, [pc, #80]	; (8005088 <BSP_ACCELERO_Init+0x17c>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	8aba      	ldrh	r2, [r7, #20]
 800503c:	4610      	mov	r0, r2
 800503e:	4798      	blx	r3

    /* Fill the accelerometer LPF structure */
    Accelero_FilterStructure.HighPassFilter_Mode_Selection   = LSM303AGR_HPM_NORMAL_MODE;
 8005040:	2380      	movs	r3, #128	; 0x80
 8005042:	713b      	strb	r3, [r7, #4]
    Accelero_FilterStructure.HighPassFilter_CutOff_Frequency = LSM303AGR_HPFCF_16;
 8005044:	2310      	movs	r3, #16
 8005046:	717b      	strb	r3, [r7, #5]
    Accelero_FilterStructure.HighPassFilter_AOI1             = LSM303AGR_HPF_AOI1_DISABLE;
 8005048:	2300      	movs	r3, #0
 800504a:	71bb      	strb	r3, [r7, #6]
    Accelero_FilterStructure.HighPassFilter_AOI2             = LSM303AGR_HPF_AOI2_DISABLE;
 800504c:	2300      	movs	r3, #0
 800504e:	71fb      	strb	r3, [r7, #7]

    /* Configure MEMS: mode, cutoff frquency, Filter status, Click, AOI1 and AOI2 */
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8005050:	793a      	ldrb	r2, [r7, #4]
                      Accelero_FilterStructure.HighPassFilter_CutOff_Frequency |\
 8005052:	797b      	ldrb	r3, [r7, #5]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8005054:	4313      	orrs	r3, r2
 8005056:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI1             |\
 8005058:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 800505a:	4313      	orrs	r3, r2
 800505c:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI2);
 800505e:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8005060:	4313      	orrs	r3, r2
 8005062:	b2db      	uxtb	r3, r3
 8005064:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 8005066:	4b08      	ldr	r3, [pc, #32]	; (8005088 <BSP_ACCELERO_Init+0x17c>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800506c:	8aba      	ldrh	r2, [r7, #20]
 800506e:	b2d2      	uxtb	r2, r2
 8005070:	4610      	mov	r0, r2
 8005072:	4798      	blx	r3

    ret = ACCELERO_OK;
 8005074:	2300      	movs	r3, #0
 8005076:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8005078:	7dfb      	ldrb	r3, [r7, #23]
}
 800507a:	4618      	mov	r0, r3
 800507c:	3718      	adds	r7, #24
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	200000e8 	.word	0x200000e8
 8005088:	200006b8 	.word	0x200006b8
 800508c:	200000b4 	.word	0x200000b4

08005090 <BSP_ACCELERO_GetXYZ>:
  * @param pDataXYZ Pointer on 3 angular accelerations
  *                 pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
* @retval None
*/
void BSP_ACCELERO_GetXYZ(int16_t *pDataXYZ)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv->GetXYZ!= NULL)
 8005098:	4b06      	ldr	r3, [pc, #24]	; (80050b4 <BSP_ACCELERO_GetXYZ+0x24>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d004      	beq.n	80050ac <BSP_ACCELERO_GetXYZ+0x1c>
  {
    AccelerometerDrv->GetXYZ(pDataXYZ);
 80050a2:	4b04      	ldr	r3, [pc, #16]	; (80050b4 <BSP_ACCELERO_GetXYZ+0x24>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	4798      	blx	r3
  }
}
 80050ac:	bf00      	nop
 80050ae:	3708      	adds	r7, #8
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}
 80050b4:	200006b8 	.word	0x200006b8

080050b8 <BSP_GYRO_Init>:
/**
  * @brief  Set gyroscope Initialization.
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80050c2:	2300      	movs	r3, #0
 80050c4:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef         Gyro_InitStructure;
  GYRO_FilterConfigTypeDef Gyro_FilterStructure = {0,0};
 80050c6:	2300      	movs	r3, #0
 80050c8:	703b      	strb	r3, [r7, #0]
 80050ca:	2300      	movs	r3, #0
 80050cc:	707b      	strb	r3, [r7, #1]

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 80050ce:	4b52      	ldr	r3, [pc, #328]	; (8005218 <BSP_GYRO_Init+0x160>)
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	4798      	blx	r3
 80050d4:	4603      	mov	r3, r0
 80050d6:	2bd4      	cmp	r3, #212	; 0xd4
 80050d8:	d005      	beq.n	80050e6 <BSP_GYRO_Init+0x2e>
 80050da:	4b4f      	ldr	r3, [pc, #316]	; (8005218 <BSP_GYRO_Init+0x160>)
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	4798      	blx	r3
 80050e0:	4603      	mov	r3, r0
 80050e2:	2bd5      	cmp	r3, #213	; 0xd5
 80050e4:	d146      	bne.n	8005174 <BSP_GYRO_Init+0xbc>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 80050e6:	4b4d      	ldr	r3, [pc, #308]	; (800521c <BSP_GYRO_Init+0x164>)
 80050e8:	4a4b      	ldr	r2, [pc, #300]	; (8005218 <BSP_GYRO_Init+0x160>)
 80050ea:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the gyroscope structure */
    Gyro_InitStructure.Power_Mode       = L3GD20_MODE_ACTIVE;
 80050ec:	2308      	movs	r3, #8
 80050ee:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = L3GD20_OUTPUT_DATARATE_1;
 80050f0:	2300      	movs	r3, #0
 80050f2:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = L3GD20_AXES_ENABLE;
 80050f4:	2307      	movs	r3, #7
 80050f6:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = L3GD20_BANDWIDTH_4;
 80050f8:	2330      	movs	r3, #48	; 0x30
 80050fa:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 80050fc:	2300      	movs	r3, #0
 80050fe:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = L3GD20_BLE_LSB;
 8005100:	2300      	movs	r3, #0
 8005102:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = L3GD20_FULLSCALE_500;
 8005104:	2310      	movs	r3, #16
 8005106:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8005108:	793a      	ldrb	r2, [r7, #4]
 800510a:	797b      	ldrb	r3, [r7, #5]
 800510c:	4313      	orrs	r3, r2
 800510e:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8005110:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8005112:	4313      	orrs	r3, r2
 8005114:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8005116:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8005118:	4313      	orrs	r3, r2
 800511a:	b2db      	uxtb	r3, r3
 800511c:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 800511e:	7a3a      	ldrb	r2, [r7, #8]
 8005120:	7a7b      	ldrb	r3, [r7, #9]
 8005122:	4313      	orrs	r3, r2
 8005124:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 8005126:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8005128:	4313      	orrs	r3, r2
 800512a:	b2db      	uxtb	r3, r3
 800512c:	b29b      	uxth	r3, r3
 800512e:	021b      	lsls	r3, r3, #8
 8005130:	b29a      	uxth	r2, r3
 8005132:	89bb      	ldrh	r3, [r7, #12]
 8005134:	4313      	orrs	r3, r2
 8005136:	81bb      	strh	r3, [r7, #12]

    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 8005138:	4b38      	ldr	r3, [pc, #224]	; (800521c <BSP_GYRO_Init+0x164>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	89ba      	ldrh	r2, [r7, #12]
 8005140:	4610      	mov	r0, r2
 8005142:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = L3GD20_HPM_NORMAL_MODE_RES;
 8005144:	2300      	movs	r3, #0
 8005146:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
 8005148:	2300      	movs	r3, #0
 800514a:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 800514c:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 800514e:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8005150:	4313      	orrs	r3, r2
 8005152:	b2db      	uxtb	r3, r3
 8005154:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl) ;
 8005156:	4b31      	ldr	r3, [pc, #196]	; (800521c <BSP_GYRO_Init+0x164>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800515c:	89ba      	ldrh	r2, [r7, #12]
 800515e:	b2d2      	uxtb	r2, r2
 8005160:	4610      	mov	r0, r2
 8005162:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 8005164:	4b2d      	ldr	r3, [pc, #180]	; (800521c <BSP_GYRO_Init+0x164>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800516a:	2010      	movs	r0, #16
 800516c:	4798      	blx	r3

    ret = GYRO_OK;
 800516e:	2300      	movs	r3, #0
 8005170:	73fb      	strb	r3, [r7, #15]
 8005172:	e04b      	b.n	800520c <BSP_GYRO_Init+0x154>
  }
  else if (I3g4250Drv.ReadID() == I_AM_I3G4250D)
 8005174:	4b2a      	ldr	r3, [pc, #168]	; (8005220 <BSP_GYRO_Init+0x168>)
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	4798      	blx	r3
 800517a:	4603      	mov	r3, r0
 800517c:	2bd3      	cmp	r3, #211	; 0xd3
 800517e:	d145      	bne.n	800520c <BSP_GYRO_Init+0x154>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &I3g4250Drv;
 8005180:	4b26      	ldr	r3, [pc, #152]	; (800521c <BSP_GYRO_Init+0x164>)
 8005182:	4a27      	ldr	r2, [pc, #156]	; (8005220 <BSP_GYRO_Init+0x168>)
 8005184:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    Gyro_InitStructure.Power_Mode       = I3G4250D_MODE_ACTIVE;
 8005186:	2308      	movs	r3, #8
 8005188:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = I3G4250D_OUTPUT_DATARATE_1;
 800518a:	2300      	movs	r3, #0
 800518c:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = I3G4250D_AXES_ENABLE;
 800518e:	2307      	movs	r3, #7
 8005190:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = I3G4250D_BANDWIDTH_4;
 8005192:	2330      	movs	r3, #48	; 0x30
 8005194:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = I3G4250D_BlockDataUpdate_Continous;
 8005196:	2300      	movs	r3, #0
 8005198:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = I3G4250D_BLE_LSB;
 800519a:	2300      	movs	r3, #0
 800519c:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = I3G4250D_FULLSCALE_500;
 800519e:	2310      	movs	r3, #16
 80051a0:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 80051a2:	793a      	ldrb	r2, [r7, #4]
 80051a4:	797b      	ldrb	r3, [r7, #5]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 80051aa:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 80051ac:	4313      	orrs	r3, r2
 80051ae:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 80051b0:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 80051b2:	4313      	orrs	r3, r2
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 80051b8:	7a3a      	ldrb	r2, [r7, #8]
 80051ba:	7a7b      	ldrb	r3, [r7, #9]
 80051bc:	4313      	orrs	r3, r2
 80051be:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 80051c0:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 80051c2:	4313      	orrs	r3, r2
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	b29b      	uxth	r3, r3
 80051c8:	021b      	lsls	r3, r3, #8
 80051ca:	b29a      	uxth	r2, r3
 80051cc:	89bb      	ldrh	r3, [r7, #12]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	81bb      	strh	r3, [r7, #12]

    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 80051d2:	4b12      	ldr	r3, [pc, #72]	; (800521c <BSP_GYRO_Init+0x164>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	89ba      	ldrh	r2, [r7, #12]
 80051da:	4610      	mov	r0, r2
 80051dc:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = I3G4250D_HPM_NORMAL_MODE_RES;
 80051de:	2300      	movs	r3, #0
 80051e0:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = I3G4250D_HPFCF_0;
 80051e2:	2300      	movs	r3, #0
 80051e4:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 80051e6:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 80051e8:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 80051ea:	4313      	orrs	r3, r2
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl);
 80051f0:	4b0a      	ldr	r3, [pc, #40]	; (800521c <BSP_GYRO_Init+0x164>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051f6:	89ba      	ldrh	r2, [r7, #12]
 80051f8:	b2d2      	uxtb	r2, r2
 80051fa:	4610      	mov	r0, r2
 80051fc:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(I3G4250D_HIGHPASSFILTER_ENABLE);
 80051fe:	4b07      	ldr	r3, [pc, #28]	; (800521c <BSP_GYRO_Init+0x164>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005204:	2010      	movs	r0, #16
 8005206:	4798      	blx	r3

    ret = GYRO_OK;
 8005208:	2300      	movs	r3, #0
 800520a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800520c:	7bfb      	ldrb	r3, [r7, #15]
}
 800520e:	4618      	mov	r0, r3
 8005210:	3710      	adds	r7, #16
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	20000080 	.word	0x20000080
 800521c:	200006bc 	.word	0x200006bc
 8005220:	2000004c 	.word	0x2000004c

08005224 <BSP_GYRO_GetXYZ>:
  * @brief  Get XYZ angular acceleration
  * @param pfData pointer on floating array
  * @retval None
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b082      	sub	sp, #8
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv->GetXYZ!= NULL)
 800522c:	4b06      	ldr	r3, [pc, #24]	; (8005248 <BSP_GYRO_GetXYZ+0x24>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005232:	2b00      	cmp	r3, #0
 8005234:	d004      	beq.n	8005240 <BSP_GYRO_GetXYZ+0x1c>
  {
	GyroscopeDrv->GetXYZ(pfData);
 8005236:	4b04      	ldr	r3, [pc, #16]	; (8005248 <BSP_GYRO_GetXYZ+0x24>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800523c:	6878      	ldr	r0, [r7, #4]
 800523e:	4798      	blx	r3
  }
}
 8005240:	bf00      	nop
 8005242:	3708      	adds	r7, #8
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	200006bc 	.word	0x200006bc

0800524c <I3G4250D_Init>:
  * @param  I3G4250D_InitStruct: pointer to a I3G4250D_InitTypeDef structure
  *         that contains the configuration setting for the I3G4250D.
  * @retval None
  */
void I3G4250D_Init(uint16_t InitStruct)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b084      	sub	sp, #16
 8005250:	af00      	add	r7, sp, #0
 8005252:	4603      	mov	r3, r0
 8005254:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8005256:	2300      	movs	r3, #0
 8005258:	73fb      	strb	r3, [r7, #15]

  /* Configure the low level interface */
  GYRO_IO_Init();
 800525a:	f001 f8df 	bl	800641c <GYRO_IO_Init>

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 800525e:	88fb      	ldrh	r3, [r7, #6]
 8005260:	b2db      	uxtb	r3, r3
 8005262:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG1_ADDR, 1);
 8005264:	f107 030f 	add.w	r3, r7, #15
 8005268:	2201      	movs	r2, #1
 800526a:	2120      	movs	r1, #32
 800526c:	4618      	mov	r0, r3
 800526e:	f001 f91b 	bl	80064a8 <GYRO_IO_Write>

  /* Write value to MEMS CTRL_REG4 register */
  ctrl = (uint8_t)(InitStruct >> 8);
 8005272:	88fb      	ldrh	r3, [r7, #6]
 8005274:	0a1b      	lsrs	r3, r3, #8
 8005276:	b29b      	uxth	r3, r3
 8005278:	b2db      	uxtb	r3, r3
 800527a:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG4_ADDR, 1);
 800527c:	f107 030f 	add.w	r3, r7, #15
 8005280:	2201      	movs	r2, #1
 8005282:	2123      	movs	r1, #35	; 0x23
 8005284:	4618      	mov	r0, r3
 8005286:	f001 f90f 	bl	80064a8 <GYRO_IO_Write>
}
 800528a:	bf00      	nop
 800528c:	3710      	adds	r7, #16
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <I3G4250D_DeInit>:
  * @brief I3G4250D De-initialization
  * @param  None
  * @retval None
  */
void I3G4250D_DeInit(void)
{
 8005292:	b480      	push	{r7}
 8005294:	af00      	add	r7, sp, #0
}
 8005296:	bf00      	nop
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr

080052a0 <I3G4250D_ReadID>:
  * @brief  Read ID address of I3G4250D
  * @param  None
  * @retval ID name
  */
uint8_t I3G4250D_ReadID(void)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b082      	sub	sp, #8
 80052a4:	af00      	add	r7, sp, #0
  uint8_t tmp;

  /* Configure the low level interface */
  GYRO_IO_Init();
 80052a6:	f001 f8b9 	bl	800641c <GYRO_IO_Init>

  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, I3G4250D_WHO_AM_I_ADDR, 1);
 80052aa:	1dfb      	adds	r3, r7, #7
 80052ac:	2201      	movs	r2, #1
 80052ae:	210f      	movs	r1, #15
 80052b0:	4618      	mov	r0, r3
 80052b2:	f001 f92b 	bl	800650c <GYRO_IO_Read>

  /* Return the ID */
  return (uint8_t)tmp;
 80052b6:	79fb      	ldrb	r3, [r7, #7]
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3708      	adds	r7, #8
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <I3G4250D_RebootCmd>:
  * @brief  Reboot memory content of I3G4250D
  * @param  None
  * @retval None
  */
void I3G4250D_RebootCmd(void)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b082      	sub	sp, #8
 80052c4:	af00      	add	r7, sp, #0
  uint8_t tmpreg;

  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 80052c6:	1dfb      	adds	r3, r7, #7
 80052c8:	2201      	movs	r2, #1
 80052ca:	2124      	movs	r1, #36	; 0x24
 80052cc:	4618      	mov	r0, r3
 80052ce:	f001 f91d 	bl	800650c <GYRO_IO_Read>

  /* Enable or Disable the reboot memory */
  tmpreg |= I3G4250D_BOOT_REBOOTMEMORY;
 80052d2:	79fb      	ldrb	r3, [r7, #7]
 80052d4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	71fb      	strb	r3, [r7, #7]

  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 80052dc:	1dfb      	adds	r3, r7, #7
 80052de:	2201      	movs	r2, #1
 80052e0:	2124      	movs	r1, #36	; 0x24
 80052e2:	4618      	mov	r0, r3
 80052e4:	f001 f8e0 	bl	80064a8 <GYRO_IO_Write>
}
 80052e8:	bf00      	nop
 80052ea:	3708      	adds	r7, #8
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <I3G4250D_LowPower>:
  * @param  I3G4250D_InitStruct: pointer to a I3G4250D_InitTypeDef structure
  *         that contains the configuration setting for the I3G4250D.
  * @retval None
  */
void I3G4250D_LowPower(uint16_t InitStruct)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	4603      	mov	r3, r0
 80052f8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80052fa:	2300      	movs	r3, #0
 80052fc:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 80052fe:	88fb      	ldrh	r3, [r7, #6]
 8005300:	b2db      	uxtb	r3, r3
 8005302:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG1_ADDR, 1);
 8005304:	f107 030f 	add.w	r3, r7, #15
 8005308:	2201      	movs	r2, #1
 800530a:	2120      	movs	r1, #32
 800530c:	4618      	mov	r0, r3
 800530e:	f001 f8cb 	bl	80064a8 <GYRO_IO_Write>
}
 8005312:	bf00      	nop
 8005314:	3710      	adds	r7, #16
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}

0800531a <I3G4250D_INT1InterruptConfig>:
  * @brief  Set I3G4250D Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the I3G4250D Interrupt.
  * @retval None
  */
void I3G4250D_INT1InterruptConfig(uint16_t Int1Config)
{
 800531a:	b580      	push	{r7, lr}
 800531c:	b084      	sub	sp, #16
 800531e:	af00      	add	r7, sp, #0
 8005320:	4603      	mov	r3, r0
 8005322:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8005324:	2300      	movs	r3, #0
 8005326:	73fb      	strb	r3, [r7, #15]
 8005328:	2300      	movs	r3, #0
 800532a:	73bb      	strb	r3, [r7, #14]

  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, I3G4250D_INT1_CFG_ADDR, 1);
 800532c:	f107 030f 	add.w	r3, r7, #15
 8005330:	2201      	movs	r2, #1
 8005332:	2130      	movs	r1, #48	; 0x30
 8005334:	4618      	mov	r0, r3
 8005336:	f001 f8e9 	bl	800650c <GYRO_IO_Read>

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, I3G4250D_CTRL_REG3_ADDR, 1);
 800533a:	f107 030e 	add.w	r3, r7, #14
 800533e:	2201      	movs	r2, #1
 8005340:	2122      	movs	r1, #34	; 0x22
 8005342:	4618      	mov	r0, r3
 8005344:	f001 f8e2 	bl	800650c <GYRO_IO_Read>

  ctrl_cfr &= 0x80;
 8005348:	7bfb      	ldrb	r3, [r7, #15]
 800534a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800534e:	b2db      	uxtb	r3, r3
 8005350:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8005352:	88fb      	ldrh	r3, [r7, #6]
 8005354:	b2db      	uxtb	r3, r3
 8005356:	121b      	asrs	r3, r3, #8
 8005358:	b25a      	sxtb	r2, r3
 800535a:	7bfb      	ldrb	r3, [r7, #15]
 800535c:	b25b      	sxtb	r3, r3
 800535e:	4313      	orrs	r3, r2
 8005360:	b25b      	sxtb	r3, r3
 8005362:	b2db      	uxtb	r3, r3
 8005364:	73fb      	strb	r3, [r7, #15]

  ctrl3 &= 0xDF;
 8005366:	7bbb      	ldrb	r3, [r7, #14]
 8005368:	f023 0320 	bic.w	r3, r3, #32
 800536c:	b2db      	uxtb	r3, r3
 800536e:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);
 8005370:	88fb      	ldrh	r3, [r7, #6]
 8005372:	b2da      	uxtb	r2, r3
 8005374:	7bbb      	ldrb	r3, [r7, #14]
 8005376:	4313      	orrs	r3, r2
 8005378:	b2db      	uxtb	r3, r3
 800537a:	73bb      	strb	r3, [r7, #14]

  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, I3G4250D_INT1_CFG_ADDR, 1);
 800537c:	f107 030f 	add.w	r3, r7, #15
 8005380:	2201      	movs	r2, #1
 8005382:	2130      	movs	r1, #48	; 0x30
 8005384:	4618      	mov	r0, r3
 8005386:	f001 f88f 	bl	80064a8 <GYRO_IO_Write>

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, I3G4250D_CTRL_REG3_ADDR, 1);
 800538a:	f107 030e 	add.w	r3, r7, #14
 800538e:	2201      	movs	r2, #1
 8005390:	2122      	movs	r1, #34	; 0x22
 8005392:	4618      	mov	r0, r3
 8005394:	f001 f888 	bl	80064a8 <GYRO_IO_Write>
}
 8005398:	bf00      	nop
 800539a:	3710      	adds	r7, #16
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}

080053a0 <I3G4250D_EnableIT>:
  *        @arg I3G4250D_INT1
  *        @arg I3G4250D_INT2
  * @retval None
  */
void I3G4250D_EnableIT(uint8_t IntSel)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	4603      	mov	r3, r0
 80053a8:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 80053aa:	f107 030f 	add.w	r3, r7, #15
 80053ae:	2201      	movs	r2, #1
 80053b0:	2122      	movs	r1, #34	; 0x22
 80053b2:	4618      	mov	r0, r3
 80053b4:	f001 f8aa 	bl	800650c <GYRO_IO_Read>

  if (IntSel == I3G4250D_INT1)
 80053b8:	79fb      	ldrb	r3, [r7, #7]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d10a      	bne.n	80053d4 <I3G4250D_EnableIT+0x34>
  {
    tmpreg &= 0x7F;
 80053be:	7bfb      	ldrb	r3, [r7, #15]
 80053c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT1INTERRUPT_ENABLE;
 80053c8:	7bfb      	ldrb	r3, [r7, #15]
 80053ca:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	73fb      	strb	r3, [r7, #15]
 80053d2:	e00c      	b.n	80053ee <I3G4250D_EnableIT+0x4e>
  }
  else if (IntSel == I3G4250D_INT2)
 80053d4:	79fb      	ldrb	r3, [r7, #7]
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d109      	bne.n	80053ee <I3G4250D_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 80053da:	7bfb      	ldrb	r3, [r7, #15]
 80053dc:	f023 0308 	bic.w	r3, r3, #8
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT2INTERRUPT_ENABLE;
 80053e4:	7bfb      	ldrb	r3, [r7, #15]
 80053e6:	f043 0308 	orr.w	r3, r3, #8
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	73fb      	strb	r3, [r7, #15]
  }

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 80053ee:	f107 030f 	add.w	r3, r7, #15
 80053f2:	2201      	movs	r2, #1
 80053f4:	2122      	movs	r1, #34	; 0x22
 80053f6:	4618      	mov	r0, r3
 80053f8:	f001 f856 	bl	80064a8 <GYRO_IO_Write>
}
 80053fc:	bf00      	nop
 80053fe:	3710      	adds	r7, #16
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <I3G4250D_DisableIT>:
  *        @arg I3G4250D_INT1
  *        @arg I3G4250D_INT2
  * @retval None
  */
void I3G4250D_DisableIT(uint8_t IntSel)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	4603      	mov	r3, r0
 800540c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 800540e:	f107 030f 	add.w	r3, r7, #15
 8005412:	2201      	movs	r2, #1
 8005414:	2122      	movs	r1, #34	; 0x22
 8005416:	4618      	mov	r0, r3
 8005418:	f001 f878 	bl	800650c <GYRO_IO_Read>

  if (IntSel == I3G4250D_INT1)
 800541c:	79fb      	ldrb	r3, [r7, #7]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d107      	bne.n	8005432 <I3G4250D_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;
 8005422:	7bfb      	ldrb	r3, [r7, #15]
 8005424:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005428:	b2db      	uxtb	r3, r3
 800542a:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT1INTERRUPT_DISABLE;
 800542c:	7bfb      	ldrb	r3, [r7, #15]
 800542e:	73fb      	strb	r3, [r7, #15]
 8005430:	e009      	b.n	8005446 <I3G4250D_DisableIT+0x42>
  }
  else if (IntSel == I3G4250D_INT2)
 8005432:	79fb      	ldrb	r3, [r7, #7]
 8005434:	2b01      	cmp	r3, #1
 8005436:	d106      	bne.n	8005446 <I3G4250D_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 8005438:	7bfb      	ldrb	r3, [r7, #15]
 800543a:	f023 0308 	bic.w	r3, r3, #8
 800543e:	b2db      	uxtb	r3, r3
 8005440:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT2INTERRUPT_DISABLE;
 8005442:	7bfb      	ldrb	r3, [r7, #15]
 8005444:	73fb      	strb	r3, [r7, #15]
  }

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 8005446:	f107 030f 	add.w	r3, r7, #15
 800544a:	2201      	movs	r2, #1
 800544c:	2122      	movs	r1, #34	; 0x22
 800544e:	4618      	mov	r0, r3
 8005450:	f001 f82a 	bl	80064a8 <GYRO_IO_Write>
}
 8005454:	bf00      	nop
 8005456:	3710      	adds	r7, #16
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}

0800545c <I3G4250D_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.
  * @retval None
  */
void I3G4250D_FilterConfig(uint8_t FilterStruct)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af00      	add	r7, sp, #0
 8005462:	4603      	mov	r3, r0
 8005464:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG2_ADDR, 1);
 8005466:	f107 030f 	add.w	r3, r7, #15
 800546a:	2201      	movs	r2, #1
 800546c:	2121      	movs	r1, #33	; 0x21
 800546e:	4618      	mov	r0, r3
 8005470:	f001 f84c 	bl	800650c <GYRO_IO_Read>

  tmpreg &= 0xC0;
 8005474:	7bfb      	ldrb	r3, [r7, #15]
 8005476:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800547a:	b2db      	uxtb	r3, r3
 800547c:	73fb      	strb	r3, [r7, #15]

  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 800547e:	7bfa      	ldrb	r2, [r7, #15]
 8005480:	79fb      	ldrb	r3, [r7, #7]
 8005482:	4313      	orrs	r3, r2
 8005484:	b2db      	uxtb	r3, r3
 8005486:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG2_ADDR, 1);
 8005488:	f107 030f 	add.w	r3, r7, #15
 800548c:	2201      	movs	r2, #1
 800548e:	2121      	movs	r1, #33	; 0x21
 8005490:	4618      	mov	r0, r3
 8005492:	f001 f809 	bl	80064a8 <GYRO_IO_Write>
}
 8005496:	bf00      	nop
 8005498:	3710      	adds	r7, #16
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}

0800549e <I3G4250D_FilterCmd>:
  *         @arg: I3G4250D_HIGHPASSFILTER_DISABLE
  *         @arg: I3G4250D_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void I3G4250D_FilterCmd(uint8_t HighPassFilterState)
{
 800549e:	b580      	push	{r7, lr}
 80054a0:	b084      	sub	sp, #16
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	4603      	mov	r3, r0
 80054a6:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 80054a8:	f107 030f 	add.w	r3, r7, #15
 80054ac:	2201      	movs	r2, #1
 80054ae:	2124      	movs	r1, #36	; 0x24
 80054b0:	4618      	mov	r0, r3
 80054b2:	f001 f82b 	bl	800650c <GYRO_IO_Read>

  tmpreg &= 0xEF;
 80054b6:	7bfb      	ldrb	r3, [r7, #15]
 80054b8:	f023 0310 	bic.w	r3, r3, #16
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	73fb      	strb	r3, [r7, #15]

  tmpreg |= HighPassFilterState;
 80054c0:	7bfa      	ldrb	r2, [r7, #15]
 80054c2:	79fb      	ldrb	r3, [r7, #7]
 80054c4:	4313      	orrs	r3, r2
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 80054ca:	f107 030f 	add.w	r3, r7, #15
 80054ce:	2201      	movs	r2, #1
 80054d0:	2124      	movs	r1, #36	; 0x24
 80054d2:	4618      	mov	r0, r3
 80054d4:	f000 ffe8 	bl	80064a8 <GYRO_IO_Write>
}
 80054d8:	bf00      	nop
 80054da:	3710      	adds	r7, #16
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <I3G4250D_ReadXYZAngRate>:
* @brief  Calculate the I3G4250D angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void I3G4250D_ReadXYZAngRate(float *pfData)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b08a      	sub	sp, #40	; 0x28
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] = {0};
 80054e8:	2300      	movs	r3, #0
 80054ea:	61bb      	str	r3, [r7, #24]
 80054ec:	2300      	movs	r3, #0
 80054ee:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 80054f0:	f107 0310 	add.w	r3, r7, #16
 80054f4:	2200      	movs	r2, #0
 80054f6:	601a      	str	r2, [r3, #0]
 80054f8:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 80054fa:	2300      	movs	r3, #0
 80054fc:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 80054fe:	f04f 0300 	mov.w	r3, #0
 8005502:	627b      	str	r3, [r7, #36]	; 0x24
  int i = 0;
 8005504:	2300      	movs	r3, #0
 8005506:	623b      	str	r3, [r7, #32]

  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG4_ADDR, 1);
 8005508:	f107 030f 	add.w	r3, r7, #15
 800550c:	2201      	movs	r2, #1
 800550e:	2123      	movs	r1, #35	; 0x23
 8005510:	4618      	mov	r0, r3
 8005512:	f000 fffb 	bl	800650c <GYRO_IO_Read>

  GYRO_IO_Read(tmpbuffer, I3G4250D_OUT_X_L_ADDR, 6);
 8005516:	f107 0318 	add.w	r3, r7, #24
 800551a:	2206      	movs	r2, #6
 800551c:	2128      	movs	r1, #40	; 0x28
 800551e:	4618      	mov	r0, r3
 8005520:	f000 fff4 	bl	800650c <GYRO_IO_Read>

  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if (!(tmpreg & I3G4250D_BLE_MSB))
 8005524:	7bfb      	ldrb	r3, [r7, #15]
 8005526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800552a:	2b00      	cmp	r3, #0
 800552c:	d123      	bne.n	8005576 <I3G4250D_ReadXYZAngRate+0x96>
  {
    for (i = 0; i < 3; i++)
 800552e:	2300      	movs	r3, #0
 8005530:	623b      	str	r3, [r7, #32]
 8005532:	e01c      	b.n	800556e <I3G4250D_ReadXYZAngRate+0x8e>
    {
      RawData[i] = (int16_t)(((uint16_t)tmpbuffer[2 * i + 1] << 8) + tmpbuffer[2 * i]);
 8005534:	6a3b      	ldr	r3, [r7, #32]
 8005536:	005b      	lsls	r3, r3, #1
 8005538:	3301      	adds	r3, #1
 800553a:	3328      	adds	r3, #40	; 0x28
 800553c:	443b      	add	r3, r7
 800553e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8005542:	b29b      	uxth	r3, r3
 8005544:	021b      	lsls	r3, r3, #8
 8005546:	b29a      	uxth	r2, r3
 8005548:	6a3b      	ldr	r3, [r7, #32]
 800554a:	005b      	lsls	r3, r3, #1
 800554c:	3328      	adds	r3, #40	; 0x28
 800554e:	443b      	add	r3, r7
 8005550:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8005554:	b29b      	uxth	r3, r3
 8005556:	4413      	add	r3, r2
 8005558:	b29b      	uxth	r3, r3
 800555a:	b21a      	sxth	r2, r3
 800555c:	6a3b      	ldr	r3, [r7, #32]
 800555e:	005b      	lsls	r3, r3, #1
 8005560:	3328      	adds	r3, #40	; 0x28
 8005562:	443b      	add	r3, r7
 8005564:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0; i < 3; i++)
 8005568:	6a3b      	ldr	r3, [r7, #32]
 800556a:	3301      	adds	r3, #1
 800556c:	623b      	str	r3, [r7, #32]
 800556e:	6a3b      	ldr	r3, [r7, #32]
 8005570:	2b02      	cmp	r3, #2
 8005572:	dddf      	ble.n	8005534 <I3G4250D_ReadXYZAngRate+0x54>
 8005574:	e022      	b.n	80055bc <I3G4250D_ReadXYZAngRate+0xdc>
    }
  }
  else
  {
    for (i = 0; i < 3; i++)
 8005576:	2300      	movs	r3, #0
 8005578:	623b      	str	r3, [r7, #32]
 800557a:	e01c      	b.n	80055b6 <I3G4250D_ReadXYZAngRate+0xd6>
    {
      RawData[i] = (int16_t)(((uint16_t)tmpbuffer[2 * i] << 8) + tmpbuffer[2 * i + 1]);
 800557c:	6a3b      	ldr	r3, [r7, #32]
 800557e:	005b      	lsls	r3, r3, #1
 8005580:	3328      	adds	r3, #40	; 0x28
 8005582:	443b      	add	r3, r7
 8005584:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8005588:	b29b      	uxth	r3, r3
 800558a:	021b      	lsls	r3, r3, #8
 800558c:	b29a      	uxth	r2, r3
 800558e:	6a3b      	ldr	r3, [r7, #32]
 8005590:	005b      	lsls	r3, r3, #1
 8005592:	3301      	adds	r3, #1
 8005594:	3328      	adds	r3, #40	; 0x28
 8005596:	443b      	add	r3, r7
 8005598:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800559c:	b29b      	uxth	r3, r3
 800559e:	4413      	add	r3, r2
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	b21a      	sxth	r2, r3
 80055a4:	6a3b      	ldr	r3, [r7, #32]
 80055a6:	005b      	lsls	r3, r3, #1
 80055a8:	3328      	adds	r3, #40	; 0x28
 80055aa:	443b      	add	r3, r7
 80055ac:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0; i < 3; i++)
 80055b0:	6a3b      	ldr	r3, [r7, #32]
 80055b2:	3301      	adds	r3, #1
 80055b4:	623b      	str	r3, [r7, #32]
 80055b6:	6a3b      	ldr	r3, [r7, #32]
 80055b8:	2b02      	cmp	r3, #2
 80055ba:	dddf      	ble.n	800557c <I3G4250D_ReadXYZAngRate+0x9c>
    }
  }

  /* Switch the sensitivity value set in the CRTL4 */
  switch (tmpreg & I3G4250D_FULLSCALE_SELECTION)
 80055bc:	7bfb      	ldrb	r3, [r7, #15]
 80055be:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80055c2:	2b20      	cmp	r3, #32
 80055c4:	d00c      	beq.n	80055e0 <I3G4250D_ReadXYZAngRate+0x100>
 80055c6:	2b20      	cmp	r3, #32
 80055c8:	dc0d      	bgt.n	80055e6 <I3G4250D_ReadXYZAngRate+0x106>
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d002      	beq.n	80055d4 <I3G4250D_ReadXYZAngRate+0xf4>
 80055ce:	2b10      	cmp	r3, #16
 80055d0:	d003      	beq.n	80055da <I3G4250D_ReadXYZAngRate+0xfa>
 80055d2:	e008      	b.n	80055e6 <I3G4250D_ReadXYZAngRate+0x106>
  {
    case I3G4250D_FULLSCALE_245:
      sensitivity = I3G4250D_SENSITIVITY_245DPS;
 80055d4:	4b15      	ldr	r3, [pc, #84]	; (800562c <I3G4250D_ReadXYZAngRate+0x14c>)
 80055d6:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80055d8:	e005      	b.n	80055e6 <I3G4250D_ReadXYZAngRate+0x106>

    case I3G4250D_FULLSCALE_500:
      sensitivity = I3G4250D_SENSITIVITY_500DPS;
 80055da:	4b15      	ldr	r3, [pc, #84]	; (8005630 <I3G4250D_ReadXYZAngRate+0x150>)
 80055dc:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80055de:	e002      	b.n	80055e6 <I3G4250D_ReadXYZAngRate+0x106>

    case I3G4250D_FULLSCALE_2000:
      sensitivity = I3G4250D_SENSITIVITY_2000DPS;
 80055e0:	4b14      	ldr	r3, [pc, #80]	; (8005634 <I3G4250D_ReadXYZAngRate+0x154>)
 80055e2:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80055e4:	bf00      	nop
  }
  /* Multiplied by sensitivity */
  for (i = 0; i < 3; i++)
 80055e6:	2300      	movs	r3, #0
 80055e8:	623b      	str	r3, [r7, #32]
 80055ea:	e016      	b.n	800561a <I3G4250D_ReadXYZAngRate+0x13a>
  {
    pfData[i] = (float)(RawData[i] * sensitivity);
 80055ec:	6a3b      	ldr	r3, [r7, #32]
 80055ee:	005b      	lsls	r3, r3, #1
 80055f0:	3328      	adds	r3, #40	; 0x28
 80055f2:	443b      	add	r3, r7
 80055f4:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 80055f8:	ee07 3a90 	vmov	s15, r3
 80055fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005600:	6a3b      	ldr	r3, [r7, #32]
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	4413      	add	r3, r2
 8005608:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800560c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005610:	edc3 7a00 	vstr	s15, [r3]
  for (i = 0; i < 3; i++)
 8005614:	6a3b      	ldr	r3, [r7, #32]
 8005616:	3301      	adds	r3, #1
 8005618:	623b      	str	r3, [r7, #32]
 800561a:	6a3b      	ldr	r3, [r7, #32]
 800561c:	2b02      	cmp	r3, #2
 800561e:	dde5      	ble.n	80055ec <I3G4250D_ReadXYZAngRate+0x10c>
  }
}
 8005620:	bf00      	nop
 8005622:	bf00      	nop
 8005624:	3728      	adds	r7, #40	; 0x28
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	410c0000 	.word	0x410c0000
 8005630:	418c0000 	.word	0x418c0000
 8005634:	428c0000 	.word	0x428c0000

08005638 <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8005638:	b580      	push	{r7, lr}
 800563a:	b084      	sub	sp, #16
 800563c:	af00      	add	r7, sp, #0
 800563e:	4603      	mov	r3, r0
 8005640:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8005642:	2300      	movs	r3, #0
 8005644:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8005646:	f000 fee9 	bl	800641c <GYRO_IO_Init>
  
  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 800564a:	88fb      	ldrh	r3, [r7, #6]
 800564c:	b2db      	uxtb	r3, r3
 800564e:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8005650:	f107 030f 	add.w	r3, r7, #15
 8005654:	2201      	movs	r2, #1
 8005656:	2120      	movs	r1, #32
 8005658:	4618      	mov	r0, r3
 800565a:	f000 ff25 	bl	80064a8 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 register */  
  ctrl = (uint8_t) (InitStruct >> 8);
 800565e:	88fb      	ldrh	r3, [r7, #6]
 8005660:	0a1b      	lsrs	r3, r3, #8
 8005662:	b29b      	uxth	r3, r3
 8005664:	b2db      	uxtb	r3, r3
 8005666:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8005668:	f107 030f 	add.w	r3, r7, #15
 800566c:	2201      	movs	r2, #1
 800566e:	2123      	movs	r1, #35	; 0x23
 8005670:	4618      	mov	r0, r3
 8005672:	f000 ff19 	bl	80064a8 <GYRO_IO_Write>
}
 8005676:	bf00      	nop
 8005678:	3710      	adds	r7, #16
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}

0800567e <L3GD20_DeInit>:
  * @brief L3GD20 De-initialization
  * @param  None
  * @retval None
  */
void L3GD20_DeInit(void)
{
 800567e:	b480      	push	{r7}
 8005680:	af00      	add	r7, sp, #0
}
 8005682:	bf00      	nop
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr

0800568c <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  None
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b082      	sub	sp, #8
 8005690:	af00      	add	r7, sp, #0
  uint8_t tmp;
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8005692:	f000 fec3 	bl	800641c <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 8005696:	1dfb      	adds	r3, r7, #7
 8005698:	2201      	movs	r2, #1
 800569a:	210f      	movs	r1, #15
 800569c:	4618      	mov	r0, r3
 800569e:	f000 ff35 	bl	800650c <GYRO_IO_Read>
  
  /* Return the ID */
  return (uint8_t)tmp;
 80056a2:	79fb      	ldrb	r3, [r7, #7]
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3708      	adds	r7, #8
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}

080056ac <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b082      	sub	sp, #8
 80056b0:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80056b2:	1dfb      	adds	r3, r7, #7
 80056b4:	2201      	movs	r2, #1
 80056b6:	2124      	movs	r1, #36	; 0x24
 80056b8:	4618      	mov	r0, r3
 80056ba:	f000 ff27 	bl	800650c <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 80056be:	79fb      	ldrb	r3, [r7, #7]
 80056c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80056c8:	1dfb      	adds	r3, r7, #7
 80056ca:	2201      	movs	r2, #1
 80056cc:	2124      	movs	r1, #36	; 0x24
 80056ce:	4618      	mov	r0, r3
 80056d0:	f000 feea 	bl	80064a8 <GYRO_IO_Write>
}
 80056d4:	bf00      	nop
 80056d6:	3708      	adds	r7, #8
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <L3GD20_LowPower>:
  * @brief Set L3GD20 in low-power mode
  * @param 
  * @retval  None
  */
void L3GD20_LowPower(uint16_t InitStruct)
{  
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	4603      	mov	r3, r0
 80056e4:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80056e6:	2300      	movs	r3, #0
 80056e8:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 80056ea:	88fb      	ldrh	r3, [r7, #6]
 80056ec:	b2db      	uxtb	r3, r3
 80056ee:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 80056f0:	f107 030f 	add.w	r3, r7, #15
 80056f4:	2201      	movs	r2, #1
 80056f6:	2120      	movs	r1, #32
 80056f8:	4618      	mov	r0, r3
 80056fa:	f000 fed5 	bl	80064a8 <GYRO_IO_Write>
}
 80056fe:	bf00      	nop
 8005700:	3710      	adds	r7, #16
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}

08005706 <L3GD20_INT1InterruptConfig>:
  * @brief  Set L3GD20 Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8005706:	b580      	push	{r7, lr}
 8005708:	b084      	sub	sp, #16
 800570a:	af00      	add	r7, sp, #0
 800570c:	4603      	mov	r3, r0
 800570e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8005710:	2300      	movs	r3, #0
 8005712:	73fb      	strb	r3, [r7, #15]
 8005714:	2300      	movs	r3, #0
 8005716:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8005718:	f107 030f 	add.w	r3, r7, #15
 800571c:	2201      	movs	r2, #1
 800571e:	2130      	movs	r1, #48	; 0x30
 8005720:	4618      	mov	r0, r3
 8005722:	f000 fef3 	bl	800650c <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8005726:	f107 030e 	add.w	r3, r7, #14
 800572a:	2201      	movs	r2, #1
 800572c:	2122      	movs	r1, #34	; 0x22
 800572e:	4618      	mov	r0, r3
 8005730:	f000 feec 	bl	800650c <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 8005734:	7bfb      	ldrb	r3, [r7, #15]
 8005736:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800573a:	b2db      	uxtb	r3, r3
 800573c:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 800573e:	88fb      	ldrh	r3, [r7, #6]
 8005740:	b2db      	uxtb	r3, r3
 8005742:	121b      	asrs	r3, r3, #8
 8005744:	b25a      	sxtb	r2, r3
 8005746:	7bfb      	ldrb	r3, [r7, #15]
 8005748:	b25b      	sxtb	r3, r3
 800574a:	4313      	orrs	r3, r2
 800574c:	b25b      	sxtb	r3, r3
 800574e:	b2db      	uxtb	r3, r3
 8005750:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 8005752:	7bbb      	ldrb	r3, [r7, #14]
 8005754:	f023 0320 	bic.w	r3, r3, #32
 8005758:	b2db      	uxtb	r3, r3
 800575a:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);   
 800575c:	88fb      	ldrh	r3, [r7, #6]
 800575e:	b2da      	uxtb	r2, r3
 8005760:	7bbb      	ldrb	r3, [r7, #14]
 8005762:	4313      	orrs	r3, r2
 8005764:	b2db      	uxtb	r3, r3
 8005766:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8005768:	f107 030f 	add.w	r3, r7, #15
 800576c:	2201      	movs	r2, #1
 800576e:	2130      	movs	r1, #48	; 0x30
 8005770:	4618      	mov	r0, r3
 8005772:	f000 fe99 	bl	80064a8 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8005776:	f107 030e 	add.w	r3, r7, #14
 800577a:	2201      	movs	r2, #1
 800577c:	2122      	movs	r1, #34	; 0x22
 800577e:	4618      	mov	r0, r3
 8005780:	f000 fe92 	bl	80064a8 <GYRO_IO_Write>
}
 8005784:	bf00      	nop
 8005786:	3710      	adds	r7, #16
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}

0800578c <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	4603      	mov	r3, r0
 8005794:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005796:	f107 030f 	add.w	r3, r7, #15
 800579a:	2201      	movs	r2, #1
 800579c:	2122      	movs	r1, #34	; 0x22
 800579e:	4618      	mov	r0, r3
 80057a0:	f000 feb4 	bl	800650c <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 80057a4:	79fb      	ldrb	r3, [r7, #7]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d10a      	bne.n	80057c0 <L3GD20_EnableIT+0x34>
  {
    tmpreg &= 0x7F;	
 80057aa:	7bfb      	ldrb	r3, [r7, #15]
 80057ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 80057b4:	7bfb      	ldrb	r3, [r7, #15]
 80057b6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	73fb      	strb	r3, [r7, #15]
 80057be:	e00c      	b.n	80057da <L3GD20_EnableIT+0x4e>
  }
  else if(IntSel == L3GD20_INT2)
 80057c0:	79fb      	ldrb	r3, [r7, #7]
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d109      	bne.n	80057da <L3GD20_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 80057c6:	7bfb      	ldrb	r3, [r7, #15]
 80057c8:	f023 0308 	bic.w	r3, r3, #8
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 80057d0:	7bfb      	ldrb	r3, [r7, #15]
 80057d2:	f043 0308 	orr.w	r3, r3, #8
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 80057da:	f107 030f 	add.w	r3, r7, #15
 80057de:	2201      	movs	r2, #1
 80057e0:	2122      	movs	r1, #34	; 0x22
 80057e2:	4618      	mov	r0, r3
 80057e4:	f000 fe60 	bl	80064a8 <GYRO_IO_Write>
}
 80057e8:	bf00      	nop
 80057ea:	3710      	adds	r7, #16
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}

080057f0 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b084      	sub	sp, #16
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	4603      	mov	r3, r0
 80057f8:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 80057fa:	f107 030f 	add.w	r3, r7, #15
 80057fe:	2201      	movs	r2, #1
 8005800:	2122      	movs	r1, #34	; 0x22
 8005802:	4618      	mov	r0, r3
 8005804:	f000 fe82 	bl	800650c <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8005808:	79fb      	ldrb	r3, [r7, #7]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d107      	bne.n	800581e <L3GD20_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;	
 800580e:	7bfb      	ldrb	r3, [r7, #15]
 8005810:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005814:	b2db      	uxtb	r3, r3
 8005816:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
 8005818:	7bfb      	ldrb	r3, [r7, #15]
 800581a:	73fb      	strb	r3, [r7, #15]
 800581c:	e009      	b.n	8005832 <L3GD20_DisableIT+0x42>
  }
  else if(IntSel == L3GD20_INT2)
 800581e:	79fb      	ldrb	r3, [r7, #7]
 8005820:	2b01      	cmp	r3, #1
 8005822:	d106      	bne.n	8005832 <L3GD20_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 8005824:	7bfb      	ldrb	r3, [r7, #15]
 8005826:	f023 0308 	bic.w	r3, r3, #8
 800582a:	b2db      	uxtb	r3, r3
 800582c:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
 800582e:	7bfb      	ldrb	r3, [r7, #15]
 8005830:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005832:	f107 030f 	add.w	r3, r7, #15
 8005836:	2201      	movs	r2, #1
 8005838:	2122      	movs	r1, #34	; 0x22
 800583a:	4618      	mov	r0, r3
 800583c:	f000 fe34 	bl	80064a8 <GYRO_IO_Write>
}
 8005840:	bf00      	nop
 8005842:	3710      	adds	r7, #16
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	4603      	mov	r3, r0
 8005850:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8005852:	f107 030f 	add.w	r3, r7, #15
 8005856:	2201      	movs	r2, #1
 8005858:	2121      	movs	r1, #33	; 0x21
 800585a:	4618      	mov	r0, r3
 800585c:	f000 fe56 	bl	800650c <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 8005860:	7bfb      	ldrb	r3, [r7, #15]
 8005862:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005866:	b2db      	uxtb	r3, r3
 8005868:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 800586a:	7bfa      	ldrb	r2, [r7, #15]
 800586c:	79fb      	ldrb	r3, [r7, #7]
 800586e:	4313      	orrs	r3, r2
 8005870:	b2db      	uxtb	r3, r3
 8005872:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8005874:	f107 030f 	add.w	r3, r7, #15
 8005878:	2201      	movs	r2, #1
 800587a:	2121      	movs	r1, #33	; 0x21
 800587c:	4618      	mov	r0, r3
 800587e:	f000 fe13 	bl	80064a8 <GYRO_IO_Write>
}
 8005882:	bf00      	nop
 8005884:	3710      	adds	r7, #16
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}

0800588a <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 800588a:	b580      	push	{r7, lr}
 800588c:	b084      	sub	sp, #16
 800588e:	af00      	add	r7, sp, #0
 8005890:	4603      	mov	r3, r0
 8005892:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005894:	f107 030f 	add.w	r3, r7, #15
 8005898:	2201      	movs	r2, #1
 800589a:	2124      	movs	r1, #36	; 0x24
 800589c:	4618      	mov	r0, r3
 800589e:	f000 fe35 	bl	800650c <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 80058a2:	7bfb      	ldrb	r3, [r7, #15]
 80058a4:	f023 0310 	bic.w	r3, r3, #16
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 80058ac:	7bfa      	ldrb	r2, [r7, #15]
 80058ae:	79fb      	ldrb	r3, [r7, #7]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	b2db      	uxtb	r3, r3
 80058b4:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80058b6:	f107 030f 	add.w	r3, r7, #15
 80058ba:	2201      	movs	r2, #1
 80058bc:	2124      	movs	r1, #36	; 0x24
 80058be:	4618      	mov	r0, r3
 80058c0:	f000 fdf2 	bl	80064a8 <GYRO_IO_Write>
}
 80058c4:	bf00      	nop
 80058c6:	3710      	adds	r7, #16
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float *pfData)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b08a      	sub	sp, #40	; 0x28
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 80058d4:	2300      	movs	r3, #0
 80058d6:	61bb      	str	r3, [r7, #24]
 80058d8:	2300      	movs	r3, #0
 80058da:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 80058dc:	f107 0310 	add.w	r3, r7, #16
 80058e0:	2200      	movs	r2, #0
 80058e2:	601a      	str	r2, [r3, #0]
 80058e4:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 80058e6:	2300      	movs	r3, #0
 80058e8:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 80058ea:	f04f 0300 	mov.w	r3, #0
 80058ee:	627b      	str	r3, [r7, #36]	; 0x24
  int i =0;
 80058f0:	2300      	movs	r3, #0
 80058f2:	623b      	str	r3, [r7, #32]
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 80058f4:	f107 030f 	add.w	r3, r7, #15
 80058f8:	2201      	movs	r2, #1
 80058fa:	2123      	movs	r1, #35	; 0x23
 80058fc:	4618      	mov	r0, r3
 80058fe:	f000 fe05 	bl	800650c <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 8005902:	f107 0318 	add.w	r3, r7, #24
 8005906:	2206      	movs	r2, #6
 8005908:	2128      	movs	r1, #40	; 0x28
 800590a:	4618      	mov	r0, r3
 800590c:	f000 fdfe 	bl	800650c <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 8005910:	7bfb      	ldrb	r3, [r7, #15]
 8005912:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005916:	2b00      	cmp	r3, #0
 8005918:	d123      	bne.n	8005962 <L3GD20_ReadXYZAngRate+0x96>
  {
    for(i=0; i<3; i++)
 800591a:	2300      	movs	r3, #0
 800591c:	623b      	str	r3, [r7, #32]
 800591e:	e01c      	b.n	800595a <L3GD20_ReadXYZAngRate+0x8e>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8005920:	6a3b      	ldr	r3, [r7, #32]
 8005922:	005b      	lsls	r3, r3, #1
 8005924:	3301      	adds	r3, #1
 8005926:	3328      	adds	r3, #40	; 0x28
 8005928:	443b      	add	r3, r7
 800592a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800592e:	b29b      	uxth	r3, r3
 8005930:	021b      	lsls	r3, r3, #8
 8005932:	b29a      	uxth	r2, r3
 8005934:	6a3b      	ldr	r3, [r7, #32]
 8005936:	005b      	lsls	r3, r3, #1
 8005938:	3328      	adds	r3, #40	; 0x28
 800593a:	443b      	add	r3, r7
 800593c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8005940:	b29b      	uxth	r3, r3
 8005942:	4413      	add	r3, r2
 8005944:	b29b      	uxth	r3, r3
 8005946:	b21a      	sxth	r2, r3
 8005948:	6a3b      	ldr	r3, [r7, #32]
 800594a:	005b      	lsls	r3, r3, #1
 800594c:	3328      	adds	r3, #40	; 0x28
 800594e:	443b      	add	r3, r7
 8005950:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8005954:	6a3b      	ldr	r3, [r7, #32]
 8005956:	3301      	adds	r3, #1
 8005958:	623b      	str	r3, [r7, #32]
 800595a:	6a3b      	ldr	r3, [r7, #32]
 800595c:	2b02      	cmp	r3, #2
 800595e:	dddf      	ble.n	8005920 <L3GD20_ReadXYZAngRate+0x54>
 8005960:	e022      	b.n	80059a8 <L3GD20_ReadXYZAngRate+0xdc>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 8005962:	2300      	movs	r3, #0
 8005964:	623b      	str	r3, [r7, #32]
 8005966:	e01c      	b.n	80059a2 <L3GD20_ReadXYZAngRate+0xd6>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8005968:	6a3b      	ldr	r3, [r7, #32]
 800596a:	005b      	lsls	r3, r3, #1
 800596c:	3328      	adds	r3, #40	; 0x28
 800596e:	443b      	add	r3, r7
 8005970:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8005974:	b29b      	uxth	r3, r3
 8005976:	021b      	lsls	r3, r3, #8
 8005978:	b29a      	uxth	r2, r3
 800597a:	6a3b      	ldr	r3, [r7, #32]
 800597c:	005b      	lsls	r3, r3, #1
 800597e:	3301      	adds	r3, #1
 8005980:	3328      	adds	r3, #40	; 0x28
 8005982:	443b      	add	r3, r7
 8005984:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8005988:	b29b      	uxth	r3, r3
 800598a:	4413      	add	r3, r2
 800598c:	b29b      	uxth	r3, r3
 800598e:	b21a      	sxth	r2, r3
 8005990:	6a3b      	ldr	r3, [r7, #32]
 8005992:	005b      	lsls	r3, r3, #1
 8005994:	3328      	adds	r3, #40	; 0x28
 8005996:	443b      	add	r3, r7
 8005998:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 800599c:	6a3b      	ldr	r3, [r7, #32]
 800599e:	3301      	adds	r3, #1
 80059a0:	623b      	str	r3, [r7, #32]
 80059a2:	6a3b      	ldr	r3, [r7, #32]
 80059a4:	2b02      	cmp	r3, #2
 80059a6:	dddf      	ble.n	8005968 <L3GD20_ReadXYZAngRate+0x9c>
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 80059a8:	7bfb      	ldrb	r3, [r7, #15]
 80059aa:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80059ae:	2b20      	cmp	r3, #32
 80059b0:	d00c      	beq.n	80059cc <L3GD20_ReadXYZAngRate+0x100>
 80059b2:	2b20      	cmp	r3, #32
 80059b4:	dc0d      	bgt.n	80059d2 <L3GD20_ReadXYZAngRate+0x106>
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d002      	beq.n	80059c0 <L3GD20_ReadXYZAngRate+0xf4>
 80059ba:	2b10      	cmp	r3, #16
 80059bc:	d003      	beq.n	80059c6 <L3GD20_ReadXYZAngRate+0xfa>
 80059be:	e008      	b.n	80059d2 <L3GD20_ReadXYZAngRate+0x106>
  {
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
 80059c0:	4b15      	ldr	r3, [pc, #84]	; (8005a18 <L3GD20_ReadXYZAngRate+0x14c>)
 80059c2:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 80059c4:	e005      	b.n	80059d2 <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 80059c6:	4b15      	ldr	r3, [pc, #84]	; (8005a1c <L3GD20_ReadXYZAngRate+0x150>)
 80059c8:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 80059ca:	e002      	b.n	80059d2 <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 80059cc:	4b14      	ldr	r3, [pc, #80]	; (8005a20 <L3GD20_ReadXYZAngRate+0x154>)
 80059ce:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 80059d0:	bf00      	nop
  }
  /* Divide by sensitivity */
  for(i=0; i<3; i++)
 80059d2:	2300      	movs	r3, #0
 80059d4:	623b      	str	r3, [r7, #32]
 80059d6:	e016      	b.n	8005a06 <L3GD20_ReadXYZAngRate+0x13a>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 80059d8:	6a3b      	ldr	r3, [r7, #32]
 80059da:	005b      	lsls	r3, r3, #1
 80059dc:	3328      	adds	r3, #40	; 0x28
 80059de:	443b      	add	r3, r7
 80059e0:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 80059e4:	ee07 3a90 	vmov	s15, r3
 80059e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80059ec:	6a3b      	ldr	r3, [r7, #32]
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	4413      	add	r3, r2
 80059f4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80059f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059fc:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8005a00:	6a3b      	ldr	r3, [r7, #32]
 8005a02:	3301      	adds	r3, #1
 8005a04:	623b      	str	r3, [r7, #32]
 8005a06:	6a3b      	ldr	r3, [r7, #32]
 8005a08:	2b02      	cmp	r3, #2
 8005a0a:	dde5      	ble.n	80059d8 <L3GD20_ReadXYZAngRate+0x10c>
  }
}
 8005a0c:	bf00      	nop
 8005a0e:	bf00      	nop
 8005a10:	3728      	adds	r7, #40	; 0x28
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	410c0000 	.word	0x410c0000
 8005a1c:	418c0000 	.word	0x418c0000
 8005a20:	428c0000 	.word	0x428c0000

08005a24 <LSM303AGR_AccInit>:
  * @brief  Set LSM303AGR Initialization.
  * @param  InitStruct: Init parameters
  * @retval None
  */
void LSM303AGR_AccInit(uint16_t InitStruct)
{  
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	73fb      	strb	r3, [r7, #15]
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 8005a32:	f000 fda5 	bl	8006580 <COMPASSACCELERO_IO_Init>
  
  /* Write value to ACC MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8005a36:	88fb      	ldrh	r3, [r7, #6]
 8005a38:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG1_A, ctrl);
 8005a3a:	7bfb      	ldrb	r3, [r7, #15]
 8005a3c:	461a      	mov	r2, r3
 8005a3e:	2120      	movs	r1, #32
 8005a40:	2032      	movs	r0, #50	; 0x32
 8005a42:	f000 fe15 	bl	8006670 <COMPASSACCELERO_IO_Write>
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
 8005a46:	2300      	movs	r3, #0
 8005a48:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG4_A, ctrl);
 8005a4a:	7bfb      	ldrb	r3, [r7, #15]
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	2123      	movs	r1, #35	; 0x23
 8005a50:	2032      	movs	r0, #50	; 0x32
 8005a52:	f000 fe0d 	bl	8006670 <COMPASSACCELERO_IO_Write>
}
 8005a56:	bf00      	nop
 8005a58:	3710      	adds	r7, #16
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}

08005a5e <LSM303AGR_AccDeInit>:
  * @brief  LSM303AGR De-initialization.
  * @param  None
  * @retval None
  */
void LSM303AGR_AccDeInit(void)
{  
 8005a5e:	b480      	push	{r7}
 8005a60:	af00      	add	r7, sp, #0
}
 8005a62:	bf00      	nop
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <LSM303AGR_AccReadID>:
  * @brief  Read LSM303AGR ID.
  * @param  None
  * @retval ID 
  */
uint8_t LSM303AGR_AccReadID(void)
{  
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b082      	sub	sp, #8
 8005a70:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8005a72:	2300      	movs	r3, #0
 8005a74:	71fb      	strb	r3, [r7, #7]
  
  /* Low level init */
  COMPASSACCELERO_IO_Init();
 8005a76:	f000 fd83 	bl	8006580 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_WHO_AM_I_ADDR);
 8005a7a:	210f      	movs	r1, #15
 8005a7c:	2032      	movs	r0, #50	; 0x32
 8005a7e:	f000 fe0a 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005a82:	4603      	mov	r3, r0
 8005a84:	71fb      	strb	r3, [r7, #7]
  
  return ctrl;
 8005a86:	79fb      	ldrb	r3, [r7, #7]
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3708      	adds	r7, #8
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}

08005a90 <LSM303AGR_AccRebootCmd>:
  * @brief  Reboot memory content of LSM303AGR
  * @param  None
  * @retval None
  */
void LSM303AGR_AccRebootCmd(void)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b082      	sub	sp, #8
 8005a94:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG5_A);
 8005a96:	2124      	movs	r1, #36	; 0x24
 8005a98:	2032      	movs	r0, #50	; 0x32
 8005a9a:	f000 fdfc 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	71fb      	strb	r3, [r7, #7]
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303AGR_BOOT_REBOOTMEMORY;
 8005aa2:	79fb      	ldrb	r3, [r7, #7]
 8005aa4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005aa8:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to ACC MEMS CTRL_REG5 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG5_A, tmpreg);
 8005aaa:	79fb      	ldrb	r3, [r7, #7]
 8005aac:	461a      	mov	r2, r3
 8005aae:	2124      	movs	r1, #36	; 0x24
 8005ab0:	2032      	movs	r0, #50	; 0x32
 8005ab2:	f000 fddd 	bl	8006670 <COMPASSACCELERO_IO_Write>
}
 8005ab6:	bf00      	nop
 8005ab8:	3708      	adds	r7, #8
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}

08005abe <LSM303AGR_AccFilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LSM303AGR_AccFilterConfig(uint8_t FilterStruct) 
{
 8005abe:	b580      	push	{r7, lr}
 8005ac0:	b084      	sub	sp, #16
 8005ac2:	af00      	add	r7, sp, #0
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A);
 8005ac8:	2121      	movs	r1, #33	; 0x21
 8005aca:	2032      	movs	r0, #50	; 0x32
 8005acc:	f000 fde3 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0x0C;
 8005ad4:	7bfb      	ldrb	r3, [r7, #15]
 8005ad6:	f003 030c 	and.w	r3, r3, #12
 8005ada:	73fb      	strb	r3, [r7, #15]
  tmpreg |= FilterStruct;
 8005adc:	7bfa      	ldrb	r2, [r7, #15]
 8005ade:	79fb      	ldrb	r3, [r7, #7]
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A, tmpreg);
 8005ae4:	7bfb      	ldrb	r3, [r7, #15]
 8005ae6:	461a      	mov	r2, r3
 8005ae8:	2121      	movs	r1, #33	; 0x21
 8005aea:	2032      	movs	r0, #50	; 0x32
 8005aec:	f000 fdc0 	bl	8006670 <COMPASSACCELERO_IO_Write>
}
 8005af0:	bf00      	nop
 8005af2:	3710      	adds	r7, #16
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <LSM303AGR_AccFilterCmd>:
  *         @arg: LSM303AGR_HIGHPASSFILTER_DISABLE 
  *         @arg: LSM303AGR_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void LSM303AGR_AccFilterCmd(uint8_t HighPassFilterState)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	4603      	mov	r3, r0
 8005b00:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A);
 8005b02:	2121      	movs	r1, #33	; 0x21
 8005b04:	2032      	movs	r0, #50	; 0x32
 8005b06:	f000 fdc6 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0xF7;
 8005b0e:	7bfb      	ldrb	r3, [r7, #15]
 8005b10:	f023 0308 	bic.w	r3, r3, #8
 8005b14:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 8005b16:	7bfa      	ldrb	r2, [r7, #15]
 8005b18:	79fb      	ldrb	r3, [r7, #7]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A, tmpreg);
 8005b1e:	7bfb      	ldrb	r3, [r7, #15]
 8005b20:	461a      	mov	r2, r3
 8005b22:	2121      	movs	r1, #33	; 0x21
 8005b24:	2032      	movs	r0, #50	; 0x32
 8005b26:	f000 fda3 	bl	8006670 <COMPASSACCELERO_IO_Write>
}
 8005b2a:	bf00      	nop
 8005b2c:	3710      	adds	r7, #16
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}

08005b32 <LSM303AGR_AccReadXYZ>:
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  * @retval None
  */
void LSM303AGR_AccReadXYZ(int16_t* pData)
{
 8005b32:	b580      	push	{r7, lr}
 8005b34:	b088      	sub	sp, #32
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	82bb      	strh	r3, [r7, #20]
  int8_t buffer[6];
  uint8_t i = 0;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	77fb      	strb	r3, [r7, #31]
  uint8_t sensitivity = LSM303AGR_ACC_SENSITIVITY_2G;
 8005b42:	2301      	movs	r3, #1
 8005b44:	77bb      	strb	r3, [r7, #30]
  
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG4_A);
 8005b46:	2123      	movs	r1, #35	; 0x23
 8005b48:	2032      	movs	r0, #50	; 0x32
 8005b4a:	f000 fda4 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	753b      	strb	r3, [r7, #20]
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG5_A);
 8005b52:	2124      	movs	r1, #36	; 0x24
 8005b54:	2032      	movs	r0, #50	; 0x32
 8005b56:	f000 fd9e 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	757b      	strb	r3, [r7, #21]
  
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_X_L_A); 
 8005b5e:	2128      	movs	r1, #40	; 0x28
 8005b60:	2032      	movs	r0, #50	; 0x32
 8005b62:	f000 fd98 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005b66:	4603      	mov	r3, r0
 8005b68:	b25b      	sxtb	r3, r3
 8005b6a:	733b      	strb	r3, [r7, #12]
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_X_H_A);
 8005b6c:	2129      	movs	r1, #41	; 0x29
 8005b6e:	2032      	movs	r0, #50	; 0x32
 8005b70:	f000 fd91 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005b74:	4603      	mov	r3, r0
 8005b76:	b25b      	sxtb	r3, r3
 8005b78:	737b      	strb	r3, [r7, #13]
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Y_L_A);
 8005b7a:	212a      	movs	r1, #42	; 0x2a
 8005b7c:	2032      	movs	r0, #50	; 0x32
 8005b7e:	f000 fd8a 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005b82:	4603      	mov	r3, r0
 8005b84:	b25b      	sxtb	r3, r3
 8005b86:	73bb      	strb	r3, [r7, #14]
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Y_H_A);
 8005b88:	212b      	movs	r1, #43	; 0x2b
 8005b8a:	2032      	movs	r0, #50	; 0x32
 8005b8c:	f000 fd83 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005b90:	4603      	mov	r3, r0
 8005b92:	b25b      	sxtb	r3, r3
 8005b94:	73fb      	strb	r3, [r7, #15]
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Z_L_A);
 8005b96:	212c      	movs	r1, #44	; 0x2c
 8005b98:	2032      	movs	r0, #50	; 0x32
 8005b9a:	f000 fd7c 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	b25b      	sxtb	r3, r3
 8005ba2:	743b      	strb	r3, [r7, #16]
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Z_H_A);
 8005ba4:	212d      	movs	r1, #45	; 0x2d
 8005ba6:	2032      	movs	r0, #50	; 0x32
 8005ba8:	f000 fd75 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005bac:	4603      	mov	r3, r0
 8005bae:	b25b      	sxtb	r3, r3
 8005bb0:	747b      	strb	r3, [r7, #17]
  
  /* Check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303AGR_BLE_MSB)) 
 8005bb2:	7d3b      	ldrb	r3, [r7, #20]
 8005bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d123      	bne.n	8005c04 <LSM303AGR_AccReadXYZ+0xd2>
  {
    for(i=0; i<3; i++)
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	77fb      	strb	r3, [r7, #31]
 8005bc0:	e01c      	b.n	8005bfc <LSM303AGR_AccReadXYZ+0xca>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8005bc2:	7ffb      	ldrb	r3, [r7, #31]
 8005bc4:	005b      	lsls	r3, r3, #1
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	3320      	adds	r3, #32
 8005bca:	443b      	add	r3, r7
 8005bcc:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8005bd0:	b29b      	uxth	r3, r3
 8005bd2:	021b      	lsls	r3, r3, #8
 8005bd4:	b29a      	uxth	r2, r3
 8005bd6:	7ffb      	ldrb	r3, [r7, #31]
 8005bd8:	005b      	lsls	r3, r3, #1
 8005bda:	3320      	adds	r3, #32
 8005bdc:	443b      	add	r3, r7
 8005bde:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	4413      	add	r3, r2
 8005be6:	b29a      	uxth	r2, r3
 8005be8:	7ffb      	ldrb	r3, [r7, #31]
 8005bea:	b212      	sxth	r2, r2
 8005bec:	005b      	lsls	r3, r3, #1
 8005bee:	3320      	adds	r3, #32
 8005bf0:	443b      	add	r3, r7
 8005bf2:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 8005bf6:	7ffb      	ldrb	r3, [r7, #31]
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	77fb      	strb	r3, [r7, #31]
 8005bfc:	7ffb      	ldrb	r3, [r7, #31]
 8005bfe:	2b02      	cmp	r3, #2
 8005c00:	d9df      	bls.n	8005bc2 <LSM303AGR_AccReadXYZ+0x90>
 8005c02:	e022      	b.n	8005c4a <LSM303AGR_AccReadXYZ+0x118>
    }
  }
  else /* Big Endian Mode */
  {
    for(i=0; i<3; i++)
 8005c04:	2300      	movs	r3, #0
 8005c06:	77fb      	strb	r3, [r7, #31]
 8005c08:	e01c      	b.n	8005c44 <LSM303AGR_AccReadXYZ+0x112>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 8005c0a:	7ffb      	ldrb	r3, [r7, #31]
 8005c0c:	005b      	lsls	r3, r3, #1
 8005c0e:	3320      	adds	r3, #32
 8005c10:	443b      	add	r3, r7
 8005c12:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	021b      	lsls	r3, r3, #8
 8005c1a:	b29a      	uxth	r2, r3
 8005c1c:	7ffb      	ldrb	r3, [r7, #31]
 8005c1e:	005b      	lsls	r3, r3, #1
 8005c20:	3301      	adds	r3, #1
 8005c22:	3320      	adds	r3, #32
 8005c24:	443b      	add	r3, r7
 8005c26:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	4413      	add	r3, r2
 8005c2e:	b29a      	uxth	r2, r3
 8005c30:	7ffb      	ldrb	r3, [r7, #31]
 8005c32:	b212      	sxth	r2, r2
 8005c34:	005b      	lsls	r3, r3, #1
 8005c36:	3320      	adds	r3, #32
 8005c38:	443b      	add	r3, r7
 8005c3a:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 8005c3e:	7ffb      	ldrb	r3, [r7, #31]
 8005c40:	3301      	adds	r3, #1
 8005c42:	77fb      	strb	r3, [r7, #31]
 8005c44:	7ffb      	ldrb	r3, [r7, #31]
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d9df      	bls.n	8005c0a <LSM303AGR_AccReadXYZ+0xd8>
    }
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL4 */
  switch(ctrlx[0] & LSM303AGR_FULLSCALE_16G)
 8005c4a:	7d3b      	ldrb	r3, [r7, #20]
 8005c4c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005c50:	2b30      	cmp	r3, #48	; 0x30
 8005c52:	d013      	beq.n	8005c7c <LSM303AGR_AccReadXYZ+0x14a>
 8005c54:	2b30      	cmp	r3, #48	; 0x30
 8005c56:	dc14      	bgt.n	8005c82 <LSM303AGR_AccReadXYZ+0x150>
 8005c58:	2b20      	cmp	r3, #32
 8005c5a:	d00c      	beq.n	8005c76 <LSM303AGR_AccReadXYZ+0x144>
 8005c5c:	2b20      	cmp	r3, #32
 8005c5e:	dc10      	bgt.n	8005c82 <LSM303AGR_AccReadXYZ+0x150>
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d002      	beq.n	8005c6a <LSM303AGR_AccReadXYZ+0x138>
 8005c64:	2b10      	cmp	r3, #16
 8005c66:	d003      	beq.n	8005c70 <LSM303AGR_AccReadXYZ+0x13e>
 8005c68:	e00b      	b.n	8005c82 <LSM303AGR_AccReadXYZ+0x150>
  {
  case LSM303AGR_FULLSCALE_2G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_2G;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	77bb      	strb	r3, [r7, #30]
    break;
 8005c6e:	e008      	b.n	8005c82 <LSM303AGR_AccReadXYZ+0x150>
  case LSM303AGR_FULLSCALE_4G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_4G;
 8005c70:	2302      	movs	r3, #2
 8005c72:	77bb      	strb	r3, [r7, #30]
    break;
 8005c74:	e005      	b.n	8005c82 <LSM303AGR_AccReadXYZ+0x150>
  case LSM303AGR_FULLSCALE_8G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_8G;
 8005c76:	2304      	movs	r3, #4
 8005c78:	77bb      	strb	r3, [r7, #30]
    break;
 8005c7a:	e002      	b.n	8005c82 <LSM303AGR_AccReadXYZ+0x150>
  case LSM303AGR_FULLSCALE_16G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_16G;
 8005c7c:	230c      	movs	r3, #12
 8005c7e:	77bb      	strb	r3, [r7, #30]
    break;
 8005c80:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8005c82:	2300      	movs	r3, #0
 8005c84:	77fb      	strb	r3, [r7, #31]
 8005c86:	e014      	b.n	8005cb2 <LSM303AGR_AccReadXYZ+0x180>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8005c88:	7ffb      	ldrb	r3, [r7, #31]
 8005c8a:	005b      	lsls	r3, r3, #1
 8005c8c:	3320      	adds	r3, #32
 8005c8e:	443b      	add	r3, r7
 8005c90:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 8005c94:	b29a      	uxth	r2, r3
 8005c96:	7fbb      	ldrb	r3, [r7, #30]
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	fb12 f303 	smulbb	r3, r2, r3
 8005c9e:	b299      	uxth	r1, r3
 8005ca0:	7ffb      	ldrb	r3, [r7, #31]
 8005ca2:	005b      	lsls	r3, r3, #1
 8005ca4:	687a      	ldr	r2, [r7, #4]
 8005ca6:	4413      	add	r3, r2
 8005ca8:	b20a      	sxth	r2, r1
 8005caa:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8005cac:	7ffb      	ldrb	r3, [r7, #31]
 8005cae:	3301      	adds	r3, #1
 8005cb0:	77fb      	strb	r3, [r7, #31]
 8005cb2:	7ffb      	ldrb	r3, [r7, #31]
 8005cb4:	2b02      	cmp	r3, #2
 8005cb6:	d9e7      	bls.n	8005c88 <LSM303AGR_AccReadXYZ+0x156>
  }
}
 8005cb8:	bf00      	nop
 8005cba:	bf00      	nop
 8005cbc:	3720      	adds	r7, #32
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}

08005cc2 <LSM303AGR_AccFilterClickCmd>:
  *         @arg: LSM303AGR_HPF_CLICK_DISABLE 
  *         @arg: LSM303AGR_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303AGR_AccFilterClickCmd(uint8_t HighPassFilterClickState)
{
 8005cc2:	b580      	push	{r7, lr}
 8005cc4:	b084      	sub	sp, #16
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	4603      	mov	r3, r0
 8005cca:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg = 0x00;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A);
 8005cd0:	2121      	movs	r1, #33	; 0x21
 8005cd2:	2032      	movs	r0, #50	; 0x32
 8005cd4:	f000 fcdf 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= ~(LSM303AGR_HPF_CLICK_ENABLE);
 8005cdc:	7bfb      	ldrb	r3, [r7, #15]
 8005cde:	f023 0304 	bic.w	r3, r3, #4
 8005ce2:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterClickState;
 8005ce4:	7bfa      	ldrb	r2, [r7, #15]
 8005ce6:	79fb      	ldrb	r3, [r7, #7]
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A, tmpreg);
 8005cec:	7bfb      	ldrb	r3, [r7, #15]
 8005cee:	461a      	mov	r2, r3
 8005cf0:	2121      	movs	r1, #33	; 0x21
 8005cf2:	2032      	movs	r0, #50	; 0x32
 8005cf4:	f000 fcbc 	bl	8006670 <COMPASSACCELERO_IO_Write>
}
 8005cf8:	bf00      	nop
 8005cfa:	3710      	adds	r7, #16
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}

08005d00 <LSM303AGR_AccIT1Enable>:
  *         @arg   LSM303AGR_IT1_WTM
  *         @arg   LSM303AGR_IT1_OVERRUN
  * @retval None
  */
void LSM303AGR_AccIT1Enable(uint8_t LSM303AGR_IT)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	4603      	mov	r3, r0
 8005d08:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG3_A);
 8005d0e:	2122      	movs	r1, #34	; 0x22
 8005d10:	2032      	movs	r0, #50	; 0x32
 8005d12:	f000 fcc0 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005d16:	4603      	mov	r3, r0
 8005d18:	73fb      	strb	r3, [r7, #15]
  
  /* Enable IT1 */
  tmpval |= LSM303AGR_IT;
 8005d1a:	7bfa      	ldrb	r2, [r7, #15]
 8005d1c:	79fb      	ldrb	r3, [r7, #7]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG3_A, tmpval);
 8005d22:	7bfb      	ldrb	r3, [r7, #15]
 8005d24:	461a      	mov	r2, r3
 8005d26:	2122      	movs	r1, #34	; 0x22
 8005d28:	2032      	movs	r0, #50	; 0x32
 8005d2a:	f000 fca1 	bl	8006670 <COMPASSACCELERO_IO_Write>
}
 8005d2e:	bf00      	nop
 8005d30:	3710      	adds	r7, #16
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}

08005d36 <LSM303AGR_AccClickITEnable>:
  * @brief  Click interrupt enable
  * @param  ITClick: the selected interrupt to enable
  * @retval None
  */
void LSM303AGR_AccClickITEnable(uint8_t ITClick)
{  
 8005d36:	b580      	push	{r7, lr}
 8005d38:	b084      	sub	sp, #16
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 8005d40:	2300      	movs	r3, #0
 8005d42:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CLICK_CFG_A);
 8005d44:	2138      	movs	r1, #56	; 0x38
 8005d46:	2032      	movs	r0, #50	; 0x32
 8005d48:	f000 fca5 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	73fb      	strb	r3, [r7, #15]
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 8005d50:	7bfa      	ldrb	r2, [r7, #15]
 8005d52:	79fb      	ldrb	r3, [r7, #7]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CLICK_CFG_A, tmpval);
 8005d58:	7bfb      	ldrb	r3, [r7, #15]
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	2138      	movs	r1, #56	; 0x38
 8005d5e:	2032      	movs	r0, #50	; 0x32
 8005d60:	f000 fc86 	bl	8006670 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
 8005d64:	230a      	movs	r3, #10
 8005d66:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CLICK_THS_A, tmpval);
 8005d68:	7bfb      	ldrb	r3, [r7, #15]
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	213a      	movs	r1, #58	; 0x3a
 8005d6e:	2032      	movs	r0, #50	; 0x32
 8005d70:	f000 fc7e 	bl	8006670 <COMPASSACCELERO_IO_Write>
  
  /* Configure Time Limit */
  tmpval = 0x05;
 8005d74:	2305      	movs	r3, #5
 8005d76:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_TIME_LIMIT_A, tmpval);
 8005d78:	7bfb      	ldrb	r3, [r7, #15]
 8005d7a:	461a      	mov	r2, r3
 8005d7c:	213b      	movs	r1, #59	; 0x3b
 8005d7e:	2032      	movs	r0, #50	; 0x32
 8005d80:	f000 fc76 	bl	8006670 <COMPASSACCELERO_IO_Write>
  
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_TIME_LATENCY_A, tmpval);
 8005d84:	7bfb      	ldrb	r3, [r7, #15]
 8005d86:	461a      	mov	r2, r3
 8005d88:	213c      	movs	r1, #60	; 0x3c
 8005d8a:	2032      	movs	r0, #50	; 0x32
 8005d8c:	f000 fc70 	bl	8006670 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Window */
  tmpval = 0x32;
 8005d90:	2332      	movs	r3, #50	; 0x32
 8005d92:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_TIME_WINDOW_A, tmpval);
 8005d94:	7bfb      	ldrb	r3, [r7, #15]
 8005d96:	461a      	mov	r2, r3
 8005d98:	213d      	movs	r1, #61	; 0x3d
 8005d9a:	2032      	movs	r0, #50	; 0x32
 8005d9c:	f000 fc68 	bl	8006670 <COMPASSACCELERO_IO_Write>
}
 8005da0:	bf00      	nop
 8005da2:	3710      	adds	r7, #16
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <LSM303AGR_AccZClickITConfig>:
  * @brief  Click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303AGR_AccZClickITConfig(void)
{  
 8005da8:	b580      	push	{r7, lr}
 8005daa:	af00      	add	r7, sp, #0
  /* Configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 8005dac:	f000 fc32 	bl	8006614 <COMPASSACCELERO_IO_ITConfig>
  
  /* Select click IT as INT1 interrupt */
  LSM303AGR_AccIT1Enable(LSM303AGR_IT1_CLICK);
 8005db0:	2080      	movs	r0, #128	; 0x80
 8005db2:	f7ff ffa5 	bl	8005d00 <LSM303AGR_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303AGR_AccFilterClickCmd(LSM303AGR_HPF_CLICK_ENABLE);
 8005db6:	2004      	movs	r0, #4
 8005db8:	f7ff ff83 	bl	8005cc2 <LSM303AGR_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303AGR_AccClickITEnable(LSM303AGR_Z_SINGLE_CLICK);
 8005dbc:	2010      	movs	r0, #16
 8005dbe:	f7ff ffba 	bl	8005d36 <LSM303AGR_AccClickITEnable>
}
 8005dc2:	bf00      	nop
 8005dc4:	bd80      	pop	{r7, pc}

08005dc6 <LSM303DLHC_AccInit>:
  * @brief  Set LSM303DLHC Initialization.
  * @param  InitStruct: Init parameters
  * @retval None
  */
void LSM303DLHC_AccInit(uint16_t InitStruct)
{  
 8005dc6:	b580      	push	{r7, lr}
 8005dc8:	b084      	sub	sp, #16
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	4603      	mov	r3, r0
 8005dce:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	73fb      	strb	r3, [r7, #15]
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 8005dd4:	f000 fbd4 	bl	8006580 <COMPASSACCELERO_IO_Init>
  
  /* Write value to ACC MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8005dd8:	88fb      	ldrh	r3, [r7, #6]
 8005dda:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
 8005ddc:	7bfb      	ldrb	r3, [r7, #15]
 8005dde:	461a      	mov	r2, r3
 8005de0:	2120      	movs	r1, #32
 8005de2:	2032      	movs	r0, #50	; 0x32
 8005de4:	f000 fc44 	bl	8006670 <COMPASSACCELERO_IO_Write>
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
 8005de8:	2300      	movs	r3, #0
 8005dea:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 8005dec:	7bfb      	ldrb	r3, [r7, #15]
 8005dee:	461a      	mov	r2, r3
 8005df0:	2123      	movs	r1, #35	; 0x23
 8005df2:	2032      	movs	r0, #50	; 0x32
 8005df4:	f000 fc3c 	bl	8006670 <COMPASSACCELERO_IO_Write>
}
 8005df8:	bf00      	nop
 8005dfa:	3710      	adds	r7, #16
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <LSM303DLHC_AccDeInit>:
  * @brief  LSM303DLHC De-initialization.
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccDeInit(void)
{  
 8005e00:	b480      	push	{r7}
 8005e02:	af00      	add	r7, sp, #0
}
 8005e04:	bf00      	nop
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr

08005e0e <LSM303DLHC_AccReadID>:
  * @brief  Read LSM303DLHC ID.
  * @param  None
  * @retval ID 
  */
uint8_t LSM303DLHC_AccReadID(void)
{  
 8005e0e:	b580      	push	{r7, lr}
 8005e10:	b082      	sub	sp, #8
 8005e12:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8005e14:	2300      	movs	r3, #0
 8005e16:	71fb      	strb	r3, [r7, #7]
  
  /* Low level init */
  COMPASSACCELERO_IO_Init();
 8005e18:	f000 fbb2 	bl	8006580 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 8005e1c:	210f      	movs	r1, #15
 8005e1e:	2032      	movs	r0, #50	; 0x32
 8005e20:	f000 fc39 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005e24:	4603      	mov	r3, r0
 8005e26:	71fb      	strb	r3, [r7, #7]
  
  return ctrl;
 8005e28:	79fb      	ldrb	r3, [r7, #7]
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3708      	adds	r7, #8
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}

08005e32 <LSM303DLHC_AccRebootCmd>:
  * @brief  Reboot memory content of LSM303DLHC
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccRebootCmd(void)
{
 8005e32:	b580      	push	{r7, lr}
 8005e34:	b082      	sub	sp, #8
 8005e36:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8005e38:	2124      	movs	r1, #36	; 0x24
 8005e3a:	2032      	movs	r0, #50	; 0x32
 8005e3c:	f000 fc2b 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005e40:	4603      	mov	r3, r0
 8005e42:	71fb      	strb	r3, [r7, #7]
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
 8005e44:	79fb      	ldrb	r3, [r7, #7]
 8005e46:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005e4a:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to ACC MEMS CTRL_REG5 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 8005e4c:	79fb      	ldrb	r3, [r7, #7]
 8005e4e:	461a      	mov	r2, r3
 8005e50:	2124      	movs	r1, #36	; 0x24
 8005e52:	2032      	movs	r0, #50	; 0x32
 8005e54:	f000 fc0c 	bl	8006670 <COMPASSACCELERO_IO_Write>
}
 8005e58:	bf00      	nop
 8005e5a:	3708      	adds	r7, #8
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <LSM303DLHC_AccFilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	4603      	mov	r3, r0
 8005e68:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8005e6a:	2121      	movs	r1, #33	; 0x21
 8005e6c:	2032      	movs	r0, #50	; 0x32
 8005e6e:	f000 fc12 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005e72:	4603      	mov	r3, r0
 8005e74:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0x0C;
 8005e76:	7bfb      	ldrb	r3, [r7, #15]
 8005e78:	f003 030c 	and.w	r3, r3, #12
 8005e7c:	73fb      	strb	r3, [r7, #15]
  tmpreg |= FilterStruct;
 8005e7e:	7bfa      	ldrb	r2, [r7, #15]
 8005e80:	79fb      	ldrb	r3, [r7, #7]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8005e86:	7bfb      	ldrb	r3, [r7, #15]
 8005e88:	461a      	mov	r2, r3
 8005e8a:	2121      	movs	r1, #33	; 0x21
 8005e8c:	2032      	movs	r0, #50	; 0x32
 8005e8e:	f000 fbef 	bl	8006670 <COMPASSACCELERO_IO_Write>
}
 8005e92:	bf00      	nop
 8005e94:	3710      	adds	r7, #16
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}

08005e9a <LSM303DLHC_AccFilterCmd>:
  *         @arg: LSM303DLHC_HIGHPASSFILTER_DISABLE 
  *         @arg: LSM303DLHC_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
{
 8005e9a:	b580      	push	{r7, lr}
 8005e9c:	b084      	sub	sp, #16
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8005ea4:	2121      	movs	r1, #33	; 0x21
 8005ea6:	2032      	movs	r0, #50	; 0x32
 8005ea8:	f000 fbf5 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005eac:	4603      	mov	r3, r0
 8005eae:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0xF7;
 8005eb0:	7bfb      	ldrb	r3, [r7, #15]
 8005eb2:	f023 0308 	bic.w	r3, r3, #8
 8005eb6:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 8005eb8:	7bfa      	ldrb	r2, [r7, #15]
 8005eba:	79fb      	ldrb	r3, [r7, #7]
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8005ec0:	7bfb      	ldrb	r3, [r7, #15]
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	2121      	movs	r1, #33	; 0x21
 8005ec6:	2032      	movs	r0, #50	; 0x32
 8005ec8:	f000 fbd2 	bl	8006670 <COMPASSACCELERO_IO_Write>
}
 8005ecc:	bf00      	nop
 8005ece:	3710      	adds	r7, #16
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}

08005ed4 <LSM303DLHC_AccReadXYZ>:
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b088      	sub	sp, #32
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
 8005edc:	2300      	movs	r3, #0
 8005ede:	82bb      	strh	r3, [r7, #20]
  int8_t buffer[6];
  uint8_t i = 0;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	77fb      	strb	r3, [r7, #31]
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	77bb      	strb	r3, [r7, #30]
  
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8005ee8:	2123      	movs	r1, #35	; 0x23
 8005eea:	2032      	movs	r0, #50	; 0x32
 8005eec:	f000 fbd3 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	753b      	strb	r3, [r7, #20]
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8005ef4:	2124      	movs	r1, #36	; 0x24
 8005ef6:	2032      	movs	r0, #50	; 0x32
 8005ef8:	f000 fbcd 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005efc:	4603      	mov	r3, r0
 8005efe:	757b      	strb	r3, [r7, #21]
  
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 8005f00:	2128      	movs	r1, #40	; 0x28
 8005f02:	2032      	movs	r0, #50	; 0x32
 8005f04:	f000 fbc7 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	b25b      	sxtb	r3, r3
 8005f0c:	733b      	strb	r3, [r7, #12]
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8005f0e:	2129      	movs	r1, #41	; 0x29
 8005f10:	2032      	movs	r0, #50	; 0x32
 8005f12:	f000 fbc0 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005f16:	4603      	mov	r3, r0
 8005f18:	b25b      	sxtb	r3, r3
 8005f1a:	737b      	strb	r3, [r7, #13]
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8005f1c:	212a      	movs	r1, #42	; 0x2a
 8005f1e:	2032      	movs	r0, #50	; 0x32
 8005f20:	f000 fbb9 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005f24:	4603      	mov	r3, r0
 8005f26:	b25b      	sxtb	r3, r3
 8005f28:	73bb      	strb	r3, [r7, #14]
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8005f2a:	212b      	movs	r1, #43	; 0x2b
 8005f2c:	2032      	movs	r0, #50	; 0x32
 8005f2e:	f000 fbb2 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005f32:	4603      	mov	r3, r0
 8005f34:	b25b      	sxtb	r3, r3
 8005f36:	73fb      	strb	r3, [r7, #15]
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8005f38:	212c      	movs	r1, #44	; 0x2c
 8005f3a:	2032      	movs	r0, #50	; 0x32
 8005f3c:	f000 fbab 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005f40:	4603      	mov	r3, r0
 8005f42:	b25b      	sxtb	r3, r3
 8005f44:	743b      	strb	r3, [r7, #16]
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8005f46:	212d      	movs	r1, #45	; 0x2d
 8005f48:	2032      	movs	r0, #50	; 0x32
 8005f4a:	f000 fba4 	bl	8006696 <COMPASSACCELERO_IO_Read>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	b25b      	sxtb	r3, r3
 8005f52:	747b      	strb	r3, [r7, #17]
  
  /* Check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
 8005f54:	7d3b      	ldrb	r3, [r7, #20]
 8005f56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d123      	bne.n	8005fa6 <LSM303DLHC_AccReadXYZ+0xd2>
  {
    for(i=0; i<3; i++)
 8005f5e:	2300      	movs	r3, #0
 8005f60:	77fb      	strb	r3, [r7, #31]
 8005f62:	e01c      	b.n	8005f9e <LSM303DLHC_AccReadXYZ+0xca>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8005f64:	7ffb      	ldrb	r3, [r7, #31]
 8005f66:	005b      	lsls	r3, r3, #1
 8005f68:	3301      	adds	r3, #1
 8005f6a:	3320      	adds	r3, #32
 8005f6c:	443b      	add	r3, r7
 8005f6e:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	021b      	lsls	r3, r3, #8
 8005f76:	b29a      	uxth	r2, r3
 8005f78:	7ffb      	ldrb	r3, [r7, #31]
 8005f7a:	005b      	lsls	r3, r3, #1
 8005f7c:	3320      	adds	r3, #32
 8005f7e:	443b      	add	r3, r7
 8005f80:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	4413      	add	r3, r2
 8005f88:	b29a      	uxth	r2, r3
 8005f8a:	7ffb      	ldrb	r3, [r7, #31]
 8005f8c:	b212      	sxth	r2, r2
 8005f8e:	005b      	lsls	r3, r3, #1
 8005f90:	3320      	adds	r3, #32
 8005f92:	443b      	add	r3, r7
 8005f94:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 8005f98:	7ffb      	ldrb	r3, [r7, #31]
 8005f9a:	3301      	adds	r3, #1
 8005f9c:	77fb      	strb	r3, [r7, #31]
 8005f9e:	7ffb      	ldrb	r3, [r7, #31]
 8005fa0:	2b02      	cmp	r3, #2
 8005fa2:	d9df      	bls.n	8005f64 <LSM303DLHC_AccReadXYZ+0x90>
 8005fa4:	e022      	b.n	8005fec <LSM303DLHC_AccReadXYZ+0x118>
    }
  }
  else /* Big Endian Mode */
  {
    for(i=0; i<3; i++)
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	77fb      	strb	r3, [r7, #31]
 8005faa:	e01c      	b.n	8005fe6 <LSM303DLHC_AccReadXYZ+0x112>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 8005fac:	7ffb      	ldrb	r3, [r7, #31]
 8005fae:	005b      	lsls	r3, r3, #1
 8005fb0:	3320      	adds	r3, #32
 8005fb2:	443b      	add	r3, r7
 8005fb4:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	021b      	lsls	r3, r3, #8
 8005fbc:	b29a      	uxth	r2, r3
 8005fbe:	7ffb      	ldrb	r3, [r7, #31]
 8005fc0:	005b      	lsls	r3, r3, #1
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	3320      	adds	r3, #32
 8005fc6:	443b      	add	r3, r7
 8005fc8:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	4413      	add	r3, r2
 8005fd0:	b29a      	uxth	r2, r3
 8005fd2:	7ffb      	ldrb	r3, [r7, #31]
 8005fd4:	b212      	sxth	r2, r2
 8005fd6:	005b      	lsls	r3, r3, #1
 8005fd8:	3320      	adds	r3, #32
 8005fda:	443b      	add	r3, r7
 8005fdc:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 8005fe0:	7ffb      	ldrb	r3, [r7, #31]
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	77fb      	strb	r3, [r7, #31]
 8005fe6:	7ffb      	ldrb	r3, [r7, #31]
 8005fe8:	2b02      	cmp	r3, #2
 8005fea:	d9df      	bls.n	8005fac <LSM303DLHC_AccReadXYZ+0xd8>
    }
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL4 */
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 8005fec:	7d3b      	ldrb	r3, [r7, #20]
 8005fee:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005ff2:	2b30      	cmp	r3, #48	; 0x30
 8005ff4:	d013      	beq.n	800601e <LSM303DLHC_AccReadXYZ+0x14a>
 8005ff6:	2b30      	cmp	r3, #48	; 0x30
 8005ff8:	dc14      	bgt.n	8006024 <LSM303DLHC_AccReadXYZ+0x150>
 8005ffa:	2b20      	cmp	r3, #32
 8005ffc:	d00c      	beq.n	8006018 <LSM303DLHC_AccReadXYZ+0x144>
 8005ffe:	2b20      	cmp	r3, #32
 8006000:	dc10      	bgt.n	8006024 <LSM303DLHC_AccReadXYZ+0x150>
 8006002:	2b00      	cmp	r3, #0
 8006004:	d002      	beq.n	800600c <LSM303DLHC_AccReadXYZ+0x138>
 8006006:	2b10      	cmp	r3, #16
 8006008:	d003      	beq.n	8006012 <LSM303DLHC_AccReadXYZ+0x13e>
 800600a:	e00b      	b.n	8006024 <LSM303DLHC_AccReadXYZ+0x150>
  {
  case LSM303DLHC_FULLSCALE_2G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 800600c:	2301      	movs	r3, #1
 800600e:	77bb      	strb	r3, [r7, #30]
    break;
 8006010:	e008      	b.n	8006024 <LSM303DLHC_AccReadXYZ+0x150>
  case LSM303DLHC_FULLSCALE_4G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_4G;
 8006012:	2302      	movs	r3, #2
 8006014:	77bb      	strb	r3, [r7, #30]
    break;
 8006016:	e005      	b.n	8006024 <LSM303DLHC_AccReadXYZ+0x150>
  case LSM303DLHC_FULLSCALE_8G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_8G;
 8006018:	2304      	movs	r3, #4
 800601a:	77bb      	strb	r3, [r7, #30]
    break;
 800601c:	e002      	b.n	8006024 <LSM303DLHC_AccReadXYZ+0x150>
  case LSM303DLHC_FULLSCALE_16G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_16G;
 800601e:	230c      	movs	r3, #12
 8006020:	77bb      	strb	r3, [r7, #30]
    break;
 8006022:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8006024:	2300      	movs	r3, #0
 8006026:	77fb      	strb	r3, [r7, #31]
 8006028:	e014      	b.n	8006054 <LSM303DLHC_AccReadXYZ+0x180>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 800602a:	7ffb      	ldrb	r3, [r7, #31]
 800602c:	005b      	lsls	r3, r3, #1
 800602e:	3320      	adds	r3, #32
 8006030:	443b      	add	r3, r7
 8006032:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 8006036:	b29a      	uxth	r2, r3
 8006038:	7fbb      	ldrb	r3, [r7, #30]
 800603a:	b29b      	uxth	r3, r3
 800603c:	fb12 f303 	smulbb	r3, r2, r3
 8006040:	b299      	uxth	r1, r3
 8006042:	7ffb      	ldrb	r3, [r7, #31]
 8006044:	005b      	lsls	r3, r3, #1
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	4413      	add	r3, r2
 800604a:	b20a      	sxth	r2, r1
 800604c:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 800604e:	7ffb      	ldrb	r3, [r7, #31]
 8006050:	3301      	adds	r3, #1
 8006052:	77fb      	strb	r3, [r7, #31]
 8006054:	7ffb      	ldrb	r3, [r7, #31]
 8006056:	2b02      	cmp	r3, #2
 8006058:	d9e7      	bls.n	800602a <LSM303DLHC_AccReadXYZ+0x156>
  }
}
 800605a:	bf00      	nop
 800605c:	bf00      	nop
 800605e:	3720      	adds	r7, #32
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}

08006064 <LSM303DLHC_AccFilterClickCmd>:
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	4603      	mov	r3, r0
 800606c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg = 0x00;
 800606e:	2300      	movs	r3, #0
 8006070:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8006072:	2121      	movs	r1, #33	; 0x21
 8006074:	2032      	movs	r0, #50	; 0x32
 8006076:	f000 fb0e 	bl	8006696 <COMPASSACCELERO_IO_Read>
 800607a:	4603      	mov	r3, r0
 800607c:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);
 800607e:	7bfb      	ldrb	r3, [r7, #15]
 8006080:	f023 0304 	bic.w	r3, r3, #4
 8006084:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterClickState;
 8006086:	7bfa      	ldrb	r2, [r7, #15]
 8006088:	79fb      	ldrb	r3, [r7, #7]
 800608a:	4313      	orrs	r3, r2
 800608c:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 800608e:	7bfb      	ldrb	r3, [r7, #15]
 8006090:	461a      	mov	r2, r3
 8006092:	2121      	movs	r1, #33	; 0x21
 8006094:	2032      	movs	r0, #50	; 0x32
 8006096:	f000 faeb 	bl	8006670 <COMPASSACCELERO_IO_Write>
}
 800609a:	bf00      	nop
 800609c:	3710      	adds	r7, #16
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}

080060a2 <LSM303DLHC_AccIT1Enable>:
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 80060a2:	b580      	push	{r7, lr}
 80060a4:	b084      	sub	sp, #16
 80060a6:	af00      	add	r7, sp, #0
 80060a8:	4603      	mov	r3, r0
 80060aa:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 80060ac:	2300      	movs	r3, #0
 80060ae:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 80060b0:	2122      	movs	r1, #34	; 0x22
 80060b2:	2032      	movs	r0, #50	; 0x32
 80060b4:	f000 faef 	bl	8006696 <COMPASSACCELERO_IO_Read>
 80060b8:	4603      	mov	r3, r0
 80060ba:	73fb      	strb	r3, [r7, #15]
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
 80060bc:	7bfa      	ldrb	r2, [r7, #15]
 80060be:	79fb      	ldrb	r3, [r7, #7]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 80060c4:	7bfb      	ldrb	r3, [r7, #15]
 80060c6:	461a      	mov	r2, r3
 80060c8:	2122      	movs	r1, #34	; 0x22
 80060ca:	2032      	movs	r0, #50	; 0x32
 80060cc:	f000 fad0 	bl	8006670 <COMPASSACCELERO_IO_Write>
}
 80060d0:	bf00      	nop
 80060d2:	3710      	adds	r7, #16
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}

080060d8 <LSM303DLHC_AccClickITEnable>:
  * @brief  Click interrupt enable
  * @param  ITClick: the selected interrupt to enable
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 80060d8:	b580      	push	{r7, lr}
 80060da:	b084      	sub	sp, #16
 80060dc:	af00      	add	r7, sp, #0
 80060de:	4603      	mov	r3, r0
 80060e0:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 80060e2:	2300      	movs	r3, #0
 80060e4:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 80060e6:	2138      	movs	r1, #56	; 0x38
 80060e8:	2032      	movs	r0, #50	; 0x32
 80060ea:	f000 fad4 	bl	8006696 <COMPASSACCELERO_IO_Read>
 80060ee:	4603      	mov	r3, r0
 80060f0:	73fb      	strb	r3, [r7, #15]
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 80060f2:	7bfa      	ldrb	r2, [r7, #15]
 80060f4:	79fb      	ldrb	r3, [r7, #7]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A, tmpval);
 80060fa:	7bfb      	ldrb	r3, [r7, #15]
 80060fc:	461a      	mov	r2, r3
 80060fe:	2138      	movs	r1, #56	; 0x38
 8006100:	2032      	movs	r0, #50	; 0x32
 8006102:	f000 fab5 	bl	8006670 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
 8006106:	230a      	movs	r3, #10
 8006108:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_THS_A, tmpval);
 800610a:	7bfb      	ldrb	r3, [r7, #15]
 800610c:	461a      	mov	r2, r3
 800610e:	213a      	movs	r1, #58	; 0x3a
 8006110:	2032      	movs	r0, #50	; 0x32
 8006112:	f000 faad 	bl	8006670 <COMPASSACCELERO_IO_Write>
  
  /* Configure Time Limit */
  tmpval = 0x05;
 8006116:	2305      	movs	r3, #5
 8006118:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LIMIT_A, tmpval);
 800611a:	7bfb      	ldrb	r3, [r7, #15]
 800611c:	461a      	mov	r2, r3
 800611e:	213b      	movs	r1, #59	; 0x3b
 8006120:	2032      	movs	r0, #50	; 0x32
 8006122:	f000 faa5 	bl	8006670 <COMPASSACCELERO_IO_Write>
  
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);
 8006126:	7bfb      	ldrb	r3, [r7, #15]
 8006128:	461a      	mov	r2, r3
 800612a:	213c      	movs	r1, #60	; 0x3c
 800612c:	2032      	movs	r0, #50	; 0x32
 800612e:	f000 fa9f 	bl	8006670 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Window */
  tmpval = 0x32;
 8006132:	2332      	movs	r3, #50	; 0x32
 8006134:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 8006136:	7bfb      	ldrb	r3, [r7, #15]
 8006138:	461a      	mov	r2, r3
 800613a:	213d      	movs	r1, #61	; 0x3d
 800613c:	2032      	movs	r0, #50	; 0x32
 800613e:	f000 fa97 	bl	8006670 <COMPASSACCELERO_IO_Write>
}
 8006142:	bf00      	nop
 8006144:	3710      	adds	r7, #16
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}

0800614a <LSM303DLHC_AccZClickITConfig>:
  * @brief  Click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccZClickITConfig(void)
{  
 800614a:	b580      	push	{r7, lr}
 800614c:	af00      	add	r7, sp, #0
  /* Configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 800614e:	f000 fa61 	bl	8006614 <COMPASSACCELERO_IO_ITConfig>
  
  /* Select click IT as INT1 interrupt */
  LSM303DLHC_AccIT1Enable(LSM303DLHC_IT1_CLICK);
 8006152:	2080      	movs	r0, #128	; 0x80
 8006154:	f7ff ffa5 	bl	80060a2 <LSM303DLHC_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
 8006158:	2004      	movs	r0, #4
 800615a:	f7ff ff83 	bl	8006064 <LSM303DLHC_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 800615e:	2010      	movs	r0, #16
 8006160:	f7ff ffba 	bl	80060d8 <LSM303DLHC_AccClickITEnable>
}
 8006164:	bf00      	nop
 8006166:	bd80      	pop	{r7, pc}

08006168 <I2Cx_MspInit>:
  * @brief Discovery I2Cx MSP Initialization
  * @param hi2c I2C handle
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b08a      	sub	sp, #40	; 0x28
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 8006170:	4b15      	ldr	r3, [pc, #84]	; (80061c8 <I2Cx_MspInit+0x60>)
 8006172:	695b      	ldr	r3, [r3, #20]
 8006174:	4a14      	ldr	r2, [pc, #80]	; (80061c8 <I2Cx_MspInit+0x60>)
 8006176:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800617a:	6153      	str	r3, [r2, #20]
 800617c:	4b12      	ldr	r3, [pc, #72]	; (80061c8 <I2Cx_MspInit+0x60>)
 800617e:	695b      	ldr	r3, [r3, #20]
 8006180:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006184:	613b      	str	r3, [r7, #16]
 8006186:	693b      	ldr	r3, [r7, #16]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
 8006188:	23c0      	movs	r3, #192	; 0xc0
 800618a:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800618c:	2302      	movs	r3, #2
 800618e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 8006190:	2302      	movs	r3, #2
 8006192:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8006194:	2303      	movs	r3, #3
 8006196:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 8006198:	2304      	movs	r3, #4
 800619a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 800619c:	f107 0314 	add.w	r3, r7, #20
 80061a0:	4619      	mov	r1, r3
 80061a2:	480a      	ldr	r0, [pc, #40]	; (80061cc <I2Cx_MspInit+0x64>)
 80061a4:	f7fb fcb0 	bl	8001b08 <HAL_GPIO_Init>

  /* Enable the I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80061a8:	4b07      	ldr	r3, [pc, #28]	; (80061c8 <I2Cx_MspInit+0x60>)
 80061aa:	69db      	ldr	r3, [r3, #28]
 80061ac:	4a06      	ldr	r2, [pc, #24]	; (80061c8 <I2Cx_MspInit+0x60>)
 80061ae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80061b2:	61d3      	str	r3, [r2, #28]
 80061b4:	4b04      	ldr	r3, [pc, #16]	; (80061c8 <I2Cx_MspInit+0x60>)
 80061b6:	69db      	ldr	r3, [r3, #28]
 80061b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061bc:	60fb      	str	r3, [r7, #12]
 80061be:	68fb      	ldr	r3, [r7, #12]
}
 80061c0:	bf00      	nop
 80061c2:	3728      	adds	r7, #40	; 0x28
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd80      	pop	{r7, pc}
 80061c8:	40021000 	.word	0x40021000
 80061cc:	48000400 	.word	0x48000400

080061d0 <I2Cx_Init>:
/**
  * @brief Discovery I2Cx Bus initialization
  * @retval None
  */
static void I2Cx_Init(void)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80061d4:	4811      	ldr	r0, [pc, #68]	; (800621c <I2Cx_Init+0x4c>)
 80061d6:	f7fc f9f1 	bl	80025bc <HAL_I2C_GetState>
 80061da:	4603      	mov	r3, r0
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d11a      	bne.n	8006216 <I2Cx_Init+0x46>
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
 80061e0:	4b0e      	ldr	r3, [pc, #56]	; (800621c <I2Cx_Init+0x4c>)
 80061e2:	4a0f      	ldr	r2, [pc, #60]	; (8006220 <I2Cx_Init+0x50>)
 80061e4:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
 80061e6:	4b0d      	ldr	r3, [pc, #52]	; (800621c <I2Cx_Init+0x4c>)
 80061e8:	2232      	movs	r2, #50	; 0x32
 80061ea:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80061ec:	4b0b      	ldr	r3, [pc, #44]	; (800621c <I2Cx_Init+0x4c>)
 80061ee:	2201      	movs	r2, #1
 80061f0:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80061f2:	4b0a      	ldr	r3, [pc, #40]	; (800621c <I2Cx_Init+0x4c>)
 80061f4:	2200      	movs	r2, #0
 80061f6:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.OwnAddress2 = 0;
 80061f8:	4b08      	ldr	r3, [pc, #32]	; (800621c <I2Cx_Init+0x4c>)
 80061fa:	2200      	movs	r2, #0
 80061fc:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80061fe:	4b07      	ldr	r3, [pc, #28]	; (800621c <I2Cx_Init+0x4c>)
 8006200:	2200      	movs	r2, #0
 8006202:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;	
 8006204:	4b05      	ldr	r3, [pc, #20]	; (800621c <I2Cx_Init+0x4c>)
 8006206:	2200      	movs	r2, #0
 8006208:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 800620a:	4804      	ldr	r0, [pc, #16]	; (800621c <I2Cx_Init+0x4c>)
 800620c:	f7ff ffac 	bl	8006168 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8006210:	4802      	ldr	r0, [pc, #8]	; (800621c <I2Cx_Init+0x4c>)
 8006212:	f7fb fee7 	bl	8001fe4 <HAL_I2C_Init>
  }
}
 8006216:	bf00      	nop
 8006218:	bd80      	pop	{r7, pc}
 800621a:	bf00      	nop
 800621c:	20000724 	.word	0x20000724
 8006220:	40005400 	.word	0x40005400

08006224 <I2Cx_WriteData>:
  * @param  Reg The target register address to write
  * @param  Value The target register value to be written 
  * @retval  None
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b088      	sub	sp, #32
 8006228:	af04      	add	r7, sp, #16
 800622a:	4603      	mov	r3, r0
 800622c:	80fb      	strh	r3, [r7, #6]
 800622e:	460b      	mov	r3, r1
 8006230:	717b      	strb	r3, [r7, #5]
 8006232:	4613      	mov	r3, r2
 8006234:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006236:	2300      	movs	r3, #0
 8006238:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 800623a:	797b      	ldrb	r3, [r7, #5]
 800623c:	b29a      	uxth	r2, r3
 800623e:	4b0b      	ldr	r3, [pc, #44]	; (800626c <I2Cx_WriteData+0x48>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	88f9      	ldrh	r1, [r7, #6]
 8006244:	9302      	str	r3, [sp, #8]
 8006246:	2301      	movs	r3, #1
 8006248:	9301      	str	r3, [sp, #4]
 800624a:	1d3b      	adds	r3, r7, #4
 800624c:	9300      	str	r3, [sp, #0]
 800624e:	2301      	movs	r3, #1
 8006250:	4807      	ldr	r0, [pc, #28]	; (8006270 <I2Cx_WriteData+0x4c>)
 8006252:	f7fb ff85 	bl	8002160 <HAL_I2C_Mem_Write>
 8006256:	4603      	mov	r3, r0
 8006258:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800625a:	7bfb      	ldrb	r3, [r7, #15]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d001      	beq.n	8006264 <I2Cx_WriteData+0x40>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8006260:	f000 f834 	bl	80062cc <I2Cx_Error>
  }
}
 8006264:	bf00      	nop
 8006266:	3710      	adds	r7, #16
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	20000120 	.word	0x20000120
 8006270:	20000724 	.word	0x20000724

08006274 <I2Cx_ReadData>:
  * @param  Addr Device address on BUS Bus.  
  * @param  Reg The target register address to write
  * @retval Data read at register @
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b088      	sub	sp, #32
 8006278:	af04      	add	r7, sp, #16
 800627a:	4603      	mov	r3, r0
 800627c:	460a      	mov	r2, r1
 800627e:	80fb      	strh	r3, [r7, #6]
 8006280:	4613      	mov	r3, r2
 8006282:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8006284:	2300      	movs	r3, #0
 8006286:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8006288:	2300      	movs	r3, #0
 800628a:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 800628c:	797b      	ldrb	r3, [r7, #5]
 800628e:	b29a      	uxth	r2, r3
 8006290:	4b0c      	ldr	r3, [pc, #48]	; (80062c4 <I2Cx_ReadData+0x50>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	88f9      	ldrh	r1, [r7, #6]
 8006296:	9302      	str	r3, [sp, #8]
 8006298:	2301      	movs	r3, #1
 800629a:	9301      	str	r3, [sp, #4]
 800629c:	f107 030e 	add.w	r3, r7, #14
 80062a0:	9300      	str	r3, [sp, #0]
 80062a2:	2301      	movs	r3, #1
 80062a4:	4808      	ldr	r0, [pc, #32]	; (80062c8 <I2Cx_ReadData+0x54>)
 80062a6:	f7fc f86f 	bl	8002388 <HAL_I2C_Mem_Read>
 80062aa:	4603      	mov	r3, r0
 80062ac:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 80062ae:	7bfb      	ldrb	r3, [r7, #15]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d001      	beq.n	80062b8 <I2Cx_ReadData+0x44>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 80062b4:	f000 f80a 	bl	80062cc <I2Cx_Error>
  
  }
  return value;
 80062b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3710      	adds	r7, #16
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	20000120 	.word	0x20000120
 80062c8:	20000724 	.word	0x20000724

080062cc <I2Cx_Error>:
/**
  * @brief I2C3 error treatment function
  * @retval None
  */
static void I2Cx_Error (void)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	af00      	add	r7, sp, #0
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 80062d0:	4803      	ldr	r0, [pc, #12]	; (80062e0 <I2Cx_Error+0x14>)
 80062d2:	f7fb ff16 	bl	8002102 <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 80062d6:	f7ff ff7b 	bl	80061d0 <I2Cx_Init>
}
 80062da:	bf00      	nop
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	bf00      	nop
 80062e0:	20000724 	.word	0x20000724

080062e4 <SPIx_Init>:
/**
  * @brief SPIx Bus initialization
  * @retval None
  */
static void SPIx_Init(void)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80062e8:	481a      	ldr	r0, [pc, #104]	; (8006354 <SPIx_Init+0x70>)
 80062ea:	f7fe fc60 	bl	8004bae <HAL_SPI_GetState>
 80062ee:	4603      	mov	r3, r0
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d12c      	bne.n	800634e <SPIx_Init+0x6a>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 80062f4:	4b17      	ldr	r3, [pc, #92]	; (8006354 <SPIx_Init+0x70>)
 80062f6:	4a18      	ldr	r2, [pc, #96]	; (8006358 <SPIx_Init+0x74>)
 80062f8:	601a      	str	r2, [r3, #0]
      to verify these constraints:
      ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80062fa:	4b16      	ldr	r3, [pc, #88]	; (8006354 <SPIx_Init+0x70>)
 80062fc:	2218      	movs	r2, #24
 80062fe:	61da      	str	r2, [r3, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
 8006300:	4b14      	ldr	r3, [pc, #80]	; (8006354 <SPIx_Init+0x70>)
 8006302:	2200      	movs	r2, #0
 8006304:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006306:	4b13      	ldr	r3, [pc, #76]	; (8006354 <SPIx_Init+0x70>)
 8006308:	2200      	movs	r2, #0
 800630a:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 800630c:	4b11      	ldr	r3, [pc, #68]	; (8006354 <SPIx_Init+0x70>)
 800630e:	2200      	movs	r2, #0
 8006310:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006312:	4b10      	ldr	r3, [pc, #64]	; (8006354 <SPIx_Init+0x70>)
 8006314:	2200      	movs	r2, #0
 8006316:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial = 7;
 8006318:	4b0e      	ldr	r3, [pc, #56]	; (8006354 <SPIx_Init+0x70>)
 800631a:	2207      	movs	r2, #7
 800631c:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 800631e:	4b0d      	ldr	r3, [pc, #52]	; (8006354 <SPIx_Init+0x70>)
 8006320:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006324:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006326:	4b0b      	ldr	r3, [pc, #44]	; (8006354 <SPIx_Init+0x70>)
 8006328:	2200      	movs	r2, #0
 800632a:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 800632c:	4b09      	ldr	r3, [pc, #36]	; (8006354 <SPIx_Init+0x70>)
 800632e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006332:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLE;
 8006334:	4b07      	ldr	r3, [pc, #28]	; (8006354 <SPIx_Init+0x70>)
 8006336:	2200      	movs	r2, #0
 8006338:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 800633a:	4b06      	ldr	r3, [pc, #24]	; (8006354 <SPIx_Init+0x70>)
 800633c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006340:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 8006342:	4804      	ldr	r0, [pc, #16]	; (8006354 <SPIx_Init+0x70>)
 8006344:	f000 f836 	bl	80063b4 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8006348:	4802      	ldr	r0, [pc, #8]	; (8006354 <SPIx_Init+0x70>)
 800634a:	f7fe f93b 	bl	80045c4 <HAL_SPI_Init>
  }
}
 800634e:	bf00      	nop
 8006350:	bd80      	pop	{r7, pc}
 8006352:	bf00      	nop
 8006354:	200006c0 	.word	0x200006c0
 8006358:	40013000 	.word	0x40013000

0800635c <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b086      	sub	sp, #24
 8006360:	af02      	add	r7, sp, #8
 8006362:	4603      	mov	r3, r0
 8006364:	71fb      	strb	r3, [r7, #7]

  uint8_t receivedbyte = 0;
 8006366:	2300      	movs	r3, #0
 8006368:	73fb      	strb	r3, [r7, #15]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 800636a:	4b0a      	ldr	r3, [pc, #40]	; (8006394 <SPIx_WriteRead+0x38>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f107 020f 	add.w	r2, r7, #15
 8006372:	1df9      	adds	r1, r7, #7
 8006374:	9300      	str	r3, [sp, #0]
 8006376:	2301      	movs	r3, #1
 8006378:	4807      	ldr	r0, [pc, #28]	; (8006398 <SPIx_WriteRead+0x3c>)
 800637a:	f7fe f9f6 	bl	800476a <HAL_SPI_TransmitReceive>
 800637e:	4603      	mov	r3, r0
 8006380:	2b00      	cmp	r3, #0
 8006382:	d001      	beq.n	8006388 <SPIx_WriteRead+0x2c>
  {
    SPIx_Error();
 8006384:	f000 f80a 	bl	800639c <SPIx_Error>
  }
  
  return receivedbyte;
 8006388:	7bfb      	ldrb	r3, [r7, #15]
}
 800638a:	4618      	mov	r0, r3
 800638c:	3710      	adds	r7, #16
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop
 8006394:	2000011c 	.word	0x2000011c
 8006398:	200006c0 	.word	0x200006c0

0800639c <SPIx_Error>:
/**
  * @brief SPIx error treatment function
  * @retval None
  */
static void SPIx_Error (void)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	af00      	add	r7, sp, #0
  /* De-initialize the SPI comunication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80063a0:	4803      	ldr	r0, [pc, #12]	; (80063b0 <SPIx_Error+0x14>)
 80063a2:	f7fe f9ba 	bl	800471a <HAL_SPI_DeInit>
  
  /* Re- Initiaize the SPI comunication BUS */
  SPIx_Init();
 80063a6:	f7ff ff9d 	bl	80062e4 <SPIx_Init>
}
 80063aa:	bf00      	nop
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	200006c0 	.word	0x200006c0

080063b4 <SPIx_MspInit>:
  * @brief SPI MSP Init
  * @param hspi SPI handle
  * @retval None
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b08a      	sub	sp, #40	; 0x28
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI1 clock  */
  DISCOVERY_SPIx_CLK_ENABLE();
 80063bc:	4b16      	ldr	r3, [pc, #88]	; (8006418 <SPIx_MspInit+0x64>)
 80063be:	699b      	ldr	r3, [r3, #24]
 80063c0:	4a15      	ldr	r2, [pc, #84]	; (8006418 <SPIx_MspInit+0x64>)
 80063c2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80063c6:	6193      	str	r3, [r2, #24]
 80063c8:	4b13      	ldr	r3, [pc, #76]	; (8006418 <SPIx_MspInit+0x64>)
 80063ca:	699b      	ldr	r3, [r3, #24]
 80063cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80063d0:	613b      	str	r3, [r7, #16]
 80063d2:	693b      	ldr	r3, [r7, #16]

  /* enable SPI1 gpio clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80063d4:	4b10      	ldr	r3, [pc, #64]	; (8006418 <SPIx_MspInit+0x64>)
 80063d6:	695b      	ldr	r3, [r3, #20]
 80063d8:	4a0f      	ldr	r2, [pc, #60]	; (8006418 <SPIx_MspInit+0x64>)
 80063da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063de:	6153      	str	r3, [r2, #20]
 80063e0:	4b0d      	ldr	r3, [pc, #52]	; (8006418 <SPIx_MspInit+0x64>)
 80063e2:	695b      	ldr	r3, [r3, #20]
 80063e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063e8:	60fb      	str	r3, [r7, #12]
 80063ea:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 80063ec:	23e0      	movs	r3, #224	; 0xe0
 80063ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80063f0:	2302      	movs	r3, #2
 80063f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
 80063f4:	2300      	movs	r3, #0
 80063f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 80063f8:	2303      	movs	r3, #3
 80063fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 80063fc:	2305      	movs	r3, #5
 80063fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8006400:	f107 0314 	add.w	r3, r7, #20
 8006404:	4619      	mov	r1, r3
 8006406:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800640a:	f7fb fb7d 	bl	8001b08 <HAL_GPIO_Init>
}
 800640e:	bf00      	nop
 8006410:	3728      	adds	r7, #40	; 0x28
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop
 8006418:	40021000 	.word	0x40021000

0800641c <GYRO_IO_Init>:
/**
  * @brief  Configures the GYROSCOPE SPI interface.
  * @retval None
  */
void GYRO_IO_Init(void)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b088      	sub	sp, #32
 8006420:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8006422:	4b1f      	ldr	r3, [pc, #124]	; (80064a0 <GYRO_IO_Init+0x84>)
 8006424:	695b      	ldr	r3, [r3, #20]
 8006426:	4a1e      	ldr	r2, [pc, #120]	; (80064a0 <GYRO_IO_Init+0x84>)
 8006428:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800642c:	6153      	str	r3, [r2, #20]
 800642e:	4b1c      	ldr	r3, [pc, #112]	; (80064a0 <GYRO_IO_Init+0x84>)
 8006430:	695b      	ldr	r3, [r3, #20]
 8006432:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006436:	60bb      	str	r3, [r7, #8]
 8006438:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 800643a:	2308      	movs	r3, #8
 800643c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800643e:	2301      	movs	r3, #1
 8006440:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8006442:	2300      	movs	r3, #0
 8006444:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8006446:	2303      	movs	r3, #3
 8006448:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 800644a:	f107 030c 	add.w	r3, r7, #12
 800644e:	4619      	mov	r1, r3
 8006450:	4814      	ldr	r0, [pc, #80]	; (80064a4 <GYRO_IO_Init+0x88>)
 8006452:	f7fb fb59 	bl	8001b08 <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();
 8006456:	2201      	movs	r2, #1
 8006458:	2108      	movs	r1, #8
 800645a:	4812      	ldr	r0, [pc, #72]	; (80064a4 <GYRO_IO_Init+0x88>)
 800645c:	f7fb fdaa 	bl	8001fb4 <HAL_GPIO_WritePin>

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 8006460:	4b0f      	ldr	r3, [pc, #60]	; (80064a0 <GYRO_IO_Init+0x84>)
 8006462:	695b      	ldr	r3, [r3, #20]
 8006464:	4a0e      	ldr	r2, [pc, #56]	; (80064a0 <GYRO_IO_Init+0x84>)
 8006466:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800646a:	6153      	str	r3, [r2, #20]
 800646c:	4b0c      	ldr	r3, [pc, #48]	; (80064a0 <GYRO_IO_Init+0x84>)
 800646e:	695b      	ldr	r3, [r3, #20]
 8006470:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006474:	607b      	str	r3, [r7, #4]
 8006476:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 8006478:	2303      	movs	r3, #3
 800647a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 800647c:	2300      	movs	r3, #0
 800647e:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8006480:	2303      	movs	r3, #3
 8006482:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 8006484:	2300      	movs	r3, #0
 8006486:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8006488:	f107 030c 	add.w	r3, r7, #12
 800648c:	4619      	mov	r1, r3
 800648e:	4805      	ldr	r0, [pc, #20]	; (80064a4 <GYRO_IO_Init+0x88>)
 8006490:	f7fb fb3a 	bl	8001b08 <HAL_GPIO_Init>
  
  SPIx_Init();
 8006494:	f7ff ff26 	bl	80062e4 <SPIx_Init>
}
 8006498:	bf00      	nop
 800649a:	3720      	adds	r7, #32
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}
 80064a0:	40021000 	.word	0x40021000
 80064a4:	48001000 	.word	0x48001000

080064a8 <GYRO_IO_Write>:
  * @param  WriteAddr GYROSCOPE's internal address to write to.
  * @param  NumByteToWrite Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
 80064b0:	460b      	mov	r3, r1
 80064b2:	70fb      	strb	r3, [r7, #3]
 80064b4:	4613      	mov	r3, r2
 80064b6:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 80064b8:	883b      	ldrh	r3, [r7, #0]
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d903      	bls.n	80064c6 <GYRO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 80064be:	78fb      	ldrb	r3, [r7, #3]
 80064c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80064c4:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 80064c6:	2200      	movs	r2, #0
 80064c8:	2108      	movs	r1, #8
 80064ca:	480f      	ldr	r0, [pc, #60]	; (8006508 <GYRO_IO_Write+0x60>)
 80064cc:	f7fb fd72 	bl	8001fb4 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 80064d0:	78fb      	ldrb	r3, [r7, #3]
 80064d2:	4618      	mov	r0, r3
 80064d4:	f7ff ff42 	bl	800635c <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 80064d8:	e00a      	b.n	80064f0 <GYRO_IO_Write+0x48>
  {
    SPIx_WriteRead(*pBuffer);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	4618      	mov	r0, r3
 80064e0:	f7ff ff3c 	bl	800635c <SPIx_WriteRead>
    NumByteToWrite--;
 80064e4:	883b      	ldrh	r3, [r7, #0]
 80064e6:	3b01      	subs	r3, #1
 80064e8:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	3301      	adds	r3, #1
 80064ee:	607b      	str	r3, [r7, #4]
  while(NumByteToWrite >= 0x01)
 80064f0:	883b      	ldrh	r3, [r7, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d1f1      	bne.n	80064da <GYRO_IO_Write+0x32>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 80064f6:	2201      	movs	r2, #1
 80064f8:	2108      	movs	r1, #8
 80064fa:	4803      	ldr	r0, [pc, #12]	; (8006508 <GYRO_IO_Write+0x60>)
 80064fc:	f7fb fd5a 	bl	8001fb4 <HAL_GPIO_WritePin>
}
 8006500:	bf00      	nop
 8006502:	3708      	adds	r7, #8
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}
 8006508:	48001000 	.word	0x48001000

0800650c <GYRO_IO_Read>:
  * @param  ReadAddr GYROSCOPE's internal address to read from.
  * @param  NumByteToRead number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 800650c:	b580      	push	{r7, lr}
 800650e:	b082      	sub	sp, #8
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	460b      	mov	r3, r1
 8006516:	70fb      	strb	r3, [r7, #3]
 8006518:	4613      	mov	r3, r2
 800651a:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 800651c:	883b      	ldrh	r3, [r7, #0]
 800651e:	2b01      	cmp	r3, #1
 8006520:	d904      	bls.n	800652c <GYRO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 8006522:	78fb      	ldrb	r3, [r7, #3]
 8006524:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8006528:	70fb      	strb	r3, [r7, #3]
 800652a:	e003      	b.n	8006534 <GYRO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 800652c:	78fb      	ldrb	r3, [r7, #3]
 800652e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006532:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8006534:	2200      	movs	r2, #0
 8006536:	2108      	movs	r1, #8
 8006538:	4810      	ldr	r0, [pc, #64]	; (800657c <GYRO_IO_Read+0x70>)
 800653a:	f7fb fd3b 	bl	8001fb4 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 800653e:	78fb      	ldrb	r3, [r7, #3]
 8006540:	4618      	mov	r0, r3
 8006542:	f7ff ff0b 	bl	800635c <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 8006546:	e00c      	b.n	8006562 <GYRO_IO_Read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8006548:	2000      	movs	r0, #0
 800654a:	f7ff ff07 	bl	800635c <SPIx_WriteRead>
 800654e:	4603      	mov	r3, r0
 8006550:	461a      	mov	r2, r3
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 8006556:	883b      	ldrh	r3, [r7, #0]
 8006558:	3b01      	subs	r3, #1
 800655a:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	3301      	adds	r3, #1
 8006560:	607b      	str	r3, [r7, #4]
  while(NumByteToRead > 0x00)
 8006562:	883b      	ldrh	r3, [r7, #0]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d1ef      	bne.n	8006548 <GYRO_IO_Read+0x3c>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8006568:	2201      	movs	r2, #1
 800656a:	2108      	movs	r1, #8
 800656c:	4803      	ldr	r0, [pc, #12]	; (800657c <GYRO_IO_Read+0x70>)
 800656e:	f7fb fd21 	bl	8001fb4 <HAL_GPIO_WritePin>
}  
 8006572:	bf00      	nop
 8006574:	3708      	adds	r7, #8
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
 800657a:	bf00      	nop
 800657c:	48001000 	.word	0x48001000

08006580 <COMPASSACCELERO_IO_Init>:
/**
  * @brief  Configures COMPASS / ACCELEROMETER I2C interface.
  * @retval None
  */
void COMPASSACCELERO_IO_Init(void)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b088      	sub	sp, #32
 8006584:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 8006586:	4b21      	ldr	r3, [pc, #132]	; (800660c <COMPASSACCELERO_IO_Init+0x8c>)
 8006588:	695b      	ldr	r3, [r3, #20]
 800658a:	4a20      	ldr	r2, [pc, #128]	; (800660c <COMPASSACCELERO_IO_Init+0x8c>)
 800658c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006590:	6153      	str	r3, [r2, #20]
 8006592:	4b1e      	ldr	r3, [pc, #120]	; (800660c <COMPASSACCELERO_IO_Init+0x8c>)
 8006594:	695b      	ldr	r3, [r3, #20]
 8006596:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800659a:	60bb      	str	r3, [r7, #8]
 800659c:	68bb      	ldr	r3, [r7, #8]
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800659e:	4b1b      	ldr	r3, [pc, #108]	; (800660c <COMPASSACCELERO_IO_Init+0x8c>)
 80065a0:	695b      	ldr	r3, [r3, #20]
 80065a2:	4a1a      	ldr	r2, [pc, #104]	; (800660c <COMPASSACCELERO_IO_Init+0x8c>)
 80065a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80065a8:	6153      	str	r3, [r2, #20]
 80065aa:	4b18      	ldr	r3, [pc, #96]	; (800660c <COMPASSACCELERO_IO_Init+0x8c>)
 80065ac:	695b      	ldr	r3, [r3, #20]
 80065ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065b2:	607b      	str	r3, [r7, #4]
 80065b4:	687b      	ldr	r3, [r7, #4]
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 80065b6:	2304      	movs	r3, #4
 80065b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80065ba:	2300      	movs	r3, #0
 80065bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80065be:	2300      	movs	r3, #0
 80065c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 80065c2:	2303      	movs	r3, #3
 80065c4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 80065c6:	f107 030c 	add.w	r3, r7, #12
 80065ca:	4619      	mov	r1, r3
 80065cc:	4810      	ldr	r0, [pc, #64]	; (8006610 <COMPASSACCELERO_IO_Init+0x90>)
 80065ce:	f7fb fa9b 	bl	8001b08 <HAL_GPIO_Init>
  
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_DRDY_EXTI_IRQn, 0x0F, 0x00);
 80065d2:	2200      	movs	r2, #0
 80065d4:	210f      	movs	r1, #15
 80065d6:	2008      	movs	r0, #8
 80065d8:	f7fb fa5f 	bl	8001a9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_DRDY_EXTI_IRQn);
 80065dc:	2008      	movs	r0, #8
 80065de:	f7fb fa78 	bl	8001ad2 <HAL_NVIC_EnableIRQ>
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 80065e2:	2330      	movs	r3, #48	; 0x30
 80065e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80065e6:	2300      	movs	r3, #0
 80065e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 80065ea:	2303      	movs	r3, #3
 80065ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80065ee:	2300      	movs	r3, #0
 80065f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 80065f2:	f107 030c 	add.w	r3, r7, #12
 80065f6:	4619      	mov	r1, r3
 80065f8:	4805      	ldr	r0, [pc, #20]	; (8006610 <COMPASSACCELERO_IO_Init+0x90>)
 80065fa:	f7fb fa85 	bl	8001b08 <HAL_GPIO_Init>
  
  I2Cx_Init();
 80065fe:	f7ff fde7 	bl	80061d0 <I2Cx_Init>
}
 8006602:	bf00      	nop
 8006604:	3720      	adds	r7, #32
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	40021000 	.word	0x40021000
 8006610:	48001000 	.word	0x48001000

08006614 <COMPASSACCELERO_IO_ITConfig>:
/**
  * @brief  Configures COMPASS / ACCELERO click IT
  * @retval None
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b086      	sub	sp, #24
 8006618:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800661a:	4b13      	ldr	r3, [pc, #76]	; (8006668 <COMPASSACCELERO_IO_ITConfig+0x54>)
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	4a12      	ldr	r2, [pc, #72]	; (8006668 <COMPASSACCELERO_IO_ITConfig+0x54>)
 8006620:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006624:	6153      	str	r3, [r2, #20]
 8006626:	4b10      	ldr	r3, [pc, #64]	; (8006668 <COMPASSACCELERO_IO_ITConfig+0x54>)
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800662e:	603b      	str	r3, [r7, #0]
 8006630:	683b      	ldr	r3, [r7, #0]
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 8006632:	2330      	movs	r3, #48	; 0x30
 8006634:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8006636:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800663a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800663c:	2303      	movs	r3, #3
 800663e:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8006640:	2300      	movs	r3, #0
 8006642:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8006644:	1d3b      	adds	r3, r7, #4
 8006646:	4619      	mov	r1, r3
 8006648:	4808      	ldr	r0, [pc, #32]	; (800666c <COMPASSACCELERO_IO_ITConfig+0x58>)
 800664a:	f7fb fa5d 	bl	8001b08 <HAL_GPIO_Init>
  
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_INT1_EXTI_IRQn, 0x0F, 0x00);
 800664e:	2200      	movs	r2, #0
 8006650:	210f      	movs	r1, #15
 8006652:	200a      	movs	r0, #10
 8006654:	f7fb fa21 	bl	8001a9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_INT1_EXTI_IRQn);
 8006658:	200a      	movs	r0, #10
 800665a:	f7fb fa3a 	bl	8001ad2 <HAL_NVIC_EnableIRQ>
  
}
 800665e:	bf00      	nop
 8006660:	3718      	adds	r7, #24
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}
 8006666:	bf00      	nop
 8006668:	40021000 	.word	0x40021000
 800666c:	48001000 	.word	0x48001000

08006670 <COMPASSACCELERO_IO_Write>:
  * @param  RegisterAddr specifies the COMPASS / ACCELEROMETER register to be written.
  * @param  Value Data to be written
  * @retval   None
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b082      	sub	sp, #8
 8006674:	af00      	add	r7, sp, #0
 8006676:	4603      	mov	r3, r0
 8006678:	80fb      	strh	r3, [r7, #6]
 800667a:	460b      	mov	r3, r1
 800667c:	717b      	strb	r3, [r7, #5]
 800667e:	4613      	mov	r3, r2
 8006680:	713b      	strb	r3, [r7, #4]
  /* call I2Cx Read data bus function */
  I2Cx_WriteData(DeviceAddr, RegisterAddr, Value);
 8006682:	793a      	ldrb	r2, [r7, #4]
 8006684:	7979      	ldrb	r1, [r7, #5]
 8006686:	88fb      	ldrh	r3, [r7, #6]
 8006688:	4618      	mov	r0, r3
 800668a:	f7ff fdcb 	bl	8006224 <I2Cx_WriteData>
}
 800668e:	bf00      	nop
 8006690:	3708      	adds	r7, #8
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}

08006696 <COMPASSACCELERO_IO_Read>:
  * @param  DeviceAddr specifies the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 8006696:	b580      	push	{r7, lr}
 8006698:	b082      	sub	sp, #8
 800669a:	af00      	add	r7, sp, #0
 800669c:	4603      	mov	r3, r0
 800669e:	460a      	mov	r2, r1
 80066a0:	80fb      	strh	r3, [r7, #6]
 80066a2:	4613      	mov	r3, r2
 80066a4:	717b      	strb	r3, [r7, #5]
  /* call I2Cx Read data bus function */   
  return I2Cx_ReadData(DeviceAddr, RegisterAddr);
 80066a6:	797a      	ldrb	r2, [r7, #5]
 80066a8:	88fb      	ldrh	r3, [r7, #6]
 80066aa:	4611      	mov	r1, r2
 80066ac:	4618      	mov	r0, r3
 80066ae:	f7ff fde1 	bl	8006274 <I2Cx_ReadData>
 80066b2:	4603      	mov	r3, r0
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3708      	adds	r7, #8
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <__cvt>:
 80066bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066c0:	ec55 4b10 	vmov	r4, r5, d0
 80066c4:	2d00      	cmp	r5, #0
 80066c6:	460e      	mov	r6, r1
 80066c8:	4619      	mov	r1, r3
 80066ca:	462b      	mov	r3, r5
 80066cc:	bfbb      	ittet	lt
 80066ce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80066d2:	461d      	movlt	r5, r3
 80066d4:	2300      	movge	r3, #0
 80066d6:	232d      	movlt	r3, #45	; 0x2d
 80066d8:	700b      	strb	r3, [r1, #0]
 80066da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066dc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80066e0:	4691      	mov	r9, r2
 80066e2:	f023 0820 	bic.w	r8, r3, #32
 80066e6:	bfbc      	itt	lt
 80066e8:	4622      	movlt	r2, r4
 80066ea:	4614      	movlt	r4, r2
 80066ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80066f0:	d005      	beq.n	80066fe <__cvt+0x42>
 80066f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80066f6:	d100      	bne.n	80066fa <__cvt+0x3e>
 80066f8:	3601      	adds	r6, #1
 80066fa:	2102      	movs	r1, #2
 80066fc:	e000      	b.n	8006700 <__cvt+0x44>
 80066fe:	2103      	movs	r1, #3
 8006700:	ab03      	add	r3, sp, #12
 8006702:	9301      	str	r3, [sp, #4]
 8006704:	ab02      	add	r3, sp, #8
 8006706:	9300      	str	r3, [sp, #0]
 8006708:	ec45 4b10 	vmov	d0, r4, r5
 800670c:	4653      	mov	r3, sl
 800670e:	4632      	mov	r2, r6
 8006710:	f000 fe76 	bl	8007400 <_dtoa_r>
 8006714:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006718:	4607      	mov	r7, r0
 800671a:	d102      	bne.n	8006722 <__cvt+0x66>
 800671c:	f019 0f01 	tst.w	r9, #1
 8006720:	d022      	beq.n	8006768 <__cvt+0xac>
 8006722:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006726:	eb07 0906 	add.w	r9, r7, r6
 800672a:	d110      	bne.n	800674e <__cvt+0x92>
 800672c:	783b      	ldrb	r3, [r7, #0]
 800672e:	2b30      	cmp	r3, #48	; 0x30
 8006730:	d10a      	bne.n	8006748 <__cvt+0x8c>
 8006732:	2200      	movs	r2, #0
 8006734:	2300      	movs	r3, #0
 8006736:	4620      	mov	r0, r4
 8006738:	4629      	mov	r1, r5
 800673a:	f7fa f9c5 	bl	8000ac8 <__aeabi_dcmpeq>
 800673e:	b918      	cbnz	r0, 8006748 <__cvt+0x8c>
 8006740:	f1c6 0601 	rsb	r6, r6, #1
 8006744:	f8ca 6000 	str.w	r6, [sl]
 8006748:	f8da 3000 	ldr.w	r3, [sl]
 800674c:	4499      	add	r9, r3
 800674e:	2200      	movs	r2, #0
 8006750:	2300      	movs	r3, #0
 8006752:	4620      	mov	r0, r4
 8006754:	4629      	mov	r1, r5
 8006756:	f7fa f9b7 	bl	8000ac8 <__aeabi_dcmpeq>
 800675a:	b108      	cbz	r0, 8006760 <__cvt+0xa4>
 800675c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006760:	2230      	movs	r2, #48	; 0x30
 8006762:	9b03      	ldr	r3, [sp, #12]
 8006764:	454b      	cmp	r3, r9
 8006766:	d307      	bcc.n	8006778 <__cvt+0xbc>
 8006768:	9b03      	ldr	r3, [sp, #12]
 800676a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800676c:	1bdb      	subs	r3, r3, r7
 800676e:	4638      	mov	r0, r7
 8006770:	6013      	str	r3, [r2, #0]
 8006772:	b004      	add	sp, #16
 8006774:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006778:	1c59      	adds	r1, r3, #1
 800677a:	9103      	str	r1, [sp, #12]
 800677c:	701a      	strb	r2, [r3, #0]
 800677e:	e7f0      	b.n	8006762 <__cvt+0xa6>

08006780 <__exponent>:
 8006780:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006782:	4603      	mov	r3, r0
 8006784:	2900      	cmp	r1, #0
 8006786:	bfb8      	it	lt
 8006788:	4249      	neglt	r1, r1
 800678a:	f803 2b02 	strb.w	r2, [r3], #2
 800678e:	bfb4      	ite	lt
 8006790:	222d      	movlt	r2, #45	; 0x2d
 8006792:	222b      	movge	r2, #43	; 0x2b
 8006794:	2909      	cmp	r1, #9
 8006796:	7042      	strb	r2, [r0, #1]
 8006798:	dd2a      	ble.n	80067f0 <__exponent+0x70>
 800679a:	f10d 0207 	add.w	r2, sp, #7
 800679e:	4617      	mov	r7, r2
 80067a0:	260a      	movs	r6, #10
 80067a2:	4694      	mov	ip, r2
 80067a4:	fb91 f5f6 	sdiv	r5, r1, r6
 80067a8:	fb06 1415 	mls	r4, r6, r5, r1
 80067ac:	3430      	adds	r4, #48	; 0x30
 80067ae:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80067b2:	460c      	mov	r4, r1
 80067b4:	2c63      	cmp	r4, #99	; 0x63
 80067b6:	f102 32ff 	add.w	r2, r2, #4294967295
 80067ba:	4629      	mov	r1, r5
 80067bc:	dcf1      	bgt.n	80067a2 <__exponent+0x22>
 80067be:	3130      	adds	r1, #48	; 0x30
 80067c0:	f1ac 0402 	sub.w	r4, ip, #2
 80067c4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80067c8:	1c41      	adds	r1, r0, #1
 80067ca:	4622      	mov	r2, r4
 80067cc:	42ba      	cmp	r2, r7
 80067ce:	d30a      	bcc.n	80067e6 <__exponent+0x66>
 80067d0:	f10d 0209 	add.w	r2, sp, #9
 80067d4:	eba2 020c 	sub.w	r2, r2, ip
 80067d8:	42bc      	cmp	r4, r7
 80067da:	bf88      	it	hi
 80067dc:	2200      	movhi	r2, #0
 80067de:	4413      	add	r3, r2
 80067e0:	1a18      	subs	r0, r3, r0
 80067e2:	b003      	add	sp, #12
 80067e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067e6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80067ea:	f801 5f01 	strb.w	r5, [r1, #1]!
 80067ee:	e7ed      	b.n	80067cc <__exponent+0x4c>
 80067f0:	2330      	movs	r3, #48	; 0x30
 80067f2:	3130      	adds	r1, #48	; 0x30
 80067f4:	7083      	strb	r3, [r0, #2]
 80067f6:	70c1      	strb	r1, [r0, #3]
 80067f8:	1d03      	adds	r3, r0, #4
 80067fa:	e7f1      	b.n	80067e0 <__exponent+0x60>

080067fc <_printf_float>:
 80067fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006800:	ed2d 8b02 	vpush	{d8}
 8006804:	b08d      	sub	sp, #52	; 0x34
 8006806:	460c      	mov	r4, r1
 8006808:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800680c:	4616      	mov	r6, r2
 800680e:	461f      	mov	r7, r3
 8006810:	4605      	mov	r5, r0
 8006812:	f000 fce7 	bl	80071e4 <_localeconv_r>
 8006816:	f8d0 a000 	ldr.w	sl, [r0]
 800681a:	4650      	mov	r0, sl
 800681c:	f7f9 fd28 	bl	8000270 <strlen>
 8006820:	2300      	movs	r3, #0
 8006822:	930a      	str	r3, [sp, #40]	; 0x28
 8006824:	6823      	ldr	r3, [r4, #0]
 8006826:	9305      	str	r3, [sp, #20]
 8006828:	f8d8 3000 	ldr.w	r3, [r8]
 800682c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006830:	3307      	adds	r3, #7
 8006832:	f023 0307 	bic.w	r3, r3, #7
 8006836:	f103 0208 	add.w	r2, r3, #8
 800683a:	f8c8 2000 	str.w	r2, [r8]
 800683e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006842:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006846:	9307      	str	r3, [sp, #28]
 8006848:	f8cd 8018 	str.w	r8, [sp, #24]
 800684c:	ee08 0a10 	vmov	s16, r0
 8006850:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006854:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006858:	4b9e      	ldr	r3, [pc, #632]	; (8006ad4 <_printf_float+0x2d8>)
 800685a:	f04f 32ff 	mov.w	r2, #4294967295
 800685e:	f7fa f965 	bl	8000b2c <__aeabi_dcmpun>
 8006862:	bb88      	cbnz	r0, 80068c8 <_printf_float+0xcc>
 8006864:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006868:	4b9a      	ldr	r3, [pc, #616]	; (8006ad4 <_printf_float+0x2d8>)
 800686a:	f04f 32ff 	mov.w	r2, #4294967295
 800686e:	f7fa f93f 	bl	8000af0 <__aeabi_dcmple>
 8006872:	bb48      	cbnz	r0, 80068c8 <_printf_float+0xcc>
 8006874:	2200      	movs	r2, #0
 8006876:	2300      	movs	r3, #0
 8006878:	4640      	mov	r0, r8
 800687a:	4649      	mov	r1, r9
 800687c:	f7fa f92e 	bl	8000adc <__aeabi_dcmplt>
 8006880:	b110      	cbz	r0, 8006888 <_printf_float+0x8c>
 8006882:	232d      	movs	r3, #45	; 0x2d
 8006884:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006888:	4a93      	ldr	r2, [pc, #588]	; (8006ad8 <_printf_float+0x2dc>)
 800688a:	4b94      	ldr	r3, [pc, #592]	; (8006adc <_printf_float+0x2e0>)
 800688c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006890:	bf94      	ite	ls
 8006892:	4690      	movls	r8, r2
 8006894:	4698      	movhi	r8, r3
 8006896:	2303      	movs	r3, #3
 8006898:	6123      	str	r3, [r4, #16]
 800689a:	9b05      	ldr	r3, [sp, #20]
 800689c:	f023 0304 	bic.w	r3, r3, #4
 80068a0:	6023      	str	r3, [r4, #0]
 80068a2:	f04f 0900 	mov.w	r9, #0
 80068a6:	9700      	str	r7, [sp, #0]
 80068a8:	4633      	mov	r3, r6
 80068aa:	aa0b      	add	r2, sp, #44	; 0x2c
 80068ac:	4621      	mov	r1, r4
 80068ae:	4628      	mov	r0, r5
 80068b0:	f000 f9da 	bl	8006c68 <_printf_common>
 80068b4:	3001      	adds	r0, #1
 80068b6:	f040 8090 	bne.w	80069da <_printf_float+0x1de>
 80068ba:	f04f 30ff 	mov.w	r0, #4294967295
 80068be:	b00d      	add	sp, #52	; 0x34
 80068c0:	ecbd 8b02 	vpop	{d8}
 80068c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068c8:	4642      	mov	r2, r8
 80068ca:	464b      	mov	r3, r9
 80068cc:	4640      	mov	r0, r8
 80068ce:	4649      	mov	r1, r9
 80068d0:	f7fa f92c 	bl	8000b2c <__aeabi_dcmpun>
 80068d4:	b140      	cbz	r0, 80068e8 <_printf_float+0xec>
 80068d6:	464b      	mov	r3, r9
 80068d8:	2b00      	cmp	r3, #0
 80068da:	bfbc      	itt	lt
 80068dc:	232d      	movlt	r3, #45	; 0x2d
 80068de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80068e2:	4a7f      	ldr	r2, [pc, #508]	; (8006ae0 <_printf_float+0x2e4>)
 80068e4:	4b7f      	ldr	r3, [pc, #508]	; (8006ae4 <_printf_float+0x2e8>)
 80068e6:	e7d1      	b.n	800688c <_printf_float+0x90>
 80068e8:	6863      	ldr	r3, [r4, #4]
 80068ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80068ee:	9206      	str	r2, [sp, #24]
 80068f0:	1c5a      	adds	r2, r3, #1
 80068f2:	d13f      	bne.n	8006974 <_printf_float+0x178>
 80068f4:	2306      	movs	r3, #6
 80068f6:	6063      	str	r3, [r4, #4]
 80068f8:	9b05      	ldr	r3, [sp, #20]
 80068fa:	6861      	ldr	r1, [r4, #4]
 80068fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006900:	2300      	movs	r3, #0
 8006902:	9303      	str	r3, [sp, #12]
 8006904:	ab0a      	add	r3, sp, #40	; 0x28
 8006906:	e9cd b301 	strd	fp, r3, [sp, #4]
 800690a:	ab09      	add	r3, sp, #36	; 0x24
 800690c:	ec49 8b10 	vmov	d0, r8, r9
 8006910:	9300      	str	r3, [sp, #0]
 8006912:	6022      	str	r2, [r4, #0]
 8006914:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006918:	4628      	mov	r0, r5
 800691a:	f7ff fecf 	bl	80066bc <__cvt>
 800691e:	9b06      	ldr	r3, [sp, #24]
 8006920:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006922:	2b47      	cmp	r3, #71	; 0x47
 8006924:	4680      	mov	r8, r0
 8006926:	d108      	bne.n	800693a <_printf_float+0x13e>
 8006928:	1cc8      	adds	r0, r1, #3
 800692a:	db02      	blt.n	8006932 <_printf_float+0x136>
 800692c:	6863      	ldr	r3, [r4, #4]
 800692e:	4299      	cmp	r1, r3
 8006930:	dd41      	ble.n	80069b6 <_printf_float+0x1ba>
 8006932:	f1ab 0302 	sub.w	r3, fp, #2
 8006936:	fa5f fb83 	uxtb.w	fp, r3
 800693a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800693e:	d820      	bhi.n	8006982 <_printf_float+0x186>
 8006940:	3901      	subs	r1, #1
 8006942:	465a      	mov	r2, fp
 8006944:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006948:	9109      	str	r1, [sp, #36]	; 0x24
 800694a:	f7ff ff19 	bl	8006780 <__exponent>
 800694e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006950:	1813      	adds	r3, r2, r0
 8006952:	2a01      	cmp	r2, #1
 8006954:	4681      	mov	r9, r0
 8006956:	6123      	str	r3, [r4, #16]
 8006958:	dc02      	bgt.n	8006960 <_printf_float+0x164>
 800695a:	6822      	ldr	r2, [r4, #0]
 800695c:	07d2      	lsls	r2, r2, #31
 800695e:	d501      	bpl.n	8006964 <_printf_float+0x168>
 8006960:	3301      	adds	r3, #1
 8006962:	6123      	str	r3, [r4, #16]
 8006964:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006968:	2b00      	cmp	r3, #0
 800696a:	d09c      	beq.n	80068a6 <_printf_float+0xaa>
 800696c:	232d      	movs	r3, #45	; 0x2d
 800696e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006972:	e798      	b.n	80068a6 <_printf_float+0xaa>
 8006974:	9a06      	ldr	r2, [sp, #24]
 8006976:	2a47      	cmp	r2, #71	; 0x47
 8006978:	d1be      	bne.n	80068f8 <_printf_float+0xfc>
 800697a:	2b00      	cmp	r3, #0
 800697c:	d1bc      	bne.n	80068f8 <_printf_float+0xfc>
 800697e:	2301      	movs	r3, #1
 8006980:	e7b9      	b.n	80068f6 <_printf_float+0xfa>
 8006982:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006986:	d118      	bne.n	80069ba <_printf_float+0x1be>
 8006988:	2900      	cmp	r1, #0
 800698a:	6863      	ldr	r3, [r4, #4]
 800698c:	dd0b      	ble.n	80069a6 <_printf_float+0x1aa>
 800698e:	6121      	str	r1, [r4, #16]
 8006990:	b913      	cbnz	r3, 8006998 <_printf_float+0x19c>
 8006992:	6822      	ldr	r2, [r4, #0]
 8006994:	07d0      	lsls	r0, r2, #31
 8006996:	d502      	bpl.n	800699e <_printf_float+0x1a2>
 8006998:	3301      	adds	r3, #1
 800699a:	440b      	add	r3, r1
 800699c:	6123      	str	r3, [r4, #16]
 800699e:	65a1      	str	r1, [r4, #88]	; 0x58
 80069a0:	f04f 0900 	mov.w	r9, #0
 80069a4:	e7de      	b.n	8006964 <_printf_float+0x168>
 80069a6:	b913      	cbnz	r3, 80069ae <_printf_float+0x1b2>
 80069a8:	6822      	ldr	r2, [r4, #0]
 80069aa:	07d2      	lsls	r2, r2, #31
 80069ac:	d501      	bpl.n	80069b2 <_printf_float+0x1b6>
 80069ae:	3302      	adds	r3, #2
 80069b0:	e7f4      	b.n	800699c <_printf_float+0x1a0>
 80069b2:	2301      	movs	r3, #1
 80069b4:	e7f2      	b.n	800699c <_printf_float+0x1a0>
 80069b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80069ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069bc:	4299      	cmp	r1, r3
 80069be:	db05      	blt.n	80069cc <_printf_float+0x1d0>
 80069c0:	6823      	ldr	r3, [r4, #0]
 80069c2:	6121      	str	r1, [r4, #16]
 80069c4:	07d8      	lsls	r0, r3, #31
 80069c6:	d5ea      	bpl.n	800699e <_printf_float+0x1a2>
 80069c8:	1c4b      	adds	r3, r1, #1
 80069ca:	e7e7      	b.n	800699c <_printf_float+0x1a0>
 80069cc:	2900      	cmp	r1, #0
 80069ce:	bfd4      	ite	le
 80069d0:	f1c1 0202 	rsble	r2, r1, #2
 80069d4:	2201      	movgt	r2, #1
 80069d6:	4413      	add	r3, r2
 80069d8:	e7e0      	b.n	800699c <_printf_float+0x1a0>
 80069da:	6823      	ldr	r3, [r4, #0]
 80069dc:	055a      	lsls	r2, r3, #21
 80069de:	d407      	bmi.n	80069f0 <_printf_float+0x1f4>
 80069e0:	6923      	ldr	r3, [r4, #16]
 80069e2:	4642      	mov	r2, r8
 80069e4:	4631      	mov	r1, r6
 80069e6:	4628      	mov	r0, r5
 80069e8:	47b8      	blx	r7
 80069ea:	3001      	adds	r0, #1
 80069ec:	d12c      	bne.n	8006a48 <_printf_float+0x24c>
 80069ee:	e764      	b.n	80068ba <_printf_float+0xbe>
 80069f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80069f4:	f240 80e0 	bls.w	8006bb8 <_printf_float+0x3bc>
 80069f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80069fc:	2200      	movs	r2, #0
 80069fe:	2300      	movs	r3, #0
 8006a00:	f7fa f862 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a04:	2800      	cmp	r0, #0
 8006a06:	d034      	beq.n	8006a72 <_printf_float+0x276>
 8006a08:	4a37      	ldr	r2, [pc, #220]	; (8006ae8 <_printf_float+0x2ec>)
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	4631      	mov	r1, r6
 8006a0e:	4628      	mov	r0, r5
 8006a10:	47b8      	blx	r7
 8006a12:	3001      	adds	r0, #1
 8006a14:	f43f af51 	beq.w	80068ba <_printf_float+0xbe>
 8006a18:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	db02      	blt.n	8006a26 <_printf_float+0x22a>
 8006a20:	6823      	ldr	r3, [r4, #0]
 8006a22:	07d8      	lsls	r0, r3, #31
 8006a24:	d510      	bpl.n	8006a48 <_printf_float+0x24c>
 8006a26:	ee18 3a10 	vmov	r3, s16
 8006a2a:	4652      	mov	r2, sl
 8006a2c:	4631      	mov	r1, r6
 8006a2e:	4628      	mov	r0, r5
 8006a30:	47b8      	blx	r7
 8006a32:	3001      	adds	r0, #1
 8006a34:	f43f af41 	beq.w	80068ba <_printf_float+0xbe>
 8006a38:	f04f 0800 	mov.w	r8, #0
 8006a3c:	f104 091a 	add.w	r9, r4, #26
 8006a40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a42:	3b01      	subs	r3, #1
 8006a44:	4543      	cmp	r3, r8
 8006a46:	dc09      	bgt.n	8006a5c <_printf_float+0x260>
 8006a48:	6823      	ldr	r3, [r4, #0]
 8006a4a:	079b      	lsls	r3, r3, #30
 8006a4c:	f100 8107 	bmi.w	8006c5e <_printf_float+0x462>
 8006a50:	68e0      	ldr	r0, [r4, #12]
 8006a52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a54:	4298      	cmp	r0, r3
 8006a56:	bfb8      	it	lt
 8006a58:	4618      	movlt	r0, r3
 8006a5a:	e730      	b.n	80068be <_printf_float+0xc2>
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	464a      	mov	r2, r9
 8006a60:	4631      	mov	r1, r6
 8006a62:	4628      	mov	r0, r5
 8006a64:	47b8      	blx	r7
 8006a66:	3001      	adds	r0, #1
 8006a68:	f43f af27 	beq.w	80068ba <_printf_float+0xbe>
 8006a6c:	f108 0801 	add.w	r8, r8, #1
 8006a70:	e7e6      	b.n	8006a40 <_printf_float+0x244>
 8006a72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	dc39      	bgt.n	8006aec <_printf_float+0x2f0>
 8006a78:	4a1b      	ldr	r2, [pc, #108]	; (8006ae8 <_printf_float+0x2ec>)
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	4631      	mov	r1, r6
 8006a7e:	4628      	mov	r0, r5
 8006a80:	47b8      	blx	r7
 8006a82:	3001      	adds	r0, #1
 8006a84:	f43f af19 	beq.w	80068ba <_printf_float+0xbe>
 8006a88:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	d102      	bne.n	8006a96 <_printf_float+0x29a>
 8006a90:	6823      	ldr	r3, [r4, #0]
 8006a92:	07d9      	lsls	r1, r3, #31
 8006a94:	d5d8      	bpl.n	8006a48 <_printf_float+0x24c>
 8006a96:	ee18 3a10 	vmov	r3, s16
 8006a9a:	4652      	mov	r2, sl
 8006a9c:	4631      	mov	r1, r6
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	47b8      	blx	r7
 8006aa2:	3001      	adds	r0, #1
 8006aa4:	f43f af09 	beq.w	80068ba <_printf_float+0xbe>
 8006aa8:	f04f 0900 	mov.w	r9, #0
 8006aac:	f104 0a1a 	add.w	sl, r4, #26
 8006ab0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ab2:	425b      	negs	r3, r3
 8006ab4:	454b      	cmp	r3, r9
 8006ab6:	dc01      	bgt.n	8006abc <_printf_float+0x2c0>
 8006ab8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aba:	e792      	b.n	80069e2 <_printf_float+0x1e6>
 8006abc:	2301      	movs	r3, #1
 8006abe:	4652      	mov	r2, sl
 8006ac0:	4631      	mov	r1, r6
 8006ac2:	4628      	mov	r0, r5
 8006ac4:	47b8      	blx	r7
 8006ac6:	3001      	adds	r0, #1
 8006ac8:	f43f aef7 	beq.w	80068ba <_printf_float+0xbe>
 8006acc:	f109 0901 	add.w	r9, r9, #1
 8006ad0:	e7ee      	b.n	8006ab0 <_printf_float+0x2b4>
 8006ad2:	bf00      	nop
 8006ad4:	7fefffff 	.word	0x7fefffff
 8006ad8:	08009434 	.word	0x08009434
 8006adc:	08009438 	.word	0x08009438
 8006ae0:	0800943c 	.word	0x0800943c
 8006ae4:	08009440 	.word	0x08009440
 8006ae8:	08009444 	.word	0x08009444
 8006aec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006aee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006af0:	429a      	cmp	r2, r3
 8006af2:	bfa8      	it	ge
 8006af4:	461a      	movge	r2, r3
 8006af6:	2a00      	cmp	r2, #0
 8006af8:	4691      	mov	r9, r2
 8006afa:	dc37      	bgt.n	8006b6c <_printf_float+0x370>
 8006afc:	f04f 0b00 	mov.w	fp, #0
 8006b00:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b04:	f104 021a 	add.w	r2, r4, #26
 8006b08:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006b0a:	9305      	str	r3, [sp, #20]
 8006b0c:	eba3 0309 	sub.w	r3, r3, r9
 8006b10:	455b      	cmp	r3, fp
 8006b12:	dc33      	bgt.n	8006b7c <_printf_float+0x380>
 8006b14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b18:	429a      	cmp	r2, r3
 8006b1a:	db3b      	blt.n	8006b94 <_printf_float+0x398>
 8006b1c:	6823      	ldr	r3, [r4, #0]
 8006b1e:	07da      	lsls	r2, r3, #31
 8006b20:	d438      	bmi.n	8006b94 <_printf_float+0x398>
 8006b22:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006b26:	eba2 0903 	sub.w	r9, r2, r3
 8006b2a:	9b05      	ldr	r3, [sp, #20]
 8006b2c:	1ad2      	subs	r2, r2, r3
 8006b2e:	4591      	cmp	r9, r2
 8006b30:	bfa8      	it	ge
 8006b32:	4691      	movge	r9, r2
 8006b34:	f1b9 0f00 	cmp.w	r9, #0
 8006b38:	dc35      	bgt.n	8006ba6 <_printf_float+0x3aa>
 8006b3a:	f04f 0800 	mov.w	r8, #0
 8006b3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b42:	f104 0a1a 	add.w	sl, r4, #26
 8006b46:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b4a:	1a9b      	subs	r3, r3, r2
 8006b4c:	eba3 0309 	sub.w	r3, r3, r9
 8006b50:	4543      	cmp	r3, r8
 8006b52:	f77f af79 	ble.w	8006a48 <_printf_float+0x24c>
 8006b56:	2301      	movs	r3, #1
 8006b58:	4652      	mov	r2, sl
 8006b5a:	4631      	mov	r1, r6
 8006b5c:	4628      	mov	r0, r5
 8006b5e:	47b8      	blx	r7
 8006b60:	3001      	adds	r0, #1
 8006b62:	f43f aeaa 	beq.w	80068ba <_printf_float+0xbe>
 8006b66:	f108 0801 	add.w	r8, r8, #1
 8006b6a:	e7ec      	b.n	8006b46 <_printf_float+0x34a>
 8006b6c:	4613      	mov	r3, r2
 8006b6e:	4631      	mov	r1, r6
 8006b70:	4642      	mov	r2, r8
 8006b72:	4628      	mov	r0, r5
 8006b74:	47b8      	blx	r7
 8006b76:	3001      	adds	r0, #1
 8006b78:	d1c0      	bne.n	8006afc <_printf_float+0x300>
 8006b7a:	e69e      	b.n	80068ba <_printf_float+0xbe>
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	4631      	mov	r1, r6
 8006b80:	4628      	mov	r0, r5
 8006b82:	9205      	str	r2, [sp, #20]
 8006b84:	47b8      	blx	r7
 8006b86:	3001      	adds	r0, #1
 8006b88:	f43f ae97 	beq.w	80068ba <_printf_float+0xbe>
 8006b8c:	9a05      	ldr	r2, [sp, #20]
 8006b8e:	f10b 0b01 	add.w	fp, fp, #1
 8006b92:	e7b9      	b.n	8006b08 <_printf_float+0x30c>
 8006b94:	ee18 3a10 	vmov	r3, s16
 8006b98:	4652      	mov	r2, sl
 8006b9a:	4631      	mov	r1, r6
 8006b9c:	4628      	mov	r0, r5
 8006b9e:	47b8      	blx	r7
 8006ba0:	3001      	adds	r0, #1
 8006ba2:	d1be      	bne.n	8006b22 <_printf_float+0x326>
 8006ba4:	e689      	b.n	80068ba <_printf_float+0xbe>
 8006ba6:	9a05      	ldr	r2, [sp, #20]
 8006ba8:	464b      	mov	r3, r9
 8006baa:	4442      	add	r2, r8
 8006bac:	4631      	mov	r1, r6
 8006bae:	4628      	mov	r0, r5
 8006bb0:	47b8      	blx	r7
 8006bb2:	3001      	adds	r0, #1
 8006bb4:	d1c1      	bne.n	8006b3a <_printf_float+0x33e>
 8006bb6:	e680      	b.n	80068ba <_printf_float+0xbe>
 8006bb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006bba:	2a01      	cmp	r2, #1
 8006bbc:	dc01      	bgt.n	8006bc2 <_printf_float+0x3c6>
 8006bbe:	07db      	lsls	r3, r3, #31
 8006bc0:	d53a      	bpl.n	8006c38 <_printf_float+0x43c>
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	4642      	mov	r2, r8
 8006bc6:	4631      	mov	r1, r6
 8006bc8:	4628      	mov	r0, r5
 8006bca:	47b8      	blx	r7
 8006bcc:	3001      	adds	r0, #1
 8006bce:	f43f ae74 	beq.w	80068ba <_printf_float+0xbe>
 8006bd2:	ee18 3a10 	vmov	r3, s16
 8006bd6:	4652      	mov	r2, sl
 8006bd8:	4631      	mov	r1, r6
 8006bda:	4628      	mov	r0, r5
 8006bdc:	47b8      	blx	r7
 8006bde:	3001      	adds	r0, #1
 8006be0:	f43f ae6b 	beq.w	80068ba <_printf_float+0xbe>
 8006be4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006be8:	2200      	movs	r2, #0
 8006bea:	2300      	movs	r3, #0
 8006bec:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006bf0:	f7f9 ff6a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006bf4:	b9d8      	cbnz	r0, 8006c2e <_printf_float+0x432>
 8006bf6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006bfa:	f108 0201 	add.w	r2, r8, #1
 8006bfe:	4631      	mov	r1, r6
 8006c00:	4628      	mov	r0, r5
 8006c02:	47b8      	blx	r7
 8006c04:	3001      	adds	r0, #1
 8006c06:	d10e      	bne.n	8006c26 <_printf_float+0x42a>
 8006c08:	e657      	b.n	80068ba <_printf_float+0xbe>
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	4652      	mov	r2, sl
 8006c0e:	4631      	mov	r1, r6
 8006c10:	4628      	mov	r0, r5
 8006c12:	47b8      	blx	r7
 8006c14:	3001      	adds	r0, #1
 8006c16:	f43f ae50 	beq.w	80068ba <_printf_float+0xbe>
 8006c1a:	f108 0801 	add.w	r8, r8, #1
 8006c1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c20:	3b01      	subs	r3, #1
 8006c22:	4543      	cmp	r3, r8
 8006c24:	dcf1      	bgt.n	8006c0a <_printf_float+0x40e>
 8006c26:	464b      	mov	r3, r9
 8006c28:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006c2c:	e6da      	b.n	80069e4 <_printf_float+0x1e8>
 8006c2e:	f04f 0800 	mov.w	r8, #0
 8006c32:	f104 0a1a 	add.w	sl, r4, #26
 8006c36:	e7f2      	b.n	8006c1e <_printf_float+0x422>
 8006c38:	2301      	movs	r3, #1
 8006c3a:	4642      	mov	r2, r8
 8006c3c:	e7df      	b.n	8006bfe <_printf_float+0x402>
 8006c3e:	2301      	movs	r3, #1
 8006c40:	464a      	mov	r2, r9
 8006c42:	4631      	mov	r1, r6
 8006c44:	4628      	mov	r0, r5
 8006c46:	47b8      	blx	r7
 8006c48:	3001      	adds	r0, #1
 8006c4a:	f43f ae36 	beq.w	80068ba <_printf_float+0xbe>
 8006c4e:	f108 0801 	add.w	r8, r8, #1
 8006c52:	68e3      	ldr	r3, [r4, #12]
 8006c54:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c56:	1a5b      	subs	r3, r3, r1
 8006c58:	4543      	cmp	r3, r8
 8006c5a:	dcf0      	bgt.n	8006c3e <_printf_float+0x442>
 8006c5c:	e6f8      	b.n	8006a50 <_printf_float+0x254>
 8006c5e:	f04f 0800 	mov.w	r8, #0
 8006c62:	f104 0919 	add.w	r9, r4, #25
 8006c66:	e7f4      	b.n	8006c52 <_printf_float+0x456>

08006c68 <_printf_common>:
 8006c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c6c:	4616      	mov	r6, r2
 8006c6e:	4699      	mov	r9, r3
 8006c70:	688a      	ldr	r2, [r1, #8]
 8006c72:	690b      	ldr	r3, [r1, #16]
 8006c74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	bfb8      	it	lt
 8006c7c:	4613      	movlt	r3, r2
 8006c7e:	6033      	str	r3, [r6, #0]
 8006c80:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c84:	4607      	mov	r7, r0
 8006c86:	460c      	mov	r4, r1
 8006c88:	b10a      	cbz	r2, 8006c8e <_printf_common+0x26>
 8006c8a:	3301      	adds	r3, #1
 8006c8c:	6033      	str	r3, [r6, #0]
 8006c8e:	6823      	ldr	r3, [r4, #0]
 8006c90:	0699      	lsls	r1, r3, #26
 8006c92:	bf42      	ittt	mi
 8006c94:	6833      	ldrmi	r3, [r6, #0]
 8006c96:	3302      	addmi	r3, #2
 8006c98:	6033      	strmi	r3, [r6, #0]
 8006c9a:	6825      	ldr	r5, [r4, #0]
 8006c9c:	f015 0506 	ands.w	r5, r5, #6
 8006ca0:	d106      	bne.n	8006cb0 <_printf_common+0x48>
 8006ca2:	f104 0a19 	add.w	sl, r4, #25
 8006ca6:	68e3      	ldr	r3, [r4, #12]
 8006ca8:	6832      	ldr	r2, [r6, #0]
 8006caa:	1a9b      	subs	r3, r3, r2
 8006cac:	42ab      	cmp	r3, r5
 8006cae:	dc26      	bgt.n	8006cfe <_printf_common+0x96>
 8006cb0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006cb4:	1e13      	subs	r3, r2, #0
 8006cb6:	6822      	ldr	r2, [r4, #0]
 8006cb8:	bf18      	it	ne
 8006cba:	2301      	movne	r3, #1
 8006cbc:	0692      	lsls	r2, r2, #26
 8006cbe:	d42b      	bmi.n	8006d18 <_printf_common+0xb0>
 8006cc0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006cc4:	4649      	mov	r1, r9
 8006cc6:	4638      	mov	r0, r7
 8006cc8:	47c0      	blx	r8
 8006cca:	3001      	adds	r0, #1
 8006ccc:	d01e      	beq.n	8006d0c <_printf_common+0xa4>
 8006cce:	6823      	ldr	r3, [r4, #0]
 8006cd0:	6922      	ldr	r2, [r4, #16]
 8006cd2:	f003 0306 	and.w	r3, r3, #6
 8006cd6:	2b04      	cmp	r3, #4
 8006cd8:	bf02      	ittt	eq
 8006cda:	68e5      	ldreq	r5, [r4, #12]
 8006cdc:	6833      	ldreq	r3, [r6, #0]
 8006cde:	1aed      	subeq	r5, r5, r3
 8006ce0:	68a3      	ldr	r3, [r4, #8]
 8006ce2:	bf0c      	ite	eq
 8006ce4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ce8:	2500      	movne	r5, #0
 8006cea:	4293      	cmp	r3, r2
 8006cec:	bfc4      	itt	gt
 8006cee:	1a9b      	subgt	r3, r3, r2
 8006cf0:	18ed      	addgt	r5, r5, r3
 8006cf2:	2600      	movs	r6, #0
 8006cf4:	341a      	adds	r4, #26
 8006cf6:	42b5      	cmp	r5, r6
 8006cf8:	d11a      	bne.n	8006d30 <_printf_common+0xc8>
 8006cfa:	2000      	movs	r0, #0
 8006cfc:	e008      	b.n	8006d10 <_printf_common+0xa8>
 8006cfe:	2301      	movs	r3, #1
 8006d00:	4652      	mov	r2, sl
 8006d02:	4649      	mov	r1, r9
 8006d04:	4638      	mov	r0, r7
 8006d06:	47c0      	blx	r8
 8006d08:	3001      	adds	r0, #1
 8006d0a:	d103      	bne.n	8006d14 <_printf_common+0xac>
 8006d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d14:	3501      	adds	r5, #1
 8006d16:	e7c6      	b.n	8006ca6 <_printf_common+0x3e>
 8006d18:	18e1      	adds	r1, r4, r3
 8006d1a:	1c5a      	adds	r2, r3, #1
 8006d1c:	2030      	movs	r0, #48	; 0x30
 8006d1e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006d22:	4422      	add	r2, r4
 8006d24:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d28:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d2c:	3302      	adds	r3, #2
 8006d2e:	e7c7      	b.n	8006cc0 <_printf_common+0x58>
 8006d30:	2301      	movs	r3, #1
 8006d32:	4622      	mov	r2, r4
 8006d34:	4649      	mov	r1, r9
 8006d36:	4638      	mov	r0, r7
 8006d38:	47c0      	blx	r8
 8006d3a:	3001      	adds	r0, #1
 8006d3c:	d0e6      	beq.n	8006d0c <_printf_common+0xa4>
 8006d3e:	3601      	adds	r6, #1
 8006d40:	e7d9      	b.n	8006cf6 <_printf_common+0x8e>
	...

08006d44 <_printf_i>:
 8006d44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d48:	7e0f      	ldrb	r7, [r1, #24]
 8006d4a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006d4c:	2f78      	cmp	r7, #120	; 0x78
 8006d4e:	4691      	mov	r9, r2
 8006d50:	4680      	mov	r8, r0
 8006d52:	460c      	mov	r4, r1
 8006d54:	469a      	mov	sl, r3
 8006d56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006d5a:	d807      	bhi.n	8006d6c <_printf_i+0x28>
 8006d5c:	2f62      	cmp	r7, #98	; 0x62
 8006d5e:	d80a      	bhi.n	8006d76 <_printf_i+0x32>
 8006d60:	2f00      	cmp	r7, #0
 8006d62:	f000 80d4 	beq.w	8006f0e <_printf_i+0x1ca>
 8006d66:	2f58      	cmp	r7, #88	; 0x58
 8006d68:	f000 80c0 	beq.w	8006eec <_printf_i+0x1a8>
 8006d6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006d74:	e03a      	b.n	8006dec <_printf_i+0xa8>
 8006d76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006d7a:	2b15      	cmp	r3, #21
 8006d7c:	d8f6      	bhi.n	8006d6c <_printf_i+0x28>
 8006d7e:	a101      	add	r1, pc, #4	; (adr r1, 8006d84 <_printf_i+0x40>)
 8006d80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d84:	08006ddd 	.word	0x08006ddd
 8006d88:	08006df1 	.word	0x08006df1
 8006d8c:	08006d6d 	.word	0x08006d6d
 8006d90:	08006d6d 	.word	0x08006d6d
 8006d94:	08006d6d 	.word	0x08006d6d
 8006d98:	08006d6d 	.word	0x08006d6d
 8006d9c:	08006df1 	.word	0x08006df1
 8006da0:	08006d6d 	.word	0x08006d6d
 8006da4:	08006d6d 	.word	0x08006d6d
 8006da8:	08006d6d 	.word	0x08006d6d
 8006dac:	08006d6d 	.word	0x08006d6d
 8006db0:	08006ef5 	.word	0x08006ef5
 8006db4:	08006e1d 	.word	0x08006e1d
 8006db8:	08006eaf 	.word	0x08006eaf
 8006dbc:	08006d6d 	.word	0x08006d6d
 8006dc0:	08006d6d 	.word	0x08006d6d
 8006dc4:	08006f17 	.word	0x08006f17
 8006dc8:	08006d6d 	.word	0x08006d6d
 8006dcc:	08006e1d 	.word	0x08006e1d
 8006dd0:	08006d6d 	.word	0x08006d6d
 8006dd4:	08006d6d 	.word	0x08006d6d
 8006dd8:	08006eb7 	.word	0x08006eb7
 8006ddc:	682b      	ldr	r3, [r5, #0]
 8006dde:	1d1a      	adds	r2, r3, #4
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	602a      	str	r2, [r5, #0]
 8006de4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006de8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006dec:	2301      	movs	r3, #1
 8006dee:	e09f      	b.n	8006f30 <_printf_i+0x1ec>
 8006df0:	6820      	ldr	r0, [r4, #0]
 8006df2:	682b      	ldr	r3, [r5, #0]
 8006df4:	0607      	lsls	r7, r0, #24
 8006df6:	f103 0104 	add.w	r1, r3, #4
 8006dfa:	6029      	str	r1, [r5, #0]
 8006dfc:	d501      	bpl.n	8006e02 <_printf_i+0xbe>
 8006dfe:	681e      	ldr	r6, [r3, #0]
 8006e00:	e003      	b.n	8006e0a <_printf_i+0xc6>
 8006e02:	0646      	lsls	r6, r0, #25
 8006e04:	d5fb      	bpl.n	8006dfe <_printf_i+0xba>
 8006e06:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006e0a:	2e00      	cmp	r6, #0
 8006e0c:	da03      	bge.n	8006e16 <_printf_i+0xd2>
 8006e0e:	232d      	movs	r3, #45	; 0x2d
 8006e10:	4276      	negs	r6, r6
 8006e12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e16:	485a      	ldr	r0, [pc, #360]	; (8006f80 <_printf_i+0x23c>)
 8006e18:	230a      	movs	r3, #10
 8006e1a:	e012      	b.n	8006e42 <_printf_i+0xfe>
 8006e1c:	682b      	ldr	r3, [r5, #0]
 8006e1e:	6820      	ldr	r0, [r4, #0]
 8006e20:	1d19      	adds	r1, r3, #4
 8006e22:	6029      	str	r1, [r5, #0]
 8006e24:	0605      	lsls	r5, r0, #24
 8006e26:	d501      	bpl.n	8006e2c <_printf_i+0xe8>
 8006e28:	681e      	ldr	r6, [r3, #0]
 8006e2a:	e002      	b.n	8006e32 <_printf_i+0xee>
 8006e2c:	0641      	lsls	r1, r0, #25
 8006e2e:	d5fb      	bpl.n	8006e28 <_printf_i+0xe4>
 8006e30:	881e      	ldrh	r6, [r3, #0]
 8006e32:	4853      	ldr	r0, [pc, #332]	; (8006f80 <_printf_i+0x23c>)
 8006e34:	2f6f      	cmp	r7, #111	; 0x6f
 8006e36:	bf0c      	ite	eq
 8006e38:	2308      	moveq	r3, #8
 8006e3a:	230a      	movne	r3, #10
 8006e3c:	2100      	movs	r1, #0
 8006e3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006e42:	6865      	ldr	r5, [r4, #4]
 8006e44:	60a5      	str	r5, [r4, #8]
 8006e46:	2d00      	cmp	r5, #0
 8006e48:	bfa2      	ittt	ge
 8006e4a:	6821      	ldrge	r1, [r4, #0]
 8006e4c:	f021 0104 	bicge.w	r1, r1, #4
 8006e50:	6021      	strge	r1, [r4, #0]
 8006e52:	b90e      	cbnz	r6, 8006e58 <_printf_i+0x114>
 8006e54:	2d00      	cmp	r5, #0
 8006e56:	d04b      	beq.n	8006ef0 <_printf_i+0x1ac>
 8006e58:	4615      	mov	r5, r2
 8006e5a:	fbb6 f1f3 	udiv	r1, r6, r3
 8006e5e:	fb03 6711 	mls	r7, r3, r1, r6
 8006e62:	5dc7      	ldrb	r7, [r0, r7]
 8006e64:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006e68:	4637      	mov	r7, r6
 8006e6a:	42bb      	cmp	r3, r7
 8006e6c:	460e      	mov	r6, r1
 8006e6e:	d9f4      	bls.n	8006e5a <_printf_i+0x116>
 8006e70:	2b08      	cmp	r3, #8
 8006e72:	d10b      	bne.n	8006e8c <_printf_i+0x148>
 8006e74:	6823      	ldr	r3, [r4, #0]
 8006e76:	07de      	lsls	r6, r3, #31
 8006e78:	d508      	bpl.n	8006e8c <_printf_i+0x148>
 8006e7a:	6923      	ldr	r3, [r4, #16]
 8006e7c:	6861      	ldr	r1, [r4, #4]
 8006e7e:	4299      	cmp	r1, r3
 8006e80:	bfde      	ittt	le
 8006e82:	2330      	movle	r3, #48	; 0x30
 8006e84:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e88:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006e8c:	1b52      	subs	r2, r2, r5
 8006e8e:	6122      	str	r2, [r4, #16]
 8006e90:	f8cd a000 	str.w	sl, [sp]
 8006e94:	464b      	mov	r3, r9
 8006e96:	aa03      	add	r2, sp, #12
 8006e98:	4621      	mov	r1, r4
 8006e9a:	4640      	mov	r0, r8
 8006e9c:	f7ff fee4 	bl	8006c68 <_printf_common>
 8006ea0:	3001      	adds	r0, #1
 8006ea2:	d14a      	bne.n	8006f3a <_printf_i+0x1f6>
 8006ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea8:	b004      	add	sp, #16
 8006eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eae:	6823      	ldr	r3, [r4, #0]
 8006eb0:	f043 0320 	orr.w	r3, r3, #32
 8006eb4:	6023      	str	r3, [r4, #0]
 8006eb6:	4833      	ldr	r0, [pc, #204]	; (8006f84 <_printf_i+0x240>)
 8006eb8:	2778      	movs	r7, #120	; 0x78
 8006eba:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006ebe:	6823      	ldr	r3, [r4, #0]
 8006ec0:	6829      	ldr	r1, [r5, #0]
 8006ec2:	061f      	lsls	r7, r3, #24
 8006ec4:	f851 6b04 	ldr.w	r6, [r1], #4
 8006ec8:	d402      	bmi.n	8006ed0 <_printf_i+0x18c>
 8006eca:	065f      	lsls	r7, r3, #25
 8006ecc:	bf48      	it	mi
 8006ece:	b2b6      	uxthmi	r6, r6
 8006ed0:	07df      	lsls	r7, r3, #31
 8006ed2:	bf48      	it	mi
 8006ed4:	f043 0320 	orrmi.w	r3, r3, #32
 8006ed8:	6029      	str	r1, [r5, #0]
 8006eda:	bf48      	it	mi
 8006edc:	6023      	strmi	r3, [r4, #0]
 8006ede:	b91e      	cbnz	r6, 8006ee8 <_printf_i+0x1a4>
 8006ee0:	6823      	ldr	r3, [r4, #0]
 8006ee2:	f023 0320 	bic.w	r3, r3, #32
 8006ee6:	6023      	str	r3, [r4, #0]
 8006ee8:	2310      	movs	r3, #16
 8006eea:	e7a7      	b.n	8006e3c <_printf_i+0xf8>
 8006eec:	4824      	ldr	r0, [pc, #144]	; (8006f80 <_printf_i+0x23c>)
 8006eee:	e7e4      	b.n	8006eba <_printf_i+0x176>
 8006ef0:	4615      	mov	r5, r2
 8006ef2:	e7bd      	b.n	8006e70 <_printf_i+0x12c>
 8006ef4:	682b      	ldr	r3, [r5, #0]
 8006ef6:	6826      	ldr	r6, [r4, #0]
 8006ef8:	6961      	ldr	r1, [r4, #20]
 8006efa:	1d18      	adds	r0, r3, #4
 8006efc:	6028      	str	r0, [r5, #0]
 8006efe:	0635      	lsls	r5, r6, #24
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	d501      	bpl.n	8006f08 <_printf_i+0x1c4>
 8006f04:	6019      	str	r1, [r3, #0]
 8006f06:	e002      	b.n	8006f0e <_printf_i+0x1ca>
 8006f08:	0670      	lsls	r0, r6, #25
 8006f0a:	d5fb      	bpl.n	8006f04 <_printf_i+0x1c0>
 8006f0c:	8019      	strh	r1, [r3, #0]
 8006f0e:	2300      	movs	r3, #0
 8006f10:	6123      	str	r3, [r4, #16]
 8006f12:	4615      	mov	r5, r2
 8006f14:	e7bc      	b.n	8006e90 <_printf_i+0x14c>
 8006f16:	682b      	ldr	r3, [r5, #0]
 8006f18:	1d1a      	adds	r2, r3, #4
 8006f1a:	602a      	str	r2, [r5, #0]
 8006f1c:	681d      	ldr	r5, [r3, #0]
 8006f1e:	6862      	ldr	r2, [r4, #4]
 8006f20:	2100      	movs	r1, #0
 8006f22:	4628      	mov	r0, r5
 8006f24:	f7f9 f954 	bl	80001d0 <memchr>
 8006f28:	b108      	cbz	r0, 8006f2e <_printf_i+0x1ea>
 8006f2a:	1b40      	subs	r0, r0, r5
 8006f2c:	6060      	str	r0, [r4, #4]
 8006f2e:	6863      	ldr	r3, [r4, #4]
 8006f30:	6123      	str	r3, [r4, #16]
 8006f32:	2300      	movs	r3, #0
 8006f34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f38:	e7aa      	b.n	8006e90 <_printf_i+0x14c>
 8006f3a:	6923      	ldr	r3, [r4, #16]
 8006f3c:	462a      	mov	r2, r5
 8006f3e:	4649      	mov	r1, r9
 8006f40:	4640      	mov	r0, r8
 8006f42:	47d0      	blx	sl
 8006f44:	3001      	adds	r0, #1
 8006f46:	d0ad      	beq.n	8006ea4 <_printf_i+0x160>
 8006f48:	6823      	ldr	r3, [r4, #0]
 8006f4a:	079b      	lsls	r3, r3, #30
 8006f4c:	d413      	bmi.n	8006f76 <_printf_i+0x232>
 8006f4e:	68e0      	ldr	r0, [r4, #12]
 8006f50:	9b03      	ldr	r3, [sp, #12]
 8006f52:	4298      	cmp	r0, r3
 8006f54:	bfb8      	it	lt
 8006f56:	4618      	movlt	r0, r3
 8006f58:	e7a6      	b.n	8006ea8 <_printf_i+0x164>
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	4632      	mov	r2, r6
 8006f5e:	4649      	mov	r1, r9
 8006f60:	4640      	mov	r0, r8
 8006f62:	47d0      	blx	sl
 8006f64:	3001      	adds	r0, #1
 8006f66:	d09d      	beq.n	8006ea4 <_printf_i+0x160>
 8006f68:	3501      	adds	r5, #1
 8006f6a:	68e3      	ldr	r3, [r4, #12]
 8006f6c:	9903      	ldr	r1, [sp, #12]
 8006f6e:	1a5b      	subs	r3, r3, r1
 8006f70:	42ab      	cmp	r3, r5
 8006f72:	dcf2      	bgt.n	8006f5a <_printf_i+0x216>
 8006f74:	e7eb      	b.n	8006f4e <_printf_i+0x20a>
 8006f76:	2500      	movs	r5, #0
 8006f78:	f104 0619 	add.w	r6, r4, #25
 8006f7c:	e7f5      	b.n	8006f6a <_printf_i+0x226>
 8006f7e:	bf00      	nop
 8006f80:	08009446 	.word	0x08009446
 8006f84:	08009457 	.word	0x08009457

08006f88 <std>:
 8006f88:	2300      	movs	r3, #0
 8006f8a:	b510      	push	{r4, lr}
 8006f8c:	4604      	mov	r4, r0
 8006f8e:	e9c0 3300 	strd	r3, r3, [r0]
 8006f92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f96:	6083      	str	r3, [r0, #8]
 8006f98:	8181      	strh	r1, [r0, #12]
 8006f9a:	6643      	str	r3, [r0, #100]	; 0x64
 8006f9c:	81c2      	strh	r2, [r0, #14]
 8006f9e:	6183      	str	r3, [r0, #24]
 8006fa0:	4619      	mov	r1, r3
 8006fa2:	2208      	movs	r2, #8
 8006fa4:	305c      	adds	r0, #92	; 0x5c
 8006fa6:	f000 f914 	bl	80071d2 <memset>
 8006faa:	4b0d      	ldr	r3, [pc, #52]	; (8006fe0 <std+0x58>)
 8006fac:	6263      	str	r3, [r4, #36]	; 0x24
 8006fae:	4b0d      	ldr	r3, [pc, #52]	; (8006fe4 <std+0x5c>)
 8006fb0:	62a3      	str	r3, [r4, #40]	; 0x28
 8006fb2:	4b0d      	ldr	r3, [pc, #52]	; (8006fe8 <std+0x60>)
 8006fb4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006fb6:	4b0d      	ldr	r3, [pc, #52]	; (8006fec <std+0x64>)
 8006fb8:	6323      	str	r3, [r4, #48]	; 0x30
 8006fba:	4b0d      	ldr	r3, [pc, #52]	; (8006ff0 <std+0x68>)
 8006fbc:	6224      	str	r4, [r4, #32]
 8006fbe:	429c      	cmp	r4, r3
 8006fc0:	d006      	beq.n	8006fd0 <std+0x48>
 8006fc2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006fc6:	4294      	cmp	r4, r2
 8006fc8:	d002      	beq.n	8006fd0 <std+0x48>
 8006fca:	33d0      	adds	r3, #208	; 0xd0
 8006fcc:	429c      	cmp	r4, r3
 8006fce:	d105      	bne.n	8006fdc <std+0x54>
 8006fd0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006fd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fd8:	f000 b978 	b.w	80072cc <__retarget_lock_init_recursive>
 8006fdc:	bd10      	pop	{r4, pc}
 8006fde:	bf00      	nop
 8006fe0:	0800714d 	.word	0x0800714d
 8006fe4:	0800716f 	.word	0x0800716f
 8006fe8:	080071a7 	.word	0x080071a7
 8006fec:	080071cb 	.word	0x080071cb
 8006ff0:	20000770 	.word	0x20000770

08006ff4 <stdio_exit_handler>:
 8006ff4:	4a02      	ldr	r2, [pc, #8]	; (8007000 <stdio_exit_handler+0xc>)
 8006ff6:	4903      	ldr	r1, [pc, #12]	; (8007004 <stdio_exit_handler+0x10>)
 8006ff8:	4803      	ldr	r0, [pc, #12]	; (8007008 <stdio_exit_handler+0x14>)
 8006ffa:	f000 b869 	b.w	80070d0 <_fwalk_sglue>
 8006ffe:	bf00      	nop
 8007000:	20000124 	.word	0x20000124
 8007004:	08008c99 	.word	0x08008c99
 8007008:	20000130 	.word	0x20000130

0800700c <cleanup_stdio>:
 800700c:	6841      	ldr	r1, [r0, #4]
 800700e:	4b0c      	ldr	r3, [pc, #48]	; (8007040 <cleanup_stdio+0x34>)
 8007010:	4299      	cmp	r1, r3
 8007012:	b510      	push	{r4, lr}
 8007014:	4604      	mov	r4, r0
 8007016:	d001      	beq.n	800701c <cleanup_stdio+0x10>
 8007018:	f001 fe3e 	bl	8008c98 <_fflush_r>
 800701c:	68a1      	ldr	r1, [r4, #8]
 800701e:	4b09      	ldr	r3, [pc, #36]	; (8007044 <cleanup_stdio+0x38>)
 8007020:	4299      	cmp	r1, r3
 8007022:	d002      	beq.n	800702a <cleanup_stdio+0x1e>
 8007024:	4620      	mov	r0, r4
 8007026:	f001 fe37 	bl	8008c98 <_fflush_r>
 800702a:	68e1      	ldr	r1, [r4, #12]
 800702c:	4b06      	ldr	r3, [pc, #24]	; (8007048 <cleanup_stdio+0x3c>)
 800702e:	4299      	cmp	r1, r3
 8007030:	d004      	beq.n	800703c <cleanup_stdio+0x30>
 8007032:	4620      	mov	r0, r4
 8007034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007038:	f001 be2e 	b.w	8008c98 <_fflush_r>
 800703c:	bd10      	pop	{r4, pc}
 800703e:	bf00      	nop
 8007040:	20000770 	.word	0x20000770
 8007044:	200007d8 	.word	0x200007d8
 8007048:	20000840 	.word	0x20000840

0800704c <global_stdio_init.part.0>:
 800704c:	b510      	push	{r4, lr}
 800704e:	4b0b      	ldr	r3, [pc, #44]	; (800707c <global_stdio_init.part.0+0x30>)
 8007050:	4c0b      	ldr	r4, [pc, #44]	; (8007080 <global_stdio_init.part.0+0x34>)
 8007052:	4a0c      	ldr	r2, [pc, #48]	; (8007084 <global_stdio_init.part.0+0x38>)
 8007054:	601a      	str	r2, [r3, #0]
 8007056:	4620      	mov	r0, r4
 8007058:	2200      	movs	r2, #0
 800705a:	2104      	movs	r1, #4
 800705c:	f7ff ff94 	bl	8006f88 <std>
 8007060:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007064:	2201      	movs	r2, #1
 8007066:	2109      	movs	r1, #9
 8007068:	f7ff ff8e 	bl	8006f88 <std>
 800706c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007070:	2202      	movs	r2, #2
 8007072:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007076:	2112      	movs	r1, #18
 8007078:	f7ff bf86 	b.w	8006f88 <std>
 800707c:	200008a8 	.word	0x200008a8
 8007080:	20000770 	.word	0x20000770
 8007084:	08006ff5 	.word	0x08006ff5

08007088 <__sfp_lock_acquire>:
 8007088:	4801      	ldr	r0, [pc, #4]	; (8007090 <__sfp_lock_acquire+0x8>)
 800708a:	f000 b920 	b.w	80072ce <__retarget_lock_acquire_recursive>
 800708e:	bf00      	nop
 8007090:	200008b1 	.word	0x200008b1

08007094 <__sfp_lock_release>:
 8007094:	4801      	ldr	r0, [pc, #4]	; (800709c <__sfp_lock_release+0x8>)
 8007096:	f000 b91b 	b.w	80072d0 <__retarget_lock_release_recursive>
 800709a:	bf00      	nop
 800709c:	200008b1 	.word	0x200008b1

080070a0 <__sinit>:
 80070a0:	b510      	push	{r4, lr}
 80070a2:	4604      	mov	r4, r0
 80070a4:	f7ff fff0 	bl	8007088 <__sfp_lock_acquire>
 80070a8:	6a23      	ldr	r3, [r4, #32]
 80070aa:	b11b      	cbz	r3, 80070b4 <__sinit+0x14>
 80070ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070b0:	f7ff bff0 	b.w	8007094 <__sfp_lock_release>
 80070b4:	4b04      	ldr	r3, [pc, #16]	; (80070c8 <__sinit+0x28>)
 80070b6:	6223      	str	r3, [r4, #32]
 80070b8:	4b04      	ldr	r3, [pc, #16]	; (80070cc <__sinit+0x2c>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d1f5      	bne.n	80070ac <__sinit+0xc>
 80070c0:	f7ff ffc4 	bl	800704c <global_stdio_init.part.0>
 80070c4:	e7f2      	b.n	80070ac <__sinit+0xc>
 80070c6:	bf00      	nop
 80070c8:	0800700d 	.word	0x0800700d
 80070cc:	200008a8 	.word	0x200008a8

080070d0 <_fwalk_sglue>:
 80070d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070d4:	4607      	mov	r7, r0
 80070d6:	4688      	mov	r8, r1
 80070d8:	4614      	mov	r4, r2
 80070da:	2600      	movs	r6, #0
 80070dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80070e0:	f1b9 0901 	subs.w	r9, r9, #1
 80070e4:	d505      	bpl.n	80070f2 <_fwalk_sglue+0x22>
 80070e6:	6824      	ldr	r4, [r4, #0]
 80070e8:	2c00      	cmp	r4, #0
 80070ea:	d1f7      	bne.n	80070dc <_fwalk_sglue+0xc>
 80070ec:	4630      	mov	r0, r6
 80070ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070f2:	89ab      	ldrh	r3, [r5, #12]
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	d907      	bls.n	8007108 <_fwalk_sglue+0x38>
 80070f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80070fc:	3301      	adds	r3, #1
 80070fe:	d003      	beq.n	8007108 <_fwalk_sglue+0x38>
 8007100:	4629      	mov	r1, r5
 8007102:	4638      	mov	r0, r7
 8007104:	47c0      	blx	r8
 8007106:	4306      	orrs	r6, r0
 8007108:	3568      	adds	r5, #104	; 0x68
 800710a:	e7e9      	b.n	80070e0 <_fwalk_sglue+0x10>

0800710c <siprintf>:
 800710c:	b40e      	push	{r1, r2, r3}
 800710e:	b500      	push	{lr}
 8007110:	b09c      	sub	sp, #112	; 0x70
 8007112:	ab1d      	add	r3, sp, #116	; 0x74
 8007114:	9002      	str	r0, [sp, #8]
 8007116:	9006      	str	r0, [sp, #24]
 8007118:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800711c:	4809      	ldr	r0, [pc, #36]	; (8007144 <siprintf+0x38>)
 800711e:	9107      	str	r1, [sp, #28]
 8007120:	9104      	str	r1, [sp, #16]
 8007122:	4909      	ldr	r1, [pc, #36]	; (8007148 <siprintf+0x3c>)
 8007124:	f853 2b04 	ldr.w	r2, [r3], #4
 8007128:	9105      	str	r1, [sp, #20]
 800712a:	6800      	ldr	r0, [r0, #0]
 800712c:	9301      	str	r3, [sp, #4]
 800712e:	a902      	add	r1, sp, #8
 8007130:	f001 fc2e 	bl	8008990 <_svfiprintf_r>
 8007134:	9b02      	ldr	r3, [sp, #8]
 8007136:	2200      	movs	r2, #0
 8007138:	701a      	strb	r2, [r3, #0]
 800713a:	b01c      	add	sp, #112	; 0x70
 800713c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007140:	b003      	add	sp, #12
 8007142:	4770      	bx	lr
 8007144:	2000017c 	.word	0x2000017c
 8007148:	ffff0208 	.word	0xffff0208

0800714c <__sread>:
 800714c:	b510      	push	{r4, lr}
 800714e:	460c      	mov	r4, r1
 8007150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007154:	f000 f86c 	bl	8007230 <_read_r>
 8007158:	2800      	cmp	r0, #0
 800715a:	bfab      	itete	ge
 800715c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800715e:	89a3      	ldrhlt	r3, [r4, #12]
 8007160:	181b      	addge	r3, r3, r0
 8007162:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007166:	bfac      	ite	ge
 8007168:	6563      	strge	r3, [r4, #84]	; 0x54
 800716a:	81a3      	strhlt	r3, [r4, #12]
 800716c:	bd10      	pop	{r4, pc}

0800716e <__swrite>:
 800716e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007172:	461f      	mov	r7, r3
 8007174:	898b      	ldrh	r3, [r1, #12]
 8007176:	05db      	lsls	r3, r3, #23
 8007178:	4605      	mov	r5, r0
 800717a:	460c      	mov	r4, r1
 800717c:	4616      	mov	r6, r2
 800717e:	d505      	bpl.n	800718c <__swrite+0x1e>
 8007180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007184:	2302      	movs	r3, #2
 8007186:	2200      	movs	r2, #0
 8007188:	f000 f840 	bl	800720c <_lseek_r>
 800718c:	89a3      	ldrh	r3, [r4, #12]
 800718e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007192:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007196:	81a3      	strh	r3, [r4, #12]
 8007198:	4632      	mov	r2, r6
 800719a:	463b      	mov	r3, r7
 800719c:	4628      	mov	r0, r5
 800719e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071a2:	f000 b857 	b.w	8007254 <_write_r>

080071a6 <__sseek>:
 80071a6:	b510      	push	{r4, lr}
 80071a8:	460c      	mov	r4, r1
 80071aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071ae:	f000 f82d 	bl	800720c <_lseek_r>
 80071b2:	1c43      	adds	r3, r0, #1
 80071b4:	89a3      	ldrh	r3, [r4, #12]
 80071b6:	bf15      	itete	ne
 80071b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80071ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80071be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80071c2:	81a3      	strheq	r3, [r4, #12]
 80071c4:	bf18      	it	ne
 80071c6:	81a3      	strhne	r3, [r4, #12]
 80071c8:	bd10      	pop	{r4, pc}

080071ca <__sclose>:
 80071ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071ce:	f000 b80d 	b.w	80071ec <_close_r>

080071d2 <memset>:
 80071d2:	4402      	add	r2, r0
 80071d4:	4603      	mov	r3, r0
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d100      	bne.n	80071dc <memset+0xa>
 80071da:	4770      	bx	lr
 80071dc:	f803 1b01 	strb.w	r1, [r3], #1
 80071e0:	e7f9      	b.n	80071d6 <memset+0x4>
	...

080071e4 <_localeconv_r>:
 80071e4:	4800      	ldr	r0, [pc, #0]	; (80071e8 <_localeconv_r+0x4>)
 80071e6:	4770      	bx	lr
 80071e8:	20000270 	.word	0x20000270

080071ec <_close_r>:
 80071ec:	b538      	push	{r3, r4, r5, lr}
 80071ee:	4d06      	ldr	r5, [pc, #24]	; (8007208 <_close_r+0x1c>)
 80071f0:	2300      	movs	r3, #0
 80071f2:	4604      	mov	r4, r0
 80071f4:	4608      	mov	r0, r1
 80071f6:	602b      	str	r3, [r5, #0]
 80071f8:	f7fa fa43 	bl	8001682 <_close>
 80071fc:	1c43      	adds	r3, r0, #1
 80071fe:	d102      	bne.n	8007206 <_close_r+0x1a>
 8007200:	682b      	ldr	r3, [r5, #0]
 8007202:	b103      	cbz	r3, 8007206 <_close_r+0x1a>
 8007204:	6023      	str	r3, [r4, #0]
 8007206:	bd38      	pop	{r3, r4, r5, pc}
 8007208:	200008ac 	.word	0x200008ac

0800720c <_lseek_r>:
 800720c:	b538      	push	{r3, r4, r5, lr}
 800720e:	4d07      	ldr	r5, [pc, #28]	; (800722c <_lseek_r+0x20>)
 8007210:	4604      	mov	r4, r0
 8007212:	4608      	mov	r0, r1
 8007214:	4611      	mov	r1, r2
 8007216:	2200      	movs	r2, #0
 8007218:	602a      	str	r2, [r5, #0]
 800721a:	461a      	mov	r2, r3
 800721c:	f7fa fa58 	bl	80016d0 <_lseek>
 8007220:	1c43      	adds	r3, r0, #1
 8007222:	d102      	bne.n	800722a <_lseek_r+0x1e>
 8007224:	682b      	ldr	r3, [r5, #0]
 8007226:	b103      	cbz	r3, 800722a <_lseek_r+0x1e>
 8007228:	6023      	str	r3, [r4, #0]
 800722a:	bd38      	pop	{r3, r4, r5, pc}
 800722c:	200008ac 	.word	0x200008ac

08007230 <_read_r>:
 8007230:	b538      	push	{r3, r4, r5, lr}
 8007232:	4d07      	ldr	r5, [pc, #28]	; (8007250 <_read_r+0x20>)
 8007234:	4604      	mov	r4, r0
 8007236:	4608      	mov	r0, r1
 8007238:	4611      	mov	r1, r2
 800723a:	2200      	movs	r2, #0
 800723c:	602a      	str	r2, [r5, #0]
 800723e:	461a      	mov	r2, r3
 8007240:	f7fa f9e6 	bl	8001610 <_read>
 8007244:	1c43      	adds	r3, r0, #1
 8007246:	d102      	bne.n	800724e <_read_r+0x1e>
 8007248:	682b      	ldr	r3, [r5, #0]
 800724a:	b103      	cbz	r3, 800724e <_read_r+0x1e>
 800724c:	6023      	str	r3, [r4, #0]
 800724e:	bd38      	pop	{r3, r4, r5, pc}
 8007250:	200008ac 	.word	0x200008ac

08007254 <_write_r>:
 8007254:	b538      	push	{r3, r4, r5, lr}
 8007256:	4d07      	ldr	r5, [pc, #28]	; (8007274 <_write_r+0x20>)
 8007258:	4604      	mov	r4, r0
 800725a:	4608      	mov	r0, r1
 800725c:	4611      	mov	r1, r2
 800725e:	2200      	movs	r2, #0
 8007260:	602a      	str	r2, [r5, #0]
 8007262:	461a      	mov	r2, r3
 8007264:	f7fa f9f1 	bl	800164a <_write>
 8007268:	1c43      	adds	r3, r0, #1
 800726a:	d102      	bne.n	8007272 <_write_r+0x1e>
 800726c:	682b      	ldr	r3, [r5, #0]
 800726e:	b103      	cbz	r3, 8007272 <_write_r+0x1e>
 8007270:	6023      	str	r3, [r4, #0]
 8007272:	bd38      	pop	{r3, r4, r5, pc}
 8007274:	200008ac 	.word	0x200008ac

08007278 <__errno>:
 8007278:	4b01      	ldr	r3, [pc, #4]	; (8007280 <__errno+0x8>)
 800727a:	6818      	ldr	r0, [r3, #0]
 800727c:	4770      	bx	lr
 800727e:	bf00      	nop
 8007280:	2000017c 	.word	0x2000017c

08007284 <__libc_init_array>:
 8007284:	b570      	push	{r4, r5, r6, lr}
 8007286:	4d0d      	ldr	r5, [pc, #52]	; (80072bc <__libc_init_array+0x38>)
 8007288:	4c0d      	ldr	r4, [pc, #52]	; (80072c0 <__libc_init_array+0x3c>)
 800728a:	1b64      	subs	r4, r4, r5
 800728c:	10a4      	asrs	r4, r4, #2
 800728e:	2600      	movs	r6, #0
 8007290:	42a6      	cmp	r6, r4
 8007292:	d109      	bne.n	80072a8 <__libc_init_array+0x24>
 8007294:	4d0b      	ldr	r5, [pc, #44]	; (80072c4 <__libc_init_array+0x40>)
 8007296:	4c0c      	ldr	r4, [pc, #48]	; (80072c8 <__libc_init_array+0x44>)
 8007298:	f002 f894 	bl	80093c4 <_init>
 800729c:	1b64      	subs	r4, r4, r5
 800729e:	10a4      	asrs	r4, r4, #2
 80072a0:	2600      	movs	r6, #0
 80072a2:	42a6      	cmp	r6, r4
 80072a4:	d105      	bne.n	80072b2 <__libc_init_array+0x2e>
 80072a6:	bd70      	pop	{r4, r5, r6, pc}
 80072a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80072ac:	4798      	blx	r3
 80072ae:	3601      	adds	r6, #1
 80072b0:	e7ee      	b.n	8007290 <__libc_init_array+0xc>
 80072b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80072b6:	4798      	blx	r3
 80072b8:	3601      	adds	r6, #1
 80072ba:	e7f2      	b.n	80072a2 <__libc_init_array+0x1e>
 80072bc:	080097a4 	.word	0x080097a4
 80072c0:	080097a4 	.word	0x080097a4
 80072c4:	080097a4 	.word	0x080097a4
 80072c8:	080097a8 	.word	0x080097a8

080072cc <__retarget_lock_init_recursive>:
 80072cc:	4770      	bx	lr

080072ce <__retarget_lock_acquire_recursive>:
 80072ce:	4770      	bx	lr

080072d0 <__retarget_lock_release_recursive>:
 80072d0:	4770      	bx	lr

080072d2 <memcpy>:
 80072d2:	440a      	add	r2, r1
 80072d4:	4291      	cmp	r1, r2
 80072d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80072da:	d100      	bne.n	80072de <memcpy+0xc>
 80072dc:	4770      	bx	lr
 80072de:	b510      	push	{r4, lr}
 80072e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072e8:	4291      	cmp	r1, r2
 80072ea:	d1f9      	bne.n	80072e0 <memcpy+0xe>
 80072ec:	bd10      	pop	{r4, pc}

080072ee <quorem>:
 80072ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f2:	6903      	ldr	r3, [r0, #16]
 80072f4:	690c      	ldr	r4, [r1, #16]
 80072f6:	42a3      	cmp	r3, r4
 80072f8:	4607      	mov	r7, r0
 80072fa:	db7e      	blt.n	80073fa <quorem+0x10c>
 80072fc:	3c01      	subs	r4, #1
 80072fe:	f101 0814 	add.w	r8, r1, #20
 8007302:	f100 0514 	add.w	r5, r0, #20
 8007306:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800730a:	9301      	str	r3, [sp, #4]
 800730c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007310:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007314:	3301      	adds	r3, #1
 8007316:	429a      	cmp	r2, r3
 8007318:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800731c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007320:	fbb2 f6f3 	udiv	r6, r2, r3
 8007324:	d331      	bcc.n	800738a <quorem+0x9c>
 8007326:	f04f 0e00 	mov.w	lr, #0
 800732a:	4640      	mov	r0, r8
 800732c:	46ac      	mov	ip, r5
 800732e:	46f2      	mov	sl, lr
 8007330:	f850 2b04 	ldr.w	r2, [r0], #4
 8007334:	b293      	uxth	r3, r2
 8007336:	fb06 e303 	mla	r3, r6, r3, lr
 800733a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800733e:	0c1a      	lsrs	r2, r3, #16
 8007340:	b29b      	uxth	r3, r3
 8007342:	ebaa 0303 	sub.w	r3, sl, r3
 8007346:	f8dc a000 	ldr.w	sl, [ip]
 800734a:	fa13 f38a 	uxtah	r3, r3, sl
 800734e:	fb06 220e 	mla	r2, r6, lr, r2
 8007352:	9300      	str	r3, [sp, #0]
 8007354:	9b00      	ldr	r3, [sp, #0]
 8007356:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800735a:	b292      	uxth	r2, r2
 800735c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007360:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007364:	f8bd 3000 	ldrh.w	r3, [sp]
 8007368:	4581      	cmp	r9, r0
 800736a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800736e:	f84c 3b04 	str.w	r3, [ip], #4
 8007372:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007376:	d2db      	bcs.n	8007330 <quorem+0x42>
 8007378:	f855 300b 	ldr.w	r3, [r5, fp]
 800737c:	b92b      	cbnz	r3, 800738a <quorem+0x9c>
 800737e:	9b01      	ldr	r3, [sp, #4]
 8007380:	3b04      	subs	r3, #4
 8007382:	429d      	cmp	r5, r3
 8007384:	461a      	mov	r2, r3
 8007386:	d32c      	bcc.n	80073e2 <quorem+0xf4>
 8007388:	613c      	str	r4, [r7, #16]
 800738a:	4638      	mov	r0, r7
 800738c:	f001 f9a6 	bl	80086dc <__mcmp>
 8007390:	2800      	cmp	r0, #0
 8007392:	db22      	blt.n	80073da <quorem+0xec>
 8007394:	3601      	adds	r6, #1
 8007396:	4629      	mov	r1, r5
 8007398:	2000      	movs	r0, #0
 800739a:	f858 2b04 	ldr.w	r2, [r8], #4
 800739e:	f8d1 c000 	ldr.w	ip, [r1]
 80073a2:	b293      	uxth	r3, r2
 80073a4:	1ac3      	subs	r3, r0, r3
 80073a6:	0c12      	lsrs	r2, r2, #16
 80073a8:	fa13 f38c 	uxtah	r3, r3, ip
 80073ac:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80073b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80073ba:	45c1      	cmp	r9, r8
 80073bc:	f841 3b04 	str.w	r3, [r1], #4
 80073c0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80073c4:	d2e9      	bcs.n	800739a <quorem+0xac>
 80073c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073ce:	b922      	cbnz	r2, 80073da <quorem+0xec>
 80073d0:	3b04      	subs	r3, #4
 80073d2:	429d      	cmp	r5, r3
 80073d4:	461a      	mov	r2, r3
 80073d6:	d30a      	bcc.n	80073ee <quorem+0x100>
 80073d8:	613c      	str	r4, [r7, #16]
 80073da:	4630      	mov	r0, r6
 80073dc:	b003      	add	sp, #12
 80073de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073e2:	6812      	ldr	r2, [r2, #0]
 80073e4:	3b04      	subs	r3, #4
 80073e6:	2a00      	cmp	r2, #0
 80073e8:	d1ce      	bne.n	8007388 <quorem+0x9a>
 80073ea:	3c01      	subs	r4, #1
 80073ec:	e7c9      	b.n	8007382 <quorem+0x94>
 80073ee:	6812      	ldr	r2, [r2, #0]
 80073f0:	3b04      	subs	r3, #4
 80073f2:	2a00      	cmp	r2, #0
 80073f4:	d1f0      	bne.n	80073d8 <quorem+0xea>
 80073f6:	3c01      	subs	r4, #1
 80073f8:	e7eb      	b.n	80073d2 <quorem+0xe4>
 80073fa:	2000      	movs	r0, #0
 80073fc:	e7ee      	b.n	80073dc <quorem+0xee>
	...

08007400 <_dtoa_r>:
 8007400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007404:	ed2d 8b04 	vpush	{d8-d9}
 8007408:	69c5      	ldr	r5, [r0, #28]
 800740a:	b093      	sub	sp, #76	; 0x4c
 800740c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007410:	ec57 6b10 	vmov	r6, r7, d0
 8007414:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007418:	9107      	str	r1, [sp, #28]
 800741a:	4604      	mov	r4, r0
 800741c:	920a      	str	r2, [sp, #40]	; 0x28
 800741e:	930d      	str	r3, [sp, #52]	; 0x34
 8007420:	b975      	cbnz	r5, 8007440 <_dtoa_r+0x40>
 8007422:	2010      	movs	r0, #16
 8007424:	f000 fe2a 	bl	800807c <malloc>
 8007428:	4602      	mov	r2, r0
 800742a:	61e0      	str	r0, [r4, #28]
 800742c:	b920      	cbnz	r0, 8007438 <_dtoa_r+0x38>
 800742e:	4bae      	ldr	r3, [pc, #696]	; (80076e8 <_dtoa_r+0x2e8>)
 8007430:	21ef      	movs	r1, #239	; 0xef
 8007432:	48ae      	ldr	r0, [pc, #696]	; (80076ec <_dtoa_r+0x2ec>)
 8007434:	f001 fc82 	bl	8008d3c <__assert_func>
 8007438:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800743c:	6005      	str	r5, [r0, #0]
 800743e:	60c5      	str	r5, [r0, #12]
 8007440:	69e3      	ldr	r3, [r4, #28]
 8007442:	6819      	ldr	r1, [r3, #0]
 8007444:	b151      	cbz	r1, 800745c <_dtoa_r+0x5c>
 8007446:	685a      	ldr	r2, [r3, #4]
 8007448:	604a      	str	r2, [r1, #4]
 800744a:	2301      	movs	r3, #1
 800744c:	4093      	lsls	r3, r2
 800744e:	608b      	str	r3, [r1, #8]
 8007450:	4620      	mov	r0, r4
 8007452:	f000 ff07 	bl	8008264 <_Bfree>
 8007456:	69e3      	ldr	r3, [r4, #28]
 8007458:	2200      	movs	r2, #0
 800745a:	601a      	str	r2, [r3, #0]
 800745c:	1e3b      	subs	r3, r7, #0
 800745e:	bfbb      	ittet	lt
 8007460:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007464:	9303      	strlt	r3, [sp, #12]
 8007466:	2300      	movge	r3, #0
 8007468:	2201      	movlt	r2, #1
 800746a:	bfac      	ite	ge
 800746c:	f8c8 3000 	strge.w	r3, [r8]
 8007470:	f8c8 2000 	strlt.w	r2, [r8]
 8007474:	4b9e      	ldr	r3, [pc, #632]	; (80076f0 <_dtoa_r+0x2f0>)
 8007476:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800747a:	ea33 0308 	bics.w	r3, r3, r8
 800747e:	d11b      	bne.n	80074b8 <_dtoa_r+0xb8>
 8007480:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007482:	f242 730f 	movw	r3, #9999	; 0x270f
 8007486:	6013      	str	r3, [r2, #0]
 8007488:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800748c:	4333      	orrs	r3, r6
 800748e:	f000 8593 	beq.w	8007fb8 <_dtoa_r+0xbb8>
 8007492:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007494:	b963      	cbnz	r3, 80074b0 <_dtoa_r+0xb0>
 8007496:	4b97      	ldr	r3, [pc, #604]	; (80076f4 <_dtoa_r+0x2f4>)
 8007498:	e027      	b.n	80074ea <_dtoa_r+0xea>
 800749a:	4b97      	ldr	r3, [pc, #604]	; (80076f8 <_dtoa_r+0x2f8>)
 800749c:	9300      	str	r3, [sp, #0]
 800749e:	3308      	adds	r3, #8
 80074a0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80074a2:	6013      	str	r3, [r2, #0]
 80074a4:	9800      	ldr	r0, [sp, #0]
 80074a6:	b013      	add	sp, #76	; 0x4c
 80074a8:	ecbd 8b04 	vpop	{d8-d9}
 80074ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074b0:	4b90      	ldr	r3, [pc, #576]	; (80076f4 <_dtoa_r+0x2f4>)
 80074b2:	9300      	str	r3, [sp, #0]
 80074b4:	3303      	adds	r3, #3
 80074b6:	e7f3      	b.n	80074a0 <_dtoa_r+0xa0>
 80074b8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80074bc:	2200      	movs	r2, #0
 80074be:	ec51 0b17 	vmov	r0, r1, d7
 80074c2:	eeb0 8a47 	vmov.f32	s16, s14
 80074c6:	eef0 8a67 	vmov.f32	s17, s15
 80074ca:	2300      	movs	r3, #0
 80074cc:	f7f9 fafc 	bl	8000ac8 <__aeabi_dcmpeq>
 80074d0:	4681      	mov	r9, r0
 80074d2:	b160      	cbz	r0, 80074ee <_dtoa_r+0xee>
 80074d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80074d6:	2301      	movs	r3, #1
 80074d8:	6013      	str	r3, [r2, #0]
 80074da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80074dc:	2b00      	cmp	r3, #0
 80074de:	f000 8568 	beq.w	8007fb2 <_dtoa_r+0xbb2>
 80074e2:	4b86      	ldr	r3, [pc, #536]	; (80076fc <_dtoa_r+0x2fc>)
 80074e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80074e6:	6013      	str	r3, [r2, #0]
 80074e8:	3b01      	subs	r3, #1
 80074ea:	9300      	str	r3, [sp, #0]
 80074ec:	e7da      	b.n	80074a4 <_dtoa_r+0xa4>
 80074ee:	aa10      	add	r2, sp, #64	; 0x40
 80074f0:	a911      	add	r1, sp, #68	; 0x44
 80074f2:	4620      	mov	r0, r4
 80074f4:	eeb0 0a48 	vmov.f32	s0, s16
 80074f8:	eef0 0a68 	vmov.f32	s1, s17
 80074fc:	f001 f994 	bl	8008828 <__d2b>
 8007500:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007504:	4682      	mov	sl, r0
 8007506:	2d00      	cmp	r5, #0
 8007508:	d07f      	beq.n	800760a <_dtoa_r+0x20a>
 800750a:	ee18 3a90 	vmov	r3, s17
 800750e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007512:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007516:	ec51 0b18 	vmov	r0, r1, d8
 800751a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800751e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007522:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007526:	4619      	mov	r1, r3
 8007528:	2200      	movs	r2, #0
 800752a:	4b75      	ldr	r3, [pc, #468]	; (8007700 <_dtoa_r+0x300>)
 800752c:	f7f8 feac 	bl	8000288 <__aeabi_dsub>
 8007530:	a367      	add	r3, pc, #412	; (adr r3, 80076d0 <_dtoa_r+0x2d0>)
 8007532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007536:	f7f9 f85f 	bl	80005f8 <__aeabi_dmul>
 800753a:	a367      	add	r3, pc, #412	; (adr r3, 80076d8 <_dtoa_r+0x2d8>)
 800753c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007540:	f7f8 fea4 	bl	800028c <__adddf3>
 8007544:	4606      	mov	r6, r0
 8007546:	4628      	mov	r0, r5
 8007548:	460f      	mov	r7, r1
 800754a:	f7f8 ffeb 	bl	8000524 <__aeabi_i2d>
 800754e:	a364      	add	r3, pc, #400	; (adr r3, 80076e0 <_dtoa_r+0x2e0>)
 8007550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007554:	f7f9 f850 	bl	80005f8 <__aeabi_dmul>
 8007558:	4602      	mov	r2, r0
 800755a:	460b      	mov	r3, r1
 800755c:	4630      	mov	r0, r6
 800755e:	4639      	mov	r1, r7
 8007560:	f7f8 fe94 	bl	800028c <__adddf3>
 8007564:	4606      	mov	r6, r0
 8007566:	460f      	mov	r7, r1
 8007568:	f7f9 faf6 	bl	8000b58 <__aeabi_d2iz>
 800756c:	2200      	movs	r2, #0
 800756e:	4683      	mov	fp, r0
 8007570:	2300      	movs	r3, #0
 8007572:	4630      	mov	r0, r6
 8007574:	4639      	mov	r1, r7
 8007576:	f7f9 fab1 	bl	8000adc <__aeabi_dcmplt>
 800757a:	b148      	cbz	r0, 8007590 <_dtoa_r+0x190>
 800757c:	4658      	mov	r0, fp
 800757e:	f7f8 ffd1 	bl	8000524 <__aeabi_i2d>
 8007582:	4632      	mov	r2, r6
 8007584:	463b      	mov	r3, r7
 8007586:	f7f9 fa9f 	bl	8000ac8 <__aeabi_dcmpeq>
 800758a:	b908      	cbnz	r0, 8007590 <_dtoa_r+0x190>
 800758c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007590:	f1bb 0f16 	cmp.w	fp, #22
 8007594:	d857      	bhi.n	8007646 <_dtoa_r+0x246>
 8007596:	4b5b      	ldr	r3, [pc, #364]	; (8007704 <_dtoa_r+0x304>)
 8007598:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800759c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a0:	ec51 0b18 	vmov	r0, r1, d8
 80075a4:	f7f9 fa9a 	bl	8000adc <__aeabi_dcmplt>
 80075a8:	2800      	cmp	r0, #0
 80075aa:	d04e      	beq.n	800764a <_dtoa_r+0x24a>
 80075ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 80075b0:	2300      	movs	r3, #0
 80075b2:	930c      	str	r3, [sp, #48]	; 0x30
 80075b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80075b6:	1b5b      	subs	r3, r3, r5
 80075b8:	1e5a      	subs	r2, r3, #1
 80075ba:	bf45      	ittet	mi
 80075bc:	f1c3 0301 	rsbmi	r3, r3, #1
 80075c0:	9305      	strmi	r3, [sp, #20]
 80075c2:	2300      	movpl	r3, #0
 80075c4:	2300      	movmi	r3, #0
 80075c6:	9206      	str	r2, [sp, #24]
 80075c8:	bf54      	ite	pl
 80075ca:	9305      	strpl	r3, [sp, #20]
 80075cc:	9306      	strmi	r3, [sp, #24]
 80075ce:	f1bb 0f00 	cmp.w	fp, #0
 80075d2:	db3c      	blt.n	800764e <_dtoa_r+0x24e>
 80075d4:	9b06      	ldr	r3, [sp, #24]
 80075d6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80075da:	445b      	add	r3, fp
 80075dc:	9306      	str	r3, [sp, #24]
 80075de:	2300      	movs	r3, #0
 80075e0:	9308      	str	r3, [sp, #32]
 80075e2:	9b07      	ldr	r3, [sp, #28]
 80075e4:	2b09      	cmp	r3, #9
 80075e6:	d868      	bhi.n	80076ba <_dtoa_r+0x2ba>
 80075e8:	2b05      	cmp	r3, #5
 80075ea:	bfc4      	itt	gt
 80075ec:	3b04      	subgt	r3, #4
 80075ee:	9307      	strgt	r3, [sp, #28]
 80075f0:	9b07      	ldr	r3, [sp, #28]
 80075f2:	f1a3 0302 	sub.w	r3, r3, #2
 80075f6:	bfcc      	ite	gt
 80075f8:	2500      	movgt	r5, #0
 80075fa:	2501      	movle	r5, #1
 80075fc:	2b03      	cmp	r3, #3
 80075fe:	f200 8085 	bhi.w	800770c <_dtoa_r+0x30c>
 8007602:	e8df f003 	tbb	[pc, r3]
 8007606:	3b2e      	.short	0x3b2e
 8007608:	5839      	.short	0x5839
 800760a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800760e:	441d      	add	r5, r3
 8007610:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007614:	2b20      	cmp	r3, #32
 8007616:	bfc1      	itttt	gt
 8007618:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800761c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007620:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007624:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007628:	bfd6      	itet	le
 800762a:	f1c3 0320 	rsble	r3, r3, #32
 800762e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007632:	fa06 f003 	lslle.w	r0, r6, r3
 8007636:	f7f8 ff65 	bl	8000504 <__aeabi_ui2d>
 800763a:	2201      	movs	r2, #1
 800763c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007640:	3d01      	subs	r5, #1
 8007642:	920e      	str	r2, [sp, #56]	; 0x38
 8007644:	e76f      	b.n	8007526 <_dtoa_r+0x126>
 8007646:	2301      	movs	r3, #1
 8007648:	e7b3      	b.n	80075b2 <_dtoa_r+0x1b2>
 800764a:	900c      	str	r0, [sp, #48]	; 0x30
 800764c:	e7b2      	b.n	80075b4 <_dtoa_r+0x1b4>
 800764e:	9b05      	ldr	r3, [sp, #20]
 8007650:	eba3 030b 	sub.w	r3, r3, fp
 8007654:	9305      	str	r3, [sp, #20]
 8007656:	f1cb 0300 	rsb	r3, fp, #0
 800765a:	9308      	str	r3, [sp, #32]
 800765c:	2300      	movs	r3, #0
 800765e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007660:	e7bf      	b.n	80075e2 <_dtoa_r+0x1e2>
 8007662:	2300      	movs	r3, #0
 8007664:	9309      	str	r3, [sp, #36]	; 0x24
 8007666:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007668:	2b00      	cmp	r3, #0
 800766a:	dc52      	bgt.n	8007712 <_dtoa_r+0x312>
 800766c:	2301      	movs	r3, #1
 800766e:	9301      	str	r3, [sp, #4]
 8007670:	9304      	str	r3, [sp, #16]
 8007672:	461a      	mov	r2, r3
 8007674:	920a      	str	r2, [sp, #40]	; 0x28
 8007676:	e00b      	b.n	8007690 <_dtoa_r+0x290>
 8007678:	2301      	movs	r3, #1
 800767a:	e7f3      	b.n	8007664 <_dtoa_r+0x264>
 800767c:	2300      	movs	r3, #0
 800767e:	9309      	str	r3, [sp, #36]	; 0x24
 8007680:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007682:	445b      	add	r3, fp
 8007684:	9301      	str	r3, [sp, #4]
 8007686:	3301      	adds	r3, #1
 8007688:	2b01      	cmp	r3, #1
 800768a:	9304      	str	r3, [sp, #16]
 800768c:	bfb8      	it	lt
 800768e:	2301      	movlt	r3, #1
 8007690:	69e0      	ldr	r0, [r4, #28]
 8007692:	2100      	movs	r1, #0
 8007694:	2204      	movs	r2, #4
 8007696:	f102 0614 	add.w	r6, r2, #20
 800769a:	429e      	cmp	r6, r3
 800769c:	d93d      	bls.n	800771a <_dtoa_r+0x31a>
 800769e:	6041      	str	r1, [r0, #4]
 80076a0:	4620      	mov	r0, r4
 80076a2:	f000 fd9f 	bl	80081e4 <_Balloc>
 80076a6:	9000      	str	r0, [sp, #0]
 80076a8:	2800      	cmp	r0, #0
 80076aa:	d139      	bne.n	8007720 <_dtoa_r+0x320>
 80076ac:	4b16      	ldr	r3, [pc, #88]	; (8007708 <_dtoa_r+0x308>)
 80076ae:	4602      	mov	r2, r0
 80076b0:	f240 11af 	movw	r1, #431	; 0x1af
 80076b4:	e6bd      	b.n	8007432 <_dtoa_r+0x32>
 80076b6:	2301      	movs	r3, #1
 80076b8:	e7e1      	b.n	800767e <_dtoa_r+0x27e>
 80076ba:	2501      	movs	r5, #1
 80076bc:	2300      	movs	r3, #0
 80076be:	9307      	str	r3, [sp, #28]
 80076c0:	9509      	str	r5, [sp, #36]	; 0x24
 80076c2:	f04f 33ff 	mov.w	r3, #4294967295
 80076c6:	9301      	str	r3, [sp, #4]
 80076c8:	9304      	str	r3, [sp, #16]
 80076ca:	2200      	movs	r2, #0
 80076cc:	2312      	movs	r3, #18
 80076ce:	e7d1      	b.n	8007674 <_dtoa_r+0x274>
 80076d0:	636f4361 	.word	0x636f4361
 80076d4:	3fd287a7 	.word	0x3fd287a7
 80076d8:	8b60c8b3 	.word	0x8b60c8b3
 80076dc:	3fc68a28 	.word	0x3fc68a28
 80076e0:	509f79fb 	.word	0x509f79fb
 80076e4:	3fd34413 	.word	0x3fd34413
 80076e8:	08009475 	.word	0x08009475
 80076ec:	0800948c 	.word	0x0800948c
 80076f0:	7ff00000 	.word	0x7ff00000
 80076f4:	08009471 	.word	0x08009471
 80076f8:	08009468 	.word	0x08009468
 80076fc:	08009445 	.word	0x08009445
 8007700:	3ff80000 	.word	0x3ff80000
 8007704:	08009578 	.word	0x08009578
 8007708:	080094e4 	.word	0x080094e4
 800770c:	2301      	movs	r3, #1
 800770e:	9309      	str	r3, [sp, #36]	; 0x24
 8007710:	e7d7      	b.n	80076c2 <_dtoa_r+0x2c2>
 8007712:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007714:	9301      	str	r3, [sp, #4]
 8007716:	9304      	str	r3, [sp, #16]
 8007718:	e7ba      	b.n	8007690 <_dtoa_r+0x290>
 800771a:	3101      	adds	r1, #1
 800771c:	0052      	lsls	r2, r2, #1
 800771e:	e7ba      	b.n	8007696 <_dtoa_r+0x296>
 8007720:	69e3      	ldr	r3, [r4, #28]
 8007722:	9a00      	ldr	r2, [sp, #0]
 8007724:	601a      	str	r2, [r3, #0]
 8007726:	9b04      	ldr	r3, [sp, #16]
 8007728:	2b0e      	cmp	r3, #14
 800772a:	f200 80a8 	bhi.w	800787e <_dtoa_r+0x47e>
 800772e:	2d00      	cmp	r5, #0
 8007730:	f000 80a5 	beq.w	800787e <_dtoa_r+0x47e>
 8007734:	f1bb 0f00 	cmp.w	fp, #0
 8007738:	dd38      	ble.n	80077ac <_dtoa_r+0x3ac>
 800773a:	4bc0      	ldr	r3, [pc, #768]	; (8007a3c <_dtoa_r+0x63c>)
 800773c:	f00b 020f 	and.w	r2, fp, #15
 8007740:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007744:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007748:	e9d3 6700 	ldrd	r6, r7, [r3]
 800774c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007750:	d019      	beq.n	8007786 <_dtoa_r+0x386>
 8007752:	4bbb      	ldr	r3, [pc, #748]	; (8007a40 <_dtoa_r+0x640>)
 8007754:	ec51 0b18 	vmov	r0, r1, d8
 8007758:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800775c:	f7f9 f876 	bl	800084c <__aeabi_ddiv>
 8007760:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007764:	f008 080f 	and.w	r8, r8, #15
 8007768:	2503      	movs	r5, #3
 800776a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007a40 <_dtoa_r+0x640>
 800776e:	f1b8 0f00 	cmp.w	r8, #0
 8007772:	d10a      	bne.n	800778a <_dtoa_r+0x38a>
 8007774:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007778:	4632      	mov	r2, r6
 800777a:	463b      	mov	r3, r7
 800777c:	f7f9 f866 	bl	800084c <__aeabi_ddiv>
 8007780:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007784:	e02b      	b.n	80077de <_dtoa_r+0x3de>
 8007786:	2502      	movs	r5, #2
 8007788:	e7ef      	b.n	800776a <_dtoa_r+0x36a>
 800778a:	f018 0f01 	tst.w	r8, #1
 800778e:	d008      	beq.n	80077a2 <_dtoa_r+0x3a2>
 8007790:	4630      	mov	r0, r6
 8007792:	4639      	mov	r1, r7
 8007794:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007798:	f7f8 ff2e 	bl	80005f8 <__aeabi_dmul>
 800779c:	3501      	adds	r5, #1
 800779e:	4606      	mov	r6, r0
 80077a0:	460f      	mov	r7, r1
 80077a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80077a6:	f109 0908 	add.w	r9, r9, #8
 80077aa:	e7e0      	b.n	800776e <_dtoa_r+0x36e>
 80077ac:	f000 809f 	beq.w	80078ee <_dtoa_r+0x4ee>
 80077b0:	f1cb 0600 	rsb	r6, fp, #0
 80077b4:	4ba1      	ldr	r3, [pc, #644]	; (8007a3c <_dtoa_r+0x63c>)
 80077b6:	4fa2      	ldr	r7, [pc, #648]	; (8007a40 <_dtoa_r+0x640>)
 80077b8:	f006 020f 	and.w	r2, r6, #15
 80077bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077c4:	ec51 0b18 	vmov	r0, r1, d8
 80077c8:	f7f8 ff16 	bl	80005f8 <__aeabi_dmul>
 80077cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077d0:	1136      	asrs	r6, r6, #4
 80077d2:	2300      	movs	r3, #0
 80077d4:	2502      	movs	r5, #2
 80077d6:	2e00      	cmp	r6, #0
 80077d8:	d17e      	bne.n	80078d8 <_dtoa_r+0x4d8>
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d1d0      	bne.n	8007780 <_dtoa_r+0x380>
 80077de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077e0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	f000 8084 	beq.w	80078f2 <_dtoa_r+0x4f2>
 80077ea:	4b96      	ldr	r3, [pc, #600]	; (8007a44 <_dtoa_r+0x644>)
 80077ec:	2200      	movs	r2, #0
 80077ee:	4640      	mov	r0, r8
 80077f0:	4649      	mov	r1, r9
 80077f2:	f7f9 f973 	bl	8000adc <__aeabi_dcmplt>
 80077f6:	2800      	cmp	r0, #0
 80077f8:	d07b      	beq.n	80078f2 <_dtoa_r+0x4f2>
 80077fa:	9b04      	ldr	r3, [sp, #16]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d078      	beq.n	80078f2 <_dtoa_r+0x4f2>
 8007800:	9b01      	ldr	r3, [sp, #4]
 8007802:	2b00      	cmp	r3, #0
 8007804:	dd39      	ble.n	800787a <_dtoa_r+0x47a>
 8007806:	4b90      	ldr	r3, [pc, #576]	; (8007a48 <_dtoa_r+0x648>)
 8007808:	2200      	movs	r2, #0
 800780a:	4640      	mov	r0, r8
 800780c:	4649      	mov	r1, r9
 800780e:	f7f8 fef3 	bl	80005f8 <__aeabi_dmul>
 8007812:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007816:	9e01      	ldr	r6, [sp, #4]
 8007818:	f10b 37ff 	add.w	r7, fp, #4294967295
 800781c:	3501      	adds	r5, #1
 800781e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007822:	4628      	mov	r0, r5
 8007824:	f7f8 fe7e 	bl	8000524 <__aeabi_i2d>
 8007828:	4642      	mov	r2, r8
 800782a:	464b      	mov	r3, r9
 800782c:	f7f8 fee4 	bl	80005f8 <__aeabi_dmul>
 8007830:	4b86      	ldr	r3, [pc, #536]	; (8007a4c <_dtoa_r+0x64c>)
 8007832:	2200      	movs	r2, #0
 8007834:	f7f8 fd2a 	bl	800028c <__adddf3>
 8007838:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800783c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007840:	9303      	str	r3, [sp, #12]
 8007842:	2e00      	cmp	r6, #0
 8007844:	d158      	bne.n	80078f8 <_dtoa_r+0x4f8>
 8007846:	4b82      	ldr	r3, [pc, #520]	; (8007a50 <_dtoa_r+0x650>)
 8007848:	2200      	movs	r2, #0
 800784a:	4640      	mov	r0, r8
 800784c:	4649      	mov	r1, r9
 800784e:	f7f8 fd1b 	bl	8000288 <__aeabi_dsub>
 8007852:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007856:	4680      	mov	r8, r0
 8007858:	4689      	mov	r9, r1
 800785a:	f7f9 f95d 	bl	8000b18 <__aeabi_dcmpgt>
 800785e:	2800      	cmp	r0, #0
 8007860:	f040 8296 	bne.w	8007d90 <_dtoa_r+0x990>
 8007864:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007868:	4640      	mov	r0, r8
 800786a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800786e:	4649      	mov	r1, r9
 8007870:	f7f9 f934 	bl	8000adc <__aeabi_dcmplt>
 8007874:	2800      	cmp	r0, #0
 8007876:	f040 8289 	bne.w	8007d8c <_dtoa_r+0x98c>
 800787a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800787e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007880:	2b00      	cmp	r3, #0
 8007882:	f2c0 814e 	blt.w	8007b22 <_dtoa_r+0x722>
 8007886:	f1bb 0f0e 	cmp.w	fp, #14
 800788a:	f300 814a 	bgt.w	8007b22 <_dtoa_r+0x722>
 800788e:	4b6b      	ldr	r3, [pc, #428]	; (8007a3c <_dtoa_r+0x63c>)
 8007890:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007894:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800789a:	2b00      	cmp	r3, #0
 800789c:	f280 80dc 	bge.w	8007a58 <_dtoa_r+0x658>
 80078a0:	9b04      	ldr	r3, [sp, #16]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	f300 80d8 	bgt.w	8007a58 <_dtoa_r+0x658>
 80078a8:	f040 826f 	bne.w	8007d8a <_dtoa_r+0x98a>
 80078ac:	4b68      	ldr	r3, [pc, #416]	; (8007a50 <_dtoa_r+0x650>)
 80078ae:	2200      	movs	r2, #0
 80078b0:	4640      	mov	r0, r8
 80078b2:	4649      	mov	r1, r9
 80078b4:	f7f8 fea0 	bl	80005f8 <__aeabi_dmul>
 80078b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078bc:	f7f9 f922 	bl	8000b04 <__aeabi_dcmpge>
 80078c0:	9e04      	ldr	r6, [sp, #16]
 80078c2:	4637      	mov	r7, r6
 80078c4:	2800      	cmp	r0, #0
 80078c6:	f040 8245 	bne.w	8007d54 <_dtoa_r+0x954>
 80078ca:	9d00      	ldr	r5, [sp, #0]
 80078cc:	2331      	movs	r3, #49	; 0x31
 80078ce:	f805 3b01 	strb.w	r3, [r5], #1
 80078d2:	f10b 0b01 	add.w	fp, fp, #1
 80078d6:	e241      	b.n	8007d5c <_dtoa_r+0x95c>
 80078d8:	07f2      	lsls	r2, r6, #31
 80078da:	d505      	bpl.n	80078e8 <_dtoa_r+0x4e8>
 80078dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078e0:	f7f8 fe8a 	bl	80005f8 <__aeabi_dmul>
 80078e4:	3501      	adds	r5, #1
 80078e6:	2301      	movs	r3, #1
 80078e8:	1076      	asrs	r6, r6, #1
 80078ea:	3708      	adds	r7, #8
 80078ec:	e773      	b.n	80077d6 <_dtoa_r+0x3d6>
 80078ee:	2502      	movs	r5, #2
 80078f0:	e775      	b.n	80077de <_dtoa_r+0x3de>
 80078f2:	9e04      	ldr	r6, [sp, #16]
 80078f4:	465f      	mov	r7, fp
 80078f6:	e792      	b.n	800781e <_dtoa_r+0x41e>
 80078f8:	9900      	ldr	r1, [sp, #0]
 80078fa:	4b50      	ldr	r3, [pc, #320]	; (8007a3c <_dtoa_r+0x63c>)
 80078fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007900:	4431      	add	r1, r6
 8007902:	9102      	str	r1, [sp, #8]
 8007904:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007906:	eeb0 9a47 	vmov.f32	s18, s14
 800790a:	eef0 9a67 	vmov.f32	s19, s15
 800790e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007912:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007916:	2900      	cmp	r1, #0
 8007918:	d044      	beq.n	80079a4 <_dtoa_r+0x5a4>
 800791a:	494e      	ldr	r1, [pc, #312]	; (8007a54 <_dtoa_r+0x654>)
 800791c:	2000      	movs	r0, #0
 800791e:	f7f8 ff95 	bl	800084c <__aeabi_ddiv>
 8007922:	ec53 2b19 	vmov	r2, r3, d9
 8007926:	f7f8 fcaf 	bl	8000288 <__aeabi_dsub>
 800792a:	9d00      	ldr	r5, [sp, #0]
 800792c:	ec41 0b19 	vmov	d9, r0, r1
 8007930:	4649      	mov	r1, r9
 8007932:	4640      	mov	r0, r8
 8007934:	f7f9 f910 	bl	8000b58 <__aeabi_d2iz>
 8007938:	4606      	mov	r6, r0
 800793a:	f7f8 fdf3 	bl	8000524 <__aeabi_i2d>
 800793e:	4602      	mov	r2, r0
 8007940:	460b      	mov	r3, r1
 8007942:	4640      	mov	r0, r8
 8007944:	4649      	mov	r1, r9
 8007946:	f7f8 fc9f 	bl	8000288 <__aeabi_dsub>
 800794a:	3630      	adds	r6, #48	; 0x30
 800794c:	f805 6b01 	strb.w	r6, [r5], #1
 8007950:	ec53 2b19 	vmov	r2, r3, d9
 8007954:	4680      	mov	r8, r0
 8007956:	4689      	mov	r9, r1
 8007958:	f7f9 f8c0 	bl	8000adc <__aeabi_dcmplt>
 800795c:	2800      	cmp	r0, #0
 800795e:	d164      	bne.n	8007a2a <_dtoa_r+0x62a>
 8007960:	4642      	mov	r2, r8
 8007962:	464b      	mov	r3, r9
 8007964:	4937      	ldr	r1, [pc, #220]	; (8007a44 <_dtoa_r+0x644>)
 8007966:	2000      	movs	r0, #0
 8007968:	f7f8 fc8e 	bl	8000288 <__aeabi_dsub>
 800796c:	ec53 2b19 	vmov	r2, r3, d9
 8007970:	f7f9 f8b4 	bl	8000adc <__aeabi_dcmplt>
 8007974:	2800      	cmp	r0, #0
 8007976:	f040 80b6 	bne.w	8007ae6 <_dtoa_r+0x6e6>
 800797a:	9b02      	ldr	r3, [sp, #8]
 800797c:	429d      	cmp	r5, r3
 800797e:	f43f af7c 	beq.w	800787a <_dtoa_r+0x47a>
 8007982:	4b31      	ldr	r3, [pc, #196]	; (8007a48 <_dtoa_r+0x648>)
 8007984:	ec51 0b19 	vmov	r0, r1, d9
 8007988:	2200      	movs	r2, #0
 800798a:	f7f8 fe35 	bl	80005f8 <__aeabi_dmul>
 800798e:	4b2e      	ldr	r3, [pc, #184]	; (8007a48 <_dtoa_r+0x648>)
 8007990:	ec41 0b19 	vmov	d9, r0, r1
 8007994:	2200      	movs	r2, #0
 8007996:	4640      	mov	r0, r8
 8007998:	4649      	mov	r1, r9
 800799a:	f7f8 fe2d 	bl	80005f8 <__aeabi_dmul>
 800799e:	4680      	mov	r8, r0
 80079a0:	4689      	mov	r9, r1
 80079a2:	e7c5      	b.n	8007930 <_dtoa_r+0x530>
 80079a4:	ec51 0b17 	vmov	r0, r1, d7
 80079a8:	f7f8 fe26 	bl	80005f8 <__aeabi_dmul>
 80079ac:	9b02      	ldr	r3, [sp, #8]
 80079ae:	9d00      	ldr	r5, [sp, #0]
 80079b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80079b2:	ec41 0b19 	vmov	d9, r0, r1
 80079b6:	4649      	mov	r1, r9
 80079b8:	4640      	mov	r0, r8
 80079ba:	f7f9 f8cd 	bl	8000b58 <__aeabi_d2iz>
 80079be:	4606      	mov	r6, r0
 80079c0:	f7f8 fdb0 	bl	8000524 <__aeabi_i2d>
 80079c4:	3630      	adds	r6, #48	; 0x30
 80079c6:	4602      	mov	r2, r0
 80079c8:	460b      	mov	r3, r1
 80079ca:	4640      	mov	r0, r8
 80079cc:	4649      	mov	r1, r9
 80079ce:	f7f8 fc5b 	bl	8000288 <__aeabi_dsub>
 80079d2:	f805 6b01 	strb.w	r6, [r5], #1
 80079d6:	9b02      	ldr	r3, [sp, #8]
 80079d8:	429d      	cmp	r5, r3
 80079da:	4680      	mov	r8, r0
 80079dc:	4689      	mov	r9, r1
 80079de:	f04f 0200 	mov.w	r2, #0
 80079e2:	d124      	bne.n	8007a2e <_dtoa_r+0x62e>
 80079e4:	4b1b      	ldr	r3, [pc, #108]	; (8007a54 <_dtoa_r+0x654>)
 80079e6:	ec51 0b19 	vmov	r0, r1, d9
 80079ea:	f7f8 fc4f 	bl	800028c <__adddf3>
 80079ee:	4602      	mov	r2, r0
 80079f0:	460b      	mov	r3, r1
 80079f2:	4640      	mov	r0, r8
 80079f4:	4649      	mov	r1, r9
 80079f6:	f7f9 f88f 	bl	8000b18 <__aeabi_dcmpgt>
 80079fa:	2800      	cmp	r0, #0
 80079fc:	d173      	bne.n	8007ae6 <_dtoa_r+0x6e6>
 80079fe:	ec53 2b19 	vmov	r2, r3, d9
 8007a02:	4914      	ldr	r1, [pc, #80]	; (8007a54 <_dtoa_r+0x654>)
 8007a04:	2000      	movs	r0, #0
 8007a06:	f7f8 fc3f 	bl	8000288 <__aeabi_dsub>
 8007a0a:	4602      	mov	r2, r0
 8007a0c:	460b      	mov	r3, r1
 8007a0e:	4640      	mov	r0, r8
 8007a10:	4649      	mov	r1, r9
 8007a12:	f7f9 f863 	bl	8000adc <__aeabi_dcmplt>
 8007a16:	2800      	cmp	r0, #0
 8007a18:	f43f af2f 	beq.w	800787a <_dtoa_r+0x47a>
 8007a1c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007a1e:	1e6b      	subs	r3, r5, #1
 8007a20:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007a26:	2b30      	cmp	r3, #48	; 0x30
 8007a28:	d0f8      	beq.n	8007a1c <_dtoa_r+0x61c>
 8007a2a:	46bb      	mov	fp, r7
 8007a2c:	e04a      	b.n	8007ac4 <_dtoa_r+0x6c4>
 8007a2e:	4b06      	ldr	r3, [pc, #24]	; (8007a48 <_dtoa_r+0x648>)
 8007a30:	f7f8 fde2 	bl	80005f8 <__aeabi_dmul>
 8007a34:	4680      	mov	r8, r0
 8007a36:	4689      	mov	r9, r1
 8007a38:	e7bd      	b.n	80079b6 <_dtoa_r+0x5b6>
 8007a3a:	bf00      	nop
 8007a3c:	08009578 	.word	0x08009578
 8007a40:	08009550 	.word	0x08009550
 8007a44:	3ff00000 	.word	0x3ff00000
 8007a48:	40240000 	.word	0x40240000
 8007a4c:	401c0000 	.word	0x401c0000
 8007a50:	40140000 	.word	0x40140000
 8007a54:	3fe00000 	.word	0x3fe00000
 8007a58:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007a5c:	9d00      	ldr	r5, [sp, #0]
 8007a5e:	4642      	mov	r2, r8
 8007a60:	464b      	mov	r3, r9
 8007a62:	4630      	mov	r0, r6
 8007a64:	4639      	mov	r1, r7
 8007a66:	f7f8 fef1 	bl	800084c <__aeabi_ddiv>
 8007a6a:	f7f9 f875 	bl	8000b58 <__aeabi_d2iz>
 8007a6e:	9001      	str	r0, [sp, #4]
 8007a70:	f7f8 fd58 	bl	8000524 <__aeabi_i2d>
 8007a74:	4642      	mov	r2, r8
 8007a76:	464b      	mov	r3, r9
 8007a78:	f7f8 fdbe 	bl	80005f8 <__aeabi_dmul>
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	460b      	mov	r3, r1
 8007a80:	4630      	mov	r0, r6
 8007a82:	4639      	mov	r1, r7
 8007a84:	f7f8 fc00 	bl	8000288 <__aeabi_dsub>
 8007a88:	9e01      	ldr	r6, [sp, #4]
 8007a8a:	9f04      	ldr	r7, [sp, #16]
 8007a8c:	3630      	adds	r6, #48	; 0x30
 8007a8e:	f805 6b01 	strb.w	r6, [r5], #1
 8007a92:	9e00      	ldr	r6, [sp, #0]
 8007a94:	1bae      	subs	r6, r5, r6
 8007a96:	42b7      	cmp	r7, r6
 8007a98:	4602      	mov	r2, r0
 8007a9a:	460b      	mov	r3, r1
 8007a9c:	d134      	bne.n	8007b08 <_dtoa_r+0x708>
 8007a9e:	f7f8 fbf5 	bl	800028c <__adddf3>
 8007aa2:	4642      	mov	r2, r8
 8007aa4:	464b      	mov	r3, r9
 8007aa6:	4606      	mov	r6, r0
 8007aa8:	460f      	mov	r7, r1
 8007aaa:	f7f9 f835 	bl	8000b18 <__aeabi_dcmpgt>
 8007aae:	b9c8      	cbnz	r0, 8007ae4 <_dtoa_r+0x6e4>
 8007ab0:	4642      	mov	r2, r8
 8007ab2:	464b      	mov	r3, r9
 8007ab4:	4630      	mov	r0, r6
 8007ab6:	4639      	mov	r1, r7
 8007ab8:	f7f9 f806 	bl	8000ac8 <__aeabi_dcmpeq>
 8007abc:	b110      	cbz	r0, 8007ac4 <_dtoa_r+0x6c4>
 8007abe:	9b01      	ldr	r3, [sp, #4]
 8007ac0:	07db      	lsls	r3, r3, #31
 8007ac2:	d40f      	bmi.n	8007ae4 <_dtoa_r+0x6e4>
 8007ac4:	4651      	mov	r1, sl
 8007ac6:	4620      	mov	r0, r4
 8007ac8:	f000 fbcc 	bl	8008264 <_Bfree>
 8007acc:	2300      	movs	r3, #0
 8007ace:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ad0:	702b      	strb	r3, [r5, #0]
 8007ad2:	f10b 0301 	add.w	r3, fp, #1
 8007ad6:	6013      	str	r3, [r2, #0]
 8007ad8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	f43f ace2 	beq.w	80074a4 <_dtoa_r+0xa4>
 8007ae0:	601d      	str	r5, [r3, #0]
 8007ae2:	e4df      	b.n	80074a4 <_dtoa_r+0xa4>
 8007ae4:	465f      	mov	r7, fp
 8007ae6:	462b      	mov	r3, r5
 8007ae8:	461d      	mov	r5, r3
 8007aea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007aee:	2a39      	cmp	r2, #57	; 0x39
 8007af0:	d106      	bne.n	8007b00 <_dtoa_r+0x700>
 8007af2:	9a00      	ldr	r2, [sp, #0]
 8007af4:	429a      	cmp	r2, r3
 8007af6:	d1f7      	bne.n	8007ae8 <_dtoa_r+0x6e8>
 8007af8:	9900      	ldr	r1, [sp, #0]
 8007afa:	2230      	movs	r2, #48	; 0x30
 8007afc:	3701      	adds	r7, #1
 8007afe:	700a      	strb	r2, [r1, #0]
 8007b00:	781a      	ldrb	r2, [r3, #0]
 8007b02:	3201      	adds	r2, #1
 8007b04:	701a      	strb	r2, [r3, #0]
 8007b06:	e790      	b.n	8007a2a <_dtoa_r+0x62a>
 8007b08:	4ba3      	ldr	r3, [pc, #652]	; (8007d98 <_dtoa_r+0x998>)
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	f7f8 fd74 	bl	80005f8 <__aeabi_dmul>
 8007b10:	2200      	movs	r2, #0
 8007b12:	2300      	movs	r3, #0
 8007b14:	4606      	mov	r6, r0
 8007b16:	460f      	mov	r7, r1
 8007b18:	f7f8 ffd6 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b1c:	2800      	cmp	r0, #0
 8007b1e:	d09e      	beq.n	8007a5e <_dtoa_r+0x65e>
 8007b20:	e7d0      	b.n	8007ac4 <_dtoa_r+0x6c4>
 8007b22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b24:	2a00      	cmp	r2, #0
 8007b26:	f000 80ca 	beq.w	8007cbe <_dtoa_r+0x8be>
 8007b2a:	9a07      	ldr	r2, [sp, #28]
 8007b2c:	2a01      	cmp	r2, #1
 8007b2e:	f300 80ad 	bgt.w	8007c8c <_dtoa_r+0x88c>
 8007b32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007b34:	2a00      	cmp	r2, #0
 8007b36:	f000 80a5 	beq.w	8007c84 <_dtoa_r+0x884>
 8007b3a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007b3e:	9e08      	ldr	r6, [sp, #32]
 8007b40:	9d05      	ldr	r5, [sp, #20]
 8007b42:	9a05      	ldr	r2, [sp, #20]
 8007b44:	441a      	add	r2, r3
 8007b46:	9205      	str	r2, [sp, #20]
 8007b48:	9a06      	ldr	r2, [sp, #24]
 8007b4a:	2101      	movs	r1, #1
 8007b4c:	441a      	add	r2, r3
 8007b4e:	4620      	mov	r0, r4
 8007b50:	9206      	str	r2, [sp, #24]
 8007b52:	f000 fc3d 	bl	80083d0 <__i2b>
 8007b56:	4607      	mov	r7, r0
 8007b58:	b165      	cbz	r5, 8007b74 <_dtoa_r+0x774>
 8007b5a:	9b06      	ldr	r3, [sp, #24]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	dd09      	ble.n	8007b74 <_dtoa_r+0x774>
 8007b60:	42ab      	cmp	r3, r5
 8007b62:	9a05      	ldr	r2, [sp, #20]
 8007b64:	bfa8      	it	ge
 8007b66:	462b      	movge	r3, r5
 8007b68:	1ad2      	subs	r2, r2, r3
 8007b6a:	9205      	str	r2, [sp, #20]
 8007b6c:	9a06      	ldr	r2, [sp, #24]
 8007b6e:	1aed      	subs	r5, r5, r3
 8007b70:	1ad3      	subs	r3, r2, r3
 8007b72:	9306      	str	r3, [sp, #24]
 8007b74:	9b08      	ldr	r3, [sp, #32]
 8007b76:	b1f3      	cbz	r3, 8007bb6 <_dtoa_r+0x7b6>
 8007b78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	f000 80a3 	beq.w	8007cc6 <_dtoa_r+0x8c6>
 8007b80:	2e00      	cmp	r6, #0
 8007b82:	dd10      	ble.n	8007ba6 <_dtoa_r+0x7a6>
 8007b84:	4639      	mov	r1, r7
 8007b86:	4632      	mov	r2, r6
 8007b88:	4620      	mov	r0, r4
 8007b8a:	f000 fce1 	bl	8008550 <__pow5mult>
 8007b8e:	4652      	mov	r2, sl
 8007b90:	4601      	mov	r1, r0
 8007b92:	4607      	mov	r7, r0
 8007b94:	4620      	mov	r0, r4
 8007b96:	f000 fc31 	bl	80083fc <__multiply>
 8007b9a:	4651      	mov	r1, sl
 8007b9c:	4680      	mov	r8, r0
 8007b9e:	4620      	mov	r0, r4
 8007ba0:	f000 fb60 	bl	8008264 <_Bfree>
 8007ba4:	46c2      	mov	sl, r8
 8007ba6:	9b08      	ldr	r3, [sp, #32]
 8007ba8:	1b9a      	subs	r2, r3, r6
 8007baa:	d004      	beq.n	8007bb6 <_dtoa_r+0x7b6>
 8007bac:	4651      	mov	r1, sl
 8007bae:	4620      	mov	r0, r4
 8007bb0:	f000 fcce 	bl	8008550 <__pow5mult>
 8007bb4:	4682      	mov	sl, r0
 8007bb6:	2101      	movs	r1, #1
 8007bb8:	4620      	mov	r0, r4
 8007bba:	f000 fc09 	bl	80083d0 <__i2b>
 8007bbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	4606      	mov	r6, r0
 8007bc4:	f340 8081 	ble.w	8007cca <_dtoa_r+0x8ca>
 8007bc8:	461a      	mov	r2, r3
 8007bca:	4601      	mov	r1, r0
 8007bcc:	4620      	mov	r0, r4
 8007bce:	f000 fcbf 	bl	8008550 <__pow5mult>
 8007bd2:	9b07      	ldr	r3, [sp, #28]
 8007bd4:	2b01      	cmp	r3, #1
 8007bd6:	4606      	mov	r6, r0
 8007bd8:	dd7a      	ble.n	8007cd0 <_dtoa_r+0x8d0>
 8007bda:	f04f 0800 	mov.w	r8, #0
 8007bde:	6933      	ldr	r3, [r6, #16]
 8007be0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007be4:	6918      	ldr	r0, [r3, #16]
 8007be6:	f000 fba5 	bl	8008334 <__hi0bits>
 8007bea:	f1c0 0020 	rsb	r0, r0, #32
 8007bee:	9b06      	ldr	r3, [sp, #24]
 8007bf0:	4418      	add	r0, r3
 8007bf2:	f010 001f 	ands.w	r0, r0, #31
 8007bf6:	f000 8094 	beq.w	8007d22 <_dtoa_r+0x922>
 8007bfa:	f1c0 0320 	rsb	r3, r0, #32
 8007bfe:	2b04      	cmp	r3, #4
 8007c00:	f340 8085 	ble.w	8007d0e <_dtoa_r+0x90e>
 8007c04:	9b05      	ldr	r3, [sp, #20]
 8007c06:	f1c0 001c 	rsb	r0, r0, #28
 8007c0a:	4403      	add	r3, r0
 8007c0c:	9305      	str	r3, [sp, #20]
 8007c0e:	9b06      	ldr	r3, [sp, #24]
 8007c10:	4403      	add	r3, r0
 8007c12:	4405      	add	r5, r0
 8007c14:	9306      	str	r3, [sp, #24]
 8007c16:	9b05      	ldr	r3, [sp, #20]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	dd05      	ble.n	8007c28 <_dtoa_r+0x828>
 8007c1c:	4651      	mov	r1, sl
 8007c1e:	461a      	mov	r2, r3
 8007c20:	4620      	mov	r0, r4
 8007c22:	f000 fcef 	bl	8008604 <__lshift>
 8007c26:	4682      	mov	sl, r0
 8007c28:	9b06      	ldr	r3, [sp, #24]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	dd05      	ble.n	8007c3a <_dtoa_r+0x83a>
 8007c2e:	4631      	mov	r1, r6
 8007c30:	461a      	mov	r2, r3
 8007c32:	4620      	mov	r0, r4
 8007c34:	f000 fce6 	bl	8008604 <__lshift>
 8007c38:	4606      	mov	r6, r0
 8007c3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d072      	beq.n	8007d26 <_dtoa_r+0x926>
 8007c40:	4631      	mov	r1, r6
 8007c42:	4650      	mov	r0, sl
 8007c44:	f000 fd4a 	bl	80086dc <__mcmp>
 8007c48:	2800      	cmp	r0, #0
 8007c4a:	da6c      	bge.n	8007d26 <_dtoa_r+0x926>
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	4651      	mov	r1, sl
 8007c50:	220a      	movs	r2, #10
 8007c52:	4620      	mov	r0, r4
 8007c54:	f000 fb28 	bl	80082a8 <__multadd>
 8007c58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c5a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007c5e:	4682      	mov	sl, r0
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	f000 81b0 	beq.w	8007fc6 <_dtoa_r+0xbc6>
 8007c66:	2300      	movs	r3, #0
 8007c68:	4639      	mov	r1, r7
 8007c6a:	220a      	movs	r2, #10
 8007c6c:	4620      	mov	r0, r4
 8007c6e:	f000 fb1b 	bl	80082a8 <__multadd>
 8007c72:	9b01      	ldr	r3, [sp, #4]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	4607      	mov	r7, r0
 8007c78:	f300 8096 	bgt.w	8007da8 <_dtoa_r+0x9a8>
 8007c7c:	9b07      	ldr	r3, [sp, #28]
 8007c7e:	2b02      	cmp	r3, #2
 8007c80:	dc59      	bgt.n	8007d36 <_dtoa_r+0x936>
 8007c82:	e091      	b.n	8007da8 <_dtoa_r+0x9a8>
 8007c84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007c86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007c8a:	e758      	b.n	8007b3e <_dtoa_r+0x73e>
 8007c8c:	9b04      	ldr	r3, [sp, #16]
 8007c8e:	1e5e      	subs	r6, r3, #1
 8007c90:	9b08      	ldr	r3, [sp, #32]
 8007c92:	42b3      	cmp	r3, r6
 8007c94:	bfbf      	itttt	lt
 8007c96:	9b08      	ldrlt	r3, [sp, #32]
 8007c98:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007c9a:	9608      	strlt	r6, [sp, #32]
 8007c9c:	1af3      	sublt	r3, r6, r3
 8007c9e:	bfb4      	ite	lt
 8007ca0:	18d2      	addlt	r2, r2, r3
 8007ca2:	1b9e      	subge	r6, r3, r6
 8007ca4:	9b04      	ldr	r3, [sp, #16]
 8007ca6:	bfbc      	itt	lt
 8007ca8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007caa:	2600      	movlt	r6, #0
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	bfb7      	itett	lt
 8007cb0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007cb4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007cb8:	1a9d      	sublt	r5, r3, r2
 8007cba:	2300      	movlt	r3, #0
 8007cbc:	e741      	b.n	8007b42 <_dtoa_r+0x742>
 8007cbe:	9e08      	ldr	r6, [sp, #32]
 8007cc0:	9d05      	ldr	r5, [sp, #20]
 8007cc2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007cc4:	e748      	b.n	8007b58 <_dtoa_r+0x758>
 8007cc6:	9a08      	ldr	r2, [sp, #32]
 8007cc8:	e770      	b.n	8007bac <_dtoa_r+0x7ac>
 8007cca:	9b07      	ldr	r3, [sp, #28]
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	dc19      	bgt.n	8007d04 <_dtoa_r+0x904>
 8007cd0:	9b02      	ldr	r3, [sp, #8]
 8007cd2:	b9bb      	cbnz	r3, 8007d04 <_dtoa_r+0x904>
 8007cd4:	9b03      	ldr	r3, [sp, #12]
 8007cd6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007cda:	b99b      	cbnz	r3, 8007d04 <_dtoa_r+0x904>
 8007cdc:	9b03      	ldr	r3, [sp, #12]
 8007cde:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ce2:	0d1b      	lsrs	r3, r3, #20
 8007ce4:	051b      	lsls	r3, r3, #20
 8007ce6:	b183      	cbz	r3, 8007d0a <_dtoa_r+0x90a>
 8007ce8:	9b05      	ldr	r3, [sp, #20]
 8007cea:	3301      	adds	r3, #1
 8007cec:	9305      	str	r3, [sp, #20]
 8007cee:	9b06      	ldr	r3, [sp, #24]
 8007cf0:	3301      	adds	r3, #1
 8007cf2:	9306      	str	r3, [sp, #24]
 8007cf4:	f04f 0801 	mov.w	r8, #1
 8007cf8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	f47f af6f 	bne.w	8007bde <_dtoa_r+0x7de>
 8007d00:	2001      	movs	r0, #1
 8007d02:	e774      	b.n	8007bee <_dtoa_r+0x7ee>
 8007d04:	f04f 0800 	mov.w	r8, #0
 8007d08:	e7f6      	b.n	8007cf8 <_dtoa_r+0x8f8>
 8007d0a:	4698      	mov	r8, r3
 8007d0c:	e7f4      	b.n	8007cf8 <_dtoa_r+0x8f8>
 8007d0e:	d082      	beq.n	8007c16 <_dtoa_r+0x816>
 8007d10:	9a05      	ldr	r2, [sp, #20]
 8007d12:	331c      	adds	r3, #28
 8007d14:	441a      	add	r2, r3
 8007d16:	9205      	str	r2, [sp, #20]
 8007d18:	9a06      	ldr	r2, [sp, #24]
 8007d1a:	441a      	add	r2, r3
 8007d1c:	441d      	add	r5, r3
 8007d1e:	9206      	str	r2, [sp, #24]
 8007d20:	e779      	b.n	8007c16 <_dtoa_r+0x816>
 8007d22:	4603      	mov	r3, r0
 8007d24:	e7f4      	b.n	8007d10 <_dtoa_r+0x910>
 8007d26:	9b04      	ldr	r3, [sp, #16]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	dc37      	bgt.n	8007d9c <_dtoa_r+0x99c>
 8007d2c:	9b07      	ldr	r3, [sp, #28]
 8007d2e:	2b02      	cmp	r3, #2
 8007d30:	dd34      	ble.n	8007d9c <_dtoa_r+0x99c>
 8007d32:	9b04      	ldr	r3, [sp, #16]
 8007d34:	9301      	str	r3, [sp, #4]
 8007d36:	9b01      	ldr	r3, [sp, #4]
 8007d38:	b963      	cbnz	r3, 8007d54 <_dtoa_r+0x954>
 8007d3a:	4631      	mov	r1, r6
 8007d3c:	2205      	movs	r2, #5
 8007d3e:	4620      	mov	r0, r4
 8007d40:	f000 fab2 	bl	80082a8 <__multadd>
 8007d44:	4601      	mov	r1, r0
 8007d46:	4606      	mov	r6, r0
 8007d48:	4650      	mov	r0, sl
 8007d4a:	f000 fcc7 	bl	80086dc <__mcmp>
 8007d4e:	2800      	cmp	r0, #0
 8007d50:	f73f adbb 	bgt.w	80078ca <_dtoa_r+0x4ca>
 8007d54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d56:	9d00      	ldr	r5, [sp, #0]
 8007d58:	ea6f 0b03 	mvn.w	fp, r3
 8007d5c:	f04f 0800 	mov.w	r8, #0
 8007d60:	4631      	mov	r1, r6
 8007d62:	4620      	mov	r0, r4
 8007d64:	f000 fa7e 	bl	8008264 <_Bfree>
 8007d68:	2f00      	cmp	r7, #0
 8007d6a:	f43f aeab 	beq.w	8007ac4 <_dtoa_r+0x6c4>
 8007d6e:	f1b8 0f00 	cmp.w	r8, #0
 8007d72:	d005      	beq.n	8007d80 <_dtoa_r+0x980>
 8007d74:	45b8      	cmp	r8, r7
 8007d76:	d003      	beq.n	8007d80 <_dtoa_r+0x980>
 8007d78:	4641      	mov	r1, r8
 8007d7a:	4620      	mov	r0, r4
 8007d7c:	f000 fa72 	bl	8008264 <_Bfree>
 8007d80:	4639      	mov	r1, r7
 8007d82:	4620      	mov	r0, r4
 8007d84:	f000 fa6e 	bl	8008264 <_Bfree>
 8007d88:	e69c      	b.n	8007ac4 <_dtoa_r+0x6c4>
 8007d8a:	2600      	movs	r6, #0
 8007d8c:	4637      	mov	r7, r6
 8007d8e:	e7e1      	b.n	8007d54 <_dtoa_r+0x954>
 8007d90:	46bb      	mov	fp, r7
 8007d92:	4637      	mov	r7, r6
 8007d94:	e599      	b.n	80078ca <_dtoa_r+0x4ca>
 8007d96:	bf00      	nop
 8007d98:	40240000 	.word	0x40240000
 8007d9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	f000 80c8 	beq.w	8007f34 <_dtoa_r+0xb34>
 8007da4:	9b04      	ldr	r3, [sp, #16]
 8007da6:	9301      	str	r3, [sp, #4]
 8007da8:	2d00      	cmp	r5, #0
 8007daa:	dd05      	ble.n	8007db8 <_dtoa_r+0x9b8>
 8007dac:	4639      	mov	r1, r7
 8007dae:	462a      	mov	r2, r5
 8007db0:	4620      	mov	r0, r4
 8007db2:	f000 fc27 	bl	8008604 <__lshift>
 8007db6:	4607      	mov	r7, r0
 8007db8:	f1b8 0f00 	cmp.w	r8, #0
 8007dbc:	d05b      	beq.n	8007e76 <_dtoa_r+0xa76>
 8007dbe:	6879      	ldr	r1, [r7, #4]
 8007dc0:	4620      	mov	r0, r4
 8007dc2:	f000 fa0f 	bl	80081e4 <_Balloc>
 8007dc6:	4605      	mov	r5, r0
 8007dc8:	b928      	cbnz	r0, 8007dd6 <_dtoa_r+0x9d6>
 8007dca:	4b83      	ldr	r3, [pc, #524]	; (8007fd8 <_dtoa_r+0xbd8>)
 8007dcc:	4602      	mov	r2, r0
 8007dce:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007dd2:	f7ff bb2e 	b.w	8007432 <_dtoa_r+0x32>
 8007dd6:	693a      	ldr	r2, [r7, #16]
 8007dd8:	3202      	adds	r2, #2
 8007dda:	0092      	lsls	r2, r2, #2
 8007ddc:	f107 010c 	add.w	r1, r7, #12
 8007de0:	300c      	adds	r0, #12
 8007de2:	f7ff fa76 	bl	80072d2 <memcpy>
 8007de6:	2201      	movs	r2, #1
 8007de8:	4629      	mov	r1, r5
 8007dea:	4620      	mov	r0, r4
 8007dec:	f000 fc0a 	bl	8008604 <__lshift>
 8007df0:	9b00      	ldr	r3, [sp, #0]
 8007df2:	3301      	adds	r3, #1
 8007df4:	9304      	str	r3, [sp, #16]
 8007df6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007dfa:	4413      	add	r3, r2
 8007dfc:	9308      	str	r3, [sp, #32]
 8007dfe:	9b02      	ldr	r3, [sp, #8]
 8007e00:	f003 0301 	and.w	r3, r3, #1
 8007e04:	46b8      	mov	r8, r7
 8007e06:	9306      	str	r3, [sp, #24]
 8007e08:	4607      	mov	r7, r0
 8007e0a:	9b04      	ldr	r3, [sp, #16]
 8007e0c:	4631      	mov	r1, r6
 8007e0e:	3b01      	subs	r3, #1
 8007e10:	4650      	mov	r0, sl
 8007e12:	9301      	str	r3, [sp, #4]
 8007e14:	f7ff fa6b 	bl	80072ee <quorem>
 8007e18:	4641      	mov	r1, r8
 8007e1a:	9002      	str	r0, [sp, #8]
 8007e1c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007e20:	4650      	mov	r0, sl
 8007e22:	f000 fc5b 	bl	80086dc <__mcmp>
 8007e26:	463a      	mov	r2, r7
 8007e28:	9005      	str	r0, [sp, #20]
 8007e2a:	4631      	mov	r1, r6
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	f000 fc71 	bl	8008714 <__mdiff>
 8007e32:	68c2      	ldr	r2, [r0, #12]
 8007e34:	4605      	mov	r5, r0
 8007e36:	bb02      	cbnz	r2, 8007e7a <_dtoa_r+0xa7a>
 8007e38:	4601      	mov	r1, r0
 8007e3a:	4650      	mov	r0, sl
 8007e3c:	f000 fc4e 	bl	80086dc <__mcmp>
 8007e40:	4602      	mov	r2, r0
 8007e42:	4629      	mov	r1, r5
 8007e44:	4620      	mov	r0, r4
 8007e46:	9209      	str	r2, [sp, #36]	; 0x24
 8007e48:	f000 fa0c 	bl	8008264 <_Bfree>
 8007e4c:	9b07      	ldr	r3, [sp, #28]
 8007e4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e50:	9d04      	ldr	r5, [sp, #16]
 8007e52:	ea43 0102 	orr.w	r1, r3, r2
 8007e56:	9b06      	ldr	r3, [sp, #24]
 8007e58:	4319      	orrs	r1, r3
 8007e5a:	d110      	bne.n	8007e7e <_dtoa_r+0xa7e>
 8007e5c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007e60:	d029      	beq.n	8007eb6 <_dtoa_r+0xab6>
 8007e62:	9b05      	ldr	r3, [sp, #20]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	dd02      	ble.n	8007e6e <_dtoa_r+0xa6e>
 8007e68:	9b02      	ldr	r3, [sp, #8]
 8007e6a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007e6e:	9b01      	ldr	r3, [sp, #4]
 8007e70:	f883 9000 	strb.w	r9, [r3]
 8007e74:	e774      	b.n	8007d60 <_dtoa_r+0x960>
 8007e76:	4638      	mov	r0, r7
 8007e78:	e7ba      	b.n	8007df0 <_dtoa_r+0x9f0>
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	e7e1      	b.n	8007e42 <_dtoa_r+0xa42>
 8007e7e:	9b05      	ldr	r3, [sp, #20]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	db04      	blt.n	8007e8e <_dtoa_r+0xa8e>
 8007e84:	9907      	ldr	r1, [sp, #28]
 8007e86:	430b      	orrs	r3, r1
 8007e88:	9906      	ldr	r1, [sp, #24]
 8007e8a:	430b      	orrs	r3, r1
 8007e8c:	d120      	bne.n	8007ed0 <_dtoa_r+0xad0>
 8007e8e:	2a00      	cmp	r2, #0
 8007e90:	dded      	ble.n	8007e6e <_dtoa_r+0xa6e>
 8007e92:	4651      	mov	r1, sl
 8007e94:	2201      	movs	r2, #1
 8007e96:	4620      	mov	r0, r4
 8007e98:	f000 fbb4 	bl	8008604 <__lshift>
 8007e9c:	4631      	mov	r1, r6
 8007e9e:	4682      	mov	sl, r0
 8007ea0:	f000 fc1c 	bl	80086dc <__mcmp>
 8007ea4:	2800      	cmp	r0, #0
 8007ea6:	dc03      	bgt.n	8007eb0 <_dtoa_r+0xab0>
 8007ea8:	d1e1      	bne.n	8007e6e <_dtoa_r+0xa6e>
 8007eaa:	f019 0f01 	tst.w	r9, #1
 8007eae:	d0de      	beq.n	8007e6e <_dtoa_r+0xa6e>
 8007eb0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007eb4:	d1d8      	bne.n	8007e68 <_dtoa_r+0xa68>
 8007eb6:	9a01      	ldr	r2, [sp, #4]
 8007eb8:	2339      	movs	r3, #57	; 0x39
 8007eba:	7013      	strb	r3, [r2, #0]
 8007ebc:	462b      	mov	r3, r5
 8007ebe:	461d      	mov	r5, r3
 8007ec0:	3b01      	subs	r3, #1
 8007ec2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007ec6:	2a39      	cmp	r2, #57	; 0x39
 8007ec8:	d06c      	beq.n	8007fa4 <_dtoa_r+0xba4>
 8007eca:	3201      	adds	r2, #1
 8007ecc:	701a      	strb	r2, [r3, #0]
 8007ece:	e747      	b.n	8007d60 <_dtoa_r+0x960>
 8007ed0:	2a00      	cmp	r2, #0
 8007ed2:	dd07      	ble.n	8007ee4 <_dtoa_r+0xae4>
 8007ed4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007ed8:	d0ed      	beq.n	8007eb6 <_dtoa_r+0xab6>
 8007eda:	9a01      	ldr	r2, [sp, #4]
 8007edc:	f109 0301 	add.w	r3, r9, #1
 8007ee0:	7013      	strb	r3, [r2, #0]
 8007ee2:	e73d      	b.n	8007d60 <_dtoa_r+0x960>
 8007ee4:	9b04      	ldr	r3, [sp, #16]
 8007ee6:	9a08      	ldr	r2, [sp, #32]
 8007ee8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d043      	beq.n	8007f78 <_dtoa_r+0xb78>
 8007ef0:	4651      	mov	r1, sl
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	220a      	movs	r2, #10
 8007ef6:	4620      	mov	r0, r4
 8007ef8:	f000 f9d6 	bl	80082a8 <__multadd>
 8007efc:	45b8      	cmp	r8, r7
 8007efe:	4682      	mov	sl, r0
 8007f00:	f04f 0300 	mov.w	r3, #0
 8007f04:	f04f 020a 	mov.w	r2, #10
 8007f08:	4641      	mov	r1, r8
 8007f0a:	4620      	mov	r0, r4
 8007f0c:	d107      	bne.n	8007f1e <_dtoa_r+0xb1e>
 8007f0e:	f000 f9cb 	bl	80082a8 <__multadd>
 8007f12:	4680      	mov	r8, r0
 8007f14:	4607      	mov	r7, r0
 8007f16:	9b04      	ldr	r3, [sp, #16]
 8007f18:	3301      	adds	r3, #1
 8007f1a:	9304      	str	r3, [sp, #16]
 8007f1c:	e775      	b.n	8007e0a <_dtoa_r+0xa0a>
 8007f1e:	f000 f9c3 	bl	80082a8 <__multadd>
 8007f22:	4639      	mov	r1, r7
 8007f24:	4680      	mov	r8, r0
 8007f26:	2300      	movs	r3, #0
 8007f28:	220a      	movs	r2, #10
 8007f2a:	4620      	mov	r0, r4
 8007f2c:	f000 f9bc 	bl	80082a8 <__multadd>
 8007f30:	4607      	mov	r7, r0
 8007f32:	e7f0      	b.n	8007f16 <_dtoa_r+0xb16>
 8007f34:	9b04      	ldr	r3, [sp, #16]
 8007f36:	9301      	str	r3, [sp, #4]
 8007f38:	9d00      	ldr	r5, [sp, #0]
 8007f3a:	4631      	mov	r1, r6
 8007f3c:	4650      	mov	r0, sl
 8007f3e:	f7ff f9d6 	bl	80072ee <quorem>
 8007f42:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007f46:	9b00      	ldr	r3, [sp, #0]
 8007f48:	f805 9b01 	strb.w	r9, [r5], #1
 8007f4c:	1aea      	subs	r2, r5, r3
 8007f4e:	9b01      	ldr	r3, [sp, #4]
 8007f50:	4293      	cmp	r3, r2
 8007f52:	dd07      	ble.n	8007f64 <_dtoa_r+0xb64>
 8007f54:	4651      	mov	r1, sl
 8007f56:	2300      	movs	r3, #0
 8007f58:	220a      	movs	r2, #10
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	f000 f9a4 	bl	80082a8 <__multadd>
 8007f60:	4682      	mov	sl, r0
 8007f62:	e7ea      	b.n	8007f3a <_dtoa_r+0xb3a>
 8007f64:	9b01      	ldr	r3, [sp, #4]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	bfc8      	it	gt
 8007f6a:	461d      	movgt	r5, r3
 8007f6c:	9b00      	ldr	r3, [sp, #0]
 8007f6e:	bfd8      	it	le
 8007f70:	2501      	movle	r5, #1
 8007f72:	441d      	add	r5, r3
 8007f74:	f04f 0800 	mov.w	r8, #0
 8007f78:	4651      	mov	r1, sl
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	4620      	mov	r0, r4
 8007f7e:	f000 fb41 	bl	8008604 <__lshift>
 8007f82:	4631      	mov	r1, r6
 8007f84:	4682      	mov	sl, r0
 8007f86:	f000 fba9 	bl	80086dc <__mcmp>
 8007f8a:	2800      	cmp	r0, #0
 8007f8c:	dc96      	bgt.n	8007ebc <_dtoa_r+0xabc>
 8007f8e:	d102      	bne.n	8007f96 <_dtoa_r+0xb96>
 8007f90:	f019 0f01 	tst.w	r9, #1
 8007f94:	d192      	bne.n	8007ebc <_dtoa_r+0xabc>
 8007f96:	462b      	mov	r3, r5
 8007f98:	461d      	mov	r5, r3
 8007f9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f9e:	2a30      	cmp	r2, #48	; 0x30
 8007fa0:	d0fa      	beq.n	8007f98 <_dtoa_r+0xb98>
 8007fa2:	e6dd      	b.n	8007d60 <_dtoa_r+0x960>
 8007fa4:	9a00      	ldr	r2, [sp, #0]
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	d189      	bne.n	8007ebe <_dtoa_r+0xabe>
 8007faa:	f10b 0b01 	add.w	fp, fp, #1
 8007fae:	2331      	movs	r3, #49	; 0x31
 8007fb0:	e796      	b.n	8007ee0 <_dtoa_r+0xae0>
 8007fb2:	4b0a      	ldr	r3, [pc, #40]	; (8007fdc <_dtoa_r+0xbdc>)
 8007fb4:	f7ff ba99 	b.w	80074ea <_dtoa_r+0xea>
 8007fb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	f47f aa6d 	bne.w	800749a <_dtoa_r+0x9a>
 8007fc0:	4b07      	ldr	r3, [pc, #28]	; (8007fe0 <_dtoa_r+0xbe0>)
 8007fc2:	f7ff ba92 	b.w	80074ea <_dtoa_r+0xea>
 8007fc6:	9b01      	ldr	r3, [sp, #4]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	dcb5      	bgt.n	8007f38 <_dtoa_r+0xb38>
 8007fcc:	9b07      	ldr	r3, [sp, #28]
 8007fce:	2b02      	cmp	r3, #2
 8007fd0:	f73f aeb1 	bgt.w	8007d36 <_dtoa_r+0x936>
 8007fd4:	e7b0      	b.n	8007f38 <_dtoa_r+0xb38>
 8007fd6:	bf00      	nop
 8007fd8:	080094e4 	.word	0x080094e4
 8007fdc:	08009444 	.word	0x08009444
 8007fe0:	08009468 	.word	0x08009468

08007fe4 <_free_r>:
 8007fe4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007fe6:	2900      	cmp	r1, #0
 8007fe8:	d044      	beq.n	8008074 <_free_r+0x90>
 8007fea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fee:	9001      	str	r0, [sp, #4]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	f1a1 0404 	sub.w	r4, r1, #4
 8007ff6:	bfb8      	it	lt
 8007ff8:	18e4      	addlt	r4, r4, r3
 8007ffa:	f000 f8e7 	bl	80081cc <__malloc_lock>
 8007ffe:	4a1e      	ldr	r2, [pc, #120]	; (8008078 <_free_r+0x94>)
 8008000:	9801      	ldr	r0, [sp, #4]
 8008002:	6813      	ldr	r3, [r2, #0]
 8008004:	b933      	cbnz	r3, 8008014 <_free_r+0x30>
 8008006:	6063      	str	r3, [r4, #4]
 8008008:	6014      	str	r4, [r2, #0]
 800800a:	b003      	add	sp, #12
 800800c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008010:	f000 b8e2 	b.w	80081d8 <__malloc_unlock>
 8008014:	42a3      	cmp	r3, r4
 8008016:	d908      	bls.n	800802a <_free_r+0x46>
 8008018:	6825      	ldr	r5, [r4, #0]
 800801a:	1961      	adds	r1, r4, r5
 800801c:	428b      	cmp	r3, r1
 800801e:	bf01      	itttt	eq
 8008020:	6819      	ldreq	r1, [r3, #0]
 8008022:	685b      	ldreq	r3, [r3, #4]
 8008024:	1949      	addeq	r1, r1, r5
 8008026:	6021      	streq	r1, [r4, #0]
 8008028:	e7ed      	b.n	8008006 <_free_r+0x22>
 800802a:	461a      	mov	r2, r3
 800802c:	685b      	ldr	r3, [r3, #4]
 800802e:	b10b      	cbz	r3, 8008034 <_free_r+0x50>
 8008030:	42a3      	cmp	r3, r4
 8008032:	d9fa      	bls.n	800802a <_free_r+0x46>
 8008034:	6811      	ldr	r1, [r2, #0]
 8008036:	1855      	adds	r5, r2, r1
 8008038:	42a5      	cmp	r5, r4
 800803a:	d10b      	bne.n	8008054 <_free_r+0x70>
 800803c:	6824      	ldr	r4, [r4, #0]
 800803e:	4421      	add	r1, r4
 8008040:	1854      	adds	r4, r2, r1
 8008042:	42a3      	cmp	r3, r4
 8008044:	6011      	str	r1, [r2, #0]
 8008046:	d1e0      	bne.n	800800a <_free_r+0x26>
 8008048:	681c      	ldr	r4, [r3, #0]
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	6053      	str	r3, [r2, #4]
 800804e:	440c      	add	r4, r1
 8008050:	6014      	str	r4, [r2, #0]
 8008052:	e7da      	b.n	800800a <_free_r+0x26>
 8008054:	d902      	bls.n	800805c <_free_r+0x78>
 8008056:	230c      	movs	r3, #12
 8008058:	6003      	str	r3, [r0, #0]
 800805a:	e7d6      	b.n	800800a <_free_r+0x26>
 800805c:	6825      	ldr	r5, [r4, #0]
 800805e:	1961      	adds	r1, r4, r5
 8008060:	428b      	cmp	r3, r1
 8008062:	bf04      	itt	eq
 8008064:	6819      	ldreq	r1, [r3, #0]
 8008066:	685b      	ldreq	r3, [r3, #4]
 8008068:	6063      	str	r3, [r4, #4]
 800806a:	bf04      	itt	eq
 800806c:	1949      	addeq	r1, r1, r5
 800806e:	6021      	streq	r1, [r4, #0]
 8008070:	6054      	str	r4, [r2, #4]
 8008072:	e7ca      	b.n	800800a <_free_r+0x26>
 8008074:	b003      	add	sp, #12
 8008076:	bd30      	pop	{r4, r5, pc}
 8008078:	200008b4 	.word	0x200008b4

0800807c <malloc>:
 800807c:	4b02      	ldr	r3, [pc, #8]	; (8008088 <malloc+0xc>)
 800807e:	4601      	mov	r1, r0
 8008080:	6818      	ldr	r0, [r3, #0]
 8008082:	f000 b823 	b.w	80080cc <_malloc_r>
 8008086:	bf00      	nop
 8008088:	2000017c 	.word	0x2000017c

0800808c <sbrk_aligned>:
 800808c:	b570      	push	{r4, r5, r6, lr}
 800808e:	4e0e      	ldr	r6, [pc, #56]	; (80080c8 <sbrk_aligned+0x3c>)
 8008090:	460c      	mov	r4, r1
 8008092:	6831      	ldr	r1, [r6, #0]
 8008094:	4605      	mov	r5, r0
 8008096:	b911      	cbnz	r1, 800809e <sbrk_aligned+0x12>
 8008098:	f000 fe40 	bl	8008d1c <_sbrk_r>
 800809c:	6030      	str	r0, [r6, #0]
 800809e:	4621      	mov	r1, r4
 80080a0:	4628      	mov	r0, r5
 80080a2:	f000 fe3b 	bl	8008d1c <_sbrk_r>
 80080a6:	1c43      	adds	r3, r0, #1
 80080a8:	d00a      	beq.n	80080c0 <sbrk_aligned+0x34>
 80080aa:	1cc4      	adds	r4, r0, #3
 80080ac:	f024 0403 	bic.w	r4, r4, #3
 80080b0:	42a0      	cmp	r0, r4
 80080b2:	d007      	beq.n	80080c4 <sbrk_aligned+0x38>
 80080b4:	1a21      	subs	r1, r4, r0
 80080b6:	4628      	mov	r0, r5
 80080b8:	f000 fe30 	bl	8008d1c <_sbrk_r>
 80080bc:	3001      	adds	r0, #1
 80080be:	d101      	bne.n	80080c4 <sbrk_aligned+0x38>
 80080c0:	f04f 34ff 	mov.w	r4, #4294967295
 80080c4:	4620      	mov	r0, r4
 80080c6:	bd70      	pop	{r4, r5, r6, pc}
 80080c8:	200008b8 	.word	0x200008b8

080080cc <_malloc_r>:
 80080cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080d0:	1ccd      	adds	r5, r1, #3
 80080d2:	f025 0503 	bic.w	r5, r5, #3
 80080d6:	3508      	adds	r5, #8
 80080d8:	2d0c      	cmp	r5, #12
 80080da:	bf38      	it	cc
 80080dc:	250c      	movcc	r5, #12
 80080de:	2d00      	cmp	r5, #0
 80080e0:	4607      	mov	r7, r0
 80080e2:	db01      	blt.n	80080e8 <_malloc_r+0x1c>
 80080e4:	42a9      	cmp	r1, r5
 80080e6:	d905      	bls.n	80080f4 <_malloc_r+0x28>
 80080e8:	230c      	movs	r3, #12
 80080ea:	603b      	str	r3, [r7, #0]
 80080ec:	2600      	movs	r6, #0
 80080ee:	4630      	mov	r0, r6
 80080f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080f4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80081c8 <_malloc_r+0xfc>
 80080f8:	f000 f868 	bl	80081cc <__malloc_lock>
 80080fc:	f8d8 3000 	ldr.w	r3, [r8]
 8008100:	461c      	mov	r4, r3
 8008102:	bb5c      	cbnz	r4, 800815c <_malloc_r+0x90>
 8008104:	4629      	mov	r1, r5
 8008106:	4638      	mov	r0, r7
 8008108:	f7ff ffc0 	bl	800808c <sbrk_aligned>
 800810c:	1c43      	adds	r3, r0, #1
 800810e:	4604      	mov	r4, r0
 8008110:	d155      	bne.n	80081be <_malloc_r+0xf2>
 8008112:	f8d8 4000 	ldr.w	r4, [r8]
 8008116:	4626      	mov	r6, r4
 8008118:	2e00      	cmp	r6, #0
 800811a:	d145      	bne.n	80081a8 <_malloc_r+0xdc>
 800811c:	2c00      	cmp	r4, #0
 800811e:	d048      	beq.n	80081b2 <_malloc_r+0xe6>
 8008120:	6823      	ldr	r3, [r4, #0]
 8008122:	4631      	mov	r1, r6
 8008124:	4638      	mov	r0, r7
 8008126:	eb04 0903 	add.w	r9, r4, r3
 800812a:	f000 fdf7 	bl	8008d1c <_sbrk_r>
 800812e:	4581      	cmp	r9, r0
 8008130:	d13f      	bne.n	80081b2 <_malloc_r+0xe6>
 8008132:	6821      	ldr	r1, [r4, #0]
 8008134:	1a6d      	subs	r5, r5, r1
 8008136:	4629      	mov	r1, r5
 8008138:	4638      	mov	r0, r7
 800813a:	f7ff ffa7 	bl	800808c <sbrk_aligned>
 800813e:	3001      	adds	r0, #1
 8008140:	d037      	beq.n	80081b2 <_malloc_r+0xe6>
 8008142:	6823      	ldr	r3, [r4, #0]
 8008144:	442b      	add	r3, r5
 8008146:	6023      	str	r3, [r4, #0]
 8008148:	f8d8 3000 	ldr.w	r3, [r8]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d038      	beq.n	80081c2 <_malloc_r+0xf6>
 8008150:	685a      	ldr	r2, [r3, #4]
 8008152:	42a2      	cmp	r2, r4
 8008154:	d12b      	bne.n	80081ae <_malloc_r+0xe2>
 8008156:	2200      	movs	r2, #0
 8008158:	605a      	str	r2, [r3, #4]
 800815a:	e00f      	b.n	800817c <_malloc_r+0xb0>
 800815c:	6822      	ldr	r2, [r4, #0]
 800815e:	1b52      	subs	r2, r2, r5
 8008160:	d41f      	bmi.n	80081a2 <_malloc_r+0xd6>
 8008162:	2a0b      	cmp	r2, #11
 8008164:	d917      	bls.n	8008196 <_malloc_r+0xca>
 8008166:	1961      	adds	r1, r4, r5
 8008168:	42a3      	cmp	r3, r4
 800816a:	6025      	str	r5, [r4, #0]
 800816c:	bf18      	it	ne
 800816e:	6059      	strne	r1, [r3, #4]
 8008170:	6863      	ldr	r3, [r4, #4]
 8008172:	bf08      	it	eq
 8008174:	f8c8 1000 	streq.w	r1, [r8]
 8008178:	5162      	str	r2, [r4, r5]
 800817a:	604b      	str	r3, [r1, #4]
 800817c:	4638      	mov	r0, r7
 800817e:	f104 060b 	add.w	r6, r4, #11
 8008182:	f000 f829 	bl	80081d8 <__malloc_unlock>
 8008186:	f026 0607 	bic.w	r6, r6, #7
 800818a:	1d23      	adds	r3, r4, #4
 800818c:	1af2      	subs	r2, r6, r3
 800818e:	d0ae      	beq.n	80080ee <_malloc_r+0x22>
 8008190:	1b9b      	subs	r3, r3, r6
 8008192:	50a3      	str	r3, [r4, r2]
 8008194:	e7ab      	b.n	80080ee <_malloc_r+0x22>
 8008196:	42a3      	cmp	r3, r4
 8008198:	6862      	ldr	r2, [r4, #4]
 800819a:	d1dd      	bne.n	8008158 <_malloc_r+0x8c>
 800819c:	f8c8 2000 	str.w	r2, [r8]
 80081a0:	e7ec      	b.n	800817c <_malloc_r+0xb0>
 80081a2:	4623      	mov	r3, r4
 80081a4:	6864      	ldr	r4, [r4, #4]
 80081a6:	e7ac      	b.n	8008102 <_malloc_r+0x36>
 80081a8:	4634      	mov	r4, r6
 80081aa:	6876      	ldr	r6, [r6, #4]
 80081ac:	e7b4      	b.n	8008118 <_malloc_r+0x4c>
 80081ae:	4613      	mov	r3, r2
 80081b0:	e7cc      	b.n	800814c <_malloc_r+0x80>
 80081b2:	230c      	movs	r3, #12
 80081b4:	603b      	str	r3, [r7, #0]
 80081b6:	4638      	mov	r0, r7
 80081b8:	f000 f80e 	bl	80081d8 <__malloc_unlock>
 80081bc:	e797      	b.n	80080ee <_malloc_r+0x22>
 80081be:	6025      	str	r5, [r4, #0]
 80081c0:	e7dc      	b.n	800817c <_malloc_r+0xb0>
 80081c2:	605b      	str	r3, [r3, #4]
 80081c4:	deff      	udf	#255	; 0xff
 80081c6:	bf00      	nop
 80081c8:	200008b4 	.word	0x200008b4

080081cc <__malloc_lock>:
 80081cc:	4801      	ldr	r0, [pc, #4]	; (80081d4 <__malloc_lock+0x8>)
 80081ce:	f7ff b87e 	b.w	80072ce <__retarget_lock_acquire_recursive>
 80081d2:	bf00      	nop
 80081d4:	200008b0 	.word	0x200008b0

080081d8 <__malloc_unlock>:
 80081d8:	4801      	ldr	r0, [pc, #4]	; (80081e0 <__malloc_unlock+0x8>)
 80081da:	f7ff b879 	b.w	80072d0 <__retarget_lock_release_recursive>
 80081de:	bf00      	nop
 80081e0:	200008b0 	.word	0x200008b0

080081e4 <_Balloc>:
 80081e4:	b570      	push	{r4, r5, r6, lr}
 80081e6:	69c6      	ldr	r6, [r0, #28]
 80081e8:	4604      	mov	r4, r0
 80081ea:	460d      	mov	r5, r1
 80081ec:	b976      	cbnz	r6, 800820c <_Balloc+0x28>
 80081ee:	2010      	movs	r0, #16
 80081f0:	f7ff ff44 	bl	800807c <malloc>
 80081f4:	4602      	mov	r2, r0
 80081f6:	61e0      	str	r0, [r4, #28]
 80081f8:	b920      	cbnz	r0, 8008204 <_Balloc+0x20>
 80081fa:	4b18      	ldr	r3, [pc, #96]	; (800825c <_Balloc+0x78>)
 80081fc:	4818      	ldr	r0, [pc, #96]	; (8008260 <_Balloc+0x7c>)
 80081fe:	216b      	movs	r1, #107	; 0x6b
 8008200:	f000 fd9c 	bl	8008d3c <__assert_func>
 8008204:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008208:	6006      	str	r6, [r0, #0]
 800820a:	60c6      	str	r6, [r0, #12]
 800820c:	69e6      	ldr	r6, [r4, #28]
 800820e:	68f3      	ldr	r3, [r6, #12]
 8008210:	b183      	cbz	r3, 8008234 <_Balloc+0x50>
 8008212:	69e3      	ldr	r3, [r4, #28]
 8008214:	68db      	ldr	r3, [r3, #12]
 8008216:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800821a:	b9b8      	cbnz	r0, 800824c <_Balloc+0x68>
 800821c:	2101      	movs	r1, #1
 800821e:	fa01 f605 	lsl.w	r6, r1, r5
 8008222:	1d72      	adds	r2, r6, #5
 8008224:	0092      	lsls	r2, r2, #2
 8008226:	4620      	mov	r0, r4
 8008228:	f000 fda6 	bl	8008d78 <_calloc_r>
 800822c:	b160      	cbz	r0, 8008248 <_Balloc+0x64>
 800822e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008232:	e00e      	b.n	8008252 <_Balloc+0x6e>
 8008234:	2221      	movs	r2, #33	; 0x21
 8008236:	2104      	movs	r1, #4
 8008238:	4620      	mov	r0, r4
 800823a:	f000 fd9d 	bl	8008d78 <_calloc_r>
 800823e:	69e3      	ldr	r3, [r4, #28]
 8008240:	60f0      	str	r0, [r6, #12]
 8008242:	68db      	ldr	r3, [r3, #12]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d1e4      	bne.n	8008212 <_Balloc+0x2e>
 8008248:	2000      	movs	r0, #0
 800824a:	bd70      	pop	{r4, r5, r6, pc}
 800824c:	6802      	ldr	r2, [r0, #0]
 800824e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008252:	2300      	movs	r3, #0
 8008254:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008258:	e7f7      	b.n	800824a <_Balloc+0x66>
 800825a:	bf00      	nop
 800825c:	08009475 	.word	0x08009475
 8008260:	080094f5 	.word	0x080094f5

08008264 <_Bfree>:
 8008264:	b570      	push	{r4, r5, r6, lr}
 8008266:	69c6      	ldr	r6, [r0, #28]
 8008268:	4605      	mov	r5, r0
 800826a:	460c      	mov	r4, r1
 800826c:	b976      	cbnz	r6, 800828c <_Bfree+0x28>
 800826e:	2010      	movs	r0, #16
 8008270:	f7ff ff04 	bl	800807c <malloc>
 8008274:	4602      	mov	r2, r0
 8008276:	61e8      	str	r0, [r5, #28]
 8008278:	b920      	cbnz	r0, 8008284 <_Bfree+0x20>
 800827a:	4b09      	ldr	r3, [pc, #36]	; (80082a0 <_Bfree+0x3c>)
 800827c:	4809      	ldr	r0, [pc, #36]	; (80082a4 <_Bfree+0x40>)
 800827e:	218f      	movs	r1, #143	; 0x8f
 8008280:	f000 fd5c 	bl	8008d3c <__assert_func>
 8008284:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008288:	6006      	str	r6, [r0, #0]
 800828a:	60c6      	str	r6, [r0, #12]
 800828c:	b13c      	cbz	r4, 800829e <_Bfree+0x3a>
 800828e:	69eb      	ldr	r3, [r5, #28]
 8008290:	6862      	ldr	r2, [r4, #4]
 8008292:	68db      	ldr	r3, [r3, #12]
 8008294:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008298:	6021      	str	r1, [r4, #0]
 800829a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800829e:	bd70      	pop	{r4, r5, r6, pc}
 80082a0:	08009475 	.word	0x08009475
 80082a4:	080094f5 	.word	0x080094f5

080082a8 <__multadd>:
 80082a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082ac:	690d      	ldr	r5, [r1, #16]
 80082ae:	4607      	mov	r7, r0
 80082b0:	460c      	mov	r4, r1
 80082b2:	461e      	mov	r6, r3
 80082b4:	f101 0c14 	add.w	ip, r1, #20
 80082b8:	2000      	movs	r0, #0
 80082ba:	f8dc 3000 	ldr.w	r3, [ip]
 80082be:	b299      	uxth	r1, r3
 80082c0:	fb02 6101 	mla	r1, r2, r1, r6
 80082c4:	0c1e      	lsrs	r6, r3, #16
 80082c6:	0c0b      	lsrs	r3, r1, #16
 80082c8:	fb02 3306 	mla	r3, r2, r6, r3
 80082cc:	b289      	uxth	r1, r1
 80082ce:	3001      	adds	r0, #1
 80082d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80082d4:	4285      	cmp	r5, r0
 80082d6:	f84c 1b04 	str.w	r1, [ip], #4
 80082da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80082de:	dcec      	bgt.n	80082ba <__multadd+0x12>
 80082e0:	b30e      	cbz	r6, 8008326 <__multadd+0x7e>
 80082e2:	68a3      	ldr	r3, [r4, #8]
 80082e4:	42ab      	cmp	r3, r5
 80082e6:	dc19      	bgt.n	800831c <__multadd+0x74>
 80082e8:	6861      	ldr	r1, [r4, #4]
 80082ea:	4638      	mov	r0, r7
 80082ec:	3101      	adds	r1, #1
 80082ee:	f7ff ff79 	bl	80081e4 <_Balloc>
 80082f2:	4680      	mov	r8, r0
 80082f4:	b928      	cbnz	r0, 8008302 <__multadd+0x5a>
 80082f6:	4602      	mov	r2, r0
 80082f8:	4b0c      	ldr	r3, [pc, #48]	; (800832c <__multadd+0x84>)
 80082fa:	480d      	ldr	r0, [pc, #52]	; (8008330 <__multadd+0x88>)
 80082fc:	21ba      	movs	r1, #186	; 0xba
 80082fe:	f000 fd1d 	bl	8008d3c <__assert_func>
 8008302:	6922      	ldr	r2, [r4, #16]
 8008304:	3202      	adds	r2, #2
 8008306:	f104 010c 	add.w	r1, r4, #12
 800830a:	0092      	lsls	r2, r2, #2
 800830c:	300c      	adds	r0, #12
 800830e:	f7fe ffe0 	bl	80072d2 <memcpy>
 8008312:	4621      	mov	r1, r4
 8008314:	4638      	mov	r0, r7
 8008316:	f7ff ffa5 	bl	8008264 <_Bfree>
 800831a:	4644      	mov	r4, r8
 800831c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008320:	3501      	adds	r5, #1
 8008322:	615e      	str	r6, [r3, #20]
 8008324:	6125      	str	r5, [r4, #16]
 8008326:	4620      	mov	r0, r4
 8008328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800832c:	080094e4 	.word	0x080094e4
 8008330:	080094f5 	.word	0x080094f5

08008334 <__hi0bits>:
 8008334:	0c03      	lsrs	r3, r0, #16
 8008336:	041b      	lsls	r3, r3, #16
 8008338:	b9d3      	cbnz	r3, 8008370 <__hi0bits+0x3c>
 800833a:	0400      	lsls	r0, r0, #16
 800833c:	2310      	movs	r3, #16
 800833e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008342:	bf04      	itt	eq
 8008344:	0200      	lsleq	r0, r0, #8
 8008346:	3308      	addeq	r3, #8
 8008348:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800834c:	bf04      	itt	eq
 800834e:	0100      	lsleq	r0, r0, #4
 8008350:	3304      	addeq	r3, #4
 8008352:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008356:	bf04      	itt	eq
 8008358:	0080      	lsleq	r0, r0, #2
 800835a:	3302      	addeq	r3, #2
 800835c:	2800      	cmp	r0, #0
 800835e:	db05      	blt.n	800836c <__hi0bits+0x38>
 8008360:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008364:	f103 0301 	add.w	r3, r3, #1
 8008368:	bf08      	it	eq
 800836a:	2320      	moveq	r3, #32
 800836c:	4618      	mov	r0, r3
 800836e:	4770      	bx	lr
 8008370:	2300      	movs	r3, #0
 8008372:	e7e4      	b.n	800833e <__hi0bits+0xa>

08008374 <__lo0bits>:
 8008374:	6803      	ldr	r3, [r0, #0]
 8008376:	f013 0207 	ands.w	r2, r3, #7
 800837a:	d00c      	beq.n	8008396 <__lo0bits+0x22>
 800837c:	07d9      	lsls	r1, r3, #31
 800837e:	d422      	bmi.n	80083c6 <__lo0bits+0x52>
 8008380:	079a      	lsls	r2, r3, #30
 8008382:	bf49      	itett	mi
 8008384:	085b      	lsrmi	r3, r3, #1
 8008386:	089b      	lsrpl	r3, r3, #2
 8008388:	6003      	strmi	r3, [r0, #0]
 800838a:	2201      	movmi	r2, #1
 800838c:	bf5c      	itt	pl
 800838e:	6003      	strpl	r3, [r0, #0]
 8008390:	2202      	movpl	r2, #2
 8008392:	4610      	mov	r0, r2
 8008394:	4770      	bx	lr
 8008396:	b299      	uxth	r1, r3
 8008398:	b909      	cbnz	r1, 800839e <__lo0bits+0x2a>
 800839a:	0c1b      	lsrs	r3, r3, #16
 800839c:	2210      	movs	r2, #16
 800839e:	b2d9      	uxtb	r1, r3
 80083a0:	b909      	cbnz	r1, 80083a6 <__lo0bits+0x32>
 80083a2:	3208      	adds	r2, #8
 80083a4:	0a1b      	lsrs	r3, r3, #8
 80083a6:	0719      	lsls	r1, r3, #28
 80083a8:	bf04      	itt	eq
 80083aa:	091b      	lsreq	r3, r3, #4
 80083ac:	3204      	addeq	r2, #4
 80083ae:	0799      	lsls	r1, r3, #30
 80083b0:	bf04      	itt	eq
 80083b2:	089b      	lsreq	r3, r3, #2
 80083b4:	3202      	addeq	r2, #2
 80083b6:	07d9      	lsls	r1, r3, #31
 80083b8:	d403      	bmi.n	80083c2 <__lo0bits+0x4e>
 80083ba:	085b      	lsrs	r3, r3, #1
 80083bc:	f102 0201 	add.w	r2, r2, #1
 80083c0:	d003      	beq.n	80083ca <__lo0bits+0x56>
 80083c2:	6003      	str	r3, [r0, #0]
 80083c4:	e7e5      	b.n	8008392 <__lo0bits+0x1e>
 80083c6:	2200      	movs	r2, #0
 80083c8:	e7e3      	b.n	8008392 <__lo0bits+0x1e>
 80083ca:	2220      	movs	r2, #32
 80083cc:	e7e1      	b.n	8008392 <__lo0bits+0x1e>
	...

080083d0 <__i2b>:
 80083d0:	b510      	push	{r4, lr}
 80083d2:	460c      	mov	r4, r1
 80083d4:	2101      	movs	r1, #1
 80083d6:	f7ff ff05 	bl	80081e4 <_Balloc>
 80083da:	4602      	mov	r2, r0
 80083dc:	b928      	cbnz	r0, 80083ea <__i2b+0x1a>
 80083de:	4b05      	ldr	r3, [pc, #20]	; (80083f4 <__i2b+0x24>)
 80083e0:	4805      	ldr	r0, [pc, #20]	; (80083f8 <__i2b+0x28>)
 80083e2:	f240 1145 	movw	r1, #325	; 0x145
 80083e6:	f000 fca9 	bl	8008d3c <__assert_func>
 80083ea:	2301      	movs	r3, #1
 80083ec:	6144      	str	r4, [r0, #20]
 80083ee:	6103      	str	r3, [r0, #16]
 80083f0:	bd10      	pop	{r4, pc}
 80083f2:	bf00      	nop
 80083f4:	080094e4 	.word	0x080094e4
 80083f8:	080094f5 	.word	0x080094f5

080083fc <__multiply>:
 80083fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008400:	4691      	mov	r9, r2
 8008402:	690a      	ldr	r2, [r1, #16]
 8008404:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008408:	429a      	cmp	r2, r3
 800840a:	bfb8      	it	lt
 800840c:	460b      	movlt	r3, r1
 800840e:	460c      	mov	r4, r1
 8008410:	bfbc      	itt	lt
 8008412:	464c      	movlt	r4, r9
 8008414:	4699      	movlt	r9, r3
 8008416:	6927      	ldr	r7, [r4, #16]
 8008418:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800841c:	68a3      	ldr	r3, [r4, #8]
 800841e:	6861      	ldr	r1, [r4, #4]
 8008420:	eb07 060a 	add.w	r6, r7, sl
 8008424:	42b3      	cmp	r3, r6
 8008426:	b085      	sub	sp, #20
 8008428:	bfb8      	it	lt
 800842a:	3101      	addlt	r1, #1
 800842c:	f7ff feda 	bl	80081e4 <_Balloc>
 8008430:	b930      	cbnz	r0, 8008440 <__multiply+0x44>
 8008432:	4602      	mov	r2, r0
 8008434:	4b44      	ldr	r3, [pc, #272]	; (8008548 <__multiply+0x14c>)
 8008436:	4845      	ldr	r0, [pc, #276]	; (800854c <__multiply+0x150>)
 8008438:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800843c:	f000 fc7e 	bl	8008d3c <__assert_func>
 8008440:	f100 0514 	add.w	r5, r0, #20
 8008444:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008448:	462b      	mov	r3, r5
 800844a:	2200      	movs	r2, #0
 800844c:	4543      	cmp	r3, r8
 800844e:	d321      	bcc.n	8008494 <__multiply+0x98>
 8008450:	f104 0314 	add.w	r3, r4, #20
 8008454:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008458:	f109 0314 	add.w	r3, r9, #20
 800845c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008460:	9202      	str	r2, [sp, #8]
 8008462:	1b3a      	subs	r2, r7, r4
 8008464:	3a15      	subs	r2, #21
 8008466:	f022 0203 	bic.w	r2, r2, #3
 800846a:	3204      	adds	r2, #4
 800846c:	f104 0115 	add.w	r1, r4, #21
 8008470:	428f      	cmp	r7, r1
 8008472:	bf38      	it	cc
 8008474:	2204      	movcc	r2, #4
 8008476:	9201      	str	r2, [sp, #4]
 8008478:	9a02      	ldr	r2, [sp, #8]
 800847a:	9303      	str	r3, [sp, #12]
 800847c:	429a      	cmp	r2, r3
 800847e:	d80c      	bhi.n	800849a <__multiply+0x9e>
 8008480:	2e00      	cmp	r6, #0
 8008482:	dd03      	ble.n	800848c <__multiply+0x90>
 8008484:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008488:	2b00      	cmp	r3, #0
 800848a:	d05b      	beq.n	8008544 <__multiply+0x148>
 800848c:	6106      	str	r6, [r0, #16]
 800848e:	b005      	add	sp, #20
 8008490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008494:	f843 2b04 	str.w	r2, [r3], #4
 8008498:	e7d8      	b.n	800844c <__multiply+0x50>
 800849a:	f8b3 a000 	ldrh.w	sl, [r3]
 800849e:	f1ba 0f00 	cmp.w	sl, #0
 80084a2:	d024      	beq.n	80084ee <__multiply+0xf2>
 80084a4:	f104 0e14 	add.w	lr, r4, #20
 80084a8:	46a9      	mov	r9, r5
 80084aa:	f04f 0c00 	mov.w	ip, #0
 80084ae:	f85e 2b04 	ldr.w	r2, [lr], #4
 80084b2:	f8d9 1000 	ldr.w	r1, [r9]
 80084b6:	fa1f fb82 	uxth.w	fp, r2
 80084ba:	b289      	uxth	r1, r1
 80084bc:	fb0a 110b 	mla	r1, sl, fp, r1
 80084c0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80084c4:	f8d9 2000 	ldr.w	r2, [r9]
 80084c8:	4461      	add	r1, ip
 80084ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80084ce:	fb0a c20b 	mla	r2, sl, fp, ip
 80084d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80084d6:	b289      	uxth	r1, r1
 80084d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80084dc:	4577      	cmp	r7, lr
 80084de:	f849 1b04 	str.w	r1, [r9], #4
 80084e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80084e6:	d8e2      	bhi.n	80084ae <__multiply+0xb2>
 80084e8:	9a01      	ldr	r2, [sp, #4]
 80084ea:	f845 c002 	str.w	ip, [r5, r2]
 80084ee:	9a03      	ldr	r2, [sp, #12]
 80084f0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80084f4:	3304      	adds	r3, #4
 80084f6:	f1b9 0f00 	cmp.w	r9, #0
 80084fa:	d021      	beq.n	8008540 <__multiply+0x144>
 80084fc:	6829      	ldr	r1, [r5, #0]
 80084fe:	f104 0c14 	add.w	ip, r4, #20
 8008502:	46ae      	mov	lr, r5
 8008504:	f04f 0a00 	mov.w	sl, #0
 8008508:	f8bc b000 	ldrh.w	fp, [ip]
 800850c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008510:	fb09 220b 	mla	r2, r9, fp, r2
 8008514:	4452      	add	r2, sl
 8008516:	b289      	uxth	r1, r1
 8008518:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800851c:	f84e 1b04 	str.w	r1, [lr], #4
 8008520:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008524:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008528:	f8be 1000 	ldrh.w	r1, [lr]
 800852c:	fb09 110a 	mla	r1, r9, sl, r1
 8008530:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008534:	4567      	cmp	r7, ip
 8008536:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800853a:	d8e5      	bhi.n	8008508 <__multiply+0x10c>
 800853c:	9a01      	ldr	r2, [sp, #4]
 800853e:	50a9      	str	r1, [r5, r2]
 8008540:	3504      	adds	r5, #4
 8008542:	e799      	b.n	8008478 <__multiply+0x7c>
 8008544:	3e01      	subs	r6, #1
 8008546:	e79b      	b.n	8008480 <__multiply+0x84>
 8008548:	080094e4 	.word	0x080094e4
 800854c:	080094f5 	.word	0x080094f5

08008550 <__pow5mult>:
 8008550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008554:	4615      	mov	r5, r2
 8008556:	f012 0203 	ands.w	r2, r2, #3
 800855a:	4606      	mov	r6, r0
 800855c:	460f      	mov	r7, r1
 800855e:	d007      	beq.n	8008570 <__pow5mult+0x20>
 8008560:	4c25      	ldr	r4, [pc, #148]	; (80085f8 <__pow5mult+0xa8>)
 8008562:	3a01      	subs	r2, #1
 8008564:	2300      	movs	r3, #0
 8008566:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800856a:	f7ff fe9d 	bl	80082a8 <__multadd>
 800856e:	4607      	mov	r7, r0
 8008570:	10ad      	asrs	r5, r5, #2
 8008572:	d03d      	beq.n	80085f0 <__pow5mult+0xa0>
 8008574:	69f4      	ldr	r4, [r6, #28]
 8008576:	b97c      	cbnz	r4, 8008598 <__pow5mult+0x48>
 8008578:	2010      	movs	r0, #16
 800857a:	f7ff fd7f 	bl	800807c <malloc>
 800857e:	4602      	mov	r2, r0
 8008580:	61f0      	str	r0, [r6, #28]
 8008582:	b928      	cbnz	r0, 8008590 <__pow5mult+0x40>
 8008584:	4b1d      	ldr	r3, [pc, #116]	; (80085fc <__pow5mult+0xac>)
 8008586:	481e      	ldr	r0, [pc, #120]	; (8008600 <__pow5mult+0xb0>)
 8008588:	f240 11b3 	movw	r1, #435	; 0x1b3
 800858c:	f000 fbd6 	bl	8008d3c <__assert_func>
 8008590:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008594:	6004      	str	r4, [r0, #0]
 8008596:	60c4      	str	r4, [r0, #12]
 8008598:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800859c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80085a0:	b94c      	cbnz	r4, 80085b6 <__pow5mult+0x66>
 80085a2:	f240 2171 	movw	r1, #625	; 0x271
 80085a6:	4630      	mov	r0, r6
 80085a8:	f7ff ff12 	bl	80083d0 <__i2b>
 80085ac:	2300      	movs	r3, #0
 80085ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80085b2:	4604      	mov	r4, r0
 80085b4:	6003      	str	r3, [r0, #0]
 80085b6:	f04f 0900 	mov.w	r9, #0
 80085ba:	07eb      	lsls	r3, r5, #31
 80085bc:	d50a      	bpl.n	80085d4 <__pow5mult+0x84>
 80085be:	4639      	mov	r1, r7
 80085c0:	4622      	mov	r2, r4
 80085c2:	4630      	mov	r0, r6
 80085c4:	f7ff ff1a 	bl	80083fc <__multiply>
 80085c8:	4639      	mov	r1, r7
 80085ca:	4680      	mov	r8, r0
 80085cc:	4630      	mov	r0, r6
 80085ce:	f7ff fe49 	bl	8008264 <_Bfree>
 80085d2:	4647      	mov	r7, r8
 80085d4:	106d      	asrs	r5, r5, #1
 80085d6:	d00b      	beq.n	80085f0 <__pow5mult+0xa0>
 80085d8:	6820      	ldr	r0, [r4, #0]
 80085da:	b938      	cbnz	r0, 80085ec <__pow5mult+0x9c>
 80085dc:	4622      	mov	r2, r4
 80085de:	4621      	mov	r1, r4
 80085e0:	4630      	mov	r0, r6
 80085e2:	f7ff ff0b 	bl	80083fc <__multiply>
 80085e6:	6020      	str	r0, [r4, #0]
 80085e8:	f8c0 9000 	str.w	r9, [r0]
 80085ec:	4604      	mov	r4, r0
 80085ee:	e7e4      	b.n	80085ba <__pow5mult+0x6a>
 80085f0:	4638      	mov	r0, r7
 80085f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085f6:	bf00      	nop
 80085f8:	08009640 	.word	0x08009640
 80085fc:	08009475 	.word	0x08009475
 8008600:	080094f5 	.word	0x080094f5

08008604 <__lshift>:
 8008604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008608:	460c      	mov	r4, r1
 800860a:	6849      	ldr	r1, [r1, #4]
 800860c:	6923      	ldr	r3, [r4, #16]
 800860e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008612:	68a3      	ldr	r3, [r4, #8]
 8008614:	4607      	mov	r7, r0
 8008616:	4691      	mov	r9, r2
 8008618:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800861c:	f108 0601 	add.w	r6, r8, #1
 8008620:	42b3      	cmp	r3, r6
 8008622:	db0b      	blt.n	800863c <__lshift+0x38>
 8008624:	4638      	mov	r0, r7
 8008626:	f7ff fddd 	bl	80081e4 <_Balloc>
 800862a:	4605      	mov	r5, r0
 800862c:	b948      	cbnz	r0, 8008642 <__lshift+0x3e>
 800862e:	4602      	mov	r2, r0
 8008630:	4b28      	ldr	r3, [pc, #160]	; (80086d4 <__lshift+0xd0>)
 8008632:	4829      	ldr	r0, [pc, #164]	; (80086d8 <__lshift+0xd4>)
 8008634:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008638:	f000 fb80 	bl	8008d3c <__assert_func>
 800863c:	3101      	adds	r1, #1
 800863e:	005b      	lsls	r3, r3, #1
 8008640:	e7ee      	b.n	8008620 <__lshift+0x1c>
 8008642:	2300      	movs	r3, #0
 8008644:	f100 0114 	add.w	r1, r0, #20
 8008648:	f100 0210 	add.w	r2, r0, #16
 800864c:	4618      	mov	r0, r3
 800864e:	4553      	cmp	r3, sl
 8008650:	db33      	blt.n	80086ba <__lshift+0xb6>
 8008652:	6920      	ldr	r0, [r4, #16]
 8008654:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008658:	f104 0314 	add.w	r3, r4, #20
 800865c:	f019 091f 	ands.w	r9, r9, #31
 8008660:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008664:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008668:	d02b      	beq.n	80086c2 <__lshift+0xbe>
 800866a:	f1c9 0e20 	rsb	lr, r9, #32
 800866e:	468a      	mov	sl, r1
 8008670:	2200      	movs	r2, #0
 8008672:	6818      	ldr	r0, [r3, #0]
 8008674:	fa00 f009 	lsl.w	r0, r0, r9
 8008678:	4310      	orrs	r0, r2
 800867a:	f84a 0b04 	str.w	r0, [sl], #4
 800867e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008682:	459c      	cmp	ip, r3
 8008684:	fa22 f20e 	lsr.w	r2, r2, lr
 8008688:	d8f3      	bhi.n	8008672 <__lshift+0x6e>
 800868a:	ebac 0304 	sub.w	r3, ip, r4
 800868e:	3b15      	subs	r3, #21
 8008690:	f023 0303 	bic.w	r3, r3, #3
 8008694:	3304      	adds	r3, #4
 8008696:	f104 0015 	add.w	r0, r4, #21
 800869a:	4584      	cmp	ip, r0
 800869c:	bf38      	it	cc
 800869e:	2304      	movcc	r3, #4
 80086a0:	50ca      	str	r2, [r1, r3]
 80086a2:	b10a      	cbz	r2, 80086a8 <__lshift+0xa4>
 80086a4:	f108 0602 	add.w	r6, r8, #2
 80086a8:	3e01      	subs	r6, #1
 80086aa:	4638      	mov	r0, r7
 80086ac:	612e      	str	r6, [r5, #16]
 80086ae:	4621      	mov	r1, r4
 80086b0:	f7ff fdd8 	bl	8008264 <_Bfree>
 80086b4:	4628      	mov	r0, r5
 80086b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80086be:	3301      	adds	r3, #1
 80086c0:	e7c5      	b.n	800864e <__lshift+0x4a>
 80086c2:	3904      	subs	r1, #4
 80086c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80086c8:	f841 2f04 	str.w	r2, [r1, #4]!
 80086cc:	459c      	cmp	ip, r3
 80086ce:	d8f9      	bhi.n	80086c4 <__lshift+0xc0>
 80086d0:	e7ea      	b.n	80086a8 <__lshift+0xa4>
 80086d2:	bf00      	nop
 80086d4:	080094e4 	.word	0x080094e4
 80086d8:	080094f5 	.word	0x080094f5

080086dc <__mcmp>:
 80086dc:	b530      	push	{r4, r5, lr}
 80086de:	6902      	ldr	r2, [r0, #16]
 80086e0:	690c      	ldr	r4, [r1, #16]
 80086e2:	1b12      	subs	r2, r2, r4
 80086e4:	d10e      	bne.n	8008704 <__mcmp+0x28>
 80086e6:	f100 0314 	add.w	r3, r0, #20
 80086ea:	3114      	adds	r1, #20
 80086ec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80086f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80086f4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80086f8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80086fc:	42a5      	cmp	r5, r4
 80086fe:	d003      	beq.n	8008708 <__mcmp+0x2c>
 8008700:	d305      	bcc.n	800870e <__mcmp+0x32>
 8008702:	2201      	movs	r2, #1
 8008704:	4610      	mov	r0, r2
 8008706:	bd30      	pop	{r4, r5, pc}
 8008708:	4283      	cmp	r3, r0
 800870a:	d3f3      	bcc.n	80086f4 <__mcmp+0x18>
 800870c:	e7fa      	b.n	8008704 <__mcmp+0x28>
 800870e:	f04f 32ff 	mov.w	r2, #4294967295
 8008712:	e7f7      	b.n	8008704 <__mcmp+0x28>

08008714 <__mdiff>:
 8008714:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008718:	460c      	mov	r4, r1
 800871a:	4606      	mov	r6, r0
 800871c:	4611      	mov	r1, r2
 800871e:	4620      	mov	r0, r4
 8008720:	4690      	mov	r8, r2
 8008722:	f7ff ffdb 	bl	80086dc <__mcmp>
 8008726:	1e05      	subs	r5, r0, #0
 8008728:	d110      	bne.n	800874c <__mdiff+0x38>
 800872a:	4629      	mov	r1, r5
 800872c:	4630      	mov	r0, r6
 800872e:	f7ff fd59 	bl	80081e4 <_Balloc>
 8008732:	b930      	cbnz	r0, 8008742 <__mdiff+0x2e>
 8008734:	4b3a      	ldr	r3, [pc, #232]	; (8008820 <__mdiff+0x10c>)
 8008736:	4602      	mov	r2, r0
 8008738:	f240 2137 	movw	r1, #567	; 0x237
 800873c:	4839      	ldr	r0, [pc, #228]	; (8008824 <__mdiff+0x110>)
 800873e:	f000 fafd 	bl	8008d3c <__assert_func>
 8008742:	2301      	movs	r3, #1
 8008744:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008748:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800874c:	bfa4      	itt	ge
 800874e:	4643      	movge	r3, r8
 8008750:	46a0      	movge	r8, r4
 8008752:	4630      	mov	r0, r6
 8008754:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008758:	bfa6      	itte	ge
 800875a:	461c      	movge	r4, r3
 800875c:	2500      	movge	r5, #0
 800875e:	2501      	movlt	r5, #1
 8008760:	f7ff fd40 	bl	80081e4 <_Balloc>
 8008764:	b920      	cbnz	r0, 8008770 <__mdiff+0x5c>
 8008766:	4b2e      	ldr	r3, [pc, #184]	; (8008820 <__mdiff+0x10c>)
 8008768:	4602      	mov	r2, r0
 800876a:	f240 2145 	movw	r1, #581	; 0x245
 800876e:	e7e5      	b.n	800873c <__mdiff+0x28>
 8008770:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008774:	6926      	ldr	r6, [r4, #16]
 8008776:	60c5      	str	r5, [r0, #12]
 8008778:	f104 0914 	add.w	r9, r4, #20
 800877c:	f108 0514 	add.w	r5, r8, #20
 8008780:	f100 0e14 	add.w	lr, r0, #20
 8008784:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008788:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800878c:	f108 0210 	add.w	r2, r8, #16
 8008790:	46f2      	mov	sl, lr
 8008792:	2100      	movs	r1, #0
 8008794:	f859 3b04 	ldr.w	r3, [r9], #4
 8008798:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800879c:	fa11 f88b 	uxtah	r8, r1, fp
 80087a0:	b299      	uxth	r1, r3
 80087a2:	0c1b      	lsrs	r3, r3, #16
 80087a4:	eba8 0801 	sub.w	r8, r8, r1
 80087a8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80087ac:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80087b0:	fa1f f888 	uxth.w	r8, r8
 80087b4:	1419      	asrs	r1, r3, #16
 80087b6:	454e      	cmp	r6, r9
 80087b8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80087bc:	f84a 3b04 	str.w	r3, [sl], #4
 80087c0:	d8e8      	bhi.n	8008794 <__mdiff+0x80>
 80087c2:	1b33      	subs	r3, r6, r4
 80087c4:	3b15      	subs	r3, #21
 80087c6:	f023 0303 	bic.w	r3, r3, #3
 80087ca:	3304      	adds	r3, #4
 80087cc:	3415      	adds	r4, #21
 80087ce:	42a6      	cmp	r6, r4
 80087d0:	bf38      	it	cc
 80087d2:	2304      	movcc	r3, #4
 80087d4:	441d      	add	r5, r3
 80087d6:	4473      	add	r3, lr
 80087d8:	469e      	mov	lr, r3
 80087da:	462e      	mov	r6, r5
 80087dc:	4566      	cmp	r6, ip
 80087de:	d30e      	bcc.n	80087fe <__mdiff+0xea>
 80087e0:	f10c 0203 	add.w	r2, ip, #3
 80087e4:	1b52      	subs	r2, r2, r5
 80087e6:	f022 0203 	bic.w	r2, r2, #3
 80087ea:	3d03      	subs	r5, #3
 80087ec:	45ac      	cmp	ip, r5
 80087ee:	bf38      	it	cc
 80087f0:	2200      	movcc	r2, #0
 80087f2:	4413      	add	r3, r2
 80087f4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80087f8:	b17a      	cbz	r2, 800881a <__mdiff+0x106>
 80087fa:	6107      	str	r7, [r0, #16]
 80087fc:	e7a4      	b.n	8008748 <__mdiff+0x34>
 80087fe:	f856 8b04 	ldr.w	r8, [r6], #4
 8008802:	fa11 f288 	uxtah	r2, r1, r8
 8008806:	1414      	asrs	r4, r2, #16
 8008808:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800880c:	b292      	uxth	r2, r2
 800880e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008812:	f84e 2b04 	str.w	r2, [lr], #4
 8008816:	1421      	asrs	r1, r4, #16
 8008818:	e7e0      	b.n	80087dc <__mdiff+0xc8>
 800881a:	3f01      	subs	r7, #1
 800881c:	e7ea      	b.n	80087f4 <__mdiff+0xe0>
 800881e:	bf00      	nop
 8008820:	080094e4 	.word	0x080094e4
 8008824:	080094f5 	.word	0x080094f5

08008828 <__d2b>:
 8008828:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800882c:	460f      	mov	r7, r1
 800882e:	2101      	movs	r1, #1
 8008830:	ec59 8b10 	vmov	r8, r9, d0
 8008834:	4616      	mov	r6, r2
 8008836:	f7ff fcd5 	bl	80081e4 <_Balloc>
 800883a:	4604      	mov	r4, r0
 800883c:	b930      	cbnz	r0, 800884c <__d2b+0x24>
 800883e:	4602      	mov	r2, r0
 8008840:	4b24      	ldr	r3, [pc, #144]	; (80088d4 <__d2b+0xac>)
 8008842:	4825      	ldr	r0, [pc, #148]	; (80088d8 <__d2b+0xb0>)
 8008844:	f240 310f 	movw	r1, #783	; 0x30f
 8008848:	f000 fa78 	bl	8008d3c <__assert_func>
 800884c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008850:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008854:	bb2d      	cbnz	r5, 80088a2 <__d2b+0x7a>
 8008856:	9301      	str	r3, [sp, #4]
 8008858:	f1b8 0300 	subs.w	r3, r8, #0
 800885c:	d026      	beq.n	80088ac <__d2b+0x84>
 800885e:	4668      	mov	r0, sp
 8008860:	9300      	str	r3, [sp, #0]
 8008862:	f7ff fd87 	bl	8008374 <__lo0bits>
 8008866:	e9dd 1200 	ldrd	r1, r2, [sp]
 800886a:	b1e8      	cbz	r0, 80088a8 <__d2b+0x80>
 800886c:	f1c0 0320 	rsb	r3, r0, #32
 8008870:	fa02 f303 	lsl.w	r3, r2, r3
 8008874:	430b      	orrs	r3, r1
 8008876:	40c2      	lsrs	r2, r0
 8008878:	6163      	str	r3, [r4, #20]
 800887a:	9201      	str	r2, [sp, #4]
 800887c:	9b01      	ldr	r3, [sp, #4]
 800887e:	61a3      	str	r3, [r4, #24]
 8008880:	2b00      	cmp	r3, #0
 8008882:	bf14      	ite	ne
 8008884:	2202      	movne	r2, #2
 8008886:	2201      	moveq	r2, #1
 8008888:	6122      	str	r2, [r4, #16]
 800888a:	b1bd      	cbz	r5, 80088bc <__d2b+0x94>
 800888c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008890:	4405      	add	r5, r0
 8008892:	603d      	str	r5, [r7, #0]
 8008894:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008898:	6030      	str	r0, [r6, #0]
 800889a:	4620      	mov	r0, r4
 800889c:	b003      	add	sp, #12
 800889e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80088a6:	e7d6      	b.n	8008856 <__d2b+0x2e>
 80088a8:	6161      	str	r1, [r4, #20]
 80088aa:	e7e7      	b.n	800887c <__d2b+0x54>
 80088ac:	a801      	add	r0, sp, #4
 80088ae:	f7ff fd61 	bl	8008374 <__lo0bits>
 80088b2:	9b01      	ldr	r3, [sp, #4]
 80088b4:	6163      	str	r3, [r4, #20]
 80088b6:	3020      	adds	r0, #32
 80088b8:	2201      	movs	r2, #1
 80088ba:	e7e5      	b.n	8008888 <__d2b+0x60>
 80088bc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80088c0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80088c4:	6038      	str	r0, [r7, #0]
 80088c6:	6918      	ldr	r0, [r3, #16]
 80088c8:	f7ff fd34 	bl	8008334 <__hi0bits>
 80088cc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80088d0:	e7e2      	b.n	8008898 <__d2b+0x70>
 80088d2:	bf00      	nop
 80088d4:	080094e4 	.word	0x080094e4
 80088d8:	080094f5 	.word	0x080094f5

080088dc <__ssputs_r>:
 80088dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088e0:	688e      	ldr	r6, [r1, #8]
 80088e2:	461f      	mov	r7, r3
 80088e4:	42be      	cmp	r6, r7
 80088e6:	680b      	ldr	r3, [r1, #0]
 80088e8:	4682      	mov	sl, r0
 80088ea:	460c      	mov	r4, r1
 80088ec:	4690      	mov	r8, r2
 80088ee:	d82c      	bhi.n	800894a <__ssputs_r+0x6e>
 80088f0:	898a      	ldrh	r2, [r1, #12]
 80088f2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80088f6:	d026      	beq.n	8008946 <__ssputs_r+0x6a>
 80088f8:	6965      	ldr	r5, [r4, #20]
 80088fa:	6909      	ldr	r1, [r1, #16]
 80088fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008900:	eba3 0901 	sub.w	r9, r3, r1
 8008904:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008908:	1c7b      	adds	r3, r7, #1
 800890a:	444b      	add	r3, r9
 800890c:	106d      	asrs	r5, r5, #1
 800890e:	429d      	cmp	r5, r3
 8008910:	bf38      	it	cc
 8008912:	461d      	movcc	r5, r3
 8008914:	0553      	lsls	r3, r2, #21
 8008916:	d527      	bpl.n	8008968 <__ssputs_r+0x8c>
 8008918:	4629      	mov	r1, r5
 800891a:	f7ff fbd7 	bl	80080cc <_malloc_r>
 800891e:	4606      	mov	r6, r0
 8008920:	b360      	cbz	r0, 800897c <__ssputs_r+0xa0>
 8008922:	6921      	ldr	r1, [r4, #16]
 8008924:	464a      	mov	r2, r9
 8008926:	f7fe fcd4 	bl	80072d2 <memcpy>
 800892a:	89a3      	ldrh	r3, [r4, #12]
 800892c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008930:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008934:	81a3      	strh	r3, [r4, #12]
 8008936:	6126      	str	r6, [r4, #16]
 8008938:	6165      	str	r5, [r4, #20]
 800893a:	444e      	add	r6, r9
 800893c:	eba5 0509 	sub.w	r5, r5, r9
 8008940:	6026      	str	r6, [r4, #0]
 8008942:	60a5      	str	r5, [r4, #8]
 8008944:	463e      	mov	r6, r7
 8008946:	42be      	cmp	r6, r7
 8008948:	d900      	bls.n	800894c <__ssputs_r+0x70>
 800894a:	463e      	mov	r6, r7
 800894c:	6820      	ldr	r0, [r4, #0]
 800894e:	4632      	mov	r2, r6
 8008950:	4641      	mov	r1, r8
 8008952:	f000 f9c9 	bl	8008ce8 <memmove>
 8008956:	68a3      	ldr	r3, [r4, #8]
 8008958:	1b9b      	subs	r3, r3, r6
 800895a:	60a3      	str	r3, [r4, #8]
 800895c:	6823      	ldr	r3, [r4, #0]
 800895e:	4433      	add	r3, r6
 8008960:	6023      	str	r3, [r4, #0]
 8008962:	2000      	movs	r0, #0
 8008964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008968:	462a      	mov	r2, r5
 800896a:	f000 fa2d 	bl	8008dc8 <_realloc_r>
 800896e:	4606      	mov	r6, r0
 8008970:	2800      	cmp	r0, #0
 8008972:	d1e0      	bne.n	8008936 <__ssputs_r+0x5a>
 8008974:	6921      	ldr	r1, [r4, #16]
 8008976:	4650      	mov	r0, sl
 8008978:	f7ff fb34 	bl	8007fe4 <_free_r>
 800897c:	230c      	movs	r3, #12
 800897e:	f8ca 3000 	str.w	r3, [sl]
 8008982:	89a3      	ldrh	r3, [r4, #12]
 8008984:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008988:	81a3      	strh	r3, [r4, #12]
 800898a:	f04f 30ff 	mov.w	r0, #4294967295
 800898e:	e7e9      	b.n	8008964 <__ssputs_r+0x88>

08008990 <_svfiprintf_r>:
 8008990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008994:	4698      	mov	r8, r3
 8008996:	898b      	ldrh	r3, [r1, #12]
 8008998:	061b      	lsls	r3, r3, #24
 800899a:	b09d      	sub	sp, #116	; 0x74
 800899c:	4607      	mov	r7, r0
 800899e:	460d      	mov	r5, r1
 80089a0:	4614      	mov	r4, r2
 80089a2:	d50e      	bpl.n	80089c2 <_svfiprintf_r+0x32>
 80089a4:	690b      	ldr	r3, [r1, #16]
 80089a6:	b963      	cbnz	r3, 80089c2 <_svfiprintf_r+0x32>
 80089a8:	2140      	movs	r1, #64	; 0x40
 80089aa:	f7ff fb8f 	bl	80080cc <_malloc_r>
 80089ae:	6028      	str	r0, [r5, #0]
 80089b0:	6128      	str	r0, [r5, #16]
 80089b2:	b920      	cbnz	r0, 80089be <_svfiprintf_r+0x2e>
 80089b4:	230c      	movs	r3, #12
 80089b6:	603b      	str	r3, [r7, #0]
 80089b8:	f04f 30ff 	mov.w	r0, #4294967295
 80089bc:	e0d0      	b.n	8008b60 <_svfiprintf_r+0x1d0>
 80089be:	2340      	movs	r3, #64	; 0x40
 80089c0:	616b      	str	r3, [r5, #20]
 80089c2:	2300      	movs	r3, #0
 80089c4:	9309      	str	r3, [sp, #36]	; 0x24
 80089c6:	2320      	movs	r3, #32
 80089c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80089cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80089d0:	2330      	movs	r3, #48	; 0x30
 80089d2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008b78 <_svfiprintf_r+0x1e8>
 80089d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80089da:	f04f 0901 	mov.w	r9, #1
 80089de:	4623      	mov	r3, r4
 80089e0:	469a      	mov	sl, r3
 80089e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089e6:	b10a      	cbz	r2, 80089ec <_svfiprintf_r+0x5c>
 80089e8:	2a25      	cmp	r2, #37	; 0x25
 80089ea:	d1f9      	bne.n	80089e0 <_svfiprintf_r+0x50>
 80089ec:	ebba 0b04 	subs.w	fp, sl, r4
 80089f0:	d00b      	beq.n	8008a0a <_svfiprintf_r+0x7a>
 80089f2:	465b      	mov	r3, fp
 80089f4:	4622      	mov	r2, r4
 80089f6:	4629      	mov	r1, r5
 80089f8:	4638      	mov	r0, r7
 80089fa:	f7ff ff6f 	bl	80088dc <__ssputs_r>
 80089fe:	3001      	adds	r0, #1
 8008a00:	f000 80a9 	beq.w	8008b56 <_svfiprintf_r+0x1c6>
 8008a04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a06:	445a      	add	r2, fp
 8008a08:	9209      	str	r2, [sp, #36]	; 0x24
 8008a0a:	f89a 3000 	ldrb.w	r3, [sl]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	f000 80a1 	beq.w	8008b56 <_svfiprintf_r+0x1c6>
 8008a14:	2300      	movs	r3, #0
 8008a16:	f04f 32ff 	mov.w	r2, #4294967295
 8008a1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a1e:	f10a 0a01 	add.w	sl, sl, #1
 8008a22:	9304      	str	r3, [sp, #16]
 8008a24:	9307      	str	r3, [sp, #28]
 8008a26:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a2a:	931a      	str	r3, [sp, #104]	; 0x68
 8008a2c:	4654      	mov	r4, sl
 8008a2e:	2205      	movs	r2, #5
 8008a30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a34:	4850      	ldr	r0, [pc, #320]	; (8008b78 <_svfiprintf_r+0x1e8>)
 8008a36:	f7f7 fbcb 	bl	80001d0 <memchr>
 8008a3a:	9a04      	ldr	r2, [sp, #16]
 8008a3c:	b9d8      	cbnz	r0, 8008a76 <_svfiprintf_r+0xe6>
 8008a3e:	06d0      	lsls	r0, r2, #27
 8008a40:	bf44      	itt	mi
 8008a42:	2320      	movmi	r3, #32
 8008a44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a48:	0711      	lsls	r1, r2, #28
 8008a4a:	bf44      	itt	mi
 8008a4c:	232b      	movmi	r3, #43	; 0x2b
 8008a4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a52:	f89a 3000 	ldrb.w	r3, [sl]
 8008a56:	2b2a      	cmp	r3, #42	; 0x2a
 8008a58:	d015      	beq.n	8008a86 <_svfiprintf_r+0xf6>
 8008a5a:	9a07      	ldr	r2, [sp, #28]
 8008a5c:	4654      	mov	r4, sl
 8008a5e:	2000      	movs	r0, #0
 8008a60:	f04f 0c0a 	mov.w	ip, #10
 8008a64:	4621      	mov	r1, r4
 8008a66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a6a:	3b30      	subs	r3, #48	; 0x30
 8008a6c:	2b09      	cmp	r3, #9
 8008a6e:	d94d      	bls.n	8008b0c <_svfiprintf_r+0x17c>
 8008a70:	b1b0      	cbz	r0, 8008aa0 <_svfiprintf_r+0x110>
 8008a72:	9207      	str	r2, [sp, #28]
 8008a74:	e014      	b.n	8008aa0 <_svfiprintf_r+0x110>
 8008a76:	eba0 0308 	sub.w	r3, r0, r8
 8008a7a:	fa09 f303 	lsl.w	r3, r9, r3
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	9304      	str	r3, [sp, #16]
 8008a82:	46a2      	mov	sl, r4
 8008a84:	e7d2      	b.n	8008a2c <_svfiprintf_r+0x9c>
 8008a86:	9b03      	ldr	r3, [sp, #12]
 8008a88:	1d19      	adds	r1, r3, #4
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	9103      	str	r1, [sp, #12]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	bfbb      	ittet	lt
 8008a92:	425b      	neglt	r3, r3
 8008a94:	f042 0202 	orrlt.w	r2, r2, #2
 8008a98:	9307      	strge	r3, [sp, #28]
 8008a9a:	9307      	strlt	r3, [sp, #28]
 8008a9c:	bfb8      	it	lt
 8008a9e:	9204      	strlt	r2, [sp, #16]
 8008aa0:	7823      	ldrb	r3, [r4, #0]
 8008aa2:	2b2e      	cmp	r3, #46	; 0x2e
 8008aa4:	d10c      	bne.n	8008ac0 <_svfiprintf_r+0x130>
 8008aa6:	7863      	ldrb	r3, [r4, #1]
 8008aa8:	2b2a      	cmp	r3, #42	; 0x2a
 8008aaa:	d134      	bne.n	8008b16 <_svfiprintf_r+0x186>
 8008aac:	9b03      	ldr	r3, [sp, #12]
 8008aae:	1d1a      	adds	r2, r3, #4
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	9203      	str	r2, [sp, #12]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	bfb8      	it	lt
 8008ab8:	f04f 33ff 	movlt.w	r3, #4294967295
 8008abc:	3402      	adds	r4, #2
 8008abe:	9305      	str	r3, [sp, #20]
 8008ac0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008b88 <_svfiprintf_r+0x1f8>
 8008ac4:	7821      	ldrb	r1, [r4, #0]
 8008ac6:	2203      	movs	r2, #3
 8008ac8:	4650      	mov	r0, sl
 8008aca:	f7f7 fb81 	bl	80001d0 <memchr>
 8008ace:	b138      	cbz	r0, 8008ae0 <_svfiprintf_r+0x150>
 8008ad0:	9b04      	ldr	r3, [sp, #16]
 8008ad2:	eba0 000a 	sub.w	r0, r0, sl
 8008ad6:	2240      	movs	r2, #64	; 0x40
 8008ad8:	4082      	lsls	r2, r0
 8008ada:	4313      	orrs	r3, r2
 8008adc:	3401      	adds	r4, #1
 8008ade:	9304      	str	r3, [sp, #16]
 8008ae0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ae4:	4825      	ldr	r0, [pc, #148]	; (8008b7c <_svfiprintf_r+0x1ec>)
 8008ae6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008aea:	2206      	movs	r2, #6
 8008aec:	f7f7 fb70 	bl	80001d0 <memchr>
 8008af0:	2800      	cmp	r0, #0
 8008af2:	d038      	beq.n	8008b66 <_svfiprintf_r+0x1d6>
 8008af4:	4b22      	ldr	r3, [pc, #136]	; (8008b80 <_svfiprintf_r+0x1f0>)
 8008af6:	bb1b      	cbnz	r3, 8008b40 <_svfiprintf_r+0x1b0>
 8008af8:	9b03      	ldr	r3, [sp, #12]
 8008afa:	3307      	adds	r3, #7
 8008afc:	f023 0307 	bic.w	r3, r3, #7
 8008b00:	3308      	adds	r3, #8
 8008b02:	9303      	str	r3, [sp, #12]
 8008b04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b06:	4433      	add	r3, r6
 8008b08:	9309      	str	r3, [sp, #36]	; 0x24
 8008b0a:	e768      	b.n	80089de <_svfiprintf_r+0x4e>
 8008b0c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b10:	460c      	mov	r4, r1
 8008b12:	2001      	movs	r0, #1
 8008b14:	e7a6      	b.n	8008a64 <_svfiprintf_r+0xd4>
 8008b16:	2300      	movs	r3, #0
 8008b18:	3401      	adds	r4, #1
 8008b1a:	9305      	str	r3, [sp, #20]
 8008b1c:	4619      	mov	r1, r3
 8008b1e:	f04f 0c0a 	mov.w	ip, #10
 8008b22:	4620      	mov	r0, r4
 8008b24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b28:	3a30      	subs	r2, #48	; 0x30
 8008b2a:	2a09      	cmp	r2, #9
 8008b2c:	d903      	bls.n	8008b36 <_svfiprintf_r+0x1a6>
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d0c6      	beq.n	8008ac0 <_svfiprintf_r+0x130>
 8008b32:	9105      	str	r1, [sp, #20]
 8008b34:	e7c4      	b.n	8008ac0 <_svfiprintf_r+0x130>
 8008b36:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b3a:	4604      	mov	r4, r0
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	e7f0      	b.n	8008b22 <_svfiprintf_r+0x192>
 8008b40:	ab03      	add	r3, sp, #12
 8008b42:	9300      	str	r3, [sp, #0]
 8008b44:	462a      	mov	r2, r5
 8008b46:	4b0f      	ldr	r3, [pc, #60]	; (8008b84 <_svfiprintf_r+0x1f4>)
 8008b48:	a904      	add	r1, sp, #16
 8008b4a:	4638      	mov	r0, r7
 8008b4c:	f7fd fe56 	bl	80067fc <_printf_float>
 8008b50:	1c42      	adds	r2, r0, #1
 8008b52:	4606      	mov	r6, r0
 8008b54:	d1d6      	bne.n	8008b04 <_svfiprintf_r+0x174>
 8008b56:	89ab      	ldrh	r3, [r5, #12]
 8008b58:	065b      	lsls	r3, r3, #25
 8008b5a:	f53f af2d 	bmi.w	80089b8 <_svfiprintf_r+0x28>
 8008b5e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b60:	b01d      	add	sp, #116	; 0x74
 8008b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b66:	ab03      	add	r3, sp, #12
 8008b68:	9300      	str	r3, [sp, #0]
 8008b6a:	462a      	mov	r2, r5
 8008b6c:	4b05      	ldr	r3, [pc, #20]	; (8008b84 <_svfiprintf_r+0x1f4>)
 8008b6e:	a904      	add	r1, sp, #16
 8008b70:	4638      	mov	r0, r7
 8008b72:	f7fe f8e7 	bl	8006d44 <_printf_i>
 8008b76:	e7eb      	b.n	8008b50 <_svfiprintf_r+0x1c0>
 8008b78:	0800964c 	.word	0x0800964c
 8008b7c:	08009656 	.word	0x08009656
 8008b80:	080067fd 	.word	0x080067fd
 8008b84:	080088dd 	.word	0x080088dd
 8008b88:	08009652 	.word	0x08009652

08008b8c <__sflush_r>:
 8008b8c:	898a      	ldrh	r2, [r1, #12]
 8008b8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b92:	4605      	mov	r5, r0
 8008b94:	0710      	lsls	r0, r2, #28
 8008b96:	460c      	mov	r4, r1
 8008b98:	d458      	bmi.n	8008c4c <__sflush_r+0xc0>
 8008b9a:	684b      	ldr	r3, [r1, #4]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	dc05      	bgt.n	8008bac <__sflush_r+0x20>
 8008ba0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	dc02      	bgt.n	8008bac <__sflush_r+0x20>
 8008ba6:	2000      	movs	r0, #0
 8008ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008bae:	2e00      	cmp	r6, #0
 8008bb0:	d0f9      	beq.n	8008ba6 <__sflush_r+0x1a>
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008bb8:	682f      	ldr	r7, [r5, #0]
 8008bba:	6a21      	ldr	r1, [r4, #32]
 8008bbc:	602b      	str	r3, [r5, #0]
 8008bbe:	d032      	beq.n	8008c26 <__sflush_r+0x9a>
 8008bc0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008bc2:	89a3      	ldrh	r3, [r4, #12]
 8008bc4:	075a      	lsls	r2, r3, #29
 8008bc6:	d505      	bpl.n	8008bd4 <__sflush_r+0x48>
 8008bc8:	6863      	ldr	r3, [r4, #4]
 8008bca:	1ac0      	subs	r0, r0, r3
 8008bcc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008bce:	b10b      	cbz	r3, 8008bd4 <__sflush_r+0x48>
 8008bd0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008bd2:	1ac0      	subs	r0, r0, r3
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008bda:	6a21      	ldr	r1, [r4, #32]
 8008bdc:	4628      	mov	r0, r5
 8008bde:	47b0      	blx	r6
 8008be0:	1c43      	adds	r3, r0, #1
 8008be2:	89a3      	ldrh	r3, [r4, #12]
 8008be4:	d106      	bne.n	8008bf4 <__sflush_r+0x68>
 8008be6:	6829      	ldr	r1, [r5, #0]
 8008be8:	291d      	cmp	r1, #29
 8008bea:	d82b      	bhi.n	8008c44 <__sflush_r+0xb8>
 8008bec:	4a29      	ldr	r2, [pc, #164]	; (8008c94 <__sflush_r+0x108>)
 8008bee:	410a      	asrs	r2, r1
 8008bf0:	07d6      	lsls	r6, r2, #31
 8008bf2:	d427      	bmi.n	8008c44 <__sflush_r+0xb8>
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	6062      	str	r2, [r4, #4]
 8008bf8:	04d9      	lsls	r1, r3, #19
 8008bfa:	6922      	ldr	r2, [r4, #16]
 8008bfc:	6022      	str	r2, [r4, #0]
 8008bfe:	d504      	bpl.n	8008c0a <__sflush_r+0x7e>
 8008c00:	1c42      	adds	r2, r0, #1
 8008c02:	d101      	bne.n	8008c08 <__sflush_r+0x7c>
 8008c04:	682b      	ldr	r3, [r5, #0]
 8008c06:	b903      	cbnz	r3, 8008c0a <__sflush_r+0x7e>
 8008c08:	6560      	str	r0, [r4, #84]	; 0x54
 8008c0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c0c:	602f      	str	r7, [r5, #0]
 8008c0e:	2900      	cmp	r1, #0
 8008c10:	d0c9      	beq.n	8008ba6 <__sflush_r+0x1a>
 8008c12:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c16:	4299      	cmp	r1, r3
 8008c18:	d002      	beq.n	8008c20 <__sflush_r+0x94>
 8008c1a:	4628      	mov	r0, r5
 8008c1c:	f7ff f9e2 	bl	8007fe4 <_free_r>
 8008c20:	2000      	movs	r0, #0
 8008c22:	6360      	str	r0, [r4, #52]	; 0x34
 8008c24:	e7c0      	b.n	8008ba8 <__sflush_r+0x1c>
 8008c26:	2301      	movs	r3, #1
 8008c28:	4628      	mov	r0, r5
 8008c2a:	47b0      	blx	r6
 8008c2c:	1c41      	adds	r1, r0, #1
 8008c2e:	d1c8      	bne.n	8008bc2 <__sflush_r+0x36>
 8008c30:	682b      	ldr	r3, [r5, #0]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d0c5      	beq.n	8008bc2 <__sflush_r+0x36>
 8008c36:	2b1d      	cmp	r3, #29
 8008c38:	d001      	beq.n	8008c3e <__sflush_r+0xb2>
 8008c3a:	2b16      	cmp	r3, #22
 8008c3c:	d101      	bne.n	8008c42 <__sflush_r+0xb6>
 8008c3e:	602f      	str	r7, [r5, #0]
 8008c40:	e7b1      	b.n	8008ba6 <__sflush_r+0x1a>
 8008c42:	89a3      	ldrh	r3, [r4, #12]
 8008c44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c48:	81a3      	strh	r3, [r4, #12]
 8008c4a:	e7ad      	b.n	8008ba8 <__sflush_r+0x1c>
 8008c4c:	690f      	ldr	r7, [r1, #16]
 8008c4e:	2f00      	cmp	r7, #0
 8008c50:	d0a9      	beq.n	8008ba6 <__sflush_r+0x1a>
 8008c52:	0793      	lsls	r3, r2, #30
 8008c54:	680e      	ldr	r6, [r1, #0]
 8008c56:	bf08      	it	eq
 8008c58:	694b      	ldreq	r3, [r1, #20]
 8008c5a:	600f      	str	r7, [r1, #0]
 8008c5c:	bf18      	it	ne
 8008c5e:	2300      	movne	r3, #0
 8008c60:	eba6 0807 	sub.w	r8, r6, r7
 8008c64:	608b      	str	r3, [r1, #8]
 8008c66:	f1b8 0f00 	cmp.w	r8, #0
 8008c6a:	dd9c      	ble.n	8008ba6 <__sflush_r+0x1a>
 8008c6c:	6a21      	ldr	r1, [r4, #32]
 8008c6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008c70:	4643      	mov	r3, r8
 8008c72:	463a      	mov	r2, r7
 8008c74:	4628      	mov	r0, r5
 8008c76:	47b0      	blx	r6
 8008c78:	2800      	cmp	r0, #0
 8008c7a:	dc06      	bgt.n	8008c8a <__sflush_r+0xfe>
 8008c7c:	89a3      	ldrh	r3, [r4, #12]
 8008c7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c82:	81a3      	strh	r3, [r4, #12]
 8008c84:	f04f 30ff 	mov.w	r0, #4294967295
 8008c88:	e78e      	b.n	8008ba8 <__sflush_r+0x1c>
 8008c8a:	4407      	add	r7, r0
 8008c8c:	eba8 0800 	sub.w	r8, r8, r0
 8008c90:	e7e9      	b.n	8008c66 <__sflush_r+0xda>
 8008c92:	bf00      	nop
 8008c94:	dfbffffe 	.word	0xdfbffffe

08008c98 <_fflush_r>:
 8008c98:	b538      	push	{r3, r4, r5, lr}
 8008c9a:	690b      	ldr	r3, [r1, #16]
 8008c9c:	4605      	mov	r5, r0
 8008c9e:	460c      	mov	r4, r1
 8008ca0:	b913      	cbnz	r3, 8008ca8 <_fflush_r+0x10>
 8008ca2:	2500      	movs	r5, #0
 8008ca4:	4628      	mov	r0, r5
 8008ca6:	bd38      	pop	{r3, r4, r5, pc}
 8008ca8:	b118      	cbz	r0, 8008cb2 <_fflush_r+0x1a>
 8008caa:	6a03      	ldr	r3, [r0, #32]
 8008cac:	b90b      	cbnz	r3, 8008cb2 <_fflush_r+0x1a>
 8008cae:	f7fe f9f7 	bl	80070a0 <__sinit>
 8008cb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d0f3      	beq.n	8008ca2 <_fflush_r+0xa>
 8008cba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008cbc:	07d0      	lsls	r0, r2, #31
 8008cbe:	d404      	bmi.n	8008cca <_fflush_r+0x32>
 8008cc0:	0599      	lsls	r1, r3, #22
 8008cc2:	d402      	bmi.n	8008cca <_fflush_r+0x32>
 8008cc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008cc6:	f7fe fb02 	bl	80072ce <__retarget_lock_acquire_recursive>
 8008cca:	4628      	mov	r0, r5
 8008ccc:	4621      	mov	r1, r4
 8008cce:	f7ff ff5d 	bl	8008b8c <__sflush_r>
 8008cd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008cd4:	07da      	lsls	r2, r3, #31
 8008cd6:	4605      	mov	r5, r0
 8008cd8:	d4e4      	bmi.n	8008ca4 <_fflush_r+0xc>
 8008cda:	89a3      	ldrh	r3, [r4, #12]
 8008cdc:	059b      	lsls	r3, r3, #22
 8008cde:	d4e1      	bmi.n	8008ca4 <_fflush_r+0xc>
 8008ce0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ce2:	f7fe faf5 	bl	80072d0 <__retarget_lock_release_recursive>
 8008ce6:	e7dd      	b.n	8008ca4 <_fflush_r+0xc>

08008ce8 <memmove>:
 8008ce8:	4288      	cmp	r0, r1
 8008cea:	b510      	push	{r4, lr}
 8008cec:	eb01 0402 	add.w	r4, r1, r2
 8008cf0:	d902      	bls.n	8008cf8 <memmove+0x10>
 8008cf2:	4284      	cmp	r4, r0
 8008cf4:	4623      	mov	r3, r4
 8008cf6:	d807      	bhi.n	8008d08 <memmove+0x20>
 8008cf8:	1e43      	subs	r3, r0, #1
 8008cfa:	42a1      	cmp	r1, r4
 8008cfc:	d008      	beq.n	8008d10 <memmove+0x28>
 8008cfe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d02:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d06:	e7f8      	b.n	8008cfa <memmove+0x12>
 8008d08:	4402      	add	r2, r0
 8008d0a:	4601      	mov	r1, r0
 8008d0c:	428a      	cmp	r2, r1
 8008d0e:	d100      	bne.n	8008d12 <memmove+0x2a>
 8008d10:	bd10      	pop	{r4, pc}
 8008d12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d1a:	e7f7      	b.n	8008d0c <memmove+0x24>

08008d1c <_sbrk_r>:
 8008d1c:	b538      	push	{r3, r4, r5, lr}
 8008d1e:	4d06      	ldr	r5, [pc, #24]	; (8008d38 <_sbrk_r+0x1c>)
 8008d20:	2300      	movs	r3, #0
 8008d22:	4604      	mov	r4, r0
 8008d24:	4608      	mov	r0, r1
 8008d26:	602b      	str	r3, [r5, #0]
 8008d28:	f7f8 fce0 	bl	80016ec <_sbrk>
 8008d2c:	1c43      	adds	r3, r0, #1
 8008d2e:	d102      	bne.n	8008d36 <_sbrk_r+0x1a>
 8008d30:	682b      	ldr	r3, [r5, #0]
 8008d32:	b103      	cbz	r3, 8008d36 <_sbrk_r+0x1a>
 8008d34:	6023      	str	r3, [r4, #0]
 8008d36:	bd38      	pop	{r3, r4, r5, pc}
 8008d38:	200008ac 	.word	0x200008ac

08008d3c <__assert_func>:
 8008d3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d3e:	4614      	mov	r4, r2
 8008d40:	461a      	mov	r2, r3
 8008d42:	4b09      	ldr	r3, [pc, #36]	; (8008d68 <__assert_func+0x2c>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4605      	mov	r5, r0
 8008d48:	68d8      	ldr	r0, [r3, #12]
 8008d4a:	b14c      	cbz	r4, 8008d60 <__assert_func+0x24>
 8008d4c:	4b07      	ldr	r3, [pc, #28]	; (8008d6c <__assert_func+0x30>)
 8008d4e:	9100      	str	r1, [sp, #0]
 8008d50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d54:	4906      	ldr	r1, [pc, #24]	; (8008d70 <__assert_func+0x34>)
 8008d56:	462b      	mov	r3, r5
 8008d58:	f000 f872 	bl	8008e40 <fiprintf>
 8008d5c:	f000 f882 	bl	8008e64 <abort>
 8008d60:	4b04      	ldr	r3, [pc, #16]	; (8008d74 <__assert_func+0x38>)
 8008d62:	461c      	mov	r4, r3
 8008d64:	e7f3      	b.n	8008d4e <__assert_func+0x12>
 8008d66:	bf00      	nop
 8008d68:	2000017c 	.word	0x2000017c
 8008d6c:	08009667 	.word	0x08009667
 8008d70:	08009674 	.word	0x08009674
 8008d74:	080096a2 	.word	0x080096a2

08008d78 <_calloc_r>:
 8008d78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008d7a:	fba1 2402 	umull	r2, r4, r1, r2
 8008d7e:	b94c      	cbnz	r4, 8008d94 <_calloc_r+0x1c>
 8008d80:	4611      	mov	r1, r2
 8008d82:	9201      	str	r2, [sp, #4]
 8008d84:	f7ff f9a2 	bl	80080cc <_malloc_r>
 8008d88:	9a01      	ldr	r2, [sp, #4]
 8008d8a:	4605      	mov	r5, r0
 8008d8c:	b930      	cbnz	r0, 8008d9c <_calloc_r+0x24>
 8008d8e:	4628      	mov	r0, r5
 8008d90:	b003      	add	sp, #12
 8008d92:	bd30      	pop	{r4, r5, pc}
 8008d94:	220c      	movs	r2, #12
 8008d96:	6002      	str	r2, [r0, #0]
 8008d98:	2500      	movs	r5, #0
 8008d9a:	e7f8      	b.n	8008d8e <_calloc_r+0x16>
 8008d9c:	4621      	mov	r1, r4
 8008d9e:	f7fe fa18 	bl	80071d2 <memset>
 8008da2:	e7f4      	b.n	8008d8e <_calloc_r+0x16>

08008da4 <__ascii_mbtowc>:
 8008da4:	b082      	sub	sp, #8
 8008da6:	b901      	cbnz	r1, 8008daa <__ascii_mbtowc+0x6>
 8008da8:	a901      	add	r1, sp, #4
 8008daa:	b142      	cbz	r2, 8008dbe <__ascii_mbtowc+0x1a>
 8008dac:	b14b      	cbz	r3, 8008dc2 <__ascii_mbtowc+0x1e>
 8008dae:	7813      	ldrb	r3, [r2, #0]
 8008db0:	600b      	str	r3, [r1, #0]
 8008db2:	7812      	ldrb	r2, [r2, #0]
 8008db4:	1e10      	subs	r0, r2, #0
 8008db6:	bf18      	it	ne
 8008db8:	2001      	movne	r0, #1
 8008dba:	b002      	add	sp, #8
 8008dbc:	4770      	bx	lr
 8008dbe:	4610      	mov	r0, r2
 8008dc0:	e7fb      	b.n	8008dba <__ascii_mbtowc+0x16>
 8008dc2:	f06f 0001 	mvn.w	r0, #1
 8008dc6:	e7f8      	b.n	8008dba <__ascii_mbtowc+0x16>

08008dc8 <_realloc_r>:
 8008dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dcc:	4680      	mov	r8, r0
 8008dce:	4614      	mov	r4, r2
 8008dd0:	460e      	mov	r6, r1
 8008dd2:	b921      	cbnz	r1, 8008dde <_realloc_r+0x16>
 8008dd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008dd8:	4611      	mov	r1, r2
 8008dda:	f7ff b977 	b.w	80080cc <_malloc_r>
 8008dde:	b92a      	cbnz	r2, 8008dec <_realloc_r+0x24>
 8008de0:	f7ff f900 	bl	8007fe4 <_free_r>
 8008de4:	4625      	mov	r5, r4
 8008de6:	4628      	mov	r0, r5
 8008de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008dec:	f000 f841 	bl	8008e72 <_malloc_usable_size_r>
 8008df0:	4284      	cmp	r4, r0
 8008df2:	4607      	mov	r7, r0
 8008df4:	d802      	bhi.n	8008dfc <_realloc_r+0x34>
 8008df6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008dfa:	d812      	bhi.n	8008e22 <_realloc_r+0x5a>
 8008dfc:	4621      	mov	r1, r4
 8008dfe:	4640      	mov	r0, r8
 8008e00:	f7ff f964 	bl	80080cc <_malloc_r>
 8008e04:	4605      	mov	r5, r0
 8008e06:	2800      	cmp	r0, #0
 8008e08:	d0ed      	beq.n	8008de6 <_realloc_r+0x1e>
 8008e0a:	42bc      	cmp	r4, r7
 8008e0c:	4622      	mov	r2, r4
 8008e0e:	4631      	mov	r1, r6
 8008e10:	bf28      	it	cs
 8008e12:	463a      	movcs	r2, r7
 8008e14:	f7fe fa5d 	bl	80072d2 <memcpy>
 8008e18:	4631      	mov	r1, r6
 8008e1a:	4640      	mov	r0, r8
 8008e1c:	f7ff f8e2 	bl	8007fe4 <_free_r>
 8008e20:	e7e1      	b.n	8008de6 <_realloc_r+0x1e>
 8008e22:	4635      	mov	r5, r6
 8008e24:	e7df      	b.n	8008de6 <_realloc_r+0x1e>

08008e26 <__ascii_wctomb>:
 8008e26:	b149      	cbz	r1, 8008e3c <__ascii_wctomb+0x16>
 8008e28:	2aff      	cmp	r2, #255	; 0xff
 8008e2a:	bf85      	ittet	hi
 8008e2c:	238a      	movhi	r3, #138	; 0x8a
 8008e2e:	6003      	strhi	r3, [r0, #0]
 8008e30:	700a      	strbls	r2, [r1, #0]
 8008e32:	f04f 30ff 	movhi.w	r0, #4294967295
 8008e36:	bf98      	it	ls
 8008e38:	2001      	movls	r0, #1
 8008e3a:	4770      	bx	lr
 8008e3c:	4608      	mov	r0, r1
 8008e3e:	4770      	bx	lr

08008e40 <fiprintf>:
 8008e40:	b40e      	push	{r1, r2, r3}
 8008e42:	b503      	push	{r0, r1, lr}
 8008e44:	4601      	mov	r1, r0
 8008e46:	ab03      	add	r3, sp, #12
 8008e48:	4805      	ldr	r0, [pc, #20]	; (8008e60 <fiprintf+0x20>)
 8008e4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e4e:	6800      	ldr	r0, [r0, #0]
 8008e50:	9301      	str	r3, [sp, #4]
 8008e52:	f000 f83f 	bl	8008ed4 <_vfiprintf_r>
 8008e56:	b002      	add	sp, #8
 8008e58:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e5c:	b003      	add	sp, #12
 8008e5e:	4770      	bx	lr
 8008e60:	2000017c 	.word	0x2000017c

08008e64 <abort>:
 8008e64:	b508      	push	{r3, lr}
 8008e66:	2006      	movs	r0, #6
 8008e68:	f000 fa0c 	bl	8009284 <raise>
 8008e6c:	2001      	movs	r0, #1
 8008e6e:	f7f8 fbc5 	bl	80015fc <_exit>

08008e72 <_malloc_usable_size_r>:
 8008e72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e76:	1f18      	subs	r0, r3, #4
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	bfbc      	itt	lt
 8008e7c:	580b      	ldrlt	r3, [r1, r0]
 8008e7e:	18c0      	addlt	r0, r0, r3
 8008e80:	4770      	bx	lr

08008e82 <__sfputc_r>:
 8008e82:	6893      	ldr	r3, [r2, #8]
 8008e84:	3b01      	subs	r3, #1
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	b410      	push	{r4}
 8008e8a:	6093      	str	r3, [r2, #8]
 8008e8c:	da08      	bge.n	8008ea0 <__sfputc_r+0x1e>
 8008e8e:	6994      	ldr	r4, [r2, #24]
 8008e90:	42a3      	cmp	r3, r4
 8008e92:	db01      	blt.n	8008e98 <__sfputc_r+0x16>
 8008e94:	290a      	cmp	r1, #10
 8008e96:	d103      	bne.n	8008ea0 <__sfputc_r+0x1e>
 8008e98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e9c:	f000 b934 	b.w	8009108 <__swbuf_r>
 8008ea0:	6813      	ldr	r3, [r2, #0]
 8008ea2:	1c58      	adds	r0, r3, #1
 8008ea4:	6010      	str	r0, [r2, #0]
 8008ea6:	7019      	strb	r1, [r3, #0]
 8008ea8:	4608      	mov	r0, r1
 8008eaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008eae:	4770      	bx	lr

08008eb0 <__sfputs_r>:
 8008eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eb2:	4606      	mov	r6, r0
 8008eb4:	460f      	mov	r7, r1
 8008eb6:	4614      	mov	r4, r2
 8008eb8:	18d5      	adds	r5, r2, r3
 8008eba:	42ac      	cmp	r4, r5
 8008ebc:	d101      	bne.n	8008ec2 <__sfputs_r+0x12>
 8008ebe:	2000      	movs	r0, #0
 8008ec0:	e007      	b.n	8008ed2 <__sfputs_r+0x22>
 8008ec2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ec6:	463a      	mov	r2, r7
 8008ec8:	4630      	mov	r0, r6
 8008eca:	f7ff ffda 	bl	8008e82 <__sfputc_r>
 8008ece:	1c43      	adds	r3, r0, #1
 8008ed0:	d1f3      	bne.n	8008eba <__sfputs_r+0xa>
 8008ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008ed4 <_vfiprintf_r>:
 8008ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ed8:	460d      	mov	r5, r1
 8008eda:	b09d      	sub	sp, #116	; 0x74
 8008edc:	4614      	mov	r4, r2
 8008ede:	4698      	mov	r8, r3
 8008ee0:	4606      	mov	r6, r0
 8008ee2:	b118      	cbz	r0, 8008eec <_vfiprintf_r+0x18>
 8008ee4:	6a03      	ldr	r3, [r0, #32]
 8008ee6:	b90b      	cbnz	r3, 8008eec <_vfiprintf_r+0x18>
 8008ee8:	f7fe f8da 	bl	80070a0 <__sinit>
 8008eec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008eee:	07d9      	lsls	r1, r3, #31
 8008ef0:	d405      	bmi.n	8008efe <_vfiprintf_r+0x2a>
 8008ef2:	89ab      	ldrh	r3, [r5, #12]
 8008ef4:	059a      	lsls	r2, r3, #22
 8008ef6:	d402      	bmi.n	8008efe <_vfiprintf_r+0x2a>
 8008ef8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008efa:	f7fe f9e8 	bl	80072ce <__retarget_lock_acquire_recursive>
 8008efe:	89ab      	ldrh	r3, [r5, #12]
 8008f00:	071b      	lsls	r3, r3, #28
 8008f02:	d501      	bpl.n	8008f08 <_vfiprintf_r+0x34>
 8008f04:	692b      	ldr	r3, [r5, #16]
 8008f06:	b99b      	cbnz	r3, 8008f30 <_vfiprintf_r+0x5c>
 8008f08:	4629      	mov	r1, r5
 8008f0a:	4630      	mov	r0, r6
 8008f0c:	f000 f93a 	bl	8009184 <__swsetup_r>
 8008f10:	b170      	cbz	r0, 8008f30 <_vfiprintf_r+0x5c>
 8008f12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f14:	07dc      	lsls	r4, r3, #31
 8008f16:	d504      	bpl.n	8008f22 <_vfiprintf_r+0x4e>
 8008f18:	f04f 30ff 	mov.w	r0, #4294967295
 8008f1c:	b01d      	add	sp, #116	; 0x74
 8008f1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f22:	89ab      	ldrh	r3, [r5, #12]
 8008f24:	0598      	lsls	r0, r3, #22
 8008f26:	d4f7      	bmi.n	8008f18 <_vfiprintf_r+0x44>
 8008f28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f2a:	f7fe f9d1 	bl	80072d0 <__retarget_lock_release_recursive>
 8008f2e:	e7f3      	b.n	8008f18 <_vfiprintf_r+0x44>
 8008f30:	2300      	movs	r3, #0
 8008f32:	9309      	str	r3, [sp, #36]	; 0x24
 8008f34:	2320      	movs	r3, #32
 8008f36:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f3e:	2330      	movs	r3, #48	; 0x30
 8008f40:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80090f4 <_vfiprintf_r+0x220>
 8008f44:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008f48:	f04f 0901 	mov.w	r9, #1
 8008f4c:	4623      	mov	r3, r4
 8008f4e:	469a      	mov	sl, r3
 8008f50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f54:	b10a      	cbz	r2, 8008f5a <_vfiprintf_r+0x86>
 8008f56:	2a25      	cmp	r2, #37	; 0x25
 8008f58:	d1f9      	bne.n	8008f4e <_vfiprintf_r+0x7a>
 8008f5a:	ebba 0b04 	subs.w	fp, sl, r4
 8008f5e:	d00b      	beq.n	8008f78 <_vfiprintf_r+0xa4>
 8008f60:	465b      	mov	r3, fp
 8008f62:	4622      	mov	r2, r4
 8008f64:	4629      	mov	r1, r5
 8008f66:	4630      	mov	r0, r6
 8008f68:	f7ff ffa2 	bl	8008eb0 <__sfputs_r>
 8008f6c:	3001      	adds	r0, #1
 8008f6e:	f000 80a9 	beq.w	80090c4 <_vfiprintf_r+0x1f0>
 8008f72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f74:	445a      	add	r2, fp
 8008f76:	9209      	str	r2, [sp, #36]	; 0x24
 8008f78:	f89a 3000 	ldrb.w	r3, [sl]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	f000 80a1 	beq.w	80090c4 <_vfiprintf_r+0x1f0>
 8008f82:	2300      	movs	r3, #0
 8008f84:	f04f 32ff 	mov.w	r2, #4294967295
 8008f88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f8c:	f10a 0a01 	add.w	sl, sl, #1
 8008f90:	9304      	str	r3, [sp, #16]
 8008f92:	9307      	str	r3, [sp, #28]
 8008f94:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008f98:	931a      	str	r3, [sp, #104]	; 0x68
 8008f9a:	4654      	mov	r4, sl
 8008f9c:	2205      	movs	r2, #5
 8008f9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fa2:	4854      	ldr	r0, [pc, #336]	; (80090f4 <_vfiprintf_r+0x220>)
 8008fa4:	f7f7 f914 	bl	80001d0 <memchr>
 8008fa8:	9a04      	ldr	r2, [sp, #16]
 8008faa:	b9d8      	cbnz	r0, 8008fe4 <_vfiprintf_r+0x110>
 8008fac:	06d1      	lsls	r1, r2, #27
 8008fae:	bf44      	itt	mi
 8008fb0:	2320      	movmi	r3, #32
 8008fb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fb6:	0713      	lsls	r3, r2, #28
 8008fb8:	bf44      	itt	mi
 8008fba:	232b      	movmi	r3, #43	; 0x2b
 8008fbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fc0:	f89a 3000 	ldrb.w	r3, [sl]
 8008fc4:	2b2a      	cmp	r3, #42	; 0x2a
 8008fc6:	d015      	beq.n	8008ff4 <_vfiprintf_r+0x120>
 8008fc8:	9a07      	ldr	r2, [sp, #28]
 8008fca:	4654      	mov	r4, sl
 8008fcc:	2000      	movs	r0, #0
 8008fce:	f04f 0c0a 	mov.w	ip, #10
 8008fd2:	4621      	mov	r1, r4
 8008fd4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fd8:	3b30      	subs	r3, #48	; 0x30
 8008fda:	2b09      	cmp	r3, #9
 8008fdc:	d94d      	bls.n	800907a <_vfiprintf_r+0x1a6>
 8008fde:	b1b0      	cbz	r0, 800900e <_vfiprintf_r+0x13a>
 8008fe0:	9207      	str	r2, [sp, #28]
 8008fe2:	e014      	b.n	800900e <_vfiprintf_r+0x13a>
 8008fe4:	eba0 0308 	sub.w	r3, r0, r8
 8008fe8:	fa09 f303 	lsl.w	r3, r9, r3
 8008fec:	4313      	orrs	r3, r2
 8008fee:	9304      	str	r3, [sp, #16]
 8008ff0:	46a2      	mov	sl, r4
 8008ff2:	e7d2      	b.n	8008f9a <_vfiprintf_r+0xc6>
 8008ff4:	9b03      	ldr	r3, [sp, #12]
 8008ff6:	1d19      	adds	r1, r3, #4
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	9103      	str	r1, [sp, #12]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	bfbb      	ittet	lt
 8009000:	425b      	neglt	r3, r3
 8009002:	f042 0202 	orrlt.w	r2, r2, #2
 8009006:	9307      	strge	r3, [sp, #28]
 8009008:	9307      	strlt	r3, [sp, #28]
 800900a:	bfb8      	it	lt
 800900c:	9204      	strlt	r2, [sp, #16]
 800900e:	7823      	ldrb	r3, [r4, #0]
 8009010:	2b2e      	cmp	r3, #46	; 0x2e
 8009012:	d10c      	bne.n	800902e <_vfiprintf_r+0x15a>
 8009014:	7863      	ldrb	r3, [r4, #1]
 8009016:	2b2a      	cmp	r3, #42	; 0x2a
 8009018:	d134      	bne.n	8009084 <_vfiprintf_r+0x1b0>
 800901a:	9b03      	ldr	r3, [sp, #12]
 800901c:	1d1a      	adds	r2, r3, #4
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	9203      	str	r2, [sp, #12]
 8009022:	2b00      	cmp	r3, #0
 8009024:	bfb8      	it	lt
 8009026:	f04f 33ff 	movlt.w	r3, #4294967295
 800902a:	3402      	adds	r4, #2
 800902c:	9305      	str	r3, [sp, #20]
 800902e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009104 <_vfiprintf_r+0x230>
 8009032:	7821      	ldrb	r1, [r4, #0]
 8009034:	2203      	movs	r2, #3
 8009036:	4650      	mov	r0, sl
 8009038:	f7f7 f8ca 	bl	80001d0 <memchr>
 800903c:	b138      	cbz	r0, 800904e <_vfiprintf_r+0x17a>
 800903e:	9b04      	ldr	r3, [sp, #16]
 8009040:	eba0 000a 	sub.w	r0, r0, sl
 8009044:	2240      	movs	r2, #64	; 0x40
 8009046:	4082      	lsls	r2, r0
 8009048:	4313      	orrs	r3, r2
 800904a:	3401      	adds	r4, #1
 800904c:	9304      	str	r3, [sp, #16]
 800904e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009052:	4829      	ldr	r0, [pc, #164]	; (80090f8 <_vfiprintf_r+0x224>)
 8009054:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009058:	2206      	movs	r2, #6
 800905a:	f7f7 f8b9 	bl	80001d0 <memchr>
 800905e:	2800      	cmp	r0, #0
 8009060:	d03f      	beq.n	80090e2 <_vfiprintf_r+0x20e>
 8009062:	4b26      	ldr	r3, [pc, #152]	; (80090fc <_vfiprintf_r+0x228>)
 8009064:	bb1b      	cbnz	r3, 80090ae <_vfiprintf_r+0x1da>
 8009066:	9b03      	ldr	r3, [sp, #12]
 8009068:	3307      	adds	r3, #7
 800906a:	f023 0307 	bic.w	r3, r3, #7
 800906e:	3308      	adds	r3, #8
 8009070:	9303      	str	r3, [sp, #12]
 8009072:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009074:	443b      	add	r3, r7
 8009076:	9309      	str	r3, [sp, #36]	; 0x24
 8009078:	e768      	b.n	8008f4c <_vfiprintf_r+0x78>
 800907a:	fb0c 3202 	mla	r2, ip, r2, r3
 800907e:	460c      	mov	r4, r1
 8009080:	2001      	movs	r0, #1
 8009082:	e7a6      	b.n	8008fd2 <_vfiprintf_r+0xfe>
 8009084:	2300      	movs	r3, #0
 8009086:	3401      	adds	r4, #1
 8009088:	9305      	str	r3, [sp, #20]
 800908a:	4619      	mov	r1, r3
 800908c:	f04f 0c0a 	mov.w	ip, #10
 8009090:	4620      	mov	r0, r4
 8009092:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009096:	3a30      	subs	r2, #48	; 0x30
 8009098:	2a09      	cmp	r2, #9
 800909a:	d903      	bls.n	80090a4 <_vfiprintf_r+0x1d0>
 800909c:	2b00      	cmp	r3, #0
 800909e:	d0c6      	beq.n	800902e <_vfiprintf_r+0x15a>
 80090a0:	9105      	str	r1, [sp, #20]
 80090a2:	e7c4      	b.n	800902e <_vfiprintf_r+0x15a>
 80090a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80090a8:	4604      	mov	r4, r0
 80090aa:	2301      	movs	r3, #1
 80090ac:	e7f0      	b.n	8009090 <_vfiprintf_r+0x1bc>
 80090ae:	ab03      	add	r3, sp, #12
 80090b0:	9300      	str	r3, [sp, #0]
 80090b2:	462a      	mov	r2, r5
 80090b4:	4b12      	ldr	r3, [pc, #72]	; (8009100 <_vfiprintf_r+0x22c>)
 80090b6:	a904      	add	r1, sp, #16
 80090b8:	4630      	mov	r0, r6
 80090ba:	f7fd fb9f 	bl	80067fc <_printf_float>
 80090be:	4607      	mov	r7, r0
 80090c0:	1c78      	adds	r0, r7, #1
 80090c2:	d1d6      	bne.n	8009072 <_vfiprintf_r+0x19e>
 80090c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80090c6:	07d9      	lsls	r1, r3, #31
 80090c8:	d405      	bmi.n	80090d6 <_vfiprintf_r+0x202>
 80090ca:	89ab      	ldrh	r3, [r5, #12]
 80090cc:	059a      	lsls	r2, r3, #22
 80090ce:	d402      	bmi.n	80090d6 <_vfiprintf_r+0x202>
 80090d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090d2:	f7fe f8fd 	bl	80072d0 <__retarget_lock_release_recursive>
 80090d6:	89ab      	ldrh	r3, [r5, #12]
 80090d8:	065b      	lsls	r3, r3, #25
 80090da:	f53f af1d 	bmi.w	8008f18 <_vfiprintf_r+0x44>
 80090de:	9809      	ldr	r0, [sp, #36]	; 0x24
 80090e0:	e71c      	b.n	8008f1c <_vfiprintf_r+0x48>
 80090e2:	ab03      	add	r3, sp, #12
 80090e4:	9300      	str	r3, [sp, #0]
 80090e6:	462a      	mov	r2, r5
 80090e8:	4b05      	ldr	r3, [pc, #20]	; (8009100 <_vfiprintf_r+0x22c>)
 80090ea:	a904      	add	r1, sp, #16
 80090ec:	4630      	mov	r0, r6
 80090ee:	f7fd fe29 	bl	8006d44 <_printf_i>
 80090f2:	e7e4      	b.n	80090be <_vfiprintf_r+0x1ea>
 80090f4:	0800964c 	.word	0x0800964c
 80090f8:	08009656 	.word	0x08009656
 80090fc:	080067fd 	.word	0x080067fd
 8009100:	08008eb1 	.word	0x08008eb1
 8009104:	08009652 	.word	0x08009652

08009108 <__swbuf_r>:
 8009108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800910a:	460e      	mov	r6, r1
 800910c:	4614      	mov	r4, r2
 800910e:	4605      	mov	r5, r0
 8009110:	b118      	cbz	r0, 800911a <__swbuf_r+0x12>
 8009112:	6a03      	ldr	r3, [r0, #32]
 8009114:	b90b      	cbnz	r3, 800911a <__swbuf_r+0x12>
 8009116:	f7fd ffc3 	bl	80070a0 <__sinit>
 800911a:	69a3      	ldr	r3, [r4, #24]
 800911c:	60a3      	str	r3, [r4, #8]
 800911e:	89a3      	ldrh	r3, [r4, #12]
 8009120:	071a      	lsls	r2, r3, #28
 8009122:	d525      	bpl.n	8009170 <__swbuf_r+0x68>
 8009124:	6923      	ldr	r3, [r4, #16]
 8009126:	b31b      	cbz	r3, 8009170 <__swbuf_r+0x68>
 8009128:	6823      	ldr	r3, [r4, #0]
 800912a:	6922      	ldr	r2, [r4, #16]
 800912c:	1a98      	subs	r0, r3, r2
 800912e:	6963      	ldr	r3, [r4, #20]
 8009130:	b2f6      	uxtb	r6, r6
 8009132:	4283      	cmp	r3, r0
 8009134:	4637      	mov	r7, r6
 8009136:	dc04      	bgt.n	8009142 <__swbuf_r+0x3a>
 8009138:	4621      	mov	r1, r4
 800913a:	4628      	mov	r0, r5
 800913c:	f7ff fdac 	bl	8008c98 <_fflush_r>
 8009140:	b9e0      	cbnz	r0, 800917c <__swbuf_r+0x74>
 8009142:	68a3      	ldr	r3, [r4, #8]
 8009144:	3b01      	subs	r3, #1
 8009146:	60a3      	str	r3, [r4, #8]
 8009148:	6823      	ldr	r3, [r4, #0]
 800914a:	1c5a      	adds	r2, r3, #1
 800914c:	6022      	str	r2, [r4, #0]
 800914e:	701e      	strb	r6, [r3, #0]
 8009150:	6962      	ldr	r2, [r4, #20]
 8009152:	1c43      	adds	r3, r0, #1
 8009154:	429a      	cmp	r2, r3
 8009156:	d004      	beq.n	8009162 <__swbuf_r+0x5a>
 8009158:	89a3      	ldrh	r3, [r4, #12]
 800915a:	07db      	lsls	r3, r3, #31
 800915c:	d506      	bpl.n	800916c <__swbuf_r+0x64>
 800915e:	2e0a      	cmp	r6, #10
 8009160:	d104      	bne.n	800916c <__swbuf_r+0x64>
 8009162:	4621      	mov	r1, r4
 8009164:	4628      	mov	r0, r5
 8009166:	f7ff fd97 	bl	8008c98 <_fflush_r>
 800916a:	b938      	cbnz	r0, 800917c <__swbuf_r+0x74>
 800916c:	4638      	mov	r0, r7
 800916e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009170:	4621      	mov	r1, r4
 8009172:	4628      	mov	r0, r5
 8009174:	f000 f806 	bl	8009184 <__swsetup_r>
 8009178:	2800      	cmp	r0, #0
 800917a:	d0d5      	beq.n	8009128 <__swbuf_r+0x20>
 800917c:	f04f 37ff 	mov.w	r7, #4294967295
 8009180:	e7f4      	b.n	800916c <__swbuf_r+0x64>
	...

08009184 <__swsetup_r>:
 8009184:	b538      	push	{r3, r4, r5, lr}
 8009186:	4b2a      	ldr	r3, [pc, #168]	; (8009230 <__swsetup_r+0xac>)
 8009188:	4605      	mov	r5, r0
 800918a:	6818      	ldr	r0, [r3, #0]
 800918c:	460c      	mov	r4, r1
 800918e:	b118      	cbz	r0, 8009198 <__swsetup_r+0x14>
 8009190:	6a03      	ldr	r3, [r0, #32]
 8009192:	b90b      	cbnz	r3, 8009198 <__swsetup_r+0x14>
 8009194:	f7fd ff84 	bl	80070a0 <__sinit>
 8009198:	89a3      	ldrh	r3, [r4, #12]
 800919a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800919e:	0718      	lsls	r0, r3, #28
 80091a0:	d422      	bmi.n	80091e8 <__swsetup_r+0x64>
 80091a2:	06d9      	lsls	r1, r3, #27
 80091a4:	d407      	bmi.n	80091b6 <__swsetup_r+0x32>
 80091a6:	2309      	movs	r3, #9
 80091a8:	602b      	str	r3, [r5, #0]
 80091aa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80091ae:	81a3      	strh	r3, [r4, #12]
 80091b0:	f04f 30ff 	mov.w	r0, #4294967295
 80091b4:	e034      	b.n	8009220 <__swsetup_r+0x9c>
 80091b6:	0758      	lsls	r0, r3, #29
 80091b8:	d512      	bpl.n	80091e0 <__swsetup_r+0x5c>
 80091ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091bc:	b141      	cbz	r1, 80091d0 <__swsetup_r+0x4c>
 80091be:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091c2:	4299      	cmp	r1, r3
 80091c4:	d002      	beq.n	80091cc <__swsetup_r+0x48>
 80091c6:	4628      	mov	r0, r5
 80091c8:	f7fe ff0c 	bl	8007fe4 <_free_r>
 80091cc:	2300      	movs	r3, #0
 80091ce:	6363      	str	r3, [r4, #52]	; 0x34
 80091d0:	89a3      	ldrh	r3, [r4, #12]
 80091d2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80091d6:	81a3      	strh	r3, [r4, #12]
 80091d8:	2300      	movs	r3, #0
 80091da:	6063      	str	r3, [r4, #4]
 80091dc:	6923      	ldr	r3, [r4, #16]
 80091de:	6023      	str	r3, [r4, #0]
 80091e0:	89a3      	ldrh	r3, [r4, #12]
 80091e2:	f043 0308 	orr.w	r3, r3, #8
 80091e6:	81a3      	strh	r3, [r4, #12]
 80091e8:	6923      	ldr	r3, [r4, #16]
 80091ea:	b94b      	cbnz	r3, 8009200 <__swsetup_r+0x7c>
 80091ec:	89a3      	ldrh	r3, [r4, #12]
 80091ee:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80091f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091f6:	d003      	beq.n	8009200 <__swsetup_r+0x7c>
 80091f8:	4621      	mov	r1, r4
 80091fa:	4628      	mov	r0, r5
 80091fc:	f000 f884 	bl	8009308 <__smakebuf_r>
 8009200:	89a0      	ldrh	r0, [r4, #12]
 8009202:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009206:	f010 0301 	ands.w	r3, r0, #1
 800920a:	d00a      	beq.n	8009222 <__swsetup_r+0x9e>
 800920c:	2300      	movs	r3, #0
 800920e:	60a3      	str	r3, [r4, #8]
 8009210:	6963      	ldr	r3, [r4, #20]
 8009212:	425b      	negs	r3, r3
 8009214:	61a3      	str	r3, [r4, #24]
 8009216:	6923      	ldr	r3, [r4, #16]
 8009218:	b943      	cbnz	r3, 800922c <__swsetup_r+0xa8>
 800921a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800921e:	d1c4      	bne.n	80091aa <__swsetup_r+0x26>
 8009220:	bd38      	pop	{r3, r4, r5, pc}
 8009222:	0781      	lsls	r1, r0, #30
 8009224:	bf58      	it	pl
 8009226:	6963      	ldrpl	r3, [r4, #20]
 8009228:	60a3      	str	r3, [r4, #8]
 800922a:	e7f4      	b.n	8009216 <__swsetup_r+0x92>
 800922c:	2000      	movs	r0, #0
 800922e:	e7f7      	b.n	8009220 <__swsetup_r+0x9c>
 8009230:	2000017c 	.word	0x2000017c

08009234 <_raise_r>:
 8009234:	291f      	cmp	r1, #31
 8009236:	b538      	push	{r3, r4, r5, lr}
 8009238:	4604      	mov	r4, r0
 800923a:	460d      	mov	r5, r1
 800923c:	d904      	bls.n	8009248 <_raise_r+0x14>
 800923e:	2316      	movs	r3, #22
 8009240:	6003      	str	r3, [r0, #0]
 8009242:	f04f 30ff 	mov.w	r0, #4294967295
 8009246:	bd38      	pop	{r3, r4, r5, pc}
 8009248:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800924a:	b112      	cbz	r2, 8009252 <_raise_r+0x1e>
 800924c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009250:	b94b      	cbnz	r3, 8009266 <_raise_r+0x32>
 8009252:	4620      	mov	r0, r4
 8009254:	f000 f830 	bl	80092b8 <_getpid_r>
 8009258:	462a      	mov	r2, r5
 800925a:	4601      	mov	r1, r0
 800925c:	4620      	mov	r0, r4
 800925e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009262:	f000 b817 	b.w	8009294 <_kill_r>
 8009266:	2b01      	cmp	r3, #1
 8009268:	d00a      	beq.n	8009280 <_raise_r+0x4c>
 800926a:	1c59      	adds	r1, r3, #1
 800926c:	d103      	bne.n	8009276 <_raise_r+0x42>
 800926e:	2316      	movs	r3, #22
 8009270:	6003      	str	r3, [r0, #0]
 8009272:	2001      	movs	r0, #1
 8009274:	e7e7      	b.n	8009246 <_raise_r+0x12>
 8009276:	2400      	movs	r4, #0
 8009278:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800927c:	4628      	mov	r0, r5
 800927e:	4798      	blx	r3
 8009280:	2000      	movs	r0, #0
 8009282:	e7e0      	b.n	8009246 <_raise_r+0x12>

08009284 <raise>:
 8009284:	4b02      	ldr	r3, [pc, #8]	; (8009290 <raise+0xc>)
 8009286:	4601      	mov	r1, r0
 8009288:	6818      	ldr	r0, [r3, #0]
 800928a:	f7ff bfd3 	b.w	8009234 <_raise_r>
 800928e:	bf00      	nop
 8009290:	2000017c 	.word	0x2000017c

08009294 <_kill_r>:
 8009294:	b538      	push	{r3, r4, r5, lr}
 8009296:	4d07      	ldr	r5, [pc, #28]	; (80092b4 <_kill_r+0x20>)
 8009298:	2300      	movs	r3, #0
 800929a:	4604      	mov	r4, r0
 800929c:	4608      	mov	r0, r1
 800929e:	4611      	mov	r1, r2
 80092a0:	602b      	str	r3, [r5, #0]
 80092a2:	f7f8 f99b 	bl	80015dc <_kill>
 80092a6:	1c43      	adds	r3, r0, #1
 80092a8:	d102      	bne.n	80092b0 <_kill_r+0x1c>
 80092aa:	682b      	ldr	r3, [r5, #0]
 80092ac:	b103      	cbz	r3, 80092b0 <_kill_r+0x1c>
 80092ae:	6023      	str	r3, [r4, #0]
 80092b0:	bd38      	pop	{r3, r4, r5, pc}
 80092b2:	bf00      	nop
 80092b4:	200008ac 	.word	0x200008ac

080092b8 <_getpid_r>:
 80092b8:	f7f8 b988 	b.w	80015cc <_getpid>

080092bc <__swhatbuf_r>:
 80092bc:	b570      	push	{r4, r5, r6, lr}
 80092be:	460c      	mov	r4, r1
 80092c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092c4:	2900      	cmp	r1, #0
 80092c6:	b096      	sub	sp, #88	; 0x58
 80092c8:	4615      	mov	r5, r2
 80092ca:	461e      	mov	r6, r3
 80092cc:	da0d      	bge.n	80092ea <__swhatbuf_r+0x2e>
 80092ce:	89a3      	ldrh	r3, [r4, #12]
 80092d0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80092d4:	f04f 0100 	mov.w	r1, #0
 80092d8:	bf0c      	ite	eq
 80092da:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80092de:	2340      	movne	r3, #64	; 0x40
 80092e0:	2000      	movs	r0, #0
 80092e2:	6031      	str	r1, [r6, #0]
 80092e4:	602b      	str	r3, [r5, #0]
 80092e6:	b016      	add	sp, #88	; 0x58
 80092e8:	bd70      	pop	{r4, r5, r6, pc}
 80092ea:	466a      	mov	r2, sp
 80092ec:	f000 f848 	bl	8009380 <_fstat_r>
 80092f0:	2800      	cmp	r0, #0
 80092f2:	dbec      	blt.n	80092ce <__swhatbuf_r+0x12>
 80092f4:	9901      	ldr	r1, [sp, #4]
 80092f6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80092fa:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80092fe:	4259      	negs	r1, r3
 8009300:	4159      	adcs	r1, r3
 8009302:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009306:	e7eb      	b.n	80092e0 <__swhatbuf_r+0x24>

08009308 <__smakebuf_r>:
 8009308:	898b      	ldrh	r3, [r1, #12]
 800930a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800930c:	079d      	lsls	r5, r3, #30
 800930e:	4606      	mov	r6, r0
 8009310:	460c      	mov	r4, r1
 8009312:	d507      	bpl.n	8009324 <__smakebuf_r+0x1c>
 8009314:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009318:	6023      	str	r3, [r4, #0]
 800931a:	6123      	str	r3, [r4, #16]
 800931c:	2301      	movs	r3, #1
 800931e:	6163      	str	r3, [r4, #20]
 8009320:	b002      	add	sp, #8
 8009322:	bd70      	pop	{r4, r5, r6, pc}
 8009324:	ab01      	add	r3, sp, #4
 8009326:	466a      	mov	r2, sp
 8009328:	f7ff ffc8 	bl	80092bc <__swhatbuf_r>
 800932c:	9900      	ldr	r1, [sp, #0]
 800932e:	4605      	mov	r5, r0
 8009330:	4630      	mov	r0, r6
 8009332:	f7fe fecb 	bl	80080cc <_malloc_r>
 8009336:	b948      	cbnz	r0, 800934c <__smakebuf_r+0x44>
 8009338:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800933c:	059a      	lsls	r2, r3, #22
 800933e:	d4ef      	bmi.n	8009320 <__smakebuf_r+0x18>
 8009340:	f023 0303 	bic.w	r3, r3, #3
 8009344:	f043 0302 	orr.w	r3, r3, #2
 8009348:	81a3      	strh	r3, [r4, #12]
 800934a:	e7e3      	b.n	8009314 <__smakebuf_r+0xc>
 800934c:	89a3      	ldrh	r3, [r4, #12]
 800934e:	6020      	str	r0, [r4, #0]
 8009350:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009354:	81a3      	strh	r3, [r4, #12]
 8009356:	9b00      	ldr	r3, [sp, #0]
 8009358:	6163      	str	r3, [r4, #20]
 800935a:	9b01      	ldr	r3, [sp, #4]
 800935c:	6120      	str	r0, [r4, #16]
 800935e:	b15b      	cbz	r3, 8009378 <__smakebuf_r+0x70>
 8009360:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009364:	4630      	mov	r0, r6
 8009366:	f000 f81d 	bl	80093a4 <_isatty_r>
 800936a:	b128      	cbz	r0, 8009378 <__smakebuf_r+0x70>
 800936c:	89a3      	ldrh	r3, [r4, #12]
 800936e:	f023 0303 	bic.w	r3, r3, #3
 8009372:	f043 0301 	orr.w	r3, r3, #1
 8009376:	81a3      	strh	r3, [r4, #12]
 8009378:	89a3      	ldrh	r3, [r4, #12]
 800937a:	431d      	orrs	r5, r3
 800937c:	81a5      	strh	r5, [r4, #12]
 800937e:	e7cf      	b.n	8009320 <__smakebuf_r+0x18>

08009380 <_fstat_r>:
 8009380:	b538      	push	{r3, r4, r5, lr}
 8009382:	4d07      	ldr	r5, [pc, #28]	; (80093a0 <_fstat_r+0x20>)
 8009384:	2300      	movs	r3, #0
 8009386:	4604      	mov	r4, r0
 8009388:	4608      	mov	r0, r1
 800938a:	4611      	mov	r1, r2
 800938c:	602b      	str	r3, [r5, #0]
 800938e:	f7f8 f984 	bl	800169a <_fstat>
 8009392:	1c43      	adds	r3, r0, #1
 8009394:	d102      	bne.n	800939c <_fstat_r+0x1c>
 8009396:	682b      	ldr	r3, [r5, #0]
 8009398:	b103      	cbz	r3, 800939c <_fstat_r+0x1c>
 800939a:	6023      	str	r3, [r4, #0]
 800939c:	bd38      	pop	{r3, r4, r5, pc}
 800939e:	bf00      	nop
 80093a0:	200008ac 	.word	0x200008ac

080093a4 <_isatty_r>:
 80093a4:	b538      	push	{r3, r4, r5, lr}
 80093a6:	4d06      	ldr	r5, [pc, #24]	; (80093c0 <_isatty_r+0x1c>)
 80093a8:	2300      	movs	r3, #0
 80093aa:	4604      	mov	r4, r0
 80093ac:	4608      	mov	r0, r1
 80093ae:	602b      	str	r3, [r5, #0]
 80093b0:	f7f8 f983 	bl	80016ba <_isatty>
 80093b4:	1c43      	adds	r3, r0, #1
 80093b6:	d102      	bne.n	80093be <_isatty_r+0x1a>
 80093b8:	682b      	ldr	r3, [r5, #0]
 80093ba:	b103      	cbz	r3, 80093be <_isatty_r+0x1a>
 80093bc:	6023      	str	r3, [r4, #0]
 80093be:	bd38      	pop	{r3, r4, r5, pc}
 80093c0:	200008ac 	.word	0x200008ac

080093c4 <_init>:
 80093c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093c6:	bf00      	nop
 80093c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093ca:	bc08      	pop	{r3}
 80093cc:	469e      	mov	lr, r3
 80093ce:	4770      	bx	lr

080093d0 <_fini>:
 80093d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093d2:	bf00      	nop
 80093d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093d6:	bc08      	pop	{r3}
 80093d8:	469e      	mov	lr, r3
 80093da:	4770      	bx	lr
