// Seed: 1369930738
module module_0 #(
    parameter id_8 = 32'd14
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output supply1 id_2;
  output supply1 id_1;
  wire id_5;
  ;
  assign id_1 = 1;
  assign id_1 = id_5;
  assign id_2 = -1 ? (id_5) !=? 1 : id_4 ? -1 : id_5;
  assign id_1 = -1;
  wire id_6 = id_3, id_7 = -1'b0;
  tri0 module_0 = 1 ? 1 != id_7 : id_6;
  parameter id_8 = -1 < 1;
  wire id_9 = id_3;
  supply0 [-1 : id_8] id_10 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd22
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output logic [7:0] id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout tri1 id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  wire id_14;
  assign id_2 = id_9;
  assign id_7 = 1;
  logic id_15;
  supply1 [-1 'b0 ==  id_3 : 1] id_16 = 1;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_15,
      id_14
  );
  assign modCall_1.id_10 = 0;
  integer [(  1  ) : 1  -  -1] id_17;
  wire id_18 = id_10;
  tri1 id_19 = -1'b0;
  assign id_13[-1'h0] = 1;
endmodule
