
****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:32:59 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ../catch_timing_summary.tcl
# open_checkpoint postRoute.dcp
Command: open_checkpoint postRoute.dcp
INFO: [Netlist 29-17] Analyzing 2691 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockRegion.xml
Loading clock buffers from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockBuffers.xml
Loading clock placement rules from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ffg1157/Package.xml
Loading io standards from /ecad/Vivado-2014.3/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/stereovision2/.Xil/Vivado-19857-lazarus/dcp/sv_chip2_hierarchy_no_mem.xdc]
Finished Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/stereovision2/.Xil/Vivado-19857-lazarus/dcp/sv_chip2_hierarchy_no_mem.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1246.531 ; gain = 39.070 ; free physical = 9348 ; free virtual = 30148
Restored from archive | CPU: 2.680000 secs | Memory: 35.864746 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1246.531 ; gain = 39.070 ; free physical = 9348 ; free virtual = 30148
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1246.531 ; gain = 437.008 ; free physical = 9421 ; free virtual = 30148
# puts "Report timing_summary"
Report timing_summary
# report_timing_summary
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Thu Mar 19 17:16:49 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary
| Design       : sv_chip2_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 148 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 169 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.566     -133.020                    288                24685        0.051        0.000                      0                24685        4.450        0.000                       0                 12925  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
tm3_clk_v0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
tm3_clk_v0         -0.566     -133.020                    288                24685        0.051        0.000                      0                24685        4.450        0.000                       0                 12925  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  tm3_clk_v0
  To Clock:  tm3_clk_v0

Setup :          288  Failing Endpoints,  Worst Slack       -0.566ns,  Total Violation     -133.020ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.566ns  (required time - arrival time)
  Source:                 h_fltr_4_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_4_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tm3_clk_v0 rise@10.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 8.398ns (87.297%)  route 1.222ns (12.703%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 12.970 - 10.000 ) 
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.487     2.044    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, routed)       1.160     3.284    h_fltr_4_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
    DSP48_X4Y73                                                       r  h_fltr_4_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y73          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.910 r  h_fltr_4_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, routed)           0.000     5.910    h_fltr_4_left/your_instance_name_f1/n_106_dout1/your_instance_name_f1/dout1
    DSP48_X4Y74          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     6.974 r  h_fltr_4_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, routed)           0.000     6.974    h_fltr_4_left/your_instance_name_f1/n_106_dout0/your_instance_name_f1/dout0
    DSP48_X4Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      0.938     7.912 r  h_fltr_4_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/P[21]
                         net (fo=1, routed)           0.671     8.583    h_fltr_4_left/your_instance_name_f1/n_84_dout0__0/your_instance_name_f1/dout0
    DSP48_X4Y71          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      1.416     9.999 r  h_fltr_4_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, routed)           0.000     9.999    h_fltr_4_left/your_instance_name_f1/n_106_dout0__1/your_instance_name_f1/dout0
    DSP48_X4Y72          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      0.938    10.937 r  h_fltr_4_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/P[19]
                         net (fo=1, routed)           0.552    11.489    h_fltr_4_left/your_instance_name_f1/n_86_dout0__2/your_instance_name_f1/dout0
    DSP48_X3Y73          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[0])
                                                      1.416    12.905 r  h_fltr_4_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/PCOUT[0]
                         net (fo=1, routed)           0.000    12.905    h_fltr_4_left/your_instance_name_f1/n_153_dout0__3/your_instance_name_f1/dout0
    DSP48_X3Y74          DSP48E1                                      r  h_fltr_4_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     10.000    10.000 r  
    R31                                               0.000    10.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    10.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.443    10.443 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.405    11.848    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.920 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, routed)       1.050    12.970    h_fltr_4_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
    DSP48_X3Y74                                                       r  h_fltr_4_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.271    13.241    
                         clock uncertainty           -0.035    13.206    
    DSP48_X3Y74          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.868    12.338    h_fltr_4_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -12.905    
  -------------------------------------------------------------------
                         slack                                 -0.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 v_fltr_2_left/inst_fltr_compute_h1/q2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_fltr_2_left/inst_fltr_compute_h1/d_out_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.275ns (82.752%)  route 0.057ns (17.248%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, routed)       0.588     1.422    v_fltr_2_left/inst_fltr_compute_h1/tm3_clk_v0_IBUF_BUFG
    SLICE_X21Y198                                                     r  v_fltr_2_left/inst_fltr_compute_h1/q2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y198        FDRE (Prop_fdre_C_Q)         0.100     1.522 r  v_fltr_2_left/inst_fltr_compute_h1/q2_reg[2]/Q
                         net (fo=2, routed)           0.057     1.579    v_fltr_2_left/inst_fltr_compute_h1/n_0_q2_reg[2]
    SLICE_X20Y198        LUT2 (Prop_lut2_I0_O)        0.028     1.607 r  v_fltr_2_left/inst_fltr_compute_h1/d_out_tmp[3]_i_3/O
                         net (fo=1, routed)           0.000     1.607    v_fltr_2_left/inst_fltr_compute_h1/n_0_d_out_tmp[3]_i_3
    SLICE_X20Y198        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     1.686 r  v_fltr_2_left/inst_fltr_compute_h1/d_out_tmp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.686    v_fltr_2_left/inst_fltr_compute_h1/n_0_d_out_tmp_reg[3]_i_1
    SLICE_X20Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.713 r  v_fltr_2_left/inst_fltr_compute_h1/d_out_tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.714    v_fltr_2_left/inst_fltr_compute_h1/n_0_d_out_tmp_reg[7]_i_1
    SLICE_X20Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.755 r  v_fltr_2_left/inst_fltr_compute_h1/d_out_tmp_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.755    v_fltr_2_left/inst_fltr_compute_h1/n_7_d_out_tmp_reg[11]_i_1
    SLICE_X20Y200        FDRE                                         r  v_fltr_2_left/inst_fltr_compute_h1/d_out_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, routed)       0.777     1.847    v_fltr_2_left/inst_fltr_compute_h1/tm3_clk_v0_IBUF_BUFG
    SLICE_X20Y200                                                     r  v_fltr_2_left/inst_fltr_compute_h1/d_out_tmp_reg[8]/C
                         clock pessimism             -0.236     1.611    
    SLICE_X20Y200        FDRE (Hold_fdre_C_D)         0.092     1.703    v_fltr_2_left/inst_fltr_compute_h1/d_out_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tm3_clk_v0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { tm3_clk_v0 }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.426     10.000  7.574  DSP48_X3Y109   h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550     5.000   4.450  SLICE_X50Y229  h_fltr_4_right/real_n_reg_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550     5.000   4.450  SLICE_X62Y251  h_fltr_1_left/imag_n_reg_reg[0]_srl2/CLK



report_timing_summary: Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 1995.488 ; gain = 748.957 ; free physical = 8806 ; free virtual = 29533
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 19 17:16:49 2015...
