{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v " "Source file: E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1440863230307 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1440863230307 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v " "Source file: E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1440863230334 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1440863230334 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v " "Source file: E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1440863230362 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1440863230362 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1440863232447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1440863232447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 01:47:10 2015 " "Processing started: Sun Aug 30 01:47:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1440863232447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1440863232447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SYSTEM -c SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off SYSTEM -c SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1440863232448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1440863235229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/clk_pll/clkpll.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/clk_pll/clkpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKPLL " "Found entity 1: CLKPLL" {  } { { "Source/IP/CLK_PLL/CLKPLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/CLK_PLL/CLKPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863235327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863235327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fifo/fifo_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fifo/fifo_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_IP " "Found entity 1: FIFO_IP" {  } { { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863235333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863235333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_130 " "Found design unit 1: auk_dspip_lib_pkg_fir_130" {  } { { "Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863236477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863236477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_130 " "Found design unit 1: auk_dspip_math_pkg_fir_130" {  } { { "Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237205 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_130-body " "Found design unit 2: auk_dspip_math_pkg_fir_130-body" {  } { { "Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_filter_st.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_filter_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_FILTER_st " "Found entity 1: FIR_FILTER_st" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_filter_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ip/fir_filter/fir_filter_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_FILTER_ast-struct " "Found design unit 1: FIR_FILTER_ast-struct" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237231 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_FILTER_ast " "Found entity 1: FIR_FILTER_ast" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_FILTER " "Found entity 1: FIR_FILTER" {  } { { "Source/IP/FIR_FILTER/fir_filter.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/spi_master_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/spi_master_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER_UC " "Found entity 1: SPI_MASTER_UC" {  } { { "Source/SPI_Master_UC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_UC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/spi_master_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/spi_master_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER_ADC " "Found entity 1: SPI_MASTER_ADC" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_ADC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/hex encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/hex encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_ENCODER " "Found entity 1: HEX_ENCODER" {  } { { "Source/Hex Encoder.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/Hex Encoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/main.v 1 1 " "Found 1 design units, including 1 entities, in source file source/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/insumsquare.v 1 1 " "Found 1 design units, including 1 entities, in source file source/insumsquare.v" { { "Info" "ISGN_ENTITY_NAME" "1 inSumSquare " "Found entity 1: inSumSquare" {  } { { "Source/inSumSquare.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/inSumSquare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237258 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "coef_ld fir_filter_st.v(7120) " "Verilog HDL Implicit Net warning at fir_filter_st.v(7120): created implicit net for \"coef_ld\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440863237260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1440863237390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FIFO_FULL_PREV main.v(96) " "Verilog HDL or VHDL warning at main.v(96): object \"FIFO_FULL_PREV\" assigned a value but never read" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1440863237391 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 main.v(51) " "Verilog HDL assignment warning at main.v(51): truncated value with size 32 to match size of target (10)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863237392 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 main.v(56) " "Verilog HDL assignment warning at main.v(56): truncated value with size 32 to match size of target (10)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863237392 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(83) " "Verilog HDL assignment warning at main.v(83): truncated value with size 32 to match size of target (8)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863237392 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(92) " "Verilog HDL assignment warning at main.v(92): truncated value with size 32 to match size of target (1)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863237393 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(192) " "Verilog HDL assignment warning at main.v(192): truncated value with size 32 to match size of target (1)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863237394 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[15..0\] main.v(10) " "Output port \"oLEDR\[15..0\]\" at main.v(10) has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1440863237395 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[8\] main.v(11) " "Output port \"oLEDG\[8\]\" at main.v(11) has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1440863237395 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[6..1\] main.v(11) " "Output port \"oLEDG\[6..1\]\" at main.v(11) has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1440863237395 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKPLL CLKPLL:CLKPLL_inst " "Elaborating entity \"CLKPLL\" for hierarchy \"CLKPLL:CLKPLL_inst\"" {  } { { "Source/main.v" "CLKPLL_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CLKPLL:CLKPLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\"" {  } { { "Source/IP/CLK_PLL/CLKPLL.v" "altpll_component" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/CLK_PLL/CLKPLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLKPLL:CLKPLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\"" {  } { { "Source/IP/CLK_PLL/CLKPLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/CLK_PLL/CLKPLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLKPLL:CLKPLL_inst\|altpll:altpll_component " "Instantiated megafunction \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 7 " "Parameter \"clk0_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50000000 " "Parameter \"clk1_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 41176471 " "Parameter \"clk1_multiply_by\" = \"41176471\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=CLKPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=CLKPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237457 ""}  } { { "Source/IP/CLK_PLL/CLKPLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/CLK_PLL/CLKPLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440863237457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_MASTER_ADC SPI_MASTER_ADC:ADC0_instant " "Elaborating entity \"SPI_MASTER_ADC\" for hierarchy \"SPI_MASTER_ADC:ADC0_instant\"" {  } { { "Source/main.v" "ADC0_instant" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SPI_Master_ADC.v(29) " "Verilog HDL assignment warning at SPI_Master_ADC.v(29): truncated value with size 32 to match size of target (2)" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_ADC.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863237464 "|main|SPI_MASTER_ADC:ADC0_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_Master_ADC.v(63) " "Verilog HDL assignment warning at SPI_Master_ADC.v(63): truncated value with size 32 to match size of target (6)" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_ADC.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863237464 "|main|SPI_MASTER_ADC:ADC0_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_Master_ADC.v(91) " "Verilog HDL assignment warning at SPI_Master_ADC.v(91): truncated value with size 32 to match size of target (6)" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_ADC.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863237464 "|main|SPI_MASTER_ADC:ADC0_instant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_IP FIFO_IP:FIFO_IP_inst " "Elaborating entity \"FIFO_IP\" for hierarchy \"FIFO_IP:FIFO_IP_inst\"" {  } { { "Source/main.v" "FIFO_IP_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\"" {  } { { "Source/IP/FIFO/FIFO_IP.v" "scfifo_component" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\"" {  } { { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440863237517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237517 ""}  } { { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440863237517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qf31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qf31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qf31 " "Found entity 1: scfifo_qf31" {  } { { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qf31 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated " "Elaborating entity \"scfifo_qf31\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d731 " "Found entity 1: a_dpfifo_d731" {  } { { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d731 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo " "Elaborating entity \"a_dpfifo_d731\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\"" {  } { { "db/scfifo_qf31.tdf" "dpfifo" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_nce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_nce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_nce " "Found entity 1: a_fefifo_nce" {  } { { "db/a_fefifo_nce.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_fefifo_nce.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_nce FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|a_fefifo_nce:fifo_state " "Elaborating entity \"a_fefifo_nce\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|a_fefifo_nce:fifo_state\"" {  } { { "db/a_dpfifo_d731.tdf" "fifo_state" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_al7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_al7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_al7 " "Found entity 1: cntr_al7" {  } { { "db/cntr_al7.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_al7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_al7 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|a_fefifo_nce:fifo_state\|cntr_al7:count_usedw " "Elaborating entity \"cntr_al7\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|a_fefifo_nce:fifo_state\|cntr_al7:count_usedw\"" {  } { { "db/a_fefifo_nce.tdf" "count_usedw" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_fefifo_nce.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_s011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_s011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_s011 " "Found entity 1: dpram_s011" {  } { { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_s011 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram " "Elaborating entity \"dpram_s011\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\"" {  } { { "db/a_dpfifo_d731.tdf" "FIFOram" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22k1 " "Found entity 1: altsyncram_22k1" {  } { { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22k1 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2 " "Elaborating entity \"altsyncram_22k1\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\"" {  } { { "db/dpram_s011.tdf" "altsyncram2" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3sc1 " "Found entity 1: altsyncram_3sc1" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3sc1 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3 " "Elaborating entity \"altsyncram_3sc1\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\"" {  } { { "db/altsyncram_22k1.tdf" "altsyncram3" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_r37.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_r37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_r37 " "Found entity 1: decode_r37" {  } { { "db/decode_r37.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/decode_r37.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863237966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863237966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_r37 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|decode_r37:decode5 " "Elaborating entity \"decode_r37\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|decode_r37:decode5\"" {  } { { "db/altsyncram_3sc1.tdf" "decode5" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863237968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qv7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qv7 " "Found entity 1: mux_qv7" {  } { { "db/mux_qv7.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mux_qv7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863238041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863238041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qv7 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|mux_qv7:mux7 " "Elaborating entity \"mux_qv7\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|mux_qv7:mux7\"" {  } { { "db/altsyncram_3sc1.tdf" "mux7" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863238043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ukb " "Found entity 1: cntr_ukb" {  } { { "db/cntr_ukb.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_ukb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863238112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863238112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ukb FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|cntr_ukb:rd_ptr_count " "Elaborating entity \"cntr_ukb\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|cntr_ukb:rd_ptr_count\"" {  } { { "db/a_dpfifo_d731.tdf" "rd_ptr_count" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863238114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_FILTER FIR_FILTER:FIR_CHANNEL0_inst " "Elaborating entity \"FIR_FILTER\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\"" {  } { { "Source/main.v" "FIR_CHANNEL0_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863238121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_FILTER_ast FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst " "Elaborating entity \"FIR_FILTER_ast\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\"" {  } { { "Source/IP/FIR_FILTER/fir_filter.v" "FIR_FILTER_ast_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863238125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fir_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fir_130-rtl" {  } { { "auk_dspip_avalon_streaming_sink_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863238896 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fir_130 " "Found entity 1: auk_dspip_avalon_streaming_sink_fir_130" {  } { { "auk_dspip_avalon_streaming_sink_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863238896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863238896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fir_130 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fir_130\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "sink" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863239256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "auk_dspip_avalon_streaming_sink_fir_130.vhd" "\\normal_fifo:fifo_eab_off:in_fifo" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863240356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863240375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[3\] " "Elaborating entity \"lpm_ff\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[3\]\"" {  } { { "a_fffifo.tdf" "data_node\[0\]\[3\]" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 94 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863240393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\] " "Elaborating entity \"lpm_mux\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\"" {  } { { "a_fffifo.tdf" "row_data_out_mux\[0\]" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 95 19 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863240420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_doc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_doc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_doc " "Found entity 1: mux_doc" {  } { { "db/mux_doc.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mux_doc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863240487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863240487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_doc FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\|mux_doc:auto_generated " "Elaborating entity \"mux_doc\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\|mux_doc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863240489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\"" {  } { { "a_fffifo.tdf" "col_data_out_mux" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 96 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863240495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863240560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863240560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9oc FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\|mux_9oc:auto_generated " "Elaborating entity \"mux_9oc\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\|mux_9oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863240562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863240607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g6f " "Found entity 1: cntr_g6f" {  } { { "db/cntr_g6f.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_g6f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863240672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863240672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g6f FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_g6f:auto_generated " "Elaborating entity \"cntr_g6f\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_g6f:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863240674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863240696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863240719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mag " "Found entity 1: cmpr_mag" {  } { { "db/cmpr_mag.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cmpr_mag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863240782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863240782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mag FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_mag:auto_generated " "Elaborating entity \"cmpr_mag\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_mag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863240784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863240790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fir_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fir_130-rtl" {  } { { "auk_dspip_avalon_streaming_source_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863241557 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fir_130 " "Found entity 1: auk_dspip_avalon_streaming_source_fir_130" {  } { { "auk_dspip_avalon_streaming_source_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863241557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863241557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fir_130 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_source_fir_130:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_fir_130\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_source_fir_130:source\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "source" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863241915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fir_130-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fir_130-struct" {  } { { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863243007 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fir_130 " "Found entity 1: auk_dspip_avalon_streaming_controller_fir_130" {  } { { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863243007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863243007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fir_130 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fir_130\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "intf_ctrl" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863243363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_FILTER_st FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore " "Elaborating entity \"FIR_FILTER_st\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "fircore" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863243723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/lc_store_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/lc_store_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 lc_store_cen " "Found entity 1: lc_store_cen" {  } { { "lc_store_cen.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/lc_store_cen.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863244521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863244521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lc_store_cen FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|lc_store_cen:Udin " "Elaborating entity \"lc_store_cen\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|lc_store_cen:Udin\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Udin" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863244876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/tdl_da_lc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/tdl_da_lc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tdl_da_lc " "Found entity 1: tdl_da_lc" {  } { { "tdl_da_lc.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/tdl_da_lc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863245956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863245956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdl_da_lc FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|tdl_da_lc:tdl_ff_0_ch_0_n " "Elaborating entity \"tdl_da_lc\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|tdl_da_lc:tdl_ff_0_ch_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "tdl_ff_0_ch_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863246314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/msft_lt_32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/msft_lt_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 msft_lt_32 " "Found entity 1: msft_lt_32" {  } { { "msft_lt_32.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/msft_lt_32.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863247661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863247661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_0_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_1_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_1_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_1_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_2_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_2_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_2_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_3_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_3_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_3_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_4_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_4_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_4_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_5_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_5_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_5_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_6_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_6_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_6_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_7_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_7_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_7_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_8_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_8_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_8_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_9_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_9_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_9_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_10_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_10_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_10_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_11_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_11_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_11_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_12_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_12_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_12_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_13_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_13_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_13_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_14_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_14_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_14_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_15_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_15_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_15_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_16_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_16_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_16_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_17_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_17_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_17_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_18_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_18_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_18_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_19_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_19_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_19_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_21_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_21_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_21_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_22_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_22_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_22_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_23_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_23_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_23_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_24_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_24_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_24_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_25_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_25_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_25_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_26_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_26_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_26_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_27_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_27_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_27_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_29_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_29_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_29_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_30_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_30_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_30_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_31_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_31_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_31_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_32_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_32_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_32_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_33_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_33_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_33_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_34_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_34_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_34_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_35_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_35_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_35_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_36_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_36_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_36_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_37_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_37_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_37_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_38_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_38_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_38_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_39_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_39_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_39_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_40_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_40_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_40_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_41_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_41_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_41_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_42_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_42_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_42_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_43_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_43_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_43_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_44_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_44_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_44_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_45_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_45_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_45_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_46_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_46_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_46_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_47_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_47_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_47_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_48_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_48_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_48_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_49_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_49_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_49_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_50_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_50_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_50_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_51_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_51_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_51_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_53_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_53_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_53_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_54_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_54_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_54_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_55_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_55_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_55_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_56_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_56_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_56_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_57_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_57_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_57_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_59_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_59_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_59_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_60_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_60_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_60_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_61_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_61_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_61_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_62_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_62_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_62_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_63_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_63_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_63_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_64_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_64_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_64_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_65_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_65_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_65_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_66_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_66_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_66_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_67_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_67_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_67_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_68_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_68_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_68_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_69_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_69_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_69_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_70_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_70_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_70_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_71_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_71_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_71_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_72_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_72_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_72_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_73_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_73_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_73_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_74_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_74_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_74_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_75_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_75_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_75_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_76_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_76_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_76_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_77_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_77_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_77_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_78_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_78_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_78_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_79_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_79_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_79_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_80_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_80_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_80_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_81_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_81_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_81_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_82_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_82_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_82_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_83_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_83_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_83_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_84_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_84_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_84_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_85_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_85_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_85_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_86_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_86_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_86_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_87_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_87_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_87_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_88_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_88_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_88_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_89_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_89_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_89_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_90_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_90_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_90_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_91_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_91_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_91_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_92_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_92_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_92_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_93_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_93_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_93_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_94_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_94_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_94_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_95_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_95_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_95_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_96_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_96_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_96_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_97_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_97_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_97_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_98_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_98_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_98_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_99_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_99_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_99_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_100_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_100_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_100_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_101_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_101_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_101_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_102_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_102_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_102_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_103_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_103_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_103_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_104_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_104_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_104_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_105_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_105_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_105_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_108_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_108_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_108_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_109_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_109_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_109_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_110_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_110_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_110_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_111_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_111_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_111_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_112_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_112_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_112_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_113_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_113_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_113_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_114_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_114_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_114_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_115_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_115_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_115_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_116_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_116_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_116_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_117_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_117_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_117_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_119_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_119_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_119_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_120_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_120_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_120_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_121_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_121_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_121_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_122_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_122_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_122_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_123_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_123_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_123_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_124_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_124_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_124_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_125_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_125_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_125_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_126_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_126_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_126_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_127_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_127_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_127_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_129_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_129_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_129_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_130_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_130_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_130_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_131_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_131_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_131_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_132_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_132_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_132_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_133_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_133_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_133_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_134_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_134_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_134_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_135_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_135_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_135_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_136_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_136_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_136_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_137_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_137_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_137_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_138_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_138_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_138_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_139_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_139_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_139_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_140_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_140_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_140_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_141_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_141_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_141_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_142_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_142_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_142_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_143_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_143_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_143_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863248999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_144_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_144_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_144_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_145_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_145_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_145_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_146_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_146_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_146_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_147_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_147_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_147_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_149_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_149_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_149_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_150_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_150_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_150_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_151_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_151_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_151_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_152_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_152_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_152_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_153_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_153_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_153_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_154_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_154_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_154_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_155_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_155_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_155_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_156_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_156_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_156_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_157_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_157_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_157_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_158_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_158_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_158_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_159_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_159_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_159_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_160_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_160_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_160_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_161_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_161_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_161_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_162_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_162_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_162_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_163_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_163_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_163_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_164_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_164_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_164_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_165_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_165_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_165_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_166_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_166_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_166_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_168_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_168_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_168_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_169_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_169_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_169_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_170_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_170_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_170_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_171_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_171_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_171_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_172_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_172_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_172_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_173_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_173_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_173_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_174_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_174_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_174_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_176_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_176_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_176_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_177_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_177_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_177_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_178_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_178_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_178_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_179_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_179_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_179_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_180_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_180_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_180_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_182_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_182_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_182_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_183_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_183_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_183_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_184_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_184_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_184_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_186_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_186_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_186_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_187_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_187_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_187_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_188_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_188_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_188_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_190_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_190_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_190_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_191_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_191_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_191_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_193_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_193_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_193_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_196_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_196_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_196_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_197_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_197_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_197_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_198_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_198_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_198_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_199_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_199_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_199_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_200_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_200_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_200_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_201_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_201_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_201_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_203_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_203_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_203_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_204_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_204_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_204_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_205_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_205_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_205_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_206_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_206_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_206_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_207_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_207_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_207_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_208_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_208_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_208_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_209_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_209_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_209_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_210_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_210_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_210_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_212_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_212_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_212_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_213_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_213_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_213_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_214_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_214_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_214_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_216_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_216_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_216_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_217_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_217_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_217_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_218_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_218_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_218_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_219_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_219_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_219_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_220_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_220_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_220_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_221_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_221_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_221_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_222_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_222_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_222_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_224_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_224_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_224_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_226_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_226_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_226_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_227_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_227_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_227_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_228_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_228_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_228_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_229_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_229_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_229_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_231_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_231_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_231_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_232_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_232_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_232_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_233_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_233_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_233_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_234_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_234_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_234_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_235_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_235_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_235_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_236_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_236_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_236_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_237_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_237_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_237_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_238_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_238_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_238_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_240_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_240_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_240_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_241_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_241_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_241_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_243_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_243_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_243_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_245_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_245_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_245_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_247_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_247_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_247_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_248_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_248_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_248_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_249_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_249_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_249_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_252_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_252_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_252_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_253_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_253_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_253_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_254_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_254_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_254_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_255_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_255_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_255_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_256_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_256_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_256_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_258_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_258_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_258_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863249856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/mlu_inf_2reg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/mlu_inf_2reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mlu_inf_2reg " "Found entity 1: mlu_inf_2reg" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863250609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863250609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mlu_inf_2reg FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n " "Elaborating entity \"mlu_inf_2reg\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Umlu_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863250964 ""}
