#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Feb 11 10:17:33 2020
# Process ID: 12084
# Current directory: E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11088 E:\CE\FPGA\PD\Code\My\WaveWidth1-Comments\PLToPS1.xpr
# Log file: E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/vivado.log
# Journal file: E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.xpr
INFO: [Project 1-313] Project file moved from 'E:/1PD/FPGA/My/WaveWidth1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:43 ; elapsed = 00:01:21 . Memory (MB): peak = 887.109 ; gain = 273.832
update_compile_order -fileset sources_1
close_project
create_project signed E:/CE/FPGA/PD/Code/My/signed -part xc7z035ffg676-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 974.578 ; gain = 0.000
file mkdir E:/CE/FPGA/PD/Code/My/signed/signed.srcs/sources_1/new
close [ open E:/CE/FPGA/PD/Code/My/signed/signed.srcs/sources_1/new/signed.v w ]
add_files E:/CE/FPGA/PD/Code/My/signed/signed.srcs/sources_1/new/signed.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/CE/FPGA/PD/Code/My/signed/signed.srcs/sources_1/new/signed.v] -no_script -reset -force -quiet
remove_files  E:/CE/FPGA/PD/Code/My/signed/signed.srcs/sources_1/new/signed.v
import_files -norecurse E:/CE/FPGA/PD/Code/My/signed/signed.srcs/sources_1/new/signed1.v
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Feb 11 16:19:38 2020] Launched synth_1...
Run output will be captured here: E:/CE/FPGA/PD/Code/My/signed/signed.runs/synth_1/runme.log
[Tue Feb 11 16:19:38 2020] Launched impl_1...
Run output will be captured here: E:/CE/FPGA/PD/Code/My/signed/signed.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 16:25:13 2020...
