#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Sep 28 19:43:58 2021
# Process ID: 10036
# Current directory: D:/CG4002/project_1/project_1.runs/design_1_mlp_nn_0_0_synth_1
# Command line: vivado.exe -log design_1_mlp_nn_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mlp_nn_0_0.tcl
# Log file: D:/CG4002/project_1/project_1.runs/design_1_mlp_nn_0_0_synth_1/design_1_mlp_nn_0_0.vds
# Journal file: D:/CG4002/project_1/project_1.runs/design_1_mlp_nn_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_mlp_nn_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CG4002/week7/mlphls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.211 ; gain = 0.000
Command: synth_design -top design_1_mlp_nn_0_0 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18424
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1371.836 ; gain = 107.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_mlp_nn_0_0' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_mlp_nn_0_0/synth/design_1_mlp_nn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn.v:12]
	Parameter ap_ST_fsm_state1 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state42 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state43 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state44 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state45 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state46 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state47 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state48 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state49 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state50 bound to: 78'b000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 78'b000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 78'b000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 78'b000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 78'b000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 78'b000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 78'b000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 78'b000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 78'b000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 78'b000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 78'b000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 78'b000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 78'b000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 78'b000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 78'b000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 78'b000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 78'b000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 78'b000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state270 bound to: 78'b000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state271 bound to: 78'b000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state272 bound to: 78'b000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state273 bound to: 78'b000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state274 bound to: 78'b000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state275 bound to: 78'b000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state276 bound to: 78'b000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state277 bound to: 78'b000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state278 bound to: 78'b000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state279 bound to: 78'b000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state280 bound to: 78'b000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state281 bound to: 78'b000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state282 bound to: 78'b000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state283 bound to: 78'b000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state284 bound to: 78'b000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state285 bound to: 78'b000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state286 bound to: 78'b000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state287 bound to: 78'b000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state288 bound to: 78'b000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 78'b000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state444 bound to: 78'b000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state445 bound to: 78'b000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state446 bound to: 78'b000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state447 bound to: 78'b000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state448 bound to: 78'b000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state449 bound to: 78'b000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state450 bound to: 78'b000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state451 bound to: 78'b000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state452 bound to: 78'b000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state453 bound to: 78'b000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state454 bound to: 78'b000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state455 bound to: 78'b000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state456 bound to: 78'b000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 78'b000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state564 bound to: 78'b000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state565 bound to: 78'b000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state566 bound to: 78'b000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state567 bound to: 78'b000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state568 bound to: 78'b000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state569 bound to: 78'b000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state570 bound to: 78'b000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 78'b000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state630 bound to: 78'b001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 78'b010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state634 bound to: 78'b100000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0_rom' (1#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0' (2#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1_rom' (3#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1' (4#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2_rom' (5#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2' (6#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3_rom' (7#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3' (8#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4_rom' (9#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4' (10#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5_rom' (11#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5' (12#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1_rom' (13#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1' (14#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0_rom' (15#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0' (16#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1_rom' (17#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1' (18#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2_rom' (19#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2' (20#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3_rom' (21#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3' (22#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4_rom' (23#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4' (24#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5_rom' (25#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5' (26#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6_rom' (27#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6' (28#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7_rom' (29#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7' (30#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8_rom' (31#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8' (32#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9_rom' (33#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9' (34#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10_rom' (35#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10' (36#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11_rom' (37#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11' (38#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12_rom' (39#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12' (40#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13_rom' (41#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13' (42#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14_rom' (43#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14' (44#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15_rom' (45#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15' (46#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16_rom' (47#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16' (48#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17_rom' (49#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17' (50#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18_rom' (51#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18' (52#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19_rom' (53#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19' (54#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20_rom' (55#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20' (56#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21_rom' (57#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21' (58#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22_rom' (59#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22' (60#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23_rom' (61#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23' (62#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24_rom' (63#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24' (64#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25_rom' (65#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25' (66#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26_rom' (67#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26' (68#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27_rom' (69#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27' (70#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28_rom' (71#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28' (72#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29_rom' (73#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29' (74#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30_rom' (75#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30' (76#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31_rom' (77#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31' (78#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32_rom' (79#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32' (80#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33_rom' (81#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33' (82#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34_rom' (83#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34' (84#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35_rom' (85#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35' (86#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36_rom' (87#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36' (88#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37_rom' (89#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37' (90#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38_rom' (91#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38' (92#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39_rom' (93#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39' (94#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40_rom' (95#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40' (96#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41_rom' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41_rom' (97#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41' (98#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_42_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_42.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_42_rom' (99#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_42.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_42' (100#1) [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_42.v:39]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_43_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_43.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_44_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_44.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_45_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_45.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_46_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_46.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_47_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_47.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_2_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_2.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_0_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_0.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_1_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_1.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_2_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_2.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_3_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_3.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_4_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_4.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_5_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_5.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_7_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_7.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_8_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_8.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_9_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_9.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_10_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_10.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_11_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_11.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_12_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_12.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_13_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_13.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_14_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_14.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_15_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_15.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_16_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_16.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_17_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_17.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_18_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_18.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_19_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_19.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_20_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_20.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_21_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_21.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_22_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_22.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_23_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_23.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_24_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_24.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_25_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_25.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_26_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_26.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_27_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_27.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_28_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_28.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_29_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_29.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_30_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_30.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_31_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_31.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_32_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_32.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_33_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_33.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_34_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_34.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_35_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_35.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_3_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_3.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_0_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_0.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_1_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_1.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_2_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_2.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_3_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_3.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_4_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_4.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_5_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_5.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_rom.dat' is read successfully [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6.v:21]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
	Parameter DataWidth bound to: 64 - type: integer 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:05:38 . Memory (MB): peak = 1618.301 ; gain = 354.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:07:37 . Memory (MB): peak = 1618.301 ; gain = 354.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:07:37 . Memory (MB): peak = 1618.301 ; gain = 354.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1772.723 ; gain = 31.656
INFO: [Netlist 29-17] Analyzing 5797 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_mlp_nn_0_0/constraints/mlp_nn_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2398.062 ; gain = 27.383
Finished Parsing XDC File [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_mlp_nn_0_0/constraints/mlp_nn_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/CG4002/project_1/project_1.runs/design_1_mlp_nn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/CG4002/project_1/project_1.runs/design_1_mlp_nn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.269 . Memory (MB): peak = 2398.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 781 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 242 instances
  FDE => FDRE: 539 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2429.117 ; gain = 31.055
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:45 ; elapsed = 00:14:10 . Memory (MB): peak = 2429.117 ; gain = 1165.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:45 ; elapsed = 00:14:10 . Memory (MB): peak = 2429.117 ; gain = 1165.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/CG4002/project_1/project_1.runs/design_1_mlp_nn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:14:10 . Memory (MB): peak = 2429.117 ; gain = 1165.219
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "mlp_nn_input_ram:/ram_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mlp_nn_buffer_1_ram:/ram_reg" of size (depth=48 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mlp_nn_buffer_2_ram:/ram_reg" of size (depth=36 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mlp_nn_buffer_3_ram:/ram_reg" of size (depth=24 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mlp_nn_buffer_4_ram:/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mlp_nn_buffer_5_ram:/ram_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:01 ; elapsed = 00:26:46 . Memory (MB): peak = 2429.117 ; gain = 1165.219
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1:/mlp_nn_ap_fadd_2_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1:/mlp_nn_ap_fadd_2_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1:/mlp_nn_ap_fadd_2_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1:/mlp_nn_ap_fadd_2_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1:/mlp_nn_ap_fadd_2_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1:/mlp_nn_ap_fadd_2_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1:/mlp_nn_ap_fmul_1_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1:/mlp_nn_ap_fmul_1_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1:/mlp_nn_ap_fmul_1_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1:/mlp_nn_ap_fmul_1_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U98/mlp_nn_ap_fcmp_0_no_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U98/mlp_nn_ap_fcmp_0_no_dsp_32_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U98/mlp_nn_ap_fcmp_0_no_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U98/mlp_nn_ap_fcmp_0_no_dsp_32_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U98/mlp_nn_ap_fcmp_0_no_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U98/mlp_nn_ap_fcmp_0_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U98/mlp_nn_ap_fcmp_0_no_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U98/mlp_nn_ap_fcmp_0_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-6904] The RAM "mlp_nn__GB0/buffer_1_U/mlp_nn_buffer_1_ram_U/ram_reg" of size (depth=48 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_11_viv__parameterized1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_11_viv__parameterized1__9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "mlp_nn__GB0/buffer_1_U/mlp_nn_buffer_1_ram_U/ram_reg" of size (depth=48 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[0]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[20]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[4]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[24]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[7]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[12]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[30]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[13]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[19]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[15]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[20]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[16]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[21]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6_rom_U/q0_reg[27] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[25]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_rom_U/q0_reg[26]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_rom_U/q0_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_rom_U/q0_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_rom_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_rom_U/q0_reg[29] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6_load_reg_6349_reg[26]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6_load_reg_6349_reg[29]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6_load_reg_5327_reg[26]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6_load_reg_5327_reg[29]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6_load_reg_6349_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6_load_reg_6349_reg[29]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6_load_reg_5327_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6_load_reg_5327_reg[29]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6_load_reg_6349_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6_load_reg_6349_reg[29]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6_load_reg_5327_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6_load_reg_5327_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U56/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1_load_reg_4715_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1_load_reg_4715_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1_load_reg_4715_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1_load_reg_4715_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_34_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_34_rom_U/q0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_31_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_31_rom_U/q0_reg[28] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_rom_U/q0_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_rom_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_22_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_22_rom_U/q0_reg[27] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_rom_U/q0_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_rom_U/q0_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_rom_U/q0_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_rom_U/q0_reg[26] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_rom_U/q0_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_rom_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_21_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_21_rom_U/q0_reg[28] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_rom_U/q0_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_rom_U/q0_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_rom_U/q0_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_rom_U/q0_reg[26] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_rom_U/q0_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_rom_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_20_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_20_rom_U/q0_reg[28] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_rom_U/q0_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_rom_U/q0_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_rom_U/q0_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_rom_U/q0_reg[26] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_rom_U/q0_reg[7]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_rom_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_rom_U/q0_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_rom_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_18_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_18_rom_U/q0_reg[27] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_rom_U/q0_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_rom_U/q0_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_rom_U/q0_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_rom_U/q0_reg[26] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_rom_U/q0_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_rom_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_16_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_16_rom_U/q0_reg[27] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_rom_U/q0_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_rom_U/q0_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_rom_U/q0_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_rom_U/q0_reg[26] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_rom_U/q0_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_rom_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[30]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_11_rom_U/q0_reg[27] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_rom_U/q0_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_rom_U/q0_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_rom_U/q0_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_rom_U/q0_reg[26] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[24]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[5]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[0]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[1]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[2] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[9]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[17]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom_U/q0_reg[18]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_rom_U/q0_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_rom_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_10_rom_U/q0_reg[27] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_rom_U/q0_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_rom_U/q0_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_rom_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[26]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[25]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_rom_U/q0_reg[26] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[25]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_rom_U/q0_reg[23]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[0]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[8]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[14]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[12] )
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[15]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom_U/q0_reg[22]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_34_load_reg_6629_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_34_load_reg_6629_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34_load_reg_5607_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34_load_reg_5607_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_34_load_reg_6629_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_34_load_reg_6629_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34_load_reg_5607_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34_load_reg_5607_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34_load_reg_5607_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34_load_reg_5607_reg[26]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_31_load_reg_6599_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_31_load_reg_6599_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31_load_reg_5577_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31_load_reg_5577_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_31_load_reg_6599_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_31_load_reg_6599_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31_load_reg_5577_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31_load_reg_5577_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31_load_reg_5577_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31_load_reg_5577_reg[26]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_22_load_reg_6509_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_22_load_reg_6509_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22_load_reg_5487_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22_load_reg_5487_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_22_load_reg_6509_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_22_load_reg_6509_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22_load_reg_5487_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22_load_reg_5487_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_22_load_reg_6509_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_22_load_reg_6509_reg[26]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_21_load_reg_6499_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_21_load_reg_6499_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21_load_reg_5477_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21_load_reg_5477_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_21_load_reg_6499_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_21_load_reg_6499_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21_load_reg_5477_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21_load_reg_5477_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_20_load_reg_6489_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_20_load_reg_6489_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20_load_reg_5467_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20_load_reg_5467_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_20_load_reg_6489_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_20_load_reg_6489_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20_load_reg_5467_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20_load_reg_5467_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20_load_reg_5467_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20_load_reg_5467_reg[26]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_18_load_reg_6469_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_18_load_reg_6469_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18_load_reg_5447_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18_load_reg_5447_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_18_load_reg_6469_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_18_load_reg_6469_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18_load_reg_5447_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18_load_reg_5447_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_18_load_reg_6469_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_18_load_reg_6469_reg[26]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18_load_reg_5447_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18_load_reg_5447_reg[26]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_16_load_reg_6449_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_16_load_reg_6449_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16_load_reg_5427_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16_load_reg_5427_reg[28]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_16_load_reg_6449_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_16_load_reg_6449_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16_load_reg_5427_reg[28]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16_load_reg_5427_reg[27]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_16_load_reg_6449_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_16_load_reg_6449_reg[26]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16_load_reg_5427_reg[27]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16_load_reg_5427_reg[26]'
INFO: [Synth 8-3886] merging instance 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_11_load_reg_6399_reg[29]' (FDE) to 'mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_11_load_reg_6399_reg[28]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_12_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_12_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_12_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_12_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_12_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_12_rom_U/q0_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U7/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_23_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_23_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_23_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_23_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_23_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_23_rom_U/q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_2_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_2_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_2_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_2_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_2_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_2_rom_U/q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_2_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_2_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_2_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_2_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_19_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_19_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_19_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_19_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_19_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_19_rom_U/q0_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_5_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_5_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_5_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_5_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_5_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_5_rom_U/q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_5_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_5_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_5_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_5_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_29_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_29_rom_U/q0_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_4_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_4_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_4_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_4_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_4_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_4_rom_U/q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_4_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_4_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_4_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_4_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_17_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_17_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_17_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_17_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_17_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_17_rom_U/q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_14_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_14_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_14_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_14_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_14_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_14_rom_U/q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_0_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_0_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_0_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_0_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_0_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_0_rom_U/q0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_0_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_0_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_0_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_0_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_26_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_26_rom_U/q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_3_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_3_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_3_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_3_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_3_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_3_rom_U/q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_3_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_3_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_3_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_3_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_1_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_1_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_1_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_1_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_1_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_1_rom_U/q0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_1_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_1_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_1_U/\mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_1_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_32_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_32_rom_U/q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_25_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_25_rom_U/q0_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U84/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U81/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U72/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U71/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U70/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U68/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U66/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U61/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U60/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_load_reg_7393_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_load_reg_6997_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6_load_reg_6349_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_load_reg_7393_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_load_reg_6997_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_34_load_reg_6629_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_31_load_reg_6599_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_load_reg_7157_reg[30] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__1.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "mlp_nn__GB1/buffer_2_U/mlp_nn_buffer_2_ram_U/ram_reg" of size (depth=36 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mlp_nn__GB1/buffer_3_U/mlp_nn_buffer_3_ram_U/ram_reg" of size (depth=24 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mlp_nn__GB1/buffer_4_U/mlp_nn_buffer_4_ram_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mlp_nn__GB1/buffer_2_U/mlp_nn_buffer_2_ram_U/ram_reg" of size (depth=36 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mlp_nn__GB1/buffer_3_U/mlp_nn_buffer_3_ram_U/ram_reg" of size (depth=24 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mlp_nn__GB1/buffer_4_U/mlp_nn_buffer_4_ram_U/ram_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__5.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U83/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U87/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U82/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U87/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U80/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U87/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U79/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U87/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U54/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U87/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U34/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U87/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U33/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U87/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U32/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U87/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U30/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U87/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U29/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U87/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-6904] The RAM "mlp_nn__GB2/input_U/mlp_nn_input_ram_U/ram_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mlp_nn__GB2/input_U/mlp_nn_input_ram_U/ram_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__10.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-6904] The RAM "mlp_nn__GB3/buffer_5_U/mlp_nn_buffer_5_ram_U/ram_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mlp_nn__GB3/buffer_5_U/mlp_nn_buffer_5_ram_U/ram_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__15.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__23.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__32.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__32.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__33.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__33.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__34.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__34.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U96/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U95/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U94/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U93/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U92/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U91/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U90/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U89/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U88/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U77/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U49/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U48/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U47/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U46/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U45/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U44/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U43/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U42/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U41/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U40/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U39/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U35/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U31/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U28/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U27/ce_r_reg' into 'fmul_32ns_32ns_32_3_max_dsp_1_U97/ce_r_reg' [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_S_AXIS_V_U/B_V_data_1_payload_A_reg' and it is trimmed from '64' to '32' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_regslice_both.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_S_AXIS_V_U/B_V_data_1_payload_B_reg' and it is trimmed from '64' to '32' bits. [d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_regslice_both.v:90]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__35.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__35.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__36.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__36.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__37.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__37.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__38.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__38.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__39.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__39.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__40.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__40.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__41.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__41.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__42.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__42.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__43.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__43.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__44.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__44.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__45.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__45.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__46.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__46.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__47.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__47.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__48.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__48.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:40:51 . Memory (MB): peak = 2429.117 ; gain = 1165.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:07 ; elapsed = 00:41:51 . Memory (MB): peak = 2429.117 ; gain = 1165.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:34 ; elapsed = 00:42:21 . Memory (MB): peak = 2465.984 ; gain = 1202.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:10 ; elapsed = 00:44:20 . Memory (MB): peak = 2484.898 ; gain = 1221.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:26 ; elapsed = 00:45:06 . Memory (MB): peak = 2502.359 ; gain = 1238.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:26 ; elapsed = 00:45:06 . Memory (MB): peak = 2502.359 ; gain = 1238.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:38 ; elapsed = 00:45:18 . Memory (MB): peak = 2502.359 ; gain = 1238.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:38 ; elapsed = 00:45:18 . Memory (MB): peak = 2502.359 ; gain = 1238.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:40 ; elapsed = 00:45:20 . Memory (MB): peak = 2502.359 ; gain = 1238.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:41 ; elapsed = 00:45:20 . Memory (MB): peak = 2502.359 ; gain = 1238.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |DSP48E1  |   242|
|2     |LUT1     |   209|
|3     |LUT2     |  2663|
|4     |LUT3     |  5135|
|5     |LUT4     |  4009|
|6     |LUT5     |  6471|
|7     |LUT6     |  4213|
|8     |MUXCY    |  3641|
|9     |RAM16X1D |   192|
|10    |RAM16X1S |    32|
|11    |RAM32X1D |    64|
|12    |RAMB18E2 |    56|
|68    |SRL16E   |   818|
|69    |XORCY    |  1217|
|70    |FDE      |   539|
|71    |FDRE     | 26966|
|72    |FDSE     |    31|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:41 ; elapsed = 00:45:21 . Memory (MB): peak = 2502.359 ; gain = 1238.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 202 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:01 ; elapsed = 00:44:19 . Memory (MB): peak = 2502.359 ; gain = 427.645
Synthesis Optimization Complete : Time (s): cpu = 00:04:41 ; elapsed = 00:45:25 . Memory (MB): peak = 2502.359 ; gain = 1238.461
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2552.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5927 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_2_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_2_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_42_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_42_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_43_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_43_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_44_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_44_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_45_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_45_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_46_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_46_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_47_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_47_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9_U/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2785.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1708 instances were transformed.
  (CARRY4) => CARRY8: 639 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 242 instances
  FDE => FDRE: 539 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 192 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
798 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:30 ; elapsed = 00:47:58 . Memory (MB): peak = 2785.871 ; gain = 1780.660
INFO: [Common 17-1381] The checkpoint 'D:/CG4002/project_1/project_1.runs/design_1_mlp_nn_0_0_synth_1/design_1_mlp_nn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:01:12 . Memory (MB): peak = 2785.871 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2785.871 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 2785.871 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mlp_nn_0_0, cache-ID = 7dedca1bf1b1ba4a
config_ip_cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 2785.871 ; gain = 0.000
INFO: [Coretcl 2-1174] Renamed 4723 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/CG4002/project_1/project_1.runs/design_1_mlp_nn_0_0_synth_1/design_1_mlp_nn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:01:14 . Memory (MB): peak = 2785.871 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_mlp_nn_0_0_utilization_synth.rpt -pb design_1_mlp_nn_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2785.871 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2785.871 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 28 20:37:55 2021...
