Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Aug  2 08:40:04 2016
| Host         : lapte24154 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_design_wrapper_timing_summary_routed.rpt -rpx system_design_wrapper_timing_summary_routed.rpx
| Design       : system_design_wrapper
| Device       : 7z030-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.629        0.000                      0                   69        0.189        0.000                      0                   69        4.600        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clock_pl    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                      8.592        0.000                       0                     1  
clock_pl            7.629        0.000                      0                   69        0.189        0.000                      0                   69        4.600        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clock_pl
  To Clock:  clock_pl

Setup :            0  Failing Endpoints,  Worst Slack        7.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_pl rise@10.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.388ns (19.125%)  route 1.641ns (80.875%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 11.213 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.350     1.350    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.259     1.609 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/Q
                         net (fo=2, routed)           0.438     2.047    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]
    SLICE_X1Y51          LUT5 (Prop_lut5_I3_O)        0.043     2.090 f  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6/O
                         net (fo=1, routed)           0.345     2.435    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6_n_0
    SLICE_X1Y52          LUT5 (Prop_lut5_I4_O)        0.043     2.478 r  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2/O
                         net (fo=3, routed)           0.355     2.832    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.043     2.875 r  system_design_i/fasec_hwtest_0/U0/v_cntr[0]_i_1/O
                         net (fo=32, routed)          0.503     3.379    system_design_i/fasec_hwtest_0/U0/clear
    SLICE_X0Y56          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.213    11.213    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y56          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[28]/C
                         clock pessimism              0.111    11.324    
                         clock uncertainty           -0.035    11.289    
    SLICE_X0Y56          FDRE (Setup_fdre_C_R)       -0.281    11.008    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[28]
  -------------------------------------------------------------------
                         required time                         11.008    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_pl rise@10.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.388ns (19.125%)  route 1.641ns (80.875%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 11.213 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.350     1.350    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.259     1.609 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/Q
                         net (fo=2, routed)           0.438     2.047    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]
    SLICE_X1Y51          LUT5 (Prop_lut5_I3_O)        0.043     2.090 f  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6/O
                         net (fo=1, routed)           0.345     2.435    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6_n_0
    SLICE_X1Y52          LUT5 (Prop_lut5_I4_O)        0.043     2.478 r  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2/O
                         net (fo=3, routed)           0.355     2.832    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.043     2.875 r  system_design_i/fasec_hwtest_0/U0/v_cntr[0]_i_1/O
                         net (fo=32, routed)          0.503     3.379    system_design_i/fasec_hwtest_0/U0/clear
    SLICE_X0Y56          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.213    11.213    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y56          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[29]/C
                         clock pessimism              0.111    11.324    
                         clock uncertainty           -0.035    11.289    
    SLICE_X0Y56          FDRE (Setup_fdre_C_R)       -0.281    11.008    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[29]
  -------------------------------------------------------------------
                         required time                         11.008    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_pl rise@10.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.388ns (19.125%)  route 1.641ns (80.875%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 11.213 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.350     1.350    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.259     1.609 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/Q
                         net (fo=2, routed)           0.438     2.047    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]
    SLICE_X1Y51          LUT5 (Prop_lut5_I3_O)        0.043     2.090 f  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6/O
                         net (fo=1, routed)           0.345     2.435    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6_n_0
    SLICE_X1Y52          LUT5 (Prop_lut5_I4_O)        0.043     2.478 r  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2/O
                         net (fo=3, routed)           0.355     2.832    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.043     2.875 r  system_design_i/fasec_hwtest_0/U0/v_cntr[0]_i_1/O
                         net (fo=32, routed)          0.503     3.379    system_design_i/fasec_hwtest_0/U0/clear
    SLICE_X0Y56          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.213    11.213    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y56          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[30]/C
                         clock pessimism              0.111    11.324    
                         clock uncertainty           -0.035    11.289    
    SLICE_X0Y56          FDRE (Setup_fdre_C_R)       -0.281    11.008    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[30]
  -------------------------------------------------------------------
                         required time                         11.008    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_pl rise@10.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.388ns (19.125%)  route 1.641ns (80.875%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 11.213 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.350     1.350    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.259     1.609 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/Q
                         net (fo=2, routed)           0.438     2.047    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]
    SLICE_X1Y51          LUT5 (Prop_lut5_I3_O)        0.043     2.090 f  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6/O
                         net (fo=1, routed)           0.345     2.435    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6_n_0
    SLICE_X1Y52          LUT5 (Prop_lut5_I4_O)        0.043     2.478 r  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2/O
                         net (fo=3, routed)           0.355     2.832    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.043     2.875 r  system_design_i/fasec_hwtest_0/U0/v_cntr[0]_i_1/O
                         net (fo=32, routed)          0.503     3.379    system_design_i/fasec_hwtest_0/U0/clear
    SLICE_X0Y56          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.213    11.213    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y56          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[31]/C
                         clock pessimism              0.111    11.324    
                         clock uncertainty           -0.035    11.289    
    SLICE_X0Y56          FDRE (Setup_fdre_C_R)       -0.281    11.008    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[31]
  -------------------------------------------------------------------
                         required time                         11.008    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_pl rise@10.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.388ns (18.516%)  route 1.708ns (81.484%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.384ns = ( 11.384 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.350     1.350    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.259     1.609 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/Q
                         net (fo=2, routed)           0.438     2.047    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]
    SLICE_X1Y51          LUT5 (Prop_lut5_I3_O)        0.043     2.090 f  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6/O
                         net (fo=1, routed)           0.345     2.435    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6_n_0
    SLICE_X1Y52          LUT5 (Prop_lut5_I4_O)        0.043     2.478 r  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2/O
                         net (fo=3, routed)           0.355     2.832    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.043     2.875 r  system_design_i/fasec_hwtest_0/U0/v_cntr[0]_i_1/O
                         net (fo=32, routed)          0.570     3.446    system_design_i/fasec_hwtest_0/U0/clear
    SLICE_X0Y49          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.384    11.384    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y49          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]/C
                         clock pessimism              0.013    11.397    
                         clock uncertainty           -0.035    11.362    
    SLICE_X0Y49          FDRE (Setup_fdre_C_R)       -0.281    11.081    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.081    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_pl rise@10.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.388ns (18.516%)  route 1.708ns (81.484%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.384ns = ( 11.384 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.350     1.350    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.259     1.609 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/Q
                         net (fo=2, routed)           0.438     2.047    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]
    SLICE_X1Y51          LUT5 (Prop_lut5_I3_O)        0.043     2.090 f  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6/O
                         net (fo=1, routed)           0.345     2.435    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6_n_0
    SLICE_X1Y52          LUT5 (Prop_lut5_I4_O)        0.043     2.478 r  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2/O
                         net (fo=3, routed)           0.355     2.832    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.043     2.875 r  system_design_i/fasec_hwtest_0/U0/v_cntr[0]_i_1/O
                         net (fo=32, routed)          0.570     3.446    system_design_i/fasec_hwtest_0/U0/clear
    SLICE_X0Y49          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.384    11.384    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y49          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[1]/C
                         clock pessimism              0.013    11.397    
                         clock uncertainty           -0.035    11.362    
    SLICE_X0Y49          FDRE (Setup_fdre_C_R)       -0.281    11.081    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.081    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_pl rise@10.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.388ns (18.516%)  route 1.708ns (81.484%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.384ns = ( 11.384 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.350     1.350    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.259     1.609 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/Q
                         net (fo=2, routed)           0.438     2.047    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]
    SLICE_X1Y51          LUT5 (Prop_lut5_I3_O)        0.043     2.090 f  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6/O
                         net (fo=1, routed)           0.345     2.435    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6_n_0
    SLICE_X1Y52          LUT5 (Prop_lut5_I4_O)        0.043     2.478 r  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2/O
                         net (fo=3, routed)           0.355     2.832    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.043     2.875 r  system_design_i/fasec_hwtest_0/U0/v_cntr[0]_i_1/O
                         net (fo=32, routed)          0.570     3.446    system_design_i/fasec_hwtest_0/U0/clear
    SLICE_X0Y49          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.384    11.384    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y49          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[2]/C
                         clock pessimism              0.013    11.397    
                         clock uncertainty           -0.035    11.362    
    SLICE_X0Y49          FDRE (Setup_fdre_C_R)       -0.281    11.081    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.081    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_pl rise@10.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.388ns (18.516%)  route 1.708ns (81.484%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.384ns = ( 11.384 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.350     1.350    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.259     1.609 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/Q
                         net (fo=2, routed)           0.438     2.047    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]
    SLICE_X1Y51          LUT5 (Prop_lut5_I3_O)        0.043     2.090 f  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6/O
                         net (fo=1, routed)           0.345     2.435    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6_n_0
    SLICE_X1Y52          LUT5 (Prop_lut5_I4_O)        0.043     2.478 r  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2/O
                         net (fo=3, routed)           0.355     2.832    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.043     2.875 r  system_design_i/fasec_hwtest_0/U0/v_cntr[0]_i_1/O
                         net (fo=32, routed)          0.570     3.446    system_design_i/fasec_hwtest_0/U0/clear
    SLICE_X0Y49          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.384    11.384    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y49          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/C
                         clock pessimism              0.013    11.397    
                         clock uncertainty           -0.035    11.362    
    SLICE_X0Y49          FDRE (Setup_fdre_C_R)       -0.281    11.081    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.081    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.715ns  (required time - arrival time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_pl rise@10.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.388ns (19.965%)  route 1.555ns (80.035%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 11.214 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.350     1.350    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.259     1.609 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/Q
                         net (fo=2, routed)           0.438     2.047    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]
    SLICE_X1Y51          LUT5 (Prop_lut5_I3_O)        0.043     2.090 f  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6/O
                         net (fo=1, routed)           0.345     2.435    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6_n_0
    SLICE_X1Y52          LUT5 (Prop_lut5_I4_O)        0.043     2.478 r  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2/O
                         net (fo=3, routed)           0.355     2.832    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.043     2.875 r  system_design_i/fasec_hwtest_0/U0/v_cntr[0]_i_1/O
                         net (fo=32, routed)          0.418     3.293    system_design_i/fasec_hwtest_0/U0/clear
    SLICE_X0Y55          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.214    11.214    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y55          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[24]/C
                         clock pessimism              0.111    11.325    
                         clock uncertainty           -0.035    11.290    
    SLICE_X0Y55          FDRE (Setup_fdre_C_R)       -0.281    11.009    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[24]
  -------------------------------------------------------------------
                         required time                         11.009    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                  7.715    

Slack (MET) :             7.715ns  (required time - arrival time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_pl rise@10.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.388ns (19.965%)  route 1.555ns (80.035%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 11.214 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.350     1.350    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.259     1.609 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/Q
                         net (fo=2, routed)           0.438     2.047    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]
    SLICE_X1Y51          LUT5 (Prop_lut5_I3_O)        0.043     2.090 f  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6/O
                         net (fo=1, routed)           0.345     2.435    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_6_n_0
    SLICE_X1Y52          LUT5 (Prop_lut5_I4_O)        0.043     2.478 r  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2/O
                         net (fo=3, routed)           0.355     2.832    system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_i_2_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.043     2.875 r  system_design_i/fasec_hwtest_0/U0/v_cntr[0]_i_1/O
                         net (fo=32, routed)          0.418     3.293    system_design_i/fasec_hwtest_0/U0/clear
    SLICE_X0Y55          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.214    11.214    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y55          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[25]/C
                         clock pessimism              0.111    11.325    
                         clock uncertainty           -0.035    11.290    
    SLICE_X0Y55          FDRE (Setup_fdre_C_R)       -0.281    11.009    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[25]
  -------------------------------------------------------------------
                         required time                         11.009    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                  7.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pl rise@0.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.264ns (62.413%)  route 0.159ns (37.587%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.671     0.671    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y49          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.118     0.789 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/Q
                         net (fo=1, routed)           0.158     0.947    system_design_i/fasec_hwtest_0/U0/v_cntr_reg_n_0_[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     1.052 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.053    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]_i_2_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.094 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.094    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[4]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.821     0.821    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[4]/C
                         clock pessimism             -0.008     0.813    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.092     0.905    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_pbreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/led_col_pl_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pl rise@0.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.313%)  route 0.154ns (60.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.619     0.619    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X1Y52          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_pbreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.100     0.719 r  system_design_i/fasec_hwtest_0/U0/v_pbreg_reg[1]/Q
                         net (fo=3, routed)           0.154     0.873    system_design_i/fasec_hwtest_0/U0/p_0_in
    SLICE_X1Y51          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/led_col_pl_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.821     0.821    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X1Y51          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/led_col_pl_o_reg[0]/C
                         clock pessimism             -0.188     0.633    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.040     0.673    system_design_i/fasec_hwtest_0/U0/led_col_pl_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pl rise@0.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.276ns (63.450%)  route 0.159ns (36.550%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.671     0.671    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y49          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.118     0.789 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/Q
                         net (fo=1, routed)           0.158     0.947    system_design_i/fasec_hwtest_0/U0/v_cntr_reg_n_0_[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     1.052 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.053    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]_i_2_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     1.106 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.106    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[4]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.821     0.821    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[6]/C
                         clock pessimism             -0.008     0.813    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.092     0.905    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pl rise@0.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.283ns (64.029%)  route 0.159ns (35.971%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.671     0.671    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y49          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.118     0.789 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/Q
                         net (fo=1, routed)           0.158     0.947    system_design_i/fasec_hwtest_0/U0/v_cntr_reg_n_0_[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     1.052 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.053    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]_i_2_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.113 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.113    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[4]_i_1_n_6
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.821     0.821    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[5]/C
                         clock pessimism             -0.008     0.813    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.092     0.905    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pl rise@0.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.290ns (64.590%)  route 0.159ns (35.410%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.671     0.671    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y49          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.118     0.789 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/Q
                         net (fo=1, routed)           0.158     0.947    system_design_i/fasec_hwtest_0/U0/v_cntr_reg_n_0_[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     1.052 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.053    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]_i_2_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     1.120 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.120    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[4]_i_1_n_4
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.821     0.821    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y50          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]/C
                         clock pessimism             -0.008     0.813    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.092     0.905    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pl rise@0.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.618     0.618    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y54          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.118     0.736 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[22]/Q
                         net (fo=2, routed)           0.115     0.851    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[22]
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.926 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.926    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[20]_i_1_n_5
    SLICE_X0Y54          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.820     0.820    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y54          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[22]/C
                         clock pessimism             -0.202     0.618    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.092     0.710    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pl rise@0.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.618     0.618    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y56          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.118     0.736 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[30]/Q
                         net (fo=2, routed)           0.115     0.851    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[30]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.926 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.926    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[28]_i_1_n_5
    SLICE_X0Y56          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.820     0.820    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y56          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[30]/C
                         clock pessimism             -0.202     0.618    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.092     0.710    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pl rise@0.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.291ns (64.669%)  route 0.159ns (35.332%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.671     0.671    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y49          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.118     0.789 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/Q
                         net (fo=1, routed)           0.158     0.947    system_design_i/fasec_hwtest_0/U0/v_cntr_reg_n_0_[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     1.052 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.053    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]_i_2_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.080 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.080    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[4]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.121 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.121    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[8]_i_1_n_7
    SLICE_X0Y51          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.821     0.821    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y51          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[8]/C
                         clock pessimism             -0.008     0.813    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.092     0.905    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pl rise@0.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.663%)  route 0.115ns (37.337%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.618     0.618    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y55          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.118     0.736 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[26]/Q
                         net (fo=2, routed)           0.115     0.851    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[26]
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.926 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.926    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[24]_i_1_n_5
    SLICE_X0Y55          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.820     0.820    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y55          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[26]/C
                         clock pessimism             -0.202     0.618    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.092     0.710    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 system_design_i/fasec_hwtest_0/U0/v_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_design_i/fasec_hwtest_0/U0/v_cntr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock_pl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_pl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pl rise@0.000ns - clock_pl rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.193ns (62.365%)  route 0.116ns (37.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.619     0.619    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y51          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.118     0.737 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[10]/Q
                         net (fo=2, routed)           0.116     0.853    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[10]
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.928 r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.928    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[8]_i_1_n_5
    SLICE_X0Y51          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pl rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.821     0.821    system_design_i/fasec_hwtest_0/U0/clk_i
    SLICE_X0Y51          FDRE                                         r  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[10]/C
                         clock pessimism             -0.202     0.619    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.092     0.711    system_design_i/fasec_hwtest_0/U0/v_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_pl
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_design_i/fasec_hwtest_0/U0/clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X1Y53  system_design_i/fasec_hwtest_0/U0/v_tick_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y51  system_design_i/fasec_hwtest_0/U0/led_col_pl_o_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y53  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y59  system_design_i/fasec_hwtest_0/U0/led_line_pl_o_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y49  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y54  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[20]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y54  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[21]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y54  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[22]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y54  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[23]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y55  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X1Y53  system_design_i/fasec_hwtest_0/U0/v_tick_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X1Y53  system_design_i/fasec_hwtest_0/U0/v_tick_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y51  system_design_i/fasec_hwtest_0/U0/led_col_pl_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y53  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y59  system_design_i/fasec_hwtest_0/U0/led_line_pl_o_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y49  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y54  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y54  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y54  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y54  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y49  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y49  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y49  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y49  system_design_i/fasec_hwtest_0/U0/v_cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y51  system_design_i/fasec_hwtest_0/U0/led_col_pl_o_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y51  system_design_i/fasec_hwtest_0/U0/led_col_pl_o_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y53  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y53  system_design_i/fasec_hwtest_0/U0/led_line_en_pl_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y59  system_design_i/fasec_hwtest_0/U0/led_line_pl_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y59  system_design_i/fasec_hwtest_0/U0/led_line_pl_o_reg/C



