<stg><name>load_patch_tile</name>


<trans_list>

<trans id="27" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %tw_eff_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tw_eff

]]></Node>
<StgValue><ssdm name="tw_eff_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %th_eff_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %th_eff

]]></Node>
<StgValue><ssdm name="th_eff_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="8">
<![CDATA[
entry:5 %th_eff_cast = zext i8 %th_eff_read

]]></Node>
<StgValue><ssdm name="th_eff_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="8">
<![CDATA[
entry:6 %tw_eff_cast = zext i8 %tw_eff_read

]]></Node>
<StgValue><ssdm name="tw_eff_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:8 %add_ln50_1 = add i9 %tw_eff_cast, i9 12

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:9 %add_ln50_2 = add i9 %th_eff_cast, i9 12

]]></Node>
<StgValue><ssdm name="add_ln50_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="17" op_0_bw="9">
<![CDATA[
entry:11 %zext_ln50 = zext i9 %add_ln50_2

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="9">
<![CDATA[
entry:12 %zext_ln50_4 = zext i9 %add_ln50_1

]]></Node>
<StgValue><ssdm name="zext_ln50_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:13 %mul_ln50 = mul i17 %zext_ln50, i17 %zext_ln50_4

]]></Node>
<StgValue><ssdm name="mul_ln50"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:13 %mul_ln50 = mul i17 %zext_ln50, i17 %zext_ln50_4

]]></Node>
<StgValue><ssdm name="mul_ln50"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:13 %mul_ln50 = mul i17 %zext_ln50, i17 %zext_ln50_4

]]></Node>
<StgValue><ssdm name="mul_ln50"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="18" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:13 %mul_ln50 = mul i17 %zext_ln50, i17 %zext_ln50_4

]]></Node>
<StgValue><ssdm name="mul_ln50"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="19" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0

]]></Node>
<StgValue><ssdm name="w0_read"/></StgValue>
</operation>

<operation id="20" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3 %h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0

]]></Node>
<StgValue><ssdm name="h0_read"/></StgValue>
</operation>

<operation id="21" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="9">
<![CDATA[
entry:4 %empty = trunc i9 %h0_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:10 %tmp = add i9 %h0_read, i9 506

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="17" op_4_bw="9" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="32">
<![CDATA[
entry:14 %call_ln50 = call void @load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2, i9 %tmp, i8 %empty, i17 %mul_ln50, i9 %add_ln50_1, i32 %patch, i8 %w0_read, i8 %w0_read, i32 %input_ftmap

]]></Node>
<StgValue><ssdm name="call_ln50"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="24" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="17" op_4_bw="9" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="32">
<![CDATA[
entry:14 %call_ln50 = call void @load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2, i9 %tmp, i8 %empty, i17 %mul_ln50, i9 %add_ln50_1, i32 %patch, i8 %w0_read, i8 %w0_read, i32 %input_ftmap

]]></Node>
<StgValue><ssdm name="call_ln50"/></StgValue>
</operation>

<operation id="26" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
entry:15 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="32" name="input_ftmap" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="33" name="h0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="h0"/></StgValue>
</port>
<port id="34" name="w0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="w0"/></StgValue>
</port>
<port id="35" name="th_eff" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="th_eff"/></StgValue>
</port>
<port id="36" name="tw_eff" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tw_eff"/></StgValue>
</port>
<port id="37" name="patch" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="patch"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="_ssdm_op_Read.ap_auto.i8" to="tw_eff_read" fromId="38" toId="7">
</dataflow>
<dataflow id="40" from="tw_eff" to="tw_eff_read" fromId="36" toId="7">
</dataflow>
<dataflow id="41" from="_ssdm_op_Read.ap_auto.i8" to="th_eff_read" fromId="38" toId="8">
</dataflow>
<dataflow id="42" from="th_eff" to="th_eff_read" fromId="35" toId="8">
</dataflow>
<dataflow id="43" from="th_eff_read" to="th_eff_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="44" from="tw_eff_read" to="tw_eff_cast" fromId="7" toId="10">
</dataflow>
<dataflow id="45" from="tw_eff_cast" to="add_ln50_1" fromId="10" toId="11">
</dataflow>
<dataflow id="47" from="StgValue_46" to="add_ln50_1" fromId="46" toId="11">
</dataflow>
<dataflow id="48" from="th_eff_cast" to="add_ln50_2" fromId="9" toId="12">
</dataflow>
<dataflow id="49" from="StgValue_46" to="add_ln50_2" fromId="46" toId="12">
</dataflow>
<dataflow id="50" from="add_ln50_2" to="zext_ln50" fromId="12" toId="13">
</dataflow>
<dataflow id="51" from="add_ln50_1" to="zext_ln50_4" fromId="11" toId="14">
</dataflow>
<dataflow id="52" from="zext_ln50" to="mul_ln50" fromId="13" toId="15">
</dataflow>
<dataflow id="53" from="zext_ln50_4" to="mul_ln50" fromId="14" toId="15">
</dataflow>
<dataflow id="54" from="zext_ln50" to="mul_ln50" fromId="13" toId="16">
</dataflow>
<dataflow id="55" from="zext_ln50_4" to="mul_ln50" fromId="14" toId="16">
</dataflow>
<dataflow id="56" from="zext_ln50" to="mul_ln50" fromId="13" toId="17">
</dataflow>
<dataflow id="57" from="zext_ln50_4" to="mul_ln50" fromId="14" toId="17">
</dataflow>
<dataflow id="58" from="zext_ln50" to="mul_ln50" fromId="13" toId="18">
</dataflow>
<dataflow id="59" from="zext_ln50_4" to="mul_ln50" fromId="14" toId="18">
</dataflow>
<dataflow id="60" from="_ssdm_op_Read.ap_auto.i8" to="w0_read" fromId="38" toId="19">
</dataflow>
<dataflow id="61" from="w0" to="w0_read" fromId="34" toId="19">
</dataflow>
<dataflow id="63" from="_ssdm_op_Read.ap_auto.i9" to="h0_read" fromId="62" toId="20">
</dataflow>
<dataflow id="64" from="h0" to="h0_read" fromId="33" toId="20">
</dataflow>
<dataflow id="65" from="h0_read" to="empty" fromId="20" toId="21">
</dataflow>
<dataflow id="66" from="h0_read" to="tmp" fromId="20" toId="22">
</dataflow>
<dataflow id="68" from="StgValue_67" to="tmp" fromId="67" toId="22">
</dataflow>
<dataflow id="70" from="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" to="call_ln50" fromId="69" toId="23">
</dataflow>
<dataflow id="71" from="tmp" to="call_ln50" fromId="22" toId="23">
</dataflow>
<dataflow id="72" from="empty" to="call_ln50" fromId="21" toId="23">
</dataflow>
<dataflow id="73" from="mul_ln50" to="call_ln50" fromId="18" toId="23">
</dataflow>
<dataflow id="74" from="add_ln50_1" to="call_ln50" fromId="11" toId="23">
</dataflow>
<dataflow id="75" from="patch" to="call_ln50" fromId="37" toId="23">
</dataflow>
<dataflow id="76" from="w0_read" to="call_ln50" fromId="19" toId="23">
</dataflow>
<dataflow id="77" from="w0_read" to="call_ln50" fromId="19" toId="23">
</dataflow>
<dataflow id="78" from="input_ftmap" to="call_ln50" fromId="32" toId="23">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="79" toId="24">
</dataflow>
<dataflow id="81" from="input_ftmap" to="specinterface_ln0" fromId="32" toId="24">
</dataflow>
<dataflow id="83" from="empty" to="specinterface_ln0" fromId="82" toId="24">
</dataflow>
<dataflow id="85" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="24">
</dataflow>
<dataflow id="86" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="24">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="87" toId="24">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="24">
</dataflow>
<dataflow id="91" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="24">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="87" toId="24">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="87" toId="24">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="87" toId="24">
</dataflow>
<dataflow id="95" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="24">
</dataflow>
<dataflow id="96" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="24">
</dataflow>
<dataflow id="97" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="24">
</dataflow>
<dataflow id="98" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="24">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="87" toId="24">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="87" toId="24">
</dataflow>
<dataflow id="101" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="24">
</dataflow>
<dataflow id="102" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="24">
</dataflow>
<dataflow id="103" from="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2" to="call_ln50" fromId="69" toId="25">
</dataflow>
<dataflow id="104" from="tmp" to="call_ln50" fromId="22" toId="25">
</dataflow>
<dataflow id="105" from="empty" to="call_ln50" fromId="21" toId="25">
</dataflow>
<dataflow id="106" from="mul_ln50" to="call_ln50" fromId="18" toId="25">
</dataflow>
<dataflow id="107" from="add_ln50_1" to="call_ln50" fromId="11" toId="25">
</dataflow>
<dataflow id="108" from="patch" to="call_ln50" fromId="37" toId="25">
</dataflow>
<dataflow id="109" from="w0_read" to="call_ln50" fromId="19" toId="25">
</dataflow>
<dataflow id="110" from="w0_read" to="call_ln50" fromId="19" toId="25">
</dataflow>
<dataflow id="111" from="input_ftmap" to="call_ln50" fromId="32" toId="25">
</dataflow>
</dataflows>


</stg>
