/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [24:0] celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire [19:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [14:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_2z ^ celloutsig_0_5z[4];
  assign celloutsig_1_0z = in_data[123] ^ in_data[184];
  assign celloutsig_1_6z = celloutsig_1_3z[0] ^ celloutsig_1_2z[1];
  assign celloutsig_1_13z = celloutsig_1_1z ^ in_data[108];
  assign celloutsig_1_17z = celloutsig_1_4z[1] ^ celloutsig_1_10z[10];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_1z[2], celloutsig_0_4z, celloutsig_0_2z };
  reg [7:0] _07_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _07_ <= 8'h00;
    else _07_ <= { celloutsig_0_2z, celloutsig_0_8z };
  assign out_data[7:0] = _07_;
  assign celloutsig_0_0z = in_data[85:81] % { 1'h1, in_data[81:78] };
  assign celloutsig_0_5z = { celloutsig_0_0z[0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z } % { 1'h1, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_4z = { celloutsig_1_2z[2:1], celloutsig_1_1z } % { 1'h1, in_data[117:116] };
  assign celloutsig_1_5z = { celloutsig_1_2z[2:1], celloutsig_1_0z } % { 1'h1, celloutsig_1_3z[2:1] };
  assign celloutsig_1_8z = celloutsig_1_4z % { 1'h1, celloutsig_1_5z[1:0] };
  assign celloutsig_1_11z = { in_data[186:181], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z } % { 1'h1, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_3z = in_data[42:39] % { 1'h1, celloutsig_0_1z[2:0] };
  assign celloutsig_0_8z = in_data[22] ? { celloutsig_0_1z[3:1], _00_, celloutsig_0_4z } : { _00_, celloutsig_0_1z };
  assign celloutsig_1_3z = in_data[108] ? in_data[142:138] : { in_data[184:183], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_4z = & { celloutsig_0_1z, in_data[63:48], in_data[24:22] };
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[106:102] };
  assign celloutsig_1_7z = & celloutsig_1_2z;
  assign celloutsig_0_2z = & in_data[24:22];
  assign celloutsig_1_14z = & { celloutsig_1_13z, celloutsig_1_10z[15:1], celloutsig_1_6z, celloutsig_1_0z, in_data[106:102] };
  assign celloutsig_0_1z = in_data[38:35] << celloutsig_0_0z[3:0];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } << in_data[108:106];
  assign celloutsig_1_9z = { celloutsig_1_3z[2:0], celloutsig_1_2z } << { celloutsig_1_8z[0], celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_10z[15:10], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z } << { celloutsig_1_11z[13:0], celloutsig_1_9z };
  assign celloutsig_1_18z = celloutsig_1_12z[17:3] << { in_data[181:176], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z } ~^ { in_data[156:149], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_8z } ~^ { celloutsig_1_10z[23:18], celloutsig_1_1z, celloutsig_1_2z };
  assign { out_data[142:128], out_data[105:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z };
endmodule
