#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.09
# platform  : Linux 2.6.32-642.11.1.el6.x86_64
# version   : 2015.09 FCS 64 bits
# build date: 2015.09.29 22:07:32 PDT
#----------------------------------------
# started Tue May 02 23:29:02 CDT 2017
# hostname  : luigi
# pid       : 52923
# arguments : '-label' 'session_0' '-console' 'luigi:45123' '-style' 'windows' '-proj' '/home/ecelrc/students/pluu/verif/mesi_verification/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/pluu/verif/mesi_verification/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2015 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/pluu/verif/mesi_verification/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/pluu/.config/jasper/jaspergold.conf".
% include /home/ecelrc/students/pluu/verif/mesi_verification/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file /misc/linuxws/packages/cadence_2016/jasper_2015.09/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% #
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 312 of 312 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.022s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 4
0.Hp: Proofgrid shell started at 54044@luigi(local) jg_52923_luigi_1
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Proofgrid shell started at 54045@luigi(local) jg_52923_luigi_1
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Proofgrid shell started at 54048@luigi(local) jg_52923_luigi_1
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.01 s]
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.Hp: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Proofgrid shell started at 54056@luigi(local) jg_52923_luigi_1
0.Hp: Trace Attempt  2	[0.01 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.09 s]
0.N: Trace Attempt  3	[0.10 s]
0.N: Trace Attempt  3	[0.12 s]
0.N: Trace Attempt  3	[0.14 s]
0.N: Trace Attempt  3	[0.15 s]
0.N: Trace Attempt  3	[0.16 s]
0.N: Trace Attempt  3	[0.18 s]
0.N: Trace Attempt  3	[0.19 s]
0.N: Trace Attempt  3	[0.21 s]
0.N: Trace Attempt  3	[0.22 s]
0.N: Trace Attempt  3	[0.24 s]
0.N: Trace Attempt  3	[0.26 s]
0.N: Trace Attempt  3	[0.28 s]
0.N: Trace Attempt  3	[0.30 s]
0.N: Trace Attempt  3	[0.32 s]
0.N: Trace Attempt  3	[0.34 s]
0.N: Trace Attempt  3	[0.36 s]
0.N: Trace Attempt  3	[0.39 s]
0.N: Trace Attempt  3	[0.41 s]
0.N: Trace Attempt  3	[0.43 s]
0.N: Trace Attempt  3	[0.46 s]
0.N: Trace Attempt  3	[0.49 s]
0.N: Trace Attempt  3	[0.52 s]
0.N: Trace Attempt  3	[0.55 s]
0.N: Trace Attempt  3	[0.58 s]
0.N: Trace Attempt  3	[0.61 s]
0.Ht: Trace Attempt 101	[0.05 s]
0.Ht: A trace with 101 cycles was found. [0.62 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore1_broad_snoop" in 0.63 s.
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.08 s]
0.N: Trace Attempt  3	[0.09 s]
0.Ht: A trace with 101 cycles was found. [0.72 s]
0.Ht: A trace with 101 cycles was found. [0.72 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore2_broad_snoop" in 0.73 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.73 s by the incidental trace "mesi_isc.mesi_bind.assertcore2_broad_snoop".
0.Ht: All properties determined. [0.73 s]
Initiating shutdown of proof (@ 0.73 s)
0.Ht: Exited with Success (@ 0.73 s)
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [0.73 s]
0.Hp: Exited with Success (@ 0.74 s)
0.N: Trace Attempt 16	[0.10 s]
0.N: Interrupted. [0.73 s]
0.N: Exited with Success (@ 0.74 s)
0.B: Trace Attempt 20	[0.08 s]
0.B: Interrupted. [0.71 s]
0.B: Exited with Success (@ 0.74 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 6
	      assertions      : 3
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 3 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/pluu/verif/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(65): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(65): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(97): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(97): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
%% #
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 312 of 312 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.02s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 4
0.Ht: Proofgrid shell started at 55002@luigi(local) jg_52923_luigi_2
0.N: Proofgrid shell started at 55003@luigi(local) jg_52923_luigi_2
0.Hp: Proofgrid shell started at 55001@luigi(local) jg_52923_luigi_2
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Proofgrid shell started at 55009@luigi(local) jg_52923_luigi_2
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.08 s]
0.N: Trace Attempt  3	[0.09 s]
0.N: Trace Attempt  3	[0.11 s]
0.N: Trace Attempt  3	[0.12 s]
0.N: Trace Attempt  3	[0.14 s]
0.N: Trace Attempt  3	[0.16 s]
0.N: Trace Attempt  3	[0.17 s]
0.N: Trace Attempt  3	[0.20 s]
0.N: Trace Attempt  3	[0.22 s]
0.N: Trace Attempt  3	[0.24 s]
0.N: Trace Attempt  3	[0.26 s]
0.N: Trace Attempt  3	[0.28 s]
0.N: Trace Attempt  3	[0.30 s]
0.N: Trace Attempt  3	[0.32 s]
0.N: Trace Attempt  3	[0.34 s]
0.N: Trace Attempt  3	[0.36 s]
0.N: Trace Attempt  3	[0.38 s]
0.N: Trace Attempt  3	[0.40 s]
0.N: Trace Attempt  3	[0.42 s]
0.N: Trace Attempt  3	[0.45 s]
0.N: Trace Attempt  3	[0.47 s]
0.N: Trace Attempt  3	[0.50 s]
0.N: Trace Attempt  3	[0.53 s]
0.N: Trace Attempt  3	[0.55 s]
0.N: Trace Attempt  3	[0.58 s]
0.N: Trace Attempt  3	[0.63 s]
0.N: Trace Attempt  3	[0.67 s]
0.N: Trace Attempt  3	[0.72 s]
0.N: Trace Attempt  3	[0.77 s]
0.N: Trace Attempt  3	[0.82 s]
0.N: Trace Attempt  3	[0.85 s]
0.N: Trace Attempt  3	[0.89 s]
0.N: Trace Attempt  3	[0.92 s]
0.N: Trace Attempt  3	[0.96 s]
ProofGrid usable level: 3
0.N: Trace Attempt  3	[0.99 s]
0.N: Per property time limit expired (1.00 s) [1.00 s]
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  3	[0.06 s]
0.Ht: Trace Attempt 101	[0.11 s]
0.Ht: A trace with 101 cycles was found. [1.07 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 101 cycles was found for the property "mesi_isc.mesi_bind.assertcore1_broad_snoop" in 1.07 s.
0.N: Trace Attempt  3	[0.07 s]
0.N: Trace Attempt  3	[0.08 s]
0.Ht: Trace Attempt 102	[1.08 s]
0.Ht: A trace with 102 cycles was found. [1.09 s]
0.Ht: A trace with 102 cycles was found. [1.09 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 102 cycles was found for the property "mesi_isc.mesi_bind.assertcore2_broad_snoop" in 1.09 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 102 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 1.09 s by the incidental trace "mesi_isc.mesi_bind.assertcore2_broad_snoop".
0.N: Trace Attempt  3	[0.09 s]
0.N: All properties determined. [1.07 s]
Initiating shutdown of proof (@ 1.10 s)
0.Ht: All properties determined. [1.05 s]
0.Ht: Exited with Success (@ 1.10 s)
0.N: Exited with Success (@ 1.10 s)
0.Hp: Interrupted (multi)
0.B: Trace Attempt 18	[0.07 s]
0.B: Interrupted. [1.06 s]
0.Hp: Interrupted. [1.05 s]
0.Hp: Exited with Success (@ 1.11 s)
0.B: Exited with Success (@ 1.11 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 6
	      assertions      : 3
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 3 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/pluu/verif/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(65): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(65): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(97): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(97): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% #
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 312 of 312 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.02s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 4
0.Hp: Proofgrid shell started at 56286@luigi(local) jg_52923_luigi_3
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Proofgrid shell started at 56287@luigi(local) jg_52923_luigi_3
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Trace Attempt  1	[0.01 s]
0.N: Proofgrid shell started at 56289@luigi(local) jg_52923_luigi_3
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Proofgrid shell started at 56297@luigi(local) jg_52923_luigi_3
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  3	[0.06 s]
0.N: Trace Attempt  3	[0.08 s]
0.N: Trace Attempt  3	[0.09 s]
0.N: Trace Attempt  3	[0.11 s]
0.N: Trace Attempt  3	[0.12 s]
0.N: Trace Attempt  3	[0.14 s]
0.N: Trace Attempt  3	[0.16 s]
0.N: Trace Attempt  3	[0.18 s]
0.N: Trace Attempt  3	[0.20 s]
0.N: Trace Attempt  3	[0.22 s]
0.N: Trace Attempt  3	[0.24 s]
0.N: Trace Attempt  3	[0.26 s]
0.N: Trace Attempt  3	[0.28 s]
0.N: Trace Attempt  3	[0.29 s]
0.N: Trace Attempt  3	[0.31 s]
0.N: Trace Attempt  3	[0.33 s]
0.N: Trace Attempt  3	[0.35 s]
0.N: Trace Attempt  3	[0.37 s]
0.N: Trace Attempt  3	[0.40 s]
0.N: Trace Attempt  3	[0.42 s]
0.N: Trace Attempt  3	[0.44 s]
0.N: Trace Attempt  3	[0.46 s]
0.N: Trace Attempt  3	[0.49 s]
0.N: Trace Attempt  3	[0.52 s]
0.N: Trace Attempt  3	[0.54 s]
0.N: Trace Attempt  3	[0.57 s]
0.N: Trace Attempt  3	[0.60 s]
0.N: Trace Attempt  3	[0.63 s]
0.N: Trace Attempt  3	[0.66 s]
0.N: Trace Attempt  3	[0.69 s]
0.N: Trace Attempt  3	[0.73 s]
0.N: Trace Attempt  3	[0.76 s]
0.N: Trace Attempt  3	[0.79 s]
0.Ht: Trace Attempt 102	[0.14 s]
0.Ht: A trace with 102 cycles was found. [0.82 s]
0.Ht: A trace with 102 cycles was found. [0.82 s]
0.Ht: A trace with 102 cycles was found. [0.82 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 102 cycles was found for the property "mesi_isc.mesi_bind.assertcore1_broad_snoop" in 0.83 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 102 cycles was found for the property "mesi_isc.mesi_bind.assertcore2_broad_snoop" in 0.83 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop".
INFO (IPF055): 0.Ht: A counterexample (cex) with 102 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.83 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop".
0.Ht: All properties determined. [0.82 s]
Initiating shutdown of proof (@ 0.84 s)
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [0.83 s]
0.Ht: Exited with Success (@ 0.84 s)
0.Hp: Exited with Success (@ 0.84 s)
0.N: Trace Attempt 43	[0.82 s]
0.N: Interrupted. [0.83 s]
0.N: Exited with Success (@ 0.84 s)
0.B: Trace Attempt 102	[0.74 s]
0.B: Interrupted. [0.84 s]
0.B: Exited with Success (@ 0.87 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 6
	      assertions      : 3
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 3 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/pluu/verif/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(65): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(65): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(97): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(97): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
background
%% #
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 42 of 42 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.002s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 4
0.Hp: Proofgrid shell started at 57147@luigi(local) jg_52923_luigi_4
0.Ht: Proofgrid shell started at 57148@luigi(local) jg_52923_luigi_4
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Trace Attempt  1	[0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Hp: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.00 s]
0.Ht: Trace Attempt  5	[0.00 s]
0.B: Proofgrid shell started at 57155@luigi(local) jg_52923_luigi_4
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.01 s]
0.N: Proofgrid shell started at 57149@luigi(local) jg_52923_luigi_4
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Trace Attempt  5	[0.01 s]
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.Ht: Trace Attempt 12	[0.01 s]
0.Ht: A trace with 12 cycles was found. [0.01 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 12 cycles was found for the property "mesi_isc.mesi_bind.assertcore1_broad_snoop" in 0.01 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 12 cycles was found. [0.02 s]
0.Ht: A trace with 12 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 12 cycles was found for the property "mesi_isc.mesi_bind.assertcore2_broad_snoop" in 0.02 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 12 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.02 s by the incidental trace "mesi_isc.mesi_bind.assertcore2_broad_snoop".
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: All properties determined. [0.00 s]
Initiating shutdown of proof (@ 0.03 s)
0.Ht: All properties determined. [0.02 s]
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [0.02 s]
0.N: Exited with Success (@ 0.03 s)
0.B: Interrupted. [0.01 s]
0.Hp: Exited with Success (@ 0.03 s)
0.Ht: Exited with Success (@ 0.03 s)
0.B: Exited with Success (@ 0.03 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 6
	      assertions      : 3
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 3 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/pluu/verif/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(65): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(65): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(97): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(97): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
%% #
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 33 of 33 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 3
0.Hp: Proofgrid shell started at 57689@luigi(local) jg_52923_luigi_5
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Proofgrid shell started at 57690@luigi(local) jg_52923_luigi_5
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.00 s]
0.N: Proofgrid shell started at 57691@luigi(local) jg_52923_luigi_5
0.Ht: Trace Attempt  5	[0.00 s]
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: A trace with 5 cycles was found. [0.00 s]
0.Ht: A trace with 5 cycles was found. [0.00 s]
0.Ht: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop" was covered in 5 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop" was covered in 5 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop".
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop" was covered in 5 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop".
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.Ht: All properties determined. [0.00 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: All properties determined. [0.00 s]
0.Ht: Exited with Success (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.00 s]
0.B: Proofgrid shell started at 57697@luigi(local) jg_52923_luigi_5
0.B: Stopping job (no undetermined properties)
0.Hp: Exited with Success (@ 0.01 s)
ProofGrid usable level: 0
0.B: Interrupted. [0.00 s]
0.B: Exited with Success (@ 0.02 s)
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 3
	      assertions      : 0
	       - proven       : 0
	       - marked_proven: 0
	       - cex          : 0
	       - ar_cex       : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/pluu/verif/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(65): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(65): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(97): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(97): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% #
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 42 of 42 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.002s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.00 s
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 4
0.Ht: Proofgrid shell started at 59218@luigi(local) jg_52923_luigi_6
0.Hp: Proofgrid shell started at 59217@luigi(local) jg_52923_luigi_6
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.00 s]
0.N: Proofgrid shell started at 59219@luigi(local) jg_52923_luigi_6
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  3	[0.00 s]
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.B: Proofgrid shell started at 59223@luigi(local) jg_52923_luigi_6
0.Ht: Trace Attempt  4	[0.00 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  4	[0.01 s]
0.B: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt 12	[0.01 s]
0.Ht: A trace with 12 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 12 cycles was found for the property "mesi_isc.mesi_bind.assertcore1_broad_snoop" in 0.02 s.
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore2_broad_snoop"	[0.00 s].
0.Ht: A trace with 12 cycles was found. [0.02 s]
0.Ht: A trace with 12 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 12 cycles was found for the property "mesi_isc.mesi_bind.assertcore2_broad_snoop" in 0.02 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 12 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.02 s by the incidental trace "mesi_isc.mesi_bind.assertcore2_broad_snoop".
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.Ht: All properties determined. [0.02 s]
Initiating shutdown of proof (@ 0.02 s)
0.N: All properties determined. [0.01 s]
0.N: Exited with Success (@ 0.02 s)
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [0.02 s]
0.Ht: Exited with Success (@ 0.02 s)
0.Hp: Exited with Success (@ 0.02 s)
0.B: Interrupted. [0.01 s]
0.B: Exited with Success (@ 0.02 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 6
	      assertions      : 3
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 3 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.assertcore1_broad_snoop".
cex
[<embedded>] % include {/home/ecelrc/students/pluu/verif/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[ERROR (VERI-1137)] jgtest.sv(80): syntax error near endmodule
[ERROR (VERI-1116)] jgtest.sv(80): enable0 is already declared
[INFO (VERI-1967)] jgtest.sv(76): previous declaration of enable0 is from here
[ERROR (VERI-1072)] jgtest.sv(80): module v_mesi_isc ignored due to previous errors
[ERROR (VERI-1072)] jgtest.sv(112): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] jgtest.sv(80): syntax error near endmodule
	[ERROR (VERI-1116)] jgtest.sv(80): enable0 is already declared
	[ERROR (VERI-1072)] jgtest.sv(80): module v_mesi_isc ignored due to previous errors
	[ERROR (VERI-1072)] jgtest.sv(112): module Wrapper ignored due to previous errors
ERROR at line 6 in file /home/ecelrc/students/pluu/verif/mesi_verification/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/pluu/verif/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[ERROR (VERI-1137)] jgtest.sv(80): syntax error near endmodule
[ERROR (VERI-1116)] jgtest.sv(80): enable0 is already declared
[INFO (VERI-1967)] jgtest.sv(76): previous declaration of enable0 is from here
[ERROR (VERI-1072)] jgtest.sv(80): module v_mesi_isc ignored due to previous errors
[ERROR (VERI-1072)] jgtest.sv(112): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] jgtest.sv(80): syntax error near endmodule
	[ERROR (VERI-1116)] jgtest.sv(80): enable0 is already declared
	[ERROR (VERI-1072)] jgtest.sv(80): module v_mesi_isc ignored due to previous errors
	[ERROR (VERI-1072)] jgtest.sv(112): module Wrapper ignored due to previous errors
ERROR at line 6 in file /home/ecelrc/students/pluu/verif/mesi_verification/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/pluu/verif/mesi_verification/lab4.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(80): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(65): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(112): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(97): previous definition of module Wrapper is here
%% analyze -verilog {mesi_isc_broad.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad.v
[INFO (VERI-1328)] mesi_isc_broad.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad.v(169): overwriting previous definition of module mesi_isc_broad
[INFO (VERI-2142)] mesi_isc_broad.v(169): previous definition of module mesi_isc_broad is here
%% analyze -verilog {mesi_isc_breq_fifos.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos.v
[INFO (VERI-1328)] mesi_isc_breq_fifos.v(66): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos.v(396): overwriting previous definition of module mesi_isc_breq_fifos
[INFO (VERI-2142)] mesi_isc_breq_fifos.v(396): previous definition of module mesi_isc_breq_fifos is here
%% analyze -verilog {mesi_isc_basic_fifo.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_basic_fifo.v
[INFO (VERI-1328)] mesi_isc_basic_fifo.v(47): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_basic_fifo.v(232): overwriting previous definition of module mesi_isc_basic_fifo
[INFO (VERI-2142)] mesi_isc_basic_fifo.v(232): previous definition of module mesi_isc_basic_fifo is here
%% analyze -verilog {mesi_isc_breq_fifos_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_breq_fifos_cntl.v
[INFO (VERI-1328)] mesi_isc_breq_fifos_cntl.v(48): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_breq_fifos_cntl.v(375): overwriting previous definition of module mesi_isc_breq_fifos_cntl
[INFO (VERI-2142)] mesi_isc_breq_fifos_cntl.v(375): previous definition of module mesi_isc_breq_fifos_cntl is here
%% analyze -verilog {mesi_isc_broad_cntl.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_broad_cntl.v
[INFO (VERI-1328)] mesi_isc_broad_cntl.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc_broad_cntl.v(314): overwriting previous definition of module mesi_isc_broad_cntl
[INFO (VERI-2142)] mesi_isc_broad_cntl.v(314): previous definition of module mesi_isc_broad_cntl is here
%% analyze -verilog {mesi_isc_define.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_define.v
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] mesi_isc_broad.v(48): compiling module mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_broad_cntl.v(48): compiling module mesi_isc_broad_cntl
[INFO (VERI-1108)] mesi_isc_broad_cntl.v(48): replacing existing cell mesi_isc_broad_cntl
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41)
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(123): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(155): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] mesi_isc_basic_fifo.v(158): expression size 32 truncated to fit in target size 2
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41)
[INFO (VERI-1108)] mesi_isc_broad.v(48): replacing existing cell mesi_isc_broad
[INFO (VERI-1018)] mesi_isc_breq_fifos.v(68): compiling module mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_breq_fifos_cntl.v(50): compiling module mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[WARN (VERI-1209)] mesi_isc_breq_fifos_cntl.v(373): expression size 32 truncated to fit in target size 3
[INFO (VERI-1108)] mesi_isc_breq_fifos_cntl.v(50): replacing existing cell mesi_isc_breq_fifos_cntl:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] mesi_isc_basic_fifo.v(49): compiling module mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_basic_fifo.v(49): replacing existing cell mesi_isc_basic_fifo:(DATA_WIDTH=41,FIFO_SIZE=2,FIFO_SIZE_LOG2=1)
[INFO (VERI-1108)] mesi_isc_breq_fifos.v(68): replacing existing cell mesi_isc_breq_fifos:(BROAD_ID_WIDTH=5)
[INFO (VERI-1018)] jgtest.sv(19): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(19): replacing existing cell v_mesi_isc
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mesi_isc
%% 
%% #You will need to add commands below
%% #Set the clock
%% clock clk
%% #Set Reset
%% reset "rst"
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 14 properties to prove with 0 already proven/unreachable
background
%% #
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 748 of 748 design flops, 0 of 0 design latches, 98 of 98 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.003s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
0.Hp: Identified and disabled 2 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 12
0.Ht: Proofgrid shell started at 78768@luigi(local) jg_52923_luigi_7
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proofgrid shell started at 78766@luigi(local) jg_52923_luigi_7
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.enable0:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore2_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.assertcore3_broad_snoop:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.assertcore1_broad_snoop:precondition1".
0.Ht: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.enable1:precondition1" was covered in 1 cycles in 0.01 s.
0.N: Proofgrid shell started at 78770@luigi(local) jg_52923_luigi_7
0.Ht: A trace with 1 cycles was found. [0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.enable2:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.Ht: The cover property "mesi_isc.mesi_bind.enable3:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mesi_isc.mesi_bind.enable2:precondition1".
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.B: Proofgrid shell started at 78775@luigi(local) jg_52923_luigi_7
0.Ht: Trace Attempt 11	[0.01 s]
0.Ht: A trace with 11 cycles was found. [0.02 s]
0.Ht: A trace with 11 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 11 cycles was found for the property "mesi_isc.mesi_bind.enable0" in 0.03 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 11 cycles was found for the property "mesi_isc.mesi_bind.enable2" in 0.03 s by the incidental trace "mesi_isc.mesi_bind.enable0".
0.Ht: A trace with 11 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 11 cycles was found for the property "mesi_isc.mesi_bind.enable1" in 0.03 s.
0.Ht: A trace with 11 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 11 cycles was found for the property "mesi_isc.mesi_bind.enable3" in 0.03 s.
0.N: Trace Attempt  3	[0.01 s]
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mesi_isc.mesi_bind.assertcore1_broad_snoop"	[0.00 s].
0.Ht: Trace Attempt 12	[0.02 s]
0.Ht: A trace with 12 cycles was found. [0.02 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 12 cycles was found for the property "mesi_isc.mesi_bind.assertcore1_broad_snoop" in 0.03 s.
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.Ht: A trace with 12 cycles was found. [0.03 s]
0.Ht: A trace with 12 cycles was found. [0.03 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 12 cycles was found for the property "mesi_isc.mesi_bind.assertcore2_broad_snoop" in 0.03 s.
INFO (IPF055): 0.Ht: A counterexample (cex) with 12 cycles was found for the property "mesi_isc.mesi_bind.assertcore3_broad_snoop" in 0.03 s by the incidental trace "mesi_isc.mesi_bind.assertcore2_broad_snoop".
0.Ht: All properties determined. [0.02 s]
Initiating shutdown of proof (@ 0.03 s)
0.N: All properties determined. [0.02 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: All properties determined. [0.01 s]
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [0.03 s]
0.Ht: Exited with Success (@ 0.03 s)
0.N: Exited with Success (@ 0.03 s)
0.B: Exited with Success (@ 0.03 s)
0.Hp: Exited with Success (@ 0.03 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 14
	      assertions      : 7
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 7 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 7
	       - unreachable  : 0 (0%)
	       - covered      : 7 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mesi_isc.mesi_bind.enable1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mesi_isc.mesi_bind.enable1".
cex
