Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun  4 23:12:39 2022
| Host         : Edward-Win-P1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              67 |           20 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |              32 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+---------------------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+---------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                    |                                             |                1 |              1 |
|  clk_IBUF_BUFG | breath_led_inst/led_reg[3]_i_1_n_0 |                                             |                1 |              1 |
|  clk_IBUF_BUFG | breath_led_inst/led_reg[2]_i_1_n_0 |                                             |                1 |              1 |
|  clk_IBUF_BUFG | breath_led_inst/led_reg[0]_i_1_n_0 |                                             |                1 |              1 |
|  clk_IBUF_BUFG | breath_led_inst/led_reg[1]_i_1_n_0 |                                             |                1 |              1 |
|  clk_IBUF_BUFG | breath_led_inst/compare_value      | breath_led_inst/led_number_state[2]_i_2_n_0 |                8 |             32 |
|  clk_IBUF_BUFG |                                    | breath_led_inst/led_number_state[2]_i_2_n_0 |               20 |             67 |
+----------------+------------------------------------+---------------------------------------------+------------------+----------------+


