#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Fri Aug  2 22:23:22 2024
# Process ID: 17191
# Current directory: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.runs/synth_1
# Command line: vivado -log Neander.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Neander.tcl
# Log file: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.runs/synth_1/Neander.vds
# Journal file: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.runs/synth_1/vivado.jou
# Running On: PLLima, OS: Linux, CPU Frequency: 1926.790 MHz, CPU Physical cores: 16, Host memory: 16106 MB
#-----------------------------------------------------------
source Neander.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1319.930 ; gain = 0.023 ; free physical = 6804 ; free virtual = 12440
Command: read_checkpoint -auto_incremental -incremental /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/utils_1/imports/synth_1/Neander.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/utils_1/imports/synth_1/Neander.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Neander -part xa7a12tcpg238-2I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a12t'
INFO: [Device 21-403] Loading part xa7a12tcpg238-2I
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17233
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2014.707 ; gain = 404.715 ; free physical = 6104 ; free virtual = 11712
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Neander' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/Neander.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Datapath' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/Datapath.vhd:55]
	Parameter data_width bound to: 8 - type: integer 
	Parameter inst_width bound to: 4 - type: integer 
	Parameter mem_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.runs/synth_1/.Xil/Vivado-17191-PLLima/realtime/blk_mem_gen_0_stub.vhdl:6' bound to instance 'bram' of component 'blk_mem_gen_0' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/Datapath.vhd:202]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.runs/synth_1/.Xil/Vivado-17191-PLLima/realtime/blk_mem_gen_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'Datapath' (0#1) [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/Datapath.vhd:55]
INFO: [Synth 8-638] synthesizing module 'FSM' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/FSM.vhd:54]
	Parameter data_width bound to: 8 - type: integer 
	Parameter inst_width bound to: 4 - type: integer 
	Parameter mem_width bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'N' is read in the process but is not in the sensitivity list [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/FSM.vhd:90]
WARNING: [Synth 8-614] signal 'Z' is read in the process but is not in the sensitivity list [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/FSM.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'FSM' (0#1) [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/FSM.vhd:54]
INFO: [Synth 8-3491] module 'board' declared at '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/Board.vhd:25' bound to instance 'basys' of component 'board' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/Neander.vhd:133]
INFO: [Synth 8-638] synthesizing module 'board' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/Board.vhd:37]
INFO: [Synth 8-226] default block is never used [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/Board.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'board' (0#1) [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/Board.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Neander' (0#1) [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/Neander.vhd:49]
WARNING: [Synth 8-3848] Net write_empty in module/entity Datapath does not have driver. [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/Datapath.vhd:72]
WARNING: [Synth 8-3848] Net addr_empty in module/entity Datapath does not have driver. [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/Datapath.vhd:73]
WARNING: [Synth 8-3848] Net LOAD_RDM in module/entity FSM does not have driver. [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/FSM.vhd:43]
WARNING: [Synth 8-3848] Net SEL_RDM in module/entity FSM does not have driver. [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/FSM.vhd:46]
WARNING: [Synth 8-7129] Port LOAD_RDM in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEL_RDM in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RI[14] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RI[13] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RI[12] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RI[11] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RI[8] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RI[7] in module FSM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2093.676 ; gain = 483.684 ; free physical = 6002 ; free virtual = 11608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2108.520 ; gain = 498.527 ; free physical = 6000 ; free virtual = 11606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2108.520 ; gain = 498.527 ; free physical = 6000 ; free virtual = 11606
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2108.520 ; gain = 0.000 ; free physical = 6000 ; free virtual = 11606
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'datapath/bram'
Finished Parsing XDC File [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'datapath/bram'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.270 ; gain = 0.000 ; free physical = 5990 ; free virtual = 11596
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.305 ; gain = 0.000 ; free physical = 5990 ; free virtual = 11596
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2246.305 ; gain = 636.312 ; free physical = 5979 ; free virtual = 11583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a12tcpg238-2I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2246.305 ; gain = 636.312 ; free physical = 5979 ; free virtual = 11583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for datapath/bram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2246.305 ; gain = 636.312 ; free physical = 5979 ; free virtual = 11583
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'board'
WARNING: [Synth 8-327] inferring latch for variable 'next_s_reg' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/FSM.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'INC_PC_reg' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/FSM.vhd:94]
WARNING: [Synth 8-327] inferring latch for variable 'LOAD_AC_reg' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/FSM.vhd:95]
WARNING: [Synth 8-327] inferring latch for variable 'LOAD_PC_reg' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/FSM.vhd:97]
WARNING: [Synth 8-327] inferring latch for variable 'LOAD_REM_reg' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/FSM.vhd:98]
WARNING: [Synth 8-327] inferring latch for variable 'LOAD_RI_reg' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/FSM.vhd:99]
WARNING: [Synth 8-327] inferring latch for variable 'SEL_REM_reg' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/FSM.vhd:100]
WARNING: [Synth 8-327] inferring latch for variable 'SEL_ULA_reg' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/FSM.vhd:101]
WARNING: [Synth 8-327] inferring latch for variable 'WRITE_reg' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/FSM.vhd:102]
WARNING: [Synth 8-327] inferring latch for variable 'HLT_reg' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.srcs/sources_1/new/FSM.vhd:103]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                      s2 |                               10 |                               10
                      s3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'board'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2246.305 ; gain = 636.312 ; free physical = 5983 ; free virtual = 11587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	  14 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	  14 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2246.305 ; gain = 636.312 ; free physical = 5965 ; free virtual = 11576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2246.305 ; gain = 636.312 ; free physical = 5971 ; free virtual = 11581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2246.305 ; gain = 636.312 ; free physical = 5971 ; free virtual = 11581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2246.305 ; gain = 636.312 ; free physical = 5971 ; free virtual = 11581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \datapath/bram  has unconnected pin web[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \datapath/bram  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \datapath/bram  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \datapath/bram  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \datapath/bram  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \datapath/bram  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \datapath/bram  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \datapath/bram  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \datapath/bram  has unconnected pin dinb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.305 ; gain = 636.312 ; free physical = 5971 ; free virtual = 11581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.305 ; gain = 636.312 ; free physical = 5971 ; free virtual = 11581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.305 ; gain = 636.312 ; free physical = 5971 ; free virtual = 11581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.305 ; gain = 636.312 ; free physical = 5971 ; free virtual = 11581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.305 ; gain = 636.312 ; free physical = 5971 ; free virtual = 11581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.305 ; gain = 636.312 ; free physical = 5971 ; free virtual = 11581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |     2|
|4     |LUT1               |     3|
|5     |LUT2               |    10|
|6     |LUT3               |    21|
|7     |LUT4               |    20|
|8     |LUT5               |    13|
|9     |LUT6               |    33|
|10    |FDCE               |    46|
|11    |FDRE               |     8|
|12    |LD                 |    15|
|13    |IBUF               |    10|
|14    |OBUF               |    43|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.305 ; gain = 636.312 ; free physical = 5971 ; free virtual = 11581
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2246.305 ; gain = 498.527 ; free physical = 5971 ; free virtual = 11581
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.305 ; gain = 636.312 ; free physical = 5971 ; free virtual = 11581
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.305 ; gain = 0.000 ; free physical = 5971 ; free virtual = 11581
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.305 ; gain = 0.000 ; free physical = 6256 ; free virtual = 11867
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 15 instances

Synth Design complete | Checksum: 985a92ed
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 25 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2246.305 ; gain = 926.375 ; free physical = 6255 ; free virtual = 11866
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1772.516; main = 1461.862; forked = 374.612
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3188.688; main = 2246.273; forked = 974.430
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2270.281 ; gain = 0.000 ; free physical = 6255 ; free virtual = 11866
INFO: [Common 17-1381] The checkpoint '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.runs/synth_1/Neander.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Neander_utilization_synth.rpt -pb Neander_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug  2 22:23:51 2024...
