<stg><name>pointwise_conv2d_fix.2</name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="6" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="11" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="15" op_0_bw="64">
<![CDATA[
:0  %kernel_buffer_1 = alloca [16 x i15], align 2

]]></Node>
<StgValue><ssdm name="kernel_buffer_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d_0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.loopexit:1  %phi_mul1 = phi i9 [ 0, %0 ], [ %add_ln24, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="9">
<![CDATA[
.loopexit:2  %zext_ln24 = zext i9 %phi_mul1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:3  %add_ln24 = add i9 %phi_mul1, 49

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:4  %icmp_ln24 = icmp eq i4 %out_d_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:6  %out_d = add i4 %out_d_0, 1

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %icmp_ln24, label %6, label %1

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln25 = zext i4 %out_d_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %SeparableConv2D_2_b_2 = getelementptr [8 x i14]* @SeparableConv2D_2_b_s, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_b_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="14" op_0_bw="3">
<![CDATA[
:2  %SeparableConv2D_2_b_3 = load i14* %SeparableConv2D_2_b_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_b_3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="4">
<![CDATA[
:4  %trunc_ln28 = trunc i4 %out_d_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="14" op_0_bw="3">
<![CDATA[
:2  %SeparableConv2D_2_b_3 = load i14* %SeparableConv2D_2_b_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_b_3"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="23" op_0_bw="14">
<![CDATA[
:3  %zext_ln34 = zext i14 %SeparableConv2D_2_b_3 to i23

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:5  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln28, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %1 ], [ %i, %3 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln26 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln26, label %.preheader6.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="4">
<![CDATA[
:0  %zext_ln28_3 = zext i4 %i_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln28_3"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln28 = add i6 %zext_ln28_3, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln28_4 = zext i6 %add_ln28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_4"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %SeparableConv2D_2_w_2 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln28_4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_2"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="6">
<![CDATA[
:4  %SeparableConv2D_2_w_3 = load i15* %SeparableConv2D_2_w_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_3"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="6">
<![CDATA[
:4  %SeparableConv2D_2_w_3 = load i15* %SeparableConv2D_2_w_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_3"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="4">
<![CDATA[
:5  %zext_ln28 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %kernel_buffer_addr = getelementptr [16 x i15]* %kernel_buffer_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="kernel_buffer_addr"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="15" op_1_bw="4">
<![CDATA[
:7  store i15 %SeparableConv2D_2_w_3, i15* %kernel_buffer_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader6:0  %out_h_0 = phi i3 [ %out_h, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:1  %icmp_ln31 = icmp eq i3 %out_h_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:3  %out_h = add i3 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %icmp_ln31, label %.loopexit.loopexit, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="3">
<![CDATA[
.preheader5.preheader:0  %zext_ln37_7 = zext i3 %out_h_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln37_7"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader5.preheader:1  %shl_ln2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="6">
<![CDATA[
.preheader5.preheader:2  %zext_ln37_8 = zext i6 %shl_ln2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln37_8"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:3  %sub_ln37 = sub i7 %zext_ln37_8, %zext_ln37_7

]]></Node>
<StgValue><ssdm name="sub_ln37"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:4  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader5:0  %out_w_0 = phi i3 [ %out_w, %5 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:1  %icmp_ln33 = icmp eq i3 %out_w_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:3  %out_w = add i3 %out_w_0, 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %icmp_ln33, label %.preheader6.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %zext_ln35 = zext i3 %out_w_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1  %add_ln37 = add i7 %sub_ln37, %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="7">
<![CDATA[
.preheader.preheader:2  %sext_ln37 = sext i7 %add_ln37 to i10

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="23" op_0_bw="23" op_1_bw="0" op_2_bw="23" op_3_bw="0">
<![CDATA[
.preheader:0  %buffer_0 = phi i23 [ %buffer, %4 ], [ %zext_ln34, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="buffer_0"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:1  %in_d_0 = phi i4 [ %in_d, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="in_d_0"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:2  %phi_mul = phi i9 [ %add_ln37_6, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="9">
<![CDATA[
.preheader:3  %zext_ln35_3 = zext i9 %phi_mul to i10

]]></Node>
<StgValue><ssdm name="zext_ln35_3"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %icmp_ln35 = icmp eq i4 %in_d_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:6  %in_d = add i4 %in_d_0, 1

]]></Node>
<StgValue><ssdm name="in_d"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %icmp_ln35, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln37_6 = add i9 %phi_mul, 49

]]></Node>
<StgValue><ssdm name="add_ln37_6"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln37_1 = add i10 %zext_ln35_3, %sext_ln37

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="10">
<![CDATA[
:2  %sext_ln37_7 = sext i10 %add_ln37_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln37_7"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln37_6 = zext i32 %sext_ln37_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_6"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer_0, i32 22)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="23">
<![CDATA[
:1  %trunc_ln42 = trunc i23 %buffer_0 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln42 = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="xor_ln42"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  %select_ln42 = select i1 %xor_ln42, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %and_ln43 = and i16 %select_ln42, %trunc_ln42

]]></Node>
<StgValue><ssdm name="and_ln43"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln43 = add i10 %zext_ln24, %sext_ln37

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="10">
<![CDATA[
:6  %sext_ln43 = sext i10 %add_ln43 to i32

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="32">
<![CDATA[
:7  %zext_ln43 = zext i32 %sext_ln43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:9  store i16 %and_ln43, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="93" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln37 = zext i4 %in_d_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %kernel_buffer_addr_2 = getelementptr [16 x i15]* %kernel_buffer_1, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="kernel_buffer_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="4">
<![CDATA[
:9  %kernel_buffer_load = load i15* %kernel_buffer_addr_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_buffer_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="16">
<![CDATA[
:6  %sext_ln37_8 = sext i16 %input_load to i31

]]></Node>
<StgValue><ssdm name="sext_ln37_8"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="4">
<![CDATA[
:9  %kernel_buffer_load = load i15* %kernel_buffer_addr_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_buffer_load"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="31" op_0_bw="15">
<![CDATA[
:10  %sext_ln37_10 = sext i15 %kernel_buffer_load to i31

]]></Node>
<StgValue><ssdm name="sext_ln37_10"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:11  %mul_ln37 = mul i31 %sext_ln37_8, %sext_ln37_10

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="18" op_0_bw="18" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_2 = call i18 @_ssdm_op_PartSelect.i18.i31.i32.i32(i31 %mul_ln37, i32 13, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="18">
<![CDATA[
:13  %sext_ln37_9 = sext i18 %tmp_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln37_9"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:14  %buffer = add i23 %buffer_0, %sext_ln37_9

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="123" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="SeparableConv2D_2_b_s" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SeparableConv2D_2_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="SeparableConv2D_2_w_s" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SeparableConv2D_2_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="128" from="StgValue_127" to="kernel_buffer_1" fromId="127" toId="12">
</dataflow>
<dataflow id="130" from="StgValue_129" to="out_d_0" fromId="129" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="br_ln24" to="out_d_0" fromId="13" toId="14">
</dataflow>
<dataflow id="132" from="out_d" to="out_d_0" fromId="20" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="br_ln0" to="out_d_0" fromId="57" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="135" from="StgValue_134" to="phi_mul1" fromId="134" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="br_ln24" to="phi_mul1" fromId="13" toId="15">
</dataflow>
<dataflow id="137" from="add_ln24" to="phi_mul1" fromId="17" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="138" from="br_ln0" to="phi_mul1" fromId="57" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="139" from="phi_mul1" to="zext_ln24" fromId="15" toId="16">
</dataflow>
<dataflow id="140" from="phi_mul1" to="add_ln24" fromId="15" toId="17">
</dataflow>
<dataflow id="142" from="StgValue_141" to="add_ln24" fromId="141" toId="17">
</dataflow>
<dataflow id="143" from="out_d_0" to="icmp_ln24" fromId="14" toId="18">
</dataflow>
<dataflow id="145" from="StgValue_144" to="icmp_ln24" fromId="144" toId="18">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="146" toId="19">
</dataflow>
<dataflow id="149" from="StgValue_148" to="empty" fromId="148" toId="19">
</dataflow>
<dataflow id="150" from="StgValue_148" to="empty" fromId="148" toId="19">
</dataflow>
<dataflow id="151" from="StgValue_148" to="empty" fromId="148" toId="19">
</dataflow>
<dataflow id="152" from="out_d_0" to="out_d" fromId="14" toId="20">
</dataflow>
<dataflow id="154" from="StgValue_153" to="out_d" fromId="153" toId="20">
</dataflow>
<dataflow id="155" from="icmp_ln24" to="br_ln24" fromId="18" toId="21">
</dataflow>
<dataflow id="156" from="out_d_0" to="zext_ln25" fromId="14" toId="22">
</dataflow>
<dataflow id="157" from="SeparableConv2D_2_b_s" to="SeparableConv2D_2_b_2" fromId="125" toId="23">
</dataflow>
<dataflow id="159" from="StgValue_158" to="SeparableConv2D_2_b_2" fromId="158" toId="23">
</dataflow>
<dataflow id="160" from="zext_ln25" to="SeparableConv2D_2_b_2" fromId="22" toId="23">
</dataflow>
<dataflow id="161" from="SeparableConv2D_2_b_2" to="SeparableConv2D_2_b_3" fromId="23" toId="24">
</dataflow>
<dataflow id="162" from="out_d_0" to="trunc_ln28" fromId="14" toId="25">
</dataflow>
<dataflow id="163" from="SeparableConv2D_2_b_2" to="SeparableConv2D_2_b_3" fromId="23" toId="27">
</dataflow>
<dataflow id="164" from="SeparableConv2D_2_b_3" to="zext_ln34" fromId="27" toId="28">
</dataflow>
<dataflow id="166" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln" fromId="165" toId="29">
</dataflow>
<dataflow id="167" from="trunc_ln28" to="shl_ln" fromId="25" toId="29">
</dataflow>
<dataflow id="169" from="StgValue_168" to="shl_ln" fromId="168" toId="29">
</dataflow>
<dataflow id="170" from="StgValue_129" to="i_0" fromId="129" toId="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="171" from="br_ln26" to="i_0" fromId="30" toId="31">
</dataflow>
<dataflow id="172" from="i" to="i_0" fromId="34" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="173" from="br_ln26" to="i_0" fromId="46" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="174" from="i_0" to="icmp_ln26" fromId="31" toId="32">
</dataflow>
<dataflow id="175" from="StgValue_144" to="icmp_ln26" fromId="144" toId="32">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecLoopTripCount" to="empty_27" fromId="146" toId="33">
</dataflow>
<dataflow id="177" from="StgValue_148" to="empty_27" fromId="148" toId="33">
</dataflow>
<dataflow id="178" from="StgValue_148" to="empty_27" fromId="148" toId="33">
</dataflow>
<dataflow id="179" from="StgValue_148" to="empty_27" fromId="148" toId="33">
</dataflow>
<dataflow id="180" from="i_0" to="i" fromId="31" toId="34">
</dataflow>
<dataflow id="181" from="StgValue_153" to="i" fromId="153" toId="34">
</dataflow>
<dataflow id="182" from="icmp_ln26" to="br_ln26" fromId="32" toId="35">
</dataflow>
<dataflow id="183" from="i_0" to="zext_ln28_3" fromId="31" toId="36">
</dataflow>
<dataflow id="184" from="zext_ln28_3" to="add_ln28" fromId="36" toId="37">
</dataflow>
<dataflow id="185" from="shl_ln" to="add_ln28" fromId="29" toId="37">
</dataflow>
<dataflow id="186" from="add_ln28" to="zext_ln28_4" fromId="37" toId="38">
</dataflow>
<dataflow id="187" from="SeparableConv2D_2_w_s" to="SeparableConv2D_2_w_2" fromId="126" toId="39">
</dataflow>
<dataflow id="188" from="StgValue_158" to="SeparableConv2D_2_w_2" fromId="158" toId="39">
</dataflow>
<dataflow id="189" from="zext_ln28_4" to="SeparableConv2D_2_w_2" fromId="38" toId="39">
</dataflow>
<dataflow id="190" from="SeparableConv2D_2_w_2" to="SeparableConv2D_2_w_3" fromId="39" toId="40">
</dataflow>
<dataflow id="191" from="SeparableConv2D_2_w_2" to="SeparableConv2D_2_w_3" fromId="39" toId="42">
</dataflow>
<dataflow id="192" from="i_0" to="zext_ln28" fromId="31" toId="43">
</dataflow>
<dataflow id="193" from="kernel_buffer_1" to="kernel_buffer_addr" fromId="12" toId="44">
</dataflow>
<dataflow id="194" from="StgValue_158" to="kernel_buffer_addr" fromId="158" toId="44">
</dataflow>
<dataflow id="195" from="zext_ln28" to="kernel_buffer_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="196" from="SeparableConv2D_2_w_3" to="store_ln28" fromId="42" toId="45">
</dataflow>
<dataflow id="197" from="kernel_buffer_addr" to="store_ln28" fromId="44" toId="45">
</dataflow>
<dataflow id="198" from="out_h" to="out_h_0" fromId="50" toId="47">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="199" from="br_ln0" to="out_h_0" fromId="67" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="200" from="StgValue_168" to="out_h_0" fromId="168" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="201" from="br_ln31" to="out_h_0" fromId="41" toId="47">
</dataflow>
<dataflow id="202" from="out_h_0" to="icmp_ln31" fromId="47" toId="48">
</dataflow>
<dataflow id="204" from="StgValue_203" to="icmp_ln31" fromId="203" toId="48">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecLoopTripCount" to="empty_28" fromId="146" toId="49">
</dataflow>
<dataflow id="207" from="StgValue_206" to="empty_28" fromId="206" toId="49">
</dataflow>
<dataflow id="208" from="StgValue_206" to="empty_28" fromId="206" toId="49">
</dataflow>
<dataflow id="209" from="StgValue_206" to="empty_28" fromId="206" toId="49">
</dataflow>
<dataflow id="210" from="out_h_0" to="out_h" fromId="47" toId="50">
</dataflow>
<dataflow id="212" from="StgValue_211" to="out_h" fromId="211" toId="50">
</dataflow>
<dataflow id="213" from="icmp_ln31" to="br_ln31" fromId="48" toId="51">
</dataflow>
<dataflow id="214" from="out_h_0" to="zext_ln37_7" fromId="47" toId="52">
</dataflow>
<dataflow id="215" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln2" fromId="165" toId="53">
</dataflow>
<dataflow id="216" from="out_h_0" to="shl_ln2" fromId="47" toId="53">
</dataflow>
<dataflow id="217" from="StgValue_168" to="shl_ln2" fromId="168" toId="53">
</dataflow>
<dataflow id="218" from="shl_ln2" to="zext_ln37_8" fromId="53" toId="54">
</dataflow>
<dataflow id="219" from="zext_ln37_8" to="sub_ln37" fromId="54" toId="55">
</dataflow>
<dataflow id="220" from="zext_ln37_7" to="sub_ln37" fromId="52" toId="55">
</dataflow>
<dataflow id="221" from="out_w" to="out_w_0" fromId="61" toId="58">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="222" from="br_ln33" to="out_w_0" fromId="92" toId="58">
<BackEdge/>
</dataflow>
<dataflow id="223" from="StgValue_168" to="out_w_0" fromId="168" toId="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="224" from="br_ln33" to="out_w_0" fromId="56" toId="58">
</dataflow>
<dataflow id="225" from="out_w_0" to="icmp_ln33" fromId="58" toId="59">
</dataflow>
<dataflow id="226" from="StgValue_203" to="icmp_ln33" fromId="203" toId="59">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecLoopTripCount" to="empty_29" fromId="146" toId="60">
</dataflow>
<dataflow id="228" from="StgValue_206" to="empty_29" fromId="206" toId="60">
</dataflow>
<dataflow id="229" from="StgValue_206" to="empty_29" fromId="206" toId="60">
</dataflow>
<dataflow id="230" from="StgValue_206" to="empty_29" fromId="206" toId="60">
</dataflow>
<dataflow id="231" from="out_w_0" to="out_w" fromId="58" toId="61">
</dataflow>
<dataflow id="232" from="StgValue_211" to="out_w" fromId="211" toId="61">
</dataflow>
<dataflow id="233" from="icmp_ln33" to="br_ln33" fromId="59" toId="62">
</dataflow>
<dataflow id="234" from="out_w_0" to="zext_ln35" fromId="58" toId="63">
</dataflow>
<dataflow id="235" from="sub_ln37" to="add_ln37" fromId="55" toId="64">
</dataflow>
<dataflow id="236" from="zext_ln35" to="add_ln37" fromId="63" toId="64">
</dataflow>
<dataflow id="237" from="add_ln37" to="sext_ln37" fromId="64" toId="65">
</dataflow>
<dataflow id="238" from="buffer" to="buffer_0" fromId="103" toId="68">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="239" from="br_ln35" to="buffer_0" fromId="104" toId="68">
<BackEdge/>
</dataflow>
<dataflow id="240" from="zext_ln34" to="buffer_0" fromId="28" toId="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="241" from="br_ln35" to="buffer_0" fromId="66" toId="68">
</dataflow>
<dataflow id="242" from="in_d" to="in_d_0" fromId="74" toId="69">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="243" from="br_ln35" to="in_d_0" fromId="104" toId="69">
<BackEdge/>
</dataflow>
<dataflow id="244" from="StgValue_129" to="in_d_0" fromId="129" toId="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="245" from="br_ln35" to="in_d_0" fromId="66" toId="69">
</dataflow>
<dataflow id="246" from="add_ln37_6" to="phi_mul" fromId="76" toId="70">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="247" from="br_ln35" to="phi_mul" fromId="104" toId="70">
<BackEdge/>
</dataflow>
<dataflow id="248" from="StgValue_134" to="phi_mul" fromId="134" toId="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="249" from="br_ln35" to="phi_mul" fromId="66" toId="70">
</dataflow>
<dataflow id="250" from="phi_mul" to="zext_ln35_3" fromId="70" toId="71">
</dataflow>
<dataflow id="251" from="in_d_0" to="icmp_ln35" fromId="69" toId="72">
</dataflow>
<dataflow id="252" from="StgValue_144" to="icmp_ln35" fromId="144" toId="72">
</dataflow>
<dataflow id="253" from="_ssdm_op_SpecLoopTripCount" to="empty_30" fromId="146" toId="73">
</dataflow>
<dataflow id="254" from="StgValue_148" to="empty_30" fromId="148" toId="73">
</dataflow>
<dataflow id="255" from="StgValue_148" to="empty_30" fromId="148" toId="73">
</dataflow>
<dataflow id="256" from="StgValue_148" to="empty_30" fromId="148" toId="73">
</dataflow>
<dataflow id="257" from="in_d_0" to="in_d" fromId="69" toId="74">
</dataflow>
<dataflow id="258" from="StgValue_153" to="in_d" fromId="153" toId="74">
</dataflow>
<dataflow id="259" from="icmp_ln35" to="br_ln35" fromId="72" toId="75">
</dataflow>
<dataflow id="260" from="phi_mul" to="add_ln37_6" fromId="70" toId="76">
</dataflow>
<dataflow id="261" from="StgValue_141" to="add_ln37_6" fromId="141" toId="76">
</dataflow>
<dataflow id="262" from="zext_ln35_3" to="add_ln37_1" fromId="71" toId="77">
</dataflow>
<dataflow id="263" from="sext_ln37" to="add_ln37_1" fromId="65" toId="77">
</dataflow>
<dataflow id="264" from="add_ln37_1" to="sext_ln37_7" fromId="77" toId="78">
</dataflow>
<dataflow id="265" from="sext_ln37_7" to="zext_ln37_6" fromId="78" toId="79">
</dataflow>
<dataflow id="266" from="input_r" to="input_addr" fromId="123" toId="80">
</dataflow>
<dataflow id="267" from="StgValue_158" to="input_addr" fromId="158" toId="80">
</dataflow>
<dataflow id="268" from="zext_ln37_6" to="input_addr" fromId="79" toId="80">
</dataflow>
<dataflow id="269" from="input_addr" to="input_load" fromId="80" toId="81">
</dataflow>
<dataflow id="271" from="_ssdm_op_BitSelect.i1.i23.i32" to="tmp" fromId="270" toId="82">
</dataflow>
<dataflow id="272" from="buffer_0" to="tmp" fromId="68" toId="82">
</dataflow>
<dataflow id="274" from="StgValue_273" to="tmp" fromId="273" toId="82">
</dataflow>
<dataflow id="275" from="buffer_0" to="trunc_ln42" fromId="68" toId="83">
</dataflow>
<dataflow id="276" from="tmp" to="xor_ln42" fromId="82" toId="84">
</dataflow>
<dataflow id="278" from="StgValue_277" to="xor_ln42" fromId="277" toId="84">
</dataflow>
<dataflow id="279" from="xor_ln42" to="select_ln42" fromId="84" toId="85">
</dataflow>
<dataflow id="281" from="StgValue_280" to="select_ln42" fromId="280" toId="85">
</dataflow>
<dataflow id="283" from="StgValue_282" to="select_ln42" fromId="282" toId="85">
</dataflow>
<dataflow id="284" from="select_ln42" to="and_ln43" fromId="85" toId="86">
</dataflow>
<dataflow id="285" from="trunc_ln42" to="and_ln43" fromId="83" toId="86">
</dataflow>
<dataflow id="286" from="zext_ln24" to="add_ln43" fromId="16" toId="87">
</dataflow>
<dataflow id="287" from="sext_ln37" to="add_ln43" fromId="65" toId="87">
</dataflow>
<dataflow id="288" from="add_ln43" to="sext_ln43" fromId="87" toId="88">
</dataflow>
<dataflow id="289" from="sext_ln43" to="zext_ln43" fromId="88" toId="89">
</dataflow>
<dataflow id="290" from="output_r" to="output_addr" fromId="124" toId="90">
</dataflow>
<dataflow id="291" from="StgValue_158" to="output_addr" fromId="158" toId="90">
</dataflow>
<dataflow id="292" from="zext_ln43" to="output_addr" fromId="89" toId="90">
</dataflow>
<dataflow id="293" from="and_ln43" to="store_ln43" fromId="86" toId="91">
</dataflow>
<dataflow id="294" from="output_addr" to="store_ln43" fromId="90" toId="91">
</dataflow>
<dataflow id="295" from="input_addr" to="input_load" fromId="80" toId="93">
</dataflow>
<dataflow id="296" from="in_d_0" to="zext_ln37" fromId="69" toId="94">
</dataflow>
<dataflow id="297" from="kernel_buffer_1" to="kernel_buffer_addr_2" fromId="12" toId="95">
</dataflow>
<dataflow id="298" from="StgValue_158" to="kernel_buffer_addr_2" fromId="158" toId="95">
</dataflow>
<dataflow id="299" from="zext_ln37" to="kernel_buffer_addr_2" fromId="94" toId="95">
</dataflow>
<dataflow id="300" from="kernel_buffer_addr_2" to="kernel_buffer_load" fromId="95" toId="96">
</dataflow>
<dataflow id="301" from="input_load" to="sext_ln37_8" fromId="93" toId="97">
</dataflow>
<dataflow id="302" from="kernel_buffer_addr_2" to="kernel_buffer_load" fromId="95" toId="98">
</dataflow>
<dataflow id="303" from="kernel_buffer_load" to="sext_ln37_10" fromId="98" toId="99">
</dataflow>
<dataflow id="304" from="sext_ln37_8" to="mul_ln37" fromId="97" toId="100">
</dataflow>
<dataflow id="305" from="sext_ln37_10" to="mul_ln37" fromId="99" toId="100">
</dataflow>
<dataflow id="307" from="_ssdm_op_PartSelect.i18.i31.i32.i32" to="tmp_2" fromId="306" toId="101">
</dataflow>
<dataflow id="308" from="mul_ln37" to="tmp_2" fromId="100" toId="101">
</dataflow>
<dataflow id="310" from="StgValue_309" to="tmp_2" fromId="309" toId="101">
</dataflow>
<dataflow id="312" from="StgValue_311" to="tmp_2" fromId="311" toId="101">
</dataflow>
<dataflow id="313" from="tmp_2" to="sext_ln37_9" fromId="101" toId="102">
</dataflow>
<dataflow id="314" from="buffer_0" to="buffer" fromId="68" toId="103">
</dataflow>
<dataflow id="315" from="sext_ln37_9" to="buffer" fromId="102" toId="103">
</dataflow>
<dataflow id="316" from="icmp_ln24" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="317" from="icmp_ln26" to="StgValue_4" fromId="32" toId="4">
</dataflow>
<dataflow id="318" from="icmp_ln31" to="StgValue_6" fromId="48" toId="6">
</dataflow>
<dataflow id="319" from="icmp_ln33" to="StgValue_7" fromId="59" toId="7">
</dataflow>
<dataflow id="320" from="icmp_ln35" to="StgValue_8" fromId="72" toId="8">
</dataflow>
</dataflows>


</stg>
