# Verification-Journey ğŸ› ï¸ğŸ”
*A hands-on repository documenting my progression in digital design and verification through academic projects and self-study*


## ğŸ“Œ Overview
This repository chronicles my learning path in:
- **Digital Design** (College workshop implementations)  
- **Verification Methodologies** (Self-study from industry standards)  

## Key goals:
âœ… Master SystemVerilog for verification  
âœ… Build synthesizable RTL designs  
âœ… Develop professional verification IP  
âœ… Bridge theory and industry practices 
