[*]
[*] GTKWave Analyzer v3.3.98 (w)1999-2019 BSI
[*] Fri Jan  3 10:32:41 2020
[*]
[dumpfile] "/build/test/build/vunit_out/test_output/lib.tb_feature.err_capt_data_bit_36b01b910468ea45d39f50386a4eb5ab54cd6ffa/ghdl/wave.ghw"
[dumpfile_mtime] "Fri Jan  3 10:32:41 2020"
[dumpfile_size] 106249708
[savefile] "/build/test/wave_files/feature_err_capt_sof.gtkw"
[timestart] 35010000000
[size] 1853 1025
[pos] -101 -101
*-31.000000 40944094000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] top.
[treeopen] top.tb_feature.
[treeopen] top.tb_feature.test_comp.
[treeopen] top.tb_feature.test_comp.g_inst[1].
[treeopen] top.tb_feature.test_comp.g_inst[1].can_inst.
[treeopen] top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.
[treeopen] top.tb_feature.test_comp.g_inst[2].
[treeopen] top.tb_feature.test_comp.g_inst[2].can_inst.
[treeopen] top.tb_feature.test_comp.g_inst[2].can_inst.can_core_inst.
[treeopen] top.tb_feature.test_comp.g_inst[2].can_inst.can_core_inst.operation_control_inst.
[treeopen] top.tb_feature.test_comp.g_inst[2].can_inst.can_core_inst.protocol_control_inst.
[sst_width] 399
[signals_width] 262
[sst_expanded] 1
[sst_vpaned_height] 629
@200
-Node 1
@28
top.tb_feature.test_comp.g_inst[1].can_inst.can_tx
top.tb_feature.test_comp.g_inst[1].can_inst.can_rx
@420
top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.protocol_control_fsm_inst.curr_state
@28
top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.pc_rx_trigger
top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.tx_trigger
top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.protocol_control_fsm_inst.err_frm_req
top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.protocol_control_fsm_inst.is_sof
@22
#{top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.erc_capture[7:0]} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.erc_capture[7] top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.erc_capture[6] top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.erc_capture[5] top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.erc_capture[4] top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.erc_capture[3] top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.erc_capture[2] top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.erc_capture[1] top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.erc_capture[0]
@28
#{top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.err_type_q[2:0]} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.err_type_q[2] top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.err_type_q[1] top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.err_type_q[0]
top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.err_frm_req_i
@22
#{top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.err_pos_q[4:0]} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.err_pos_q[4] top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.err_pos_q[3] top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.err_pos_q[2] top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.err_pos_q[1] top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.err_detector_inst.err_pos_q[0]
@420
top.tb_feature.test_comp.bl_force
@28
top.tb_feature.test_comp.bl_inject
top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.form_err
top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.protocol_control_inst.bit_err
top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.rec_is_rtr
top.tb_feature.test_comp.g_inst[1].can_inst.can_core_inst.is_data
@200
-Node 2
@28
top.tb_feature.test_comp.g_inst[2].can_inst.can_rx
top.tb_feature.test_comp.g_inst[2].can_inst.can_tx
@420
top.tb_feature.test_comp.g_inst[2].can_inst.can_core_inst.protocol_control_inst.protocol_control_fsm_inst.curr_state
@421
top.tb_feature.test_comp.g_inst[2].can_inst.can_core_inst.operation_control_inst.curr_state
[pattern_trace] 1
[pattern_trace] 0
