INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17149/Documents/CECS361_GroupProject/ALU_rio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17149/Documents/CECS361_GroupProject/sseg_sources/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17149/Documents/CECS361_GroupProject/Memory_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17149/Documents/CECS361_GroupProject/Top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17149/Documents/CECS361_GroupProject/sseg_sources/anode_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anode_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17149/Documents/CECS361_GroupProject/CECS361_GroupProject.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17149/Documents/CECS361_GroupProject/sseg_sources/hex_to_sseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_to_sseg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17149/Documents/CECS361_GroupProject/CECS361_GroupProject.srcs/sources_1/new/memory2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17149/Documents/CECS361_GroupProject/sseg_sources/rotate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rotate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17149/Documents/CECS361_GroupProject/sseg_sources/top_level_sseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSEG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17149/Documents/CECS361_GroupProject/CECS361_GroupProject.srcs/sim_1/new/sanity_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sanity_check
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [C:/Users/17149/Documents/CECS361_GroupProject/CECS361_GroupProject.srcs/sim_1/new/sanity_check.v:46]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [C:/Users/17149/Documents/CECS361_GroupProject/CECS361_GroupProject.srcs/sim_1/new/sanity_check.v:53]
