# risc-v_single_cycle_processor

This repository contains the implementation of a **RISC-V RV32I single-cycle processor** written in **SystemVerilog**.  
It was developed as part of my Design Verification (DV) Engineer training, with a focus on RTL design, verification, and computer architecture.

---

## ğŸ“š Overview
The processor implements the **RV32I base instruction set architecture (ISA)** of RISC-V.  
It follows a **single-cycle datapath design**, where each instruction is fetched, decoded, executed, and completed in one clock cycle.

---

## ğŸš€ Features
- âœ… Supports **RISC-V RV32I** instructions
- âœ… **Single-cycle datapath**
- âœ… **ALU** supporting arithmetic and logic operations
- âœ… **Register file** with 32 registers (x0â€“x31)
- âœ… **Instruction memory** (initialized from `instr.mem`)
- âœ… **Data memory** for load/store instructions
- âœ… **Control unit** for decoding instructions
- âœ… Testbench included for simulation

---

## ğŸ“‚ Repository Structure
```

riscv-single-cycle-processor/
â”‚
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ rtl/              # RTL modules and top-level design
â”‚   â”‚   â”œâ”€â”€ alu.sv
â”‚   â”‚   â”œâ”€â”€ control\_unit.sv
â”‚   â”‚   â”œâ”€â”€ regfile.sv
â”‚   â”‚   â”œâ”€â”€ instr\_mem.sv
â”‚   â”‚   â”œâ”€â”€ data\_mem.sv
â”‚   â”‚   â””â”€â”€ top.sv
â”‚   â”‚
â”‚   â”œâ”€â”€ tb/               # Testbench
â”‚   â”‚   â””â”€â”€ top\_tb.sv
â”‚   â”‚
â”‚   â””â”€â”€ hex\_file/         # Instruction memory initialization
â”‚       â””â”€â”€ instr.mem
â”‚
â””â”€â”€ README.md

````

---

## â–¶ï¸ Simulation Guide

### ğŸ”¹ Using Xilinx Vivado
```tcl
# Compile RTL + TB
xvlog src/rtl/*.sv src/tb/*.sv

# Elaborate the top-level testbench
xelab top_tb -s top_sim

# Run the simulation
xsim top_sim --runall
````

### ğŸ”¹ Using Cadence Xcelium

```bash
xrun -sv src/rtl/*.sv src/tb/*.sv
```

### ğŸ”¹ Instruction Memory

The program to be executed is stored in **hex format** inside:

```
src/hex_file/instr.mem
```

This file is preloaded into the instruction memory during simulation.

---

## ğŸ–¼ï¸ Datapath Diagram (Conceptual)


![RISC-V Single Cycle Datapath](docs/datapath.png)

---

## ğŸ“Œ Future Improvements

* Add **5-stage pipelining** (IF, ID, EX, MEM, WB).[done](https://github.com/Ali-975/rv32i-5-stage-pipelined-processor/commit/08cee43783c2a093c5489a0821a3658e63fe5d8b)
* Implement **branch prediction**
* Add **hazard detection and forwarding**
* FPGA implementation on **Nexys A7 board**
* UVM-based verification environment

---

## ğŸ“œ License

This project is for **educational purposes** as part of DV Engineer training.
Feel free to fork and extend for your own learning.

---

## âœï¸ Author

**Muddassir Ali Siddiqui**

DV Engineer Trainee

NCDC Islamabad
