timestamp 1678373424
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_99486525_X1_Y1_1678373049_1678373049 PMOS_S_99486525_X1_Y1_1678373049_1678373049_0 1 0 0 0 1 1512
use NMOS_S_48172527_X1_Y1_1678373048_1678373049 NMOS_S_48172527_X1_Y1_1678373048_1678373049_0 1 0 0 0 -1 1512
node "m1_54_560#" 5 875.944 54 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
node "li_61_1411#" 52 172.343 61 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10100 504 7616 496 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "li_61_1411#" "m1_54_560#" 110.718
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/a_200_252#" "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/w_0_0#" 3.40916
cap "NMOS_S_48172527_X1_Y1_1678373048_1678373049_0/a_147_483#" "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/w_0_0#" 18.7641
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/a_230_483#" "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/a_200_252#" 36.2764
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/a_230_483#" "NMOS_S_48172527_X1_Y1_1678373048_1678373049_0/a_147_483#" 22.1194
cap "NMOS_S_48172527_X1_Y1_1678373048_1678373049_0/a_147_483#" "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/a_200_252#" 192.114
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/w_0_0#" "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/a_230_483#" 33.1285
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/w_0_0#" "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/a_200_252#" 283.12
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/w_0_0#" "NMOS_S_48172527_X1_Y1_1678373048_1678373049_0/a_147_483#" 30.5211
cap "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/a_200_252#" "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/a_230_483#" 28.1851
cap "NMOS_S_48172527_X1_Y1_1678373048_1678373049_0/a_147_483#" "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/a_230_483#" 5.4743
cap "NMOS_S_48172527_X1_Y1_1678373048_1678373049_0/a_147_483#" "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/a_200_252#" 0.473147
merge "NMOS_S_48172527_X1_Y1_1678373048_1678373049_0/a_147_483#" "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/VSUBS" "VSUBS"
merge "NMOS_S_48172527_X1_Y1_1678373048_1678373049_0/a_200_252#" "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/a_200_252#" -741.609 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/a_200_252#" "m1_54_560#"
merge "NMOS_S_48172527_X1_Y1_1678373048_1678373049_0/a_230_483#" "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/a_230_483#" -196.061 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7616 -496 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/a_230_483#" "li_61_1411#"
