# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.1 linux_x86_64 Apr 19 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# vsim -gui -voptargs="+acc=rtl" -work work comb_divider_tb 
# Start time: 15:32:22 on Apr 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
# Loading work.comb_divider(fast)
add wave -position insertpoint  \
sim:/comb_divider_tb/div/a \
sim:/comb_divider_tb/div/b \
sim:/comb_divider_tb/div/quotient \
sim:/comb_divider_tb/div/remainder \
sim:/comb_divider_tb/div/partial
run -all
# partial: 00000x
# partial: 000001
# ** Note: $stop    : comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:33:10 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 15:33:10 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/comb_divider_tb/div/a'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/comb_divider_tb/div/b'. 
run -all
# partial: 111111
# partial: xxxxxx
# partial: xxxxxx
# partial: xxxxxx
# partial: xxxxxx
# partial: xxxxxx
# partial: xxxxxx
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:37:44 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# ** Error: (vlog-13069) /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv(21): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv(27): near "=": syntax error, unexpected '='.
# ** Error: /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv(27): (vlog-13205) Syntax error found in the scope following 'partial'. Is there a missing '::'?
# -- Compiling module comb_divider_tb
# End time: 15:37:45 on Apr 06,2025, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:37:59 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# ** Error: /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv(19): (vlog-2110) Illegal reference to net "a".
# ** Error: /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv(23): (vlog-2110) Illegal reference to net "a".
# -- Compiling module comb_divider_tb
# End time: 15:37:59 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:39:47 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 15:39:47 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
add wave -position end  sim:/comb_divider_tb/div/aa
add wave -position end  sim:/comb_divider_tb/div/bb
add wave -position 0  sim:/comb_divider_tb/a
add wave -position 1  sim:/comb_divider_tb/b
run -all
# partial: xxxxxx
# partial: xxxxxx
# partial: xxxxxx
# partial: xxxxxx
# partial: xxxxxx
# partial: xxxxxx
# partial: xxxxxx
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:40:43 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 15:40:43 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# partial: 111111
# partial: 000001
# partial: 000001
# partial: 000001
# partial: 000000
# partial: 111110
# partial: 111110
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 15:47:23 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 15:47:23 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# partial: 001000
# partial: 011000
# partial: 011000
# partial: 011001
# partial: 011010
# partial: 011100
# partial: 100000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 16:05:20 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 16:05:20 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# partial: 111110
# partial: 111111
# partial: 000001
# partial: 111111
# partial: 000001
# partial: 111111
# partial: 000001
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 16:06:15 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 16:06:15 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# partial: 111010
# partial: 111011
# partial: 111101
# partial: 000001
# partial: 111011
# partial: 111101
# partial: 000001
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 16:06:52 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 16:06:52 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# partial: 111101
# partial: 111101
# partial: 111110
# partial: 111111
# partial: 000001
# partial: 111111
# partial: 000001
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 16:07:25 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 16:07:25 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# partial: 111110
# partial: 111111
# partial: 000001
# partial: 111111
# partial: 000001
# partial: 111111
# partial: 000001
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 16:08:17 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 16:08:17 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# partial: 001000
# partial: 011001
# partial: 011010
# partial: 011100
# partial: 100000
# partial: 011000
# partial: 011000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 16:09:17 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 16:09:17 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# partial: 001001
# partial: 011010
# partial: 011100
# partial: 100000
# partial: 011000
# partial: 011000
# partial: 011000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 16:24:29 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 16:24:29 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.comb_divider_tb(fast)
run -all
# partial: 001001
# partial: 011010
# partial: 011100
# partial: 100000
# partial: 011000
# partial: 011000
# partial: 011000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 16:25:23 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 16:25:23 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# b: 1000
# b: 1000
# b: 1000
# b: 1000
# b: 1000
# b: 1000
# b: 1000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 16:25:49 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 16:25:49 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# b: 010001
# b: 100010
# b: 100100
# b: 101000
# b: 100000
# b: 100000
# b: 100000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 16:26:56 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 16:26:56 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# partial: 001001, b: 1000, result: 010001
# partial: 011010, b: 1000, result: 100010
# partial: 011100, b: 1000, result: 100100
# partial: 100000, b: 1000, result: 101000
# partial: 011000, b: 1000, result: 100000
# partial: 011000, b: 1000, result: 100000
# partial: 011000, b: 1000, result: 100000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 16:27:43 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 16:27:43 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# partial: 000001, b: 1000, result: 001001
# partial: 010010, b: 1000, result: 011010
# partial: 010100, b: 1000, result: 011100
# partial: 011000, b: 1000, result: 100000
# partial: 010000, b: 1000, result: 011000
# partial: 010000, b: 1000, result: 011000
# partial: 010000, b: 1000, result: 011000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 16:28:13 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 16:28:13 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# partial: 000001, b: 1000, result: 111001
# partial: 010010, b: 1000, result: 001010
# partial: 010100, b: 1000, result: 001100
# partial: 011000, b: 1000, result: 010000
# partial: 010000, b: 1000, result: 001000
# partial: 010000, b: 1000, result: 001000
# partial: 010000, b: 1000, result: 001000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 16:44:00 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 16:44:00 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# partial: 000001, b: 1000, result: 111001, result: 001001
# partial: 010010, b: 1000, result: 001010, result: 011010
# partial: 010100, b: 1000, result: 001100, result: 011100
# partial: 011000, b: 1000, result: 010000, result: 100000
# partial: 010000, b: 1000, result: 001000, result: 011000
# partial: 010000, b: 1000, result: 001000, result: 011000
# partial: 010000, b: 1000, result: 001000, result: 011000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 16:44:34 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 16:44:34 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.comb_divider_tb(fast)
run -all
# partial: 000001, b: 1000, result: 111001, result: 001001
# partial: 010010, b: 1000, result: 001010, result: 011010
# partial: 010100, b: 1000, result: 001100, result: 011100
# partial: 011000, b: 1000, result: 010000, result: 100000
# partial: 010000, b: 1000, result: 001000, result: 011000
# partial: 010000, b: 1000, result: 001000, result: 011000
# partial: 010000, b: 1000, result: 001000, result: 011000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 16:57:27 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 16:57:27 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# partial: 000001, b: 111000, result: 001001, result: 001001
# partial: 010010, b: 111000, result: 011010, result: 011010
# partial: 010100, b: 111000, result: 011100, result: 011100
# partial: 011000, b: 111000, result: 100000, result: 100000
# partial: 010000, b: 111000, result: 011000, result: 011000
# partial: 010000, b: 111000, result: 011000, result: 011000
# partial: 010000, b: 111000, result: 011000, result: 011000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 17:01:05 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 17:01:05 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# partial: 000001, b: 001000, result: 111001, result: 001001
# partial: 010010, b: 001000, result: 001010, result: 011010
# partial: 010100, b: 001000, result: 001100, result: 011100
# partial: 011000, b: 001000, result: 010000, result: 100000
# partial: 010000, b: 001000, result: 001000, result: 011000
# partial: 010000, b: 001000, result: 001000, result: 011000
# partial: 010000, b: 001000, result: 001000, result: 011000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 17:04:06 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 17:04:06 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# partial: 000001, b: 001000, result: 111001, result: 001001
# partial: 000010, b: 001000, result: 111010, result: 001010
# partial: 000100, b: 001000, result: 111100, result: 001100
# partial: 001000, b: 001000, result: 000000, result: 010000
# partial: 000000, b: 001000, result: 111000, result: 001000
# partial: 000000, b: 001000, result: 111000, result: 001000
# partial: 000000, b: 001000, result: 111000, result: 001000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 17:14:43 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 17:14:43 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 17:40:20 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 17:40:20 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.comb_divider_tb(fast)
run -all
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 17:41:36 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 17:41:36 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# quotient: 00010000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 17:42:03 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 17:42:03 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# b: 1000, b: 001000, b: 111000
# quotient: 00000010
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 19:02:02 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 19:02:03 on Apr 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# b: 1001, b: 001001, b: 111001
# b: 1001, b: 001001, b: 111001
# b: 1001, b: 001001, b: 111001
# b: 1001, b: 001001, b: 111001
# b: 1001, b: 001001, b: 111001
# b: 1001, b: 001001, b: 111001
# b: 1001, b: 001001, b: 111001
# quotient: 00001110
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 19:09:17 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# ** Error: /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv(16): (vlog-2730) Undefined variable: 'aa'.
# -- Compiling module comb_divider_tb
# End time: 19:09:18 on Apr 06,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 19:09:27 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 19:09:27 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/comb_divider_tb/div/aa'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/comb_divider_tb/div/bb'. 
run -all
# quotient: 0xxxxxxx
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 19:12:02 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv 
# -- Compiling module comb_divider
# 
# Top level modules:
# 	comb_divider
# End time: 19:12:02 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 19:12:02 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 19:12:03 on Apr 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# quotient: 00010101
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 19:14:00 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv 
# -- Compiling module comb_divider
# 
# Top level modules:
# 	comb_divider
# End time: 19:14:00 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 19:14:02 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 19:14:02 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# quotient: 00001110
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 19:35:39 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider.sv 
# -- Compiling module comb_divider
# 
# Top level modules:
# 	comb_divider
# End time: 19:35:39 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 19:35:40 on Apr 06,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv 
# -- Compiling module comb_divider_tb
# 
# Top level modules:
# 	comb_divider_tb
# End time: 19:35:40 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_divider_tb(fast)
run -all
# quotient: 00001000
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv(15)
#    Time: 10 us  Iteration: 0  Instance: /comb_divider_tb
# Break in Module comb_divider_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_divider/comb_divider_tb.sv line 15
