
F4Disc-00c-helloworld-sizeof.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000083c4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  0800854c  0800854c  0001854c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008578  08008578  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08008578  08008578  00018578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008580  08008580  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008580  08008580  00018580  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008584  08008584  00018584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08008588  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          00000984  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000a00  20000a00  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 14 .debug_info   00017c10  00000000  00000000  000200ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003b71  00000000  00000000  00037cff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001328  00000000  00000000  0003b870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ec4  00000000  00000000  0003cb98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000238d0  00000000  00000000  0003da5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000195be  00000000  00000000  0006132c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cd532  00000000  00000000  0007a8ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005370  00000000  00000000  00147e1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007e  00000000  00000000  0014d18c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008534 	.word	0x08008534

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	08008534 	.word	0x08008534

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b970 	b.w	80004c0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	460f      	mov	r7, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4694      	mov	ip, r2
 800020c:	d965      	bls.n	80002da <__udivmoddi4+0xe2>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b143      	cbz	r3, 8000226 <__udivmoddi4+0x2e>
 8000214:	fa02 fc03 	lsl.w	ip, r2, r3
 8000218:	f1c3 0220 	rsb	r2, r3, #32
 800021c:	409f      	lsls	r7, r3
 800021e:	fa20 f202 	lsr.w	r2, r0, r2
 8000222:	4317      	orrs	r7, r2
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022a:	fa1f f58c 	uxth.w	r5, ip
 800022e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e 7711 	mls	r7, lr, r1, r7
 8000238:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800023c:	fb01 f005 	mul.w	r0, r1, r5
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x62>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 800024c:	f080 811c 	bcs.w	8000488 <__udivmoddi4+0x290>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8119 	bls.w	8000488 <__udivmoddi4+0x290>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	b2a4      	uxth	r4, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026a:	fb00 f505 	mul.w	r5, r0, r5
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x90>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x294>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x294>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	1b64      	subs	r4, r4, r5
 800028e:	2100      	movs	r1, #0
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa2>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xbc>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ed 	beq.w	8000482 <__udivmoddi4+0x28a>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d149      	bne.n	8000350 <__udivmoddi4+0x158>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xce>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2be>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4617      	mov	r7, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa2>
 80002d4:	e9c6 4700 	strd	r4, r7, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa2>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xe6>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x210>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ee:	fa1f fe8c 	uxth.w	lr, ip
 80002f2:	2101      	movs	r1, #1
 80002f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80002f8:	fb07 2015 	mls	r0, r7, r5, r2
 80002fc:	0c22      	lsrs	r2, r4, #16
 80002fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000302:	fb0e f005 	mul.w	r0, lr, r5
 8000306:	4290      	cmp	r0, r2
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x124>
 800030a:	eb1c 0202 	adds.w	r2, ip, r2
 800030e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4290      	cmp	r0, r2
 8000316:	f200 80cb 	bhi.w	80004b0 <__udivmoddi4+0x2b8>
 800031a:	4645      	mov	r5, r8
 800031c:	1a12      	subs	r2, r2, r0
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb2 f0f7 	udiv	r0, r2, r7
 8000324:	fb07 2210 	mls	r2, r7, r0, r2
 8000328:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032c:	fb0e fe00 	mul.w	lr, lr, r0
 8000330:	45a6      	cmp	lr, r4
 8000332:	d908      	bls.n	8000346 <__udivmoddi4+0x14e>
 8000334:	eb1c 0404 	adds.w	r4, ip, r4
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0x14c>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f200 80bb 	bhi.w	80004ba <__udivmoddi4+0x2c2>
 8000344:	4610      	mov	r0, r2
 8000346:	eba4 040e 	sub.w	r4, r4, lr
 800034a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034e:	e79f      	b.n	8000290 <__udivmoddi4+0x98>
 8000350:	f1c1 0720 	rsb	r7, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 fc07 	lsr.w	ip, r2, r7
 800035a:	ea4c 0c03 	orr.w	ip, ip, r3
 800035e:	fa05 f401 	lsl.w	r4, r5, r1
 8000362:	fa20 f307 	lsr.w	r3, r0, r7
 8000366:	40fd      	lsrs	r5, r7
 8000368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	fb09 5518 	mls	r5, r9, r8, r5
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb08 f50e 	mul.w	r5, r8, lr
 8000384:	42a5      	cmp	r5, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	fa00 f001 	lsl.w	r0, r0, r1
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1c 0404 	adds.w	r4, ip, r4
 8000394:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000398:	f080 8088 	bcs.w	80004ac <__udivmoddi4+0x2b4>
 800039c:	42a5      	cmp	r5, r4
 800039e:	f240 8085 	bls.w	80004ac <__udivmoddi4+0x2b4>
 80003a2:	f1a8 0802 	sub.w	r8, r8, #2
 80003a6:	4464      	add	r4, ip
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	b29d      	uxth	r5, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1c 0404 	adds.w	r4, ip, r4
 80003c4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80003c8:	d26c      	bcs.n	80004a4 <__udivmoddi4+0x2ac>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	d96a      	bls.n	80004a4 <__udivmoddi4+0x2ac>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	4464      	add	r4, ip
 80003d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003d6:	fba3 9502 	umull	r9, r5, r3, r2
 80003da:	eba4 040e 	sub.w	r4, r4, lr
 80003de:	42ac      	cmp	r4, r5
 80003e0:	46c8      	mov	r8, r9
 80003e2:	46ae      	mov	lr, r5
 80003e4:	d356      	bcc.n	8000494 <__udivmoddi4+0x29c>
 80003e6:	d053      	beq.n	8000490 <__udivmoddi4+0x298>
 80003e8:	b156      	cbz	r6, 8000400 <__udivmoddi4+0x208>
 80003ea:	ebb0 0208 	subs.w	r2, r0, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	fa04 f707 	lsl.w	r7, r4, r7
 80003f6:	40ca      	lsrs	r2, r1
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	4317      	orrs	r7, r2
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	4618      	mov	r0, r3
 8000402:	2100      	movs	r1, #0
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	f1c3 0120 	rsb	r1, r3, #32
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	fa20 f201 	lsr.w	r2, r0, r1
 8000414:	fa25 f101 	lsr.w	r1, r5, r1
 8000418:	409d      	lsls	r5, r3
 800041a:	432a      	orrs	r2, r5
 800041c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000420:	fa1f fe8c 	uxth.w	lr, ip
 8000424:	fbb1 f0f7 	udiv	r0, r1, r7
 8000428:	fb07 1510 	mls	r5, r7, r0, r1
 800042c:	0c11      	lsrs	r1, r2, #16
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	fb00 f50e 	mul.w	r5, r0, lr
 8000436:	428d      	cmp	r5, r1
 8000438:	fa04 f403 	lsl.w	r4, r4, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x258>
 800043e:	eb1c 0101 	adds.w	r1, ip, r1
 8000442:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000446:	d22f      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 8000448:	428d      	cmp	r5, r1
 800044a:	d92d      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800044c:	3802      	subs	r0, #2
 800044e:	4461      	add	r1, ip
 8000450:	1b49      	subs	r1, r1, r5
 8000452:	b292      	uxth	r2, r2
 8000454:	fbb1 f5f7 	udiv	r5, r1, r7
 8000458:	fb07 1115 	mls	r1, r7, r5, r1
 800045c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000460:	fb05 f10e 	mul.w	r1, r5, lr
 8000464:	4291      	cmp	r1, r2
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x282>
 8000468:	eb1c 0202 	adds.w	r2, ip, r2
 800046c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000470:	d216      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 8000472:	4291      	cmp	r1, r2
 8000474:	d914      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000476:	3d02      	subs	r5, #2
 8000478:	4462      	add	r2, ip
 800047a:	1a52      	subs	r2, r2, r1
 800047c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000480:	e738      	b.n	80002f4 <__udivmoddi4+0xfc>
 8000482:	4631      	mov	r1, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xa2>
 8000488:	4639      	mov	r1, r7
 800048a:	e6e6      	b.n	800025a <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x90>
 8000490:	4548      	cmp	r0, r9
 8000492:	d2a9      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000494:	ebb9 0802 	subs.w	r8, r9, r2
 8000498:	eb65 0e0c 	sbc.w	lr, r5, ip
 800049c:	3b01      	subs	r3, #1
 800049e:	e7a3      	b.n	80003e8 <__udivmoddi4+0x1f0>
 80004a0:	4645      	mov	r5, r8
 80004a2:	e7ea      	b.n	800047a <__udivmoddi4+0x282>
 80004a4:	462b      	mov	r3, r5
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a8:	4640      	mov	r0, r8
 80004aa:	e7d1      	b.n	8000450 <__udivmoddi4+0x258>
 80004ac:	46d0      	mov	r8, sl
 80004ae:	e77b      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e732      	b.n	800031c <__udivmoddi4+0x124>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xd8>
 80004ba:	4464      	add	r4, ip
 80004bc:	3802      	subs	r0, #2
 80004be:	e742      	b.n	8000346 <__udivmoddi4+0x14e>

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c4:	b590      	push	{r4, r7, lr}
 80004c6:	b085      	sub	sp, #20
 80004c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ca:	f000 fc81 	bl	8000dd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004ce:	f000 f82d 	bl	800052c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d2:	f000 f953 	bl	800077c <MX_GPIO_Init>
  MX_I2C1_Init();
 80004d6:	f000 f893 	bl	8000600 <MX_I2C1_Init>
  MX_I2S3_Init();
 80004da:	f000 f8bf 	bl	800065c <MX_I2S3_Init>
  MX_SPI1_Init();
 80004de:	f000 f8ed 	bl	80006bc <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004e2:	f007 fbd3 	bl	8007c8c <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 80004e6:	f000 f91f 	bl	8000728 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t message[]="hello world \n\r";
 80004ea:	4b0d      	ldr	r3, [pc, #52]	; (8000520 <main+0x5c>)
 80004ec:	463c      	mov	r4, r7
 80004ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80004f0:	c407      	stmia	r4!, {r0, r1, r2}
 80004f2:	8023      	strh	r3, [r4, #0]
 80004f4:	3402      	adds	r4, #2
 80004f6:	0c1b      	lsrs	r3, r3, #16
 80004f8:	7023      	strb	r3, [r4, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80004fa:	f007 fbed 	bl	8007cd8 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80004fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000502:	4808      	ldr	r0, [pc, #32]	; (8000524 <main+0x60>)
 8000504:	f000 ffc1 	bl	800148a <HAL_GPIO_TogglePin>
    HAL_UART_Transmit(&huart2, message, sizeof(message)-1, HAL_MAX_DELAY);
 8000508:	4639      	mov	r1, r7
 800050a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800050e:	220e      	movs	r2, #14
 8000510:	4805      	ldr	r0, [pc, #20]	; (8000528 <main+0x64>)
 8000512:	f004 f871 	bl	80045f8 <HAL_UART_Transmit>
    HAL_Delay(500);
 8000516:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800051a:	f000 fccb 	bl	8000eb4 <HAL_Delay>
    MX_USB_HOST_Process();
 800051e:	e7ec      	b.n	80004fa <main+0x36>
 8000520:	0800854c 	.word	0x0800854c
 8000524:	40020c00 	.word	0x40020c00
 8000528:	2000018c 	.word	0x2000018c

0800052c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b094      	sub	sp, #80	; 0x50
 8000530:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000532:	f107 0320 	add.w	r3, r7, #32
 8000536:	2230      	movs	r2, #48	; 0x30
 8000538:	2100      	movs	r1, #0
 800053a:	4618      	mov	r0, r3
 800053c:	f007 ff6a 	bl	8008414 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000540:	f107 030c 	add.w	r3, r7, #12
 8000544:	2200      	movs	r2, #0
 8000546:	601a      	str	r2, [r3, #0]
 8000548:	605a      	str	r2, [r3, #4]
 800054a:	609a      	str	r2, [r3, #8]
 800054c:	60da      	str	r2, [r3, #12]
 800054e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000550:	2300      	movs	r3, #0
 8000552:	60bb      	str	r3, [r7, #8]
 8000554:	4b28      	ldr	r3, [pc, #160]	; (80005f8 <SystemClock_Config+0xcc>)
 8000556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000558:	4a27      	ldr	r2, [pc, #156]	; (80005f8 <SystemClock_Config+0xcc>)
 800055a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800055e:	6413      	str	r3, [r2, #64]	; 0x40
 8000560:	4b25      	ldr	r3, [pc, #148]	; (80005f8 <SystemClock_Config+0xcc>)
 8000562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000568:	60bb      	str	r3, [r7, #8]
 800056a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800056c:	2300      	movs	r3, #0
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	4b22      	ldr	r3, [pc, #136]	; (80005fc <SystemClock_Config+0xd0>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4a21      	ldr	r2, [pc, #132]	; (80005fc <SystemClock_Config+0xd0>)
 8000576:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800057a:	6013      	str	r3, [r2, #0]
 800057c:	4b1f      	ldr	r3, [pc, #124]	; (80005fc <SystemClock_Config+0xd0>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000584:	607b      	str	r3, [r7, #4]
 8000586:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000588:	2301      	movs	r3, #1
 800058a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800058c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000590:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000592:	2302      	movs	r3, #2
 8000594:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000596:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800059a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800059c:	2308      	movs	r3, #8
 800059e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005a0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80005a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005a6:	2302      	movs	r3, #2
 80005a8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005aa:	2307      	movs	r3, #7
 80005ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ae:	f107 0320 	add.w	r3, r7, #32
 80005b2:	4618      	mov	r0, r3
 80005b4:	f003 f972 	bl	800389c <HAL_RCC_OscConfig>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005be:	f000 f9db 	bl	8000978 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c2:	230f      	movs	r3, #15
 80005c4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005c6:	2302      	movs	r3, #2
 80005c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ca:	2300      	movs	r3, #0
 80005cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005ce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005da:	f107 030c 	add.w	r3, r7, #12
 80005de:	2105      	movs	r1, #5
 80005e0:	4618      	mov	r0, r3
 80005e2:	f003 fbd3 	bl	8003d8c <HAL_RCC_ClockConfig>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80005ec:	f000 f9c4 	bl	8000978 <Error_Handler>
  }
}
 80005f0:	bf00      	nop
 80005f2:	3750      	adds	r7, #80	; 0x50
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40023800 	.word	0x40023800
 80005fc:	40007000 	.word	0x40007000

08000600 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <MX_I2C1_Init+0x50>)
 8000606:	4a13      	ldr	r2, [pc, #76]	; (8000654 <MX_I2C1_Init+0x54>)
 8000608:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800060a:	4b11      	ldr	r3, [pc, #68]	; (8000650 <MX_I2C1_Init+0x50>)
 800060c:	4a12      	ldr	r2, [pc, #72]	; (8000658 <MX_I2C1_Init+0x58>)
 800060e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000610:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <MX_I2C1_Init+0x50>)
 8000612:	2200      	movs	r2, #0
 8000614:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000616:	4b0e      	ldr	r3, [pc, #56]	; (8000650 <MX_I2C1_Init+0x50>)
 8000618:	2200      	movs	r2, #0
 800061a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800061c:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <MX_I2C1_Init+0x50>)
 800061e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000622:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000624:	4b0a      	ldr	r3, [pc, #40]	; (8000650 <MX_I2C1_Init+0x50>)
 8000626:	2200      	movs	r2, #0
 8000628:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800062a:	4b09      	ldr	r3, [pc, #36]	; (8000650 <MX_I2C1_Init+0x50>)
 800062c:	2200      	movs	r2, #0
 800062e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000630:	4b07      	ldr	r3, [pc, #28]	; (8000650 <MX_I2C1_Init+0x50>)
 8000632:	2200      	movs	r2, #0
 8000634:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000636:	4b06      	ldr	r3, [pc, #24]	; (8000650 <MX_I2C1_Init+0x50>)
 8000638:	2200      	movs	r2, #0
 800063a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800063c:	4804      	ldr	r0, [pc, #16]	; (8000650 <MX_I2C1_Init+0x50>)
 800063e:	f002 fb49 	bl	8002cd4 <HAL_I2C_Init>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000648:	f000 f996 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800064c:	bf00      	nop
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000098 	.word	0x20000098
 8000654:	40005400 	.word	0x40005400
 8000658:	000186a0 	.word	0x000186a0

0800065c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000660:	4b13      	ldr	r3, [pc, #76]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000662:	4a14      	ldr	r2, [pc, #80]	; (80006b4 <MX_I2S3_Init+0x58>)
 8000664:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000666:	4b12      	ldr	r3, [pc, #72]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000668:	f44f 7200 	mov.w	r2, #512	; 0x200
 800066c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800066e:	4b10      	ldr	r3, [pc, #64]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000670:	2200      	movs	r2, #0
 8000672:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000674:	4b0e      	ldr	r3, [pc, #56]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000676:	2200      	movs	r2, #0
 8000678:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800067a:	4b0d      	ldr	r3, [pc, #52]	; (80006b0 <MX_I2S3_Init+0x54>)
 800067c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000680:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000682:	4b0b      	ldr	r3, [pc, #44]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000684:	4a0c      	ldr	r2, [pc, #48]	; (80006b8 <MX_I2S3_Init+0x5c>)
 8000686:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000688:	4b09      	ldr	r3, [pc, #36]	; (80006b0 <MX_I2S3_Init+0x54>)
 800068a:	2200      	movs	r2, #0
 800068c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800068e:	4b08      	ldr	r3, [pc, #32]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000690:	2200      	movs	r2, #0
 8000692:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000694:	4b06      	ldr	r3, [pc, #24]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000696:	2200      	movs	r2, #0
 8000698:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800069a:	4805      	ldr	r0, [pc, #20]	; (80006b0 <MX_I2S3_Init+0x54>)
 800069c:	f002 fc5e 	bl	8002f5c <HAL_I2S_Init>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006a6:	f000 f967 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	200000ec 	.word	0x200000ec
 80006b4:	40003c00 	.word	0x40003c00
 80006b8:	00017700 	.word	0x00017700

080006bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006c0:	4b17      	ldr	r3, [pc, #92]	; (8000720 <MX_SPI1_Init+0x64>)
 80006c2:	4a18      	ldr	r2, [pc, #96]	; (8000724 <MX_SPI1_Init+0x68>)
 80006c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006c6:	4b16      	ldr	r3, [pc, #88]	; (8000720 <MX_SPI1_Init+0x64>)
 80006c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006ce:	4b14      	ldr	r3, [pc, #80]	; (8000720 <MX_SPI1_Init+0x64>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006d4:	4b12      	ldr	r3, [pc, #72]	; (8000720 <MX_SPI1_Init+0x64>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006da:	4b11      	ldr	r3, [pc, #68]	; (8000720 <MX_SPI1_Init+0x64>)
 80006dc:	2200      	movs	r2, #0
 80006de:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006e0:	4b0f      	ldr	r3, [pc, #60]	; (8000720 <MX_SPI1_Init+0x64>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006e6:	4b0e      	ldr	r3, [pc, #56]	; (8000720 <MX_SPI1_Init+0x64>)
 80006e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006ec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006ee:	4b0c      	ldr	r3, [pc, #48]	; (8000720 <MX_SPI1_Init+0x64>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006f4:	4b0a      	ldr	r3, [pc, #40]	; (8000720 <MX_SPI1_Init+0x64>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006fa:	4b09      	ldr	r3, [pc, #36]	; (8000720 <MX_SPI1_Init+0x64>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000700:	4b07      	ldr	r3, [pc, #28]	; (8000720 <MX_SPI1_Init+0x64>)
 8000702:	2200      	movs	r2, #0
 8000704:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000706:	4b06      	ldr	r3, [pc, #24]	; (8000720 <MX_SPI1_Init+0x64>)
 8000708:	220a      	movs	r2, #10
 800070a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800070c:	4804      	ldr	r0, [pc, #16]	; (8000720 <MX_SPI1_Init+0x64>)
 800070e:	f003 fe9d 	bl	800444c <HAL_SPI_Init>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000718:	f000 f92e 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800071c:	bf00      	nop
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20000134 	.word	0x20000134
 8000724:	40013000 	.word	0x40013000

08000728 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800072c:	4b11      	ldr	r3, [pc, #68]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 800072e:	4a12      	ldr	r2, [pc, #72]	; (8000778 <MX_USART2_UART_Init+0x50>)
 8000730:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000732:	4b10      	ldr	r3, [pc, #64]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 8000734:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000738:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800073a:	4b0e      	ldr	r3, [pc, #56]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 800073c:	2200      	movs	r2, #0
 800073e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000740:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 8000742:	2200      	movs	r2, #0
 8000744:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000746:	4b0b      	ldr	r3, [pc, #44]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 8000748:	2200      	movs	r2, #0
 800074a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800074c:	4b09      	ldr	r3, [pc, #36]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 800074e:	220c      	movs	r2, #12
 8000750:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000752:	4b08      	ldr	r3, [pc, #32]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 8000754:	2200      	movs	r2, #0
 8000756:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000758:	4b06      	ldr	r3, [pc, #24]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 800075a:	2200      	movs	r2, #0
 800075c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800075e:	4805      	ldr	r0, [pc, #20]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 8000760:	f003 fefd 	bl	800455e <HAL_UART_Init>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800076a:	f000 f905 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800076e:	bf00      	nop
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	2000018c 	.word	0x2000018c
 8000778:	40004400 	.word	0x40004400

0800077c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b08c      	sub	sp, #48	; 0x30
 8000780:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000782:	f107 031c 	add.w	r3, r7, #28
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	605a      	str	r2, [r3, #4]
 800078c:	609a      	str	r2, [r3, #8]
 800078e:	60da      	str	r2, [r3, #12]
 8000790:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	61bb      	str	r3, [r7, #24]
 8000796:	4b72      	ldr	r3, [pc, #456]	; (8000960 <MX_GPIO_Init+0x1e4>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	4a71      	ldr	r2, [pc, #452]	; (8000960 <MX_GPIO_Init+0x1e4>)
 800079c:	f043 0310 	orr.w	r3, r3, #16
 80007a0:	6313      	str	r3, [r2, #48]	; 0x30
 80007a2:	4b6f      	ldr	r3, [pc, #444]	; (8000960 <MX_GPIO_Init+0x1e4>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	f003 0310 	and.w	r3, r3, #16
 80007aa:	61bb      	str	r3, [r7, #24]
 80007ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	617b      	str	r3, [r7, #20]
 80007b2:	4b6b      	ldr	r3, [pc, #428]	; (8000960 <MX_GPIO_Init+0x1e4>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	4a6a      	ldr	r2, [pc, #424]	; (8000960 <MX_GPIO_Init+0x1e4>)
 80007b8:	f043 0304 	orr.w	r3, r3, #4
 80007bc:	6313      	str	r3, [r2, #48]	; 0x30
 80007be:	4b68      	ldr	r3, [pc, #416]	; (8000960 <MX_GPIO_Init+0x1e4>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	f003 0304 	and.w	r3, r3, #4
 80007c6:	617b      	str	r3, [r7, #20]
 80007c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	613b      	str	r3, [r7, #16]
 80007ce:	4b64      	ldr	r3, [pc, #400]	; (8000960 <MX_GPIO_Init+0x1e4>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	4a63      	ldr	r2, [pc, #396]	; (8000960 <MX_GPIO_Init+0x1e4>)
 80007d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007d8:	6313      	str	r3, [r2, #48]	; 0x30
 80007da:	4b61      	ldr	r3, [pc, #388]	; (8000960 <MX_GPIO_Init+0x1e4>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007e2:	613b      	str	r3, [r7, #16]
 80007e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	60fb      	str	r3, [r7, #12]
 80007ea:	4b5d      	ldr	r3, [pc, #372]	; (8000960 <MX_GPIO_Init+0x1e4>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	4a5c      	ldr	r2, [pc, #368]	; (8000960 <MX_GPIO_Init+0x1e4>)
 80007f0:	f043 0301 	orr.w	r3, r3, #1
 80007f4:	6313      	str	r3, [r2, #48]	; 0x30
 80007f6:	4b5a      	ldr	r3, [pc, #360]	; (8000960 <MX_GPIO_Init+0x1e4>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	f003 0301 	and.w	r3, r3, #1
 80007fe:	60fb      	str	r3, [r7, #12]
 8000800:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	60bb      	str	r3, [r7, #8]
 8000806:	4b56      	ldr	r3, [pc, #344]	; (8000960 <MX_GPIO_Init+0x1e4>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	4a55      	ldr	r2, [pc, #340]	; (8000960 <MX_GPIO_Init+0x1e4>)
 800080c:	f043 0302 	orr.w	r3, r3, #2
 8000810:	6313      	str	r3, [r2, #48]	; 0x30
 8000812:	4b53      	ldr	r3, [pc, #332]	; (8000960 <MX_GPIO_Init+0x1e4>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	f003 0302 	and.w	r3, r3, #2
 800081a:	60bb      	str	r3, [r7, #8]
 800081c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	607b      	str	r3, [r7, #4]
 8000822:	4b4f      	ldr	r3, [pc, #316]	; (8000960 <MX_GPIO_Init+0x1e4>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	4a4e      	ldr	r2, [pc, #312]	; (8000960 <MX_GPIO_Init+0x1e4>)
 8000828:	f043 0308 	orr.w	r3, r3, #8
 800082c:	6313      	str	r3, [r2, #48]	; 0x30
 800082e:	4b4c      	ldr	r3, [pc, #304]	; (8000960 <MX_GPIO_Init+0x1e4>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	f003 0308 	and.w	r3, r3, #8
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800083a:	2200      	movs	r2, #0
 800083c:	2108      	movs	r1, #8
 800083e:	4849      	ldr	r0, [pc, #292]	; (8000964 <MX_GPIO_Init+0x1e8>)
 8000840:	f000 fe0a 	bl	8001458 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000844:	2201      	movs	r2, #1
 8000846:	2101      	movs	r1, #1
 8000848:	4847      	ldr	r0, [pc, #284]	; (8000968 <MX_GPIO_Init+0x1ec>)
 800084a:	f000 fe05 	bl	8001458 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800084e:	2200      	movs	r2, #0
 8000850:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000854:	4845      	ldr	r0, [pc, #276]	; (800096c <MX_GPIO_Init+0x1f0>)
 8000856:	f000 fdff 	bl	8001458 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800085a:	2308      	movs	r3, #8
 800085c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800085e:	2301      	movs	r3, #1
 8000860:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000862:	2300      	movs	r3, #0
 8000864:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000866:	2300      	movs	r3, #0
 8000868:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800086a:	f107 031c 	add.w	r3, r7, #28
 800086e:	4619      	mov	r1, r3
 8000870:	483c      	ldr	r0, [pc, #240]	; (8000964 <MX_GPIO_Init+0x1e8>)
 8000872:	f000 fc55 	bl	8001120 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000876:	2301      	movs	r3, #1
 8000878:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087a:	2301      	movs	r3, #1
 800087c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087e:	2300      	movs	r3, #0
 8000880:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000882:	2300      	movs	r3, #0
 8000884:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000886:	f107 031c 	add.w	r3, r7, #28
 800088a:	4619      	mov	r1, r3
 800088c:	4836      	ldr	r0, [pc, #216]	; (8000968 <MX_GPIO_Init+0x1ec>)
 800088e:	f000 fc47 	bl	8001120 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000892:	2308      	movs	r3, #8
 8000894:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000896:	2302      	movs	r3, #2
 8000898:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089a:	2300      	movs	r3, #0
 800089c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089e:	2300      	movs	r3, #0
 80008a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008a2:	2305      	movs	r3, #5
 80008a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008a6:	f107 031c 	add.w	r3, r7, #28
 80008aa:	4619      	mov	r1, r3
 80008ac:	482e      	ldr	r0, [pc, #184]	; (8000968 <MX_GPIO_Init+0x1ec>)
 80008ae:	f000 fc37 	bl	8001120 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008b2:	2301      	movs	r3, #1
 80008b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008b6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80008ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	2300      	movs	r3, #0
 80008be:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008c0:	f107 031c 	add.w	r3, r7, #28
 80008c4:	4619      	mov	r1, r3
 80008c6:	482a      	ldr	r0, [pc, #168]	; (8000970 <MX_GPIO_Init+0x1f4>)
 80008c8:	f000 fc2a 	bl	8001120 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008cc:	2304      	movs	r3, #4
 80008ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d0:	2300      	movs	r3, #0
 80008d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008d8:	f107 031c 	add.w	r3, r7, #28
 80008dc:	4619      	mov	r1, r3
 80008de:	4825      	ldr	r0, [pc, #148]	; (8000974 <MX_GPIO_Init+0x1f8>)
 80008e0:	f000 fc1e 	bl	8001120 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ea:	2302      	movs	r3, #2
 80008ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f2:	2300      	movs	r3, #0
 80008f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008f6:	2305      	movs	r3, #5
 80008f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008fa:	f107 031c 	add.w	r3, r7, #28
 80008fe:	4619      	mov	r1, r3
 8000900:	481c      	ldr	r0, [pc, #112]	; (8000974 <MX_GPIO_Init+0x1f8>)
 8000902:	f000 fc0d 	bl	8001120 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000906:	f24f 0310 	movw	r3, #61456	; 0xf010
 800090a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090c:	2301      	movs	r3, #1
 800090e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000914:	2300      	movs	r3, #0
 8000916:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000918:	f107 031c 	add.w	r3, r7, #28
 800091c:	4619      	mov	r1, r3
 800091e:	4813      	ldr	r0, [pc, #76]	; (800096c <MX_GPIO_Init+0x1f0>)
 8000920:	f000 fbfe 	bl	8001120 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000924:	2320      	movs	r3, #32
 8000926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000928:	2300      	movs	r3, #0
 800092a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	480d      	ldr	r0, [pc, #52]	; (800096c <MX_GPIO_Init+0x1f0>)
 8000938:	f000 fbf2 	bl	8001120 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800093c:	2302      	movs	r3, #2
 800093e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000940:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000944:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800094a:	f107 031c 	add.w	r3, r7, #28
 800094e:	4619      	mov	r1, r3
 8000950:	4804      	ldr	r0, [pc, #16]	; (8000964 <MX_GPIO_Init+0x1e8>)
 8000952:	f000 fbe5 	bl	8001120 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000956:	bf00      	nop
 8000958:	3730      	adds	r7, #48	; 0x30
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40023800 	.word	0x40023800
 8000964:	40021000 	.word	0x40021000
 8000968:	40020800 	.word	0x40020800
 800096c:	40020c00 	.word	0x40020c00
 8000970:	40020000 	.word	0x40020000
 8000974:	40020400 	.word	0x40020400

08000978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800097c:	b672      	cpsid	i
}
 800097e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000980:	e7fe      	b.n	8000980 <Error_Handler+0x8>
	...

08000984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	607b      	str	r3, [r7, #4]
 800098e:	4b10      	ldr	r3, [pc, #64]	; (80009d0 <HAL_MspInit+0x4c>)
 8000990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000992:	4a0f      	ldr	r2, [pc, #60]	; (80009d0 <HAL_MspInit+0x4c>)
 8000994:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000998:	6453      	str	r3, [r2, #68]	; 0x44
 800099a:	4b0d      	ldr	r3, [pc, #52]	; (80009d0 <HAL_MspInit+0x4c>)
 800099c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800099e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009a2:	607b      	str	r3, [r7, #4]
 80009a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	603b      	str	r3, [r7, #0]
 80009aa:	4b09      	ldr	r3, [pc, #36]	; (80009d0 <HAL_MspInit+0x4c>)
 80009ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ae:	4a08      	ldr	r2, [pc, #32]	; (80009d0 <HAL_MspInit+0x4c>)
 80009b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009b4:	6413      	str	r3, [r2, #64]	; 0x40
 80009b6:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <HAL_MspInit+0x4c>)
 80009b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009be:	603b      	str	r3, [r7, #0]
 80009c0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009c2:	2007      	movs	r0, #7
 80009c4:	f000 fb6a 	bl	800109c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009c8:	bf00      	nop
 80009ca:	3708      	adds	r7, #8
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	40023800 	.word	0x40023800

080009d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b08a      	sub	sp, #40	; 0x28
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009dc:	f107 0314 	add.w	r3, r7, #20
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
 80009e4:	605a      	str	r2, [r3, #4]
 80009e6:	609a      	str	r2, [r3, #8]
 80009e8:	60da      	str	r2, [r3, #12]
 80009ea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a19      	ldr	r2, [pc, #100]	; (8000a58 <HAL_I2C_MspInit+0x84>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d12c      	bne.n	8000a50 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	613b      	str	r3, [r7, #16]
 80009fa:	4b18      	ldr	r3, [pc, #96]	; (8000a5c <HAL_I2C_MspInit+0x88>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fe:	4a17      	ldr	r2, [pc, #92]	; (8000a5c <HAL_I2C_MspInit+0x88>)
 8000a00:	f043 0302 	orr.w	r3, r3, #2
 8000a04:	6313      	str	r3, [r2, #48]	; 0x30
 8000a06:	4b15      	ldr	r3, [pc, #84]	; (8000a5c <HAL_I2C_MspInit+0x88>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0a:	f003 0302 	and.w	r3, r3, #2
 8000a0e:	613b      	str	r3, [r7, #16]
 8000a10:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a12:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000a16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a18:	2312      	movs	r3, #18
 8000a1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a20:	2300      	movs	r3, #0
 8000a22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a24:	2304      	movs	r3, #4
 8000a26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a28:	f107 0314 	add.w	r3, r7, #20
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	480c      	ldr	r0, [pc, #48]	; (8000a60 <HAL_I2C_MspInit+0x8c>)
 8000a30:	f000 fb76 	bl	8001120 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a34:	2300      	movs	r3, #0
 8000a36:	60fb      	str	r3, [r7, #12]
 8000a38:	4b08      	ldr	r3, [pc, #32]	; (8000a5c <HAL_I2C_MspInit+0x88>)
 8000a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a3c:	4a07      	ldr	r2, [pc, #28]	; (8000a5c <HAL_I2C_MspInit+0x88>)
 8000a3e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a42:	6413      	str	r3, [r2, #64]	; 0x40
 8000a44:	4b05      	ldr	r3, [pc, #20]	; (8000a5c <HAL_I2C_MspInit+0x88>)
 8000a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a4c:	60fb      	str	r3, [r7, #12]
 8000a4e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a50:	bf00      	nop
 8000a52:	3728      	adds	r7, #40	; 0x28
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	40005400 	.word	0x40005400
 8000a5c:	40023800 	.word	0x40023800
 8000a60:	40020400 	.word	0x40020400

08000a64 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08e      	sub	sp, #56	; 0x38
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
 8000a7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	2200      	movs	r2, #0
 8000a82:	601a      	str	r2, [r3, #0]
 8000a84:	605a      	str	r2, [r3, #4]
 8000a86:	609a      	str	r2, [r3, #8]
 8000a88:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	4a31      	ldr	r2, [pc, #196]	; (8000b54 <HAL_I2S_MspInit+0xf0>)
 8000a90:	4293      	cmp	r3, r2
 8000a92:	d15a      	bne.n	8000b4a <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000a94:	2301      	movs	r3, #1
 8000a96:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000a98:	23c0      	movs	r3, #192	; 0xc0
 8000a9a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000aa0:	f107 0314 	add.w	r3, r7, #20
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f003 fb91 	bl	80041cc <HAL_RCCEx_PeriphCLKConfig>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000ab0:	f7ff ff62 	bl	8000978 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	613b      	str	r3, [r7, #16]
 8000ab8:	4b27      	ldr	r3, [pc, #156]	; (8000b58 <HAL_I2S_MspInit+0xf4>)
 8000aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000abc:	4a26      	ldr	r2, [pc, #152]	; (8000b58 <HAL_I2S_MspInit+0xf4>)
 8000abe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ac2:	6413      	str	r3, [r2, #64]	; 0x40
 8000ac4:	4b24      	ldr	r3, [pc, #144]	; (8000b58 <HAL_I2S_MspInit+0xf4>)
 8000ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000acc:	613b      	str	r3, [r7, #16]
 8000ace:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	4b20      	ldr	r3, [pc, #128]	; (8000b58 <HAL_I2S_MspInit+0xf4>)
 8000ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad8:	4a1f      	ldr	r2, [pc, #124]	; (8000b58 <HAL_I2S_MspInit+0xf4>)
 8000ada:	f043 0301 	orr.w	r3, r3, #1
 8000ade:	6313      	str	r3, [r2, #48]	; 0x30
 8000ae0:	4b1d      	ldr	r3, [pc, #116]	; (8000b58 <HAL_I2S_MspInit+0xf4>)
 8000ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae4:	f003 0301 	and.w	r3, r3, #1
 8000ae8:	60fb      	str	r3, [r7, #12]
 8000aea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aec:	2300      	movs	r3, #0
 8000aee:	60bb      	str	r3, [r7, #8]
 8000af0:	4b19      	ldr	r3, [pc, #100]	; (8000b58 <HAL_I2S_MspInit+0xf4>)
 8000af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af4:	4a18      	ldr	r2, [pc, #96]	; (8000b58 <HAL_I2S_MspInit+0xf4>)
 8000af6:	f043 0304 	orr.w	r3, r3, #4
 8000afa:	6313      	str	r3, [r2, #48]	; 0x30
 8000afc:	4b16      	ldr	r3, [pc, #88]	; (8000b58 <HAL_I2S_MspInit+0xf4>)
 8000afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b00:	f003 0304 	and.w	r3, r3, #4
 8000b04:	60bb      	str	r3, [r7, #8]
 8000b06:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000b08:	2310      	movs	r3, #16
 8000b0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b14:	2300      	movs	r3, #0
 8000b16:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b18:	2306      	movs	r3, #6
 8000b1a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000b1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b20:	4619      	mov	r1, r3
 8000b22:	480e      	ldr	r0, [pc, #56]	; (8000b5c <HAL_I2S_MspInit+0xf8>)
 8000b24:	f000 fafc 	bl	8001120 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000b28:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000b2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b32:	2300      	movs	r3, #0
 8000b34:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b36:	2300      	movs	r3, #0
 8000b38:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b3a:	2306      	movs	r3, #6
 8000b3c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b42:	4619      	mov	r1, r3
 8000b44:	4806      	ldr	r0, [pc, #24]	; (8000b60 <HAL_I2S_MspInit+0xfc>)
 8000b46:	f000 faeb 	bl	8001120 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000b4a:	bf00      	nop
 8000b4c:	3738      	adds	r7, #56	; 0x38
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40003c00 	.word	0x40003c00
 8000b58:	40023800 	.word	0x40023800
 8000b5c:	40020000 	.word	0x40020000
 8000b60:	40020800 	.word	0x40020800

08000b64 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b08a      	sub	sp, #40	; 0x28
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6c:	f107 0314 	add.w	r3, r7, #20
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	609a      	str	r2, [r3, #8]
 8000b78:	60da      	str	r2, [r3, #12]
 8000b7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a19      	ldr	r2, [pc, #100]	; (8000be8 <HAL_SPI_MspInit+0x84>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d12b      	bne.n	8000bde <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	613b      	str	r3, [r7, #16]
 8000b8a:	4b18      	ldr	r3, [pc, #96]	; (8000bec <HAL_SPI_MspInit+0x88>)
 8000b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b8e:	4a17      	ldr	r2, [pc, #92]	; (8000bec <HAL_SPI_MspInit+0x88>)
 8000b90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b94:	6453      	str	r3, [r2, #68]	; 0x44
 8000b96:	4b15      	ldr	r3, [pc, #84]	; (8000bec <HAL_SPI_MspInit+0x88>)
 8000b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b9e:	613b      	str	r3, [r7, #16]
 8000ba0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	60fb      	str	r3, [r7, #12]
 8000ba6:	4b11      	ldr	r3, [pc, #68]	; (8000bec <HAL_SPI_MspInit+0x88>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000baa:	4a10      	ldr	r2, [pc, #64]	; (8000bec <HAL_SPI_MspInit+0x88>)
 8000bac:	f043 0301 	orr.w	r3, r3, #1
 8000bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb2:	4b0e      	ldr	r3, [pc, #56]	; (8000bec <HAL_SPI_MspInit+0x88>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb6:	f003 0301 	and.w	r3, r3, #1
 8000bba:	60fb      	str	r3, [r7, #12]
 8000bbc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000bbe:	23e0      	movs	r3, #224	; 0xe0
 8000bc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000bce:	2305      	movs	r3, #5
 8000bd0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd2:	f107 0314 	add.w	r3, r7, #20
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4805      	ldr	r0, [pc, #20]	; (8000bf0 <HAL_SPI_MspInit+0x8c>)
 8000bda:	f000 faa1 	bl	8001120 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000bde:	bf00      	nop
 8000be0:	3728      	adds	r7, #40	; 0x28
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40013000 	.word	0x40013000
 8000bec:	40023800 	.word	0x40023800
 8000bf0:	40020000 	.word	0x40020000

08000bf4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b08a      	sub	sp, #40	; 0x28
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfc:	f107 0314 	add.w	r3, r7, #20
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	605a      	str	r2, [r3, #4]
 8000c06:	609a      	str	r2, [r3, #8]
 8000c08:	60da      	str	r2, [r3, #12]
 8000c0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a19      	ldr	r2, [pc, #100]	; (8000c78 <HAL_UART_MspInit+0x84>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d12b      	bne.n	8000c6e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	613b      	str	r3, [r7, #16]
 8000c1a:	4b18      	ldr	r3, [pc, #96]	; (8000c7c <HAL_UART_MspInit+0x88>)
 8000c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c1e:	4a17      	ldr	r2, [pc, #92]	; (8000c7c <HAL_UART_MspInit+0x88>)
 8000c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c24:	6413      	str	r3, [r2, #64]	; 0x40
 8000c26:	4b15      	ldr	r3, [pc, #84]	; (8000c7c <HAL_UART_MspInit+0x88>)
 8000c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c2e:	613b      	str	r3, [r7, #16]
 8000c30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	60fb      	str	r3, [r7, #12]
 8000c36:	4b11      	ldr	r3, [pc, #68]	; (8000c7c <HAL_UART_MspInit+0x88>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3a:	4a10      	ldr	r2, [pc, #64]	; (8000c7c <HAL_UART_MspInit+0x88>)
 8000c3c:	f043 0301 	orr.w	r3, r3, #1
 8000c40:	6313      	str	r3, [r2, #48]	; 0x30
 8000c42:	4b0e      	ldr	r3, [pc, #56]	; (8000c7c <HAL_UART_MspInit+0x88>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c46:	f003 0301 	and.w	r3, r3, #1
 8000c4a:	60fb      	str	r3, [r7, #12]
 8000c4c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c4e:	230c      	movs	r3, #12
 8000c50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c52:	2302      	movs	r3, #2
 8000c54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c5a:	2303      	movs	r3, #3
 8000c5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c5e:	2307      	movs	r3, #7
 8000c60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c62:	f107 0314 	add.w	r3, r7, #20
 8000c66:	4619      	mov	r1, r3
 8000c68:	4805      	ldr	r0, [pc, #20]	; (8000c80 <HAL_UART_MspInit+0x8c>)
 8000c6a:	f000 fa59 	bl	8001120 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c6e:	bf00      	nop
 8000c70:	3728      	adds	r7, #40	; 0x28
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40004400 	.word	0x40004400
 8000c7c:	40023800 	.word	0x40023800
 8000c80:	40020000 	.word	0x40020000

08000c84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c88:	e7fe      	b.n	8000c88 <NMI_Handler+0x4>

08000c8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c8e:	e7fe      	b.n	8000c8e <HardFault_Handler+0x4>

08000c90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c94:	e7fe      	b.n	8000c94 <MemManage_Handler+0x4>

08000c96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c96:	b480      	push	{r7}
 8000c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c9a:	e7fe      	b.n	8000c9a <BusFault_Handler+0x4>

08000c9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ca0:	e7fe      	b.n	8000ca0 <UsageFault_Handler+0x4>

08000ca2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ca2:	b480      	push	{r7}
 8000ca4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ca6:	bf00      	nop
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr

08000cb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr

08000cbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cc2:	bf00      	nop
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr

08000ccc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cd0:	f000 f8d0 	bl	8000e74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cd4:	bf00      	nop
 8000cd6:	bd80      	pop	{r7, pc}

08000cd8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000cdc:	4802      	ldr	r0, [pc, #8]	; (8000ce8 <OTG_FS_IRQHandler+0x10>)
 8000cde:	f000 fe59 	bl	8001994 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	200005b4 	.word	0x200005b4

08000cec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b086      	sub	sp, #24
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cf4:	4a14      	ldr	r2, [pc, #80]	; (8000d48 <_sbrk+0x5c>)
 8000cf6:	4b15      	ldr	r3, [pc, #84]	; (8000d4c <_sbrk+0x60>)
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d00:	4b13      	ldr	r3, [pc, #76]	; (8000d50 <_sbrk+0x64>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d102      	bne.n	8000d0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d08:	4b11      	ldr	r3, [pc, #68]	; (8000d50 <_sbrk+0x64>)
 8000d0a:	4a12      	ldr	r2, [pc, #72]	; (8000d54 <_sbrk+0x68>)
 8000d0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d0e:	4b10      	ldr	r3, [pc, #64]	; (8000d50 <_sbrk+0x64>)
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	4413      	add	r3, r2
 8000d16:	693a      	ldr	r2, [r7, #16]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d207      	bcs.n	8000d2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d1c:	f007 fb92 	bl	8008444 <__errno>
 8000d20:	4603      	mov	r3, r0
 8000d22:	220c      	movs	r2, #12
 8000d24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d2a:	e009      	b.n	8000d40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d2c:	4b08      	ldr	r3, [pc, #32]	; (8000d50 <_sbrk+0x64>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d32:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <_sbrk+0x64>)
 8000d34:	681a      	ldr	r2, [r3, #0]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	4413      	add	r3, r2
 8000d3a:	4a05      	ldr	r2, [pc, #20]	; (8000d50 <_sbrk+0x64>)
 8000d3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d3e:	68fb      	ldr	r3, [r7, #12]
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3718      	adds	r7, #24
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	20020000 	.word	0x20020000
 8000d4c:	00000400 	.word	0x00000400
 8000d50:	200001d0 	.word	0x200001d0
 8000d54:	20000a00 	.word	0x20000a00

08000d58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d5c:	4b06      	ldr	r3, [pc, #24]	; (8000d78 <SystemInit+0x20>)
 8000d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d62:	4a05      	ldr	r2, [pc, #20]	; (8000d78 <SystemInit+0x20>)
 8000d64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d6c:	bf00      	nop
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	e000ed00 	.word	0xe000ed00

08000d7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000d7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000db4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d80:	480d      	ldr	r0, [pc, #52]	; (8000db8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d82:	490e      	ldr	r1, [pc, #56]	; (8000dbc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d84:	4a0e      	ldr	r2, [pc, #56]	; (8000dc0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d88:	e002      	b.n	8000d90 <LoopCopyDataInit>

08000d8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d8e:	3304      	adds	r3, #4

08000d90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d94:	d3f9      	bcc.n	8000d8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d96:	4a0b      	ldr	r2, [pc, #44]	; (8000dc4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d98:	4c0b      	ldr	r4, [pc, #44]	; (8000dc8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d9c:	e001      	b.n	8000da2 <LoopFillZerobss>

08000d9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000da0:	3204      	adds	r2, #4

08000da2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000da2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000da4:	d3fb      	bcc.n	8000d9e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000da6:	f7ff ffd7 	bl	8000d58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000daa:	f007 fb51 	bl	8008450 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dae:	f7ff fb89 	bl	80004c4 <main>
  bx  lr    
 8000db2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000db4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000db8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dbc:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000dc0:	08008588 	.word	0x08008588
  ldr r2, =_sbss
 8000dc4:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000dc8:	20000a00 	.word	0x20000a00

08000dcc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dcc:	e7fe      	b.n	8000dcc <ADC_IRQHandler>
	...

08000dd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dd4:	4b0e      	ldr	r3, [pc, #56]	; (8000e10 <HAL_Init+0x40>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a0d      	ldr	r2, [pc, #52]	; (8000e10 <HAL_Init+0x40>)
 8000dda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dde:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000de0:	4b0b      	ldr	r3, [pc, #44]	; (8000e10 <HAL_Init+0x40>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a0a      	ldr	r2, [pc, #40]	; (8000e10 <HAL_Init+0x40>)
 8000de6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dec:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <HAL_Init+0x40>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a07      	ldr	r2, [pc, #28]	; (8000e10 <HAL_Init+0x40>)
 8000df2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000df6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000df8:	2003      	movs	r0, #3
 8000dfa:	f000 f94f 	bl	800109c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dfe:	2000      	movs	r0, #0
 8000e00:	f000 f808 	bl	8000e14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e04:	f7ff fdbe 	bl	8000984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e08:	2300      	movs	r3, #0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40023c00 	.word	0x40023c00

08000e14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e1c:	4b12      	ldr	r3, [pc, #72]	; (8000e68 <HAL_InitTick+0x54>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	4b12      	ldr	r3, [pc, #72]	; (8000e6c <HAL_InitTick+0x58>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	4619      	mov	r1, r3
 8000e26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e32:	4618      	mov	r0, r3
 8000e34:	f000 f967 	bl	8001106 <HAL_SYSTICK_Config>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e00e      	b.n	8000e60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2b0f      	cmp	r3, #15
 8000e46:	d80a      	bhi.n	8000e5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	6879      	ldr	r1, [r7, #4]
 8000e4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e50:	f000 f92f 	bl	80010b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e54:	4a06      	ldr	r2, [pc, #24]	; (8000e70 <HAL_InitTick+0x5c>)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	e000      	b.n	8000e60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e5e:	2301      	movs	r3, #1
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	20000000 	.word	0x20000000
 8000e6c:	20000008 	.word	0x20000008
 8000e70:	20000004 	.word	0x20000004

08000e74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e78:	4b06      	ldr	r3, [pc, #24]	; (8000e94 <HAL_IncTick+0x20>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <HAL_IncTick+0x24>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4413      	add	r3, r2
 8000e84:	4a04      	ldr	r2, [pc, #16]	; (8000e98 <HAL_IncTick+0x24>)
 8000e86:	6013      	str	r3, [r2, #0]
}
 8000e88:	bf00      	nop
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	20000008 	.word	0x20000008
 8000e98:	200001d4 	.word	0x200001d4

08000e9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000ea0:	4b03      	ldr	r3, [pc, #12]	; (8000eb0 <HAL_GetTick+0x14>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	200001d4 	.word	0x200001d4

08000eb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ebc:	f7ff ffee 	bl	8000e9c <HAL_GetTick>
 8000ec0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000ecc:	d005      	beq.n	8000eda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ece:	4b0a      	ldr	r3, [pc, #40]	; (8000ef8 <HAL_Delay+0x44>)
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	461a      	mov	r2, r3
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	4413      	add	r3, r2
 8000ed8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000eda:	bf00      	nop
 8000edc:	f7ff ffde 	bl	8000e9c <HAL_GetTick>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	68fa      	ldr	r2, [r7, #12]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	d8f7      	bhi.n	8000edc <HAL_Delay+0x28>
  {
  }
}
 8000eec:	bf00      	nop
 8000eee:	bf00      	nop
 8000ef0:	3710      	adds	r7, #16
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	20000008 	.word	0x20000008

08000efc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b085      	sub	sp, #20
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	f003 0307 	and.w	r3, r3, #7
 8000f0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f0c:	4b0c      	ldr	r3, [pc, #48]	; (8000f40 <__NVIC_SetPriorityGrouping+0x44>)
 8000f0e:	68db      	ldr	r3, [r3, #12]
 8000f10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f12:	68ba      	ldr	r2, [r7, #8]
 8000f14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f18:	4013      	ands	r3, r2
 8000f1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f2e:	4a04      	ldr	r2, [pc, #16]	; (8000f40 <__NVIC_SetPriorityGrouping+0x44>)
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	60d3      	str	r3, [r2, #12]
}
 8000f34:	bf00      	nop
 8000f36:	3714      	adds	r7, #20
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	e000ed00 	.word	0xe000ed00

08000f44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f48:	4b04      	ldr	r3, [pc, #16]	; (8000f5c <__NVIC_GetPriorityGrouping+0x18>)
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	0a1b      	lsrs	r3, r3, #8
 8000f4e:	f003 0307 	and.w	r3, r3, #7
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	db0b      	blt.n	8000f8a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f72:	79fb      	ldrb	r3, [r7, #7]
 8000f74:	f003 021f 	and.w	r2, r3, #31
 8000f78:	4907      	ldr	r1, [pc, #28]	; (8000f98 <__NVIC_EnableIRQ+0x38>)
 8000f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7e:	095b      	lsrs	r3, r3, #5
 8000f80:	2001      	movs	r0, #1
 8000f82:	fa00 f202 	lsl.w	r2, r0, r2
 8000f86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f8a:	bf00      	nop
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	e000e100 	.word	0xe000e100

08000f9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	6039      	str	r1, [r7, #0]
 8000fa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	db0a      	blt.n	8000fc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	b2da      	uxtb	r2, r3
 8000fb4:	490c      	ldr	r1, [pc, #48]	; (8000fe8 <__NVIC_SetPriority+0x4c>)
 8000fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fba:	0112      	lsls	r2, r2, #4
 8000fbc:	b2d2      	uxtb	r2, r2
 8000fbe:	440b      	add	r3, r1
 8000fc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fc4:	e00a      	b.n	8000fdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	b2da      	uxtb	r2, r3
 8000fca:	4908      	ldr	r1, [pc, #32]	; (8000fec <__NVIC_SetPriority+0x50>)
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	f003 030f 	and.w	r3, r3, #15
 8000fd2:	3b04      	subs	r3, #4
 8000fd4:	0112      	lsls	r2, r2, #4
 8000fd6:	b2d2      	uxtb	r2, r2
 8000fd8:	440b      	add	r3, r1
 8000fda:	761a      	strb	r2, [r3, #24]
}
 8000fdc:	bf00      	nop
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr
 8000fe8:	e000e100 	.word	0xe000e100
 8000fec:	e000ed00 	.word	0xe000ed00

08000ff0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b089      	sub	sp, #36	; 0x24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	f003 0307 	and.w	r3, r3, #7
 8001002:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	f1c3 0307 	rsb	r3, r3, #7
 800100a:	2b04      	cmp	r3, #4
 800100c:	bf28      	it	cs
 800100e:	2304      	movcs	r3, #4
 8001010:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	3304      	adds	r3, #4
 8001016:	2b06      	cmp	r3, #6
 8001018:	d902      	bls.n	8001020 <NVIC_EncodePriority+0x30>
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	3b03      	subs	r3, #3
 800101e:	e000      	b.n	8001022 <NVIC_EncodePriority+0x32>
 8001020:	2300      	movs	r3, #0
 8001022:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001024:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	fa02 f303 	lsl.w	r3, r2, r3
 800102e:	43da      	mvns	r2, r3
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	401a      	ands	r2, r3
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001038:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	fa01 f303 	lsl.w	r3, r1, r3
 8001042:	43d9      	mvns	r1, r3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001048:	4313      	orrs	r3, r2
         );
}
 800104a:	4618      	mov	r0, r3
 800104c:	3724      	adds	r7, #36	; 0x24
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
	...

08001058 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	3b01      	subs	r3, #1
 8001064:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001068:	d301      	bcc.n	800106e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800106a:	2301      	movs	r3, #1
 800106c:	e00f      	b.n	800108e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800106e:	4a0a      	ldr	r2, [pc, #40]	; (8001098 <SysTick_Config+0x40>)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	3b01      	subs	r3, #1
 8001074:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001076:	210f      	movs	r1, #15
 8001078:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800107c:	f7ff ff8e 	bl	8000f9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001080:	4b05      	ldr	r3, [pc, #20]	; (8001098 <SysTick_Config+0x40>)
 8001082:	2200      	movs	r2, #0
 8001084:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001086:	4b04      	ldr	r3, [pc, #16]	; (8001098 <SysTick_Config+0x40>)
 8001088:	2207      	movs	r2, #7
 800108a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800108c:	2300      	movs	r3, #0
}
 800108e:	4618      	mov	r0, r3
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	e000e010 	.word	0xe000e010

0800109c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f7ff ff29 	bl	8000efc <__NVIC_SetPriorityGrouping>
}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b086      	sub	sp, #24
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	4603      	mov	r3, r0
 80010ba:	60b9      	str	r1, [r7, #8]
 80010bc:	607a      	str	r2, [r7, #4]
 80010be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010c0:	2300      	movs	r3, #0
 80010c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010c4:	f7ff ff3e 	bl	8000f44 <__NVIC_GetPriorityGrouping>
 80010c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	68b9      	ldr	r1, [r7, #8]
 80010ce:	6978      	ldr	r0, [r7, #20]
 80010d0:	f7ff ff8e 	bl	8000ff0 <NVIC_EncodePriority>
 80010d4:	4602      	mov	r2, r0
 80010d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010da:	4611      	mov	r1, r2
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff5d 	bl	8000f9c <__NVIC_SetPriority>
}
 80010e2:	bf00      	nop
 80010e4:	3718      	adds	r7, #24
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	4603      	mov	r3, r0
 80010f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff31 	bl	8000f60 <__NVIC_EnableIRQ>
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b082      	sub	sp, #8
 800110a:	af00      	add	r7, sp, #0
 800110c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f7ff ffa2 	bl	8001058 <SysTick_Config>
 8001114:	4603      	mov	r3, r0
}
 8001116:	4618      	mov	r0, r3
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
	...

08001120 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001120:	b480      	push	{r7}
 8001122:	b089      	sub	sp, #36	; 0x24
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800112a:	2300      	movs	r3, #0
 800112c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800112e:	2300      	movs	r3, #0
 8001130:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001132:	2300      	movs	r3, #0
 8001134:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001136:	2300      	movs	r3, #0
 8001138:	61fb      	str	r3, [r7, #28]
 800113a:	e16b      	b.n	8001414 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800113c:	2201      	movs	r2, #1
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	fa02 f303 	lsl.w	r3, r2, r3
 8001144:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	697a      	ldr	r2, [r7, #20]
 800114c:	4013      	ands	r3, r2
 800114e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	429a      	cmp	r2, r3
 8001156:	f040 815a 	bne.w	800140e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f003 0303 	and.w	r3, r3, #3
 8001162:	2b01      	cmp	r3, #1
 8001164:	d005      	beq.n	8001172 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800116e:	2b02      	cmp	r3, #2
 8001170:	d130      	bne.n	80011d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001178:	69fb      	ldr	r3, [r7, #28]
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	2203      	movs	r2, #3
 800117e:	fa02 f303 	lsl.w	r3, r2, r3
 8001182:	43db      	mvns	r3, r3
 8001184:	69ba      	ldr	r2, [r7, #24]
 8001186:	4013      	ands	r3, r2
 8001188:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	68da      	ldr	r2, [r3, #12]
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	fa02 f303 	lsl.w	r3, r2, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4313      	orrs	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011a8:	2201      	movs	r2, #1
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	fa02 f303 	lsl.w	r3, r2, r3
 80011b0:	43db      	mvns	r3, r3
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	4013      	ands	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	091b      	lsrs	r3, r3, #4
 80011be:	f003 0201 	and.w	r2, r3, #1
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f003 0303 	and.w	r3, r3, #3
 80011dc:	2b03      	cmp	r3, #3
 80011de:	d017      	beq.n	8001210 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	2203      	movs	r2, #3
 80011ec:	fa02 f303 	lsl.w	r3, r2, r3
 80011f0:	43db      	mvns	r3, r3
 80011f2:	69ba      	ldr	r2, [r7, #24]
 80011f4:	4013      	ands	r3, r2
 80011f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	689a      	ldr	r2, [r3, #8]
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	fa02 f303 	lsl.w	r3, r2, r3
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	4313      	orrs	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	f003 0303 	and.w	r3, r3, #3
 8001218:	2b02      	cmp	r3, #2
 800121a:	d123      	bne.n	8001264 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	08da      	lsrs	r2, r3, #3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	3208      	adds	r2, #8
 8001224:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001228:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	f003 0307 	and.w	r3, r3, #7
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	220f      	movs	r2, #15
 8001234:	fa02 f303 	lsl.w	r3, r2, r3
 8001238:	43db      	mvns	r3, r3
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	4013      	ands	r3, r2
 800123e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	691a      	ldr	r2, [r3, #16]
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	f003 0307 	and.w	r3, r3, #7
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	4313      	orrs	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	08da      	lsrs	r2, r3, #3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	3208      	adds	r2, #8
 800125e:	69b9      	ldr	r1, [r7, #24]
 8001260:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	2203      	movs	r2, #3
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	43db      	mvns	r3, r3
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	4013      	ands	r3, r2
 800127a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f003 0203 	and.w	r2, r3, #3
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	4313      	orrs	r3, r2
 8001290:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	f000 80b4 	beq.w	800140e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	4b60      	ldr	r3, [pc, #384]	; (800142c <HAL_GPIO_Init+0x30c>)
 80012ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ae:	4a5f      	ldr	r2, [pc, #380]	; (800142c <HAL_GPIO_Init+0x30c>)
 80012b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012b4:	6453      	str	r3, [r2, #68]	; 0x44
 80012b6:	4b5d      	ldr	r3, [pc, #372]	; (800142c <HAL_GPIO_Init+0x30c>)
 80012b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012c2:	4a5b      	ldr	r2, [pc, #364]	; (8001430 <HAL_GPIO_Init+0x310>)
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	089b      	lsrs	r3, r3, #2
 80012c8:	3302      	adds	r3, #2
 80012ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	f003 0303 	and.w	r3, r3, #3
 80012d6:	009b      	lsls	r3, r3, #2
 80012d8:	220f      	movs	r2, #15
 80012da:	fa02 f303 	lsl.w	r3, r2, r3
 80012de:	43db      	mvns	r3, r3
 80012e0:	69ba      	ldr	r2, [r7, #24]
 80012e2:	4013      	ands	r3, r2
 80012e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4a52      	ldr	r2, [pc, #328]	; (8001434 <HAL_GPIO_Init+0x314>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d02b      	beq.n	8001346 <HAL_GPIO_Init+0x226>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a51      	ldr	r2, [pc, #324]	; (8001438 <HAL_GPIO_Init+0x318>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d025      	beq.n	8001342 <HAL_GPIO_Init+0x222>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4a50      	ldr	r2, [pc, #320]	; (800143c <HAL_GPIO_Init+0x31c>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d01f      	beq.n	800133e <HAL_GPIO_Init+0x21e>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4a4f      	ldr	r2, [pc, #316]	; (8001440 <HAL_GPIO_Init+0x320>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d019      	beq.n	800133a <HAL_GPIO_Init+0x21a>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4a4e      	ldr	r2, [pc, #312]	; (8001444 <HAL_GPIO_Init+0x324>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d013      	beq.n	8001336 <HAL_GPIO_Init+0x216>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a4d      	ldr	r2, [pc, #308]	; (8001448 <HAL_GPIO_Init+0x328>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d00d      	beq.n	8001332 <HAL_GPIO_Init+0x212>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a4c      	ldr	r2, [pc, #304]	; (800144c <HAL_GPIO_Init+0x32c>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d007      	beq.n	800132e <HAL_GPIO_Init+0x20e>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4a4b      	ldr	r2, [pc, #300]	; (8001450 <HAL_GPIO_Init+0x330>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d101      	bne.n	800132a <HAL_GPIO_Init+0x20a>
 8001326:	2307      	movs	r3, #7
 8001328:	e00e      	b.n	8001348 <HAL_GPIO_Init+0x228>
 800132a:	2308      	movs	r3, #8
 800132c:	e00c      	b.n	8001348 <HAL_GPIO_Init+0x228>
 800132e:	2306      	movs	r3, #6
 8001330:	e00a      	b.n	8001348 <HAL_GPIO_Init+0x228>
 8001332:	2305      	movs	r3, #5
 8001334:	e008      	b.n	8001348 <HAL_GPIO_Init+0x228>
 8001336:	2304      	movs	r3, #4
 8001338:	e006      	b.n	8001348 <HAL_GPIO_Init+0x228>
 800133a:	2303      	movs	r3, #3
 800133c:	e004      	b.n	8001348 <HAL_GPIO_Init+0x228>
 800133e:	2302      	movs	r3, #2
 8001340:	e002      	b.n	8001348 <HAL_GPIO_Init+0x228>
 8001342:	2301      	movs	r3, #1
 8001344:	e000      	b.n	8001348 <HAL_GPIO_Init+0x228>
 8001346:	2300      	movs	r3, #0
 8001348:	69fa      	ldr	r2, [r7, #28]
 800134a:	f002 0203 	and.w	r2, r2, #3
 800134e:	0092      	lsls	r2, r2, #2
 8001350:	4093      	lsls	r3, r2
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4313      	orrs	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001358:	4935      	ldr	r1, [pc, #212]	; (8001430 <HAL_GPIO_Init+0x310>)
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	089b      	lsrs	r3, r3, #2
 800135e:	3302      	adds	r3, #2
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001366:	4b3b      	ldr	r3, [pc, #236]	; (8001454 <HAL_GPIO_Init+0x334>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	43db      	mvns	r3, r3
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	4013      	ands	r3, r2
 8001374:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	4313      	orrs	r3, r2
 8001388:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800138a:	4a32      	ldr	r2, [pc, #200]	; (8001454 <HAL_GPIO_Init+0x334>)
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001390:	4b30      	ldr	r3, [pc, #192]	; (8001454 <HAL_GPIO_Init+0x334>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	43db      	mvns	r3, r3
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	4013      	ands	r3, r2
 800139e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d003      	beq.n	80013b4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013b4:	4a27      	ldr	r2, [pc, #156]	; (8001454 <HAL_GPIO_Init+0x334>)
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013ba:	4b26      	ldr	r3, [pc, #152]	; (8001454 <HAL_GPIO_Init+0x334>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	43db      	mvns	r3, r3
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	4013      	ands	r3, r2
 80013c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d003      	beq.n	80013de <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	4313      	orrs	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013de:	4a1d      	ldr	r2, [pc, #116]	; (8001454 <HAL_GPIO_Init+0x334>)
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013e4:	4b1b      	ldr	r3, [pc, #108]	; (8001454 <HAL_GPIO_Init+0x334>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	43db      	mvns	r3, r3
 80013ee:	69ba      	ldr	r2, [r7, #24]
 80013f0:	4013      	ands	r3, r2
 80013f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d003      	beq.n	8001408 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	4313      	orrs	r3, r2
 8001406:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001408:	4a12      	ldr	r2, [pc, #72]	; (8001454 <HAL_GPIO_Init+0x334>)
 800140a:	69bb      	ldr	r3, [r7, #24]
 800140c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	3301      	adds	r3, #1
 8001412:	61fb      	str	r3, [r7, #28]
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	2b0f      	cmp	r3, #15
 8001418:	f67f ae90 	bls.w	800113c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800141c:	bf00      	nop
 800141e:	bf00      	nop
 8001420:	3724      	adds	r7, #36	; 0x24
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	40023800 	.word	0x40023800
 8001430:	40013800 	.word	0x40013800
 8001434:	40020000 	.word	0x40020000
 8001438:	40020400 	.word	0x40020400
 800143c:	40020800 	.word	0x40020800
 8001440:	40020c00 	.word	0x40020c00
 8001444:	40021000 	.word	0x40021000
 8001448:	40021400 	.word	0x40021400
 800144c:	40021800 	.word	0x40021800
 8001450:	40021c00 	.word	0x40021c00
 8001454:	40013c00 	.word	0x40013c00

08001458 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	460b      	mov	r3, r1
 8001462:	807b      	strh	r3, [r7, #2]
 8001464:	4613      	mov	r3, r2
 8001466:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001468:	787b      	ldrb	r3, [r7, #1]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d003      	beq.n	8001476 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800146e:	887a      	ldrh	r2, [r7, #2]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001474:	e003      	b.n	800147e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001476:	887b      	ldrh	r3, [r7, #2]
 8001478:	041a      	lsls	r2, r3, #16
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	619a      	str	r2, [r3, #24]
}
 800147e:	bf00      	nop
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr

0800148a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800148a:	b480      	push	{r7}
 800148c:	b085      	sub	sp, #20
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
 8001492:	460b      	mov	r3, r1
 8001494:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	695b      	ldr	r3, [r3, #20]
 800149a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800149c:	887a      	ldrh	r2, [r7, #2]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	4013      	ands	r3, r2
 80014a2:	041a      	lsls	r2, r3, #16
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	43d9      	mvns	r1, r3
 80014a8:	887b      	ldrh	r3, [r7, #2]
 80014aa:	400b      	ands	r3, r1
 80014ac:	431a      	orrs	r2, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	619a      	str	r2, [r3, #24]
}
 80014b2:	bf00      	nop
 80014b4:	3714      	adds	r7, #20
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr

080014be <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80014be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014c0:	b08f      	sub	sp, #60	; 0x3c
 80014c2:	af0a      	add	r7, sp, #40	; 0x28
 80014c4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d101      	bne.n	80014d0 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80014cc:	2301      	movs	r3, #1
 80014ce:	e054      	b.n	800157a <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d106      	bne.n	80014f0 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2200      	movs	r2, #0
 80014e6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f006 fc2c 	bl	8007d48 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2203      	movs	r2, #3
 80014f4:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001500:	2b00      	cmp	r3, #0
 8001502:	d102      	bne.n	800150a <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2200      	movs	r2, #0
 8001508:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4618      	mov	r0, r3
 8001510:	f003 fc58 	bl	8004dc4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	603b      	str	r3, [r7, #0]
 800151a:	687e      	ldr	r6, [r7, #4]
 800151c:	466d      	mov	r5, sp
 800151e:	f106 0410 	add.w	r4, r6, #16
 8001522:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001524:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001526:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001528:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800152a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800152e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001532:	1d33      	adds	r3, r6, #4
 8001534:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001536:	6838      	ldr	r0, [r7, #0]
 8001538:	f003 fbd2 	bl	8004ce0 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2101      	movs	r1, #1
 8001542:	4618      	mov	r0, r3
 8001544:	f003 fc4f 	bl	8004de6 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	603b      	str	r3, [r7, #0]
 800154e:	687e      	ldr	r6, [r7, #4]
 8001550:	466d      	mov	r5, sp
 8001552:	f106 0410 	add.w	r4, r6, #16
 8001556:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001558:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800155a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800155c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800155e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001562:	e885 0003 	stmia.w	r5, {r0, r1}
 8001566:	1d33      	adds	r3, r6, #4
 8001568:	cb0e      	ldmia	r3, {r1, r2, r3}
 800156a:	6838      	ldr	r0, [r7, #0]
 800156c:	f003 fdd8 	bl	8005120 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2201      	movs	r2, #1
 8001574:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	3714      	adds	r7, #20
 800157e:	46bd      	mov	sp, r7
 8001580:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001582 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001582:	b590      	push	{r4, r7, lr}
 8001584:	b089      	sub	sp, #36	; 0x24
 8001586:	af04      	add	r7, sp, #16
 8001588:	6078      	str	r0, [r7, #4]
 800158a:	4608      	mov	r0, r1
 800158c:	4611      	mov	r1, r2
 800158e:	461a      	mov	r2, r3
 8001590:	4603      	mov	r3, r0
 8001592:	70fb      	strb	r3, [r7, #3]
 8001594:	460b      	mov	r3, r1
 8001596:	70bb      	strb	r3, [r7, #2]
 8001598:	4613      	mov	r3, r2
 800159a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d101      	bne.n	80015aa <HAL_HCD_HC_Init+0x28>
 80015a6:	2302      	movs	r3, #2
 80015a8:	e076      	b.n	8001698 <HAL_HCD_HC_Init+0x116>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2201      	movs	r2, #1
 80015ae:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80015b2:	78fb      	ldrb	r3, [r7, #3]
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	212c      	movs	r1, #44	; 0x2c
 80015b8:	fb01 f303 	mul.w	r3, r1, r3
 80015bc:	4413      	add	r3, r2
 80015be:	333d      	adds	r3, #61	; 0x3d
 80015c0:	2200      	movs	r2, #0
 80015c2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80015c4:	78fb      	ldrb	r3, [r7, #3]
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	212c      	movs	r1, #44	; 0x2c
 80015ca:	fb01 f303 	mul.w	r3, r1, r3
 80015ce:	4413      	add	r3, r2
 80015d0:	3338      	adds	r3, #56	; 0x38
 80015d2:	787a      	ldrb	r2, [r7, #1]
 80015d4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80015d6:	78fb      	ldrb	r3, [r7, #3]
 80015d8:	687a      	ldr	r2, [r7, #4]
 80015da:	212c      	movs	r1, #44	; 0x2c
 80015dc:	fb01 f303 	mul.w	r3, r1, r3
 80015e0:	4413      	add	r3, r2
 80015e2:	3340      	adds	r3, #64	; 0x40
 80015e4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80015e6:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80015e8:	78fb      	ldrb	r3, [r7, #3]
 80015ea:	687a      	ldr	r2, [r7, #4]
 80015ec:	212c      	movs	r1, #44	; 0x2c
 80015ee:	fb01 f303 	mul.w	r3, r1, r3
 80015f2:	4413      	add	r3, r2
 80015f4:	3339      	adds	r3, #57	; 0x39
 80015f6:	78fa      	ldrb	r2, [r7, #3]
 80015f8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80015fa:	78fb      	ldrb	r3, [r7, #3]
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	212c      	movs	r1, #44	; 0x2c
 8001600:	fb01 f303 	mul.w	r3, r1, r3
 8001604:	4413      	add	r3, r2
 8001606:	333f      	adds	r3, #63	; 0x3f
 8001608:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800160c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800160e:	78fb      	ldrb	r3, [r7, #3]
 8001610:	78ba      	ldrb	r2, [r7, #2]
 8001612:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001616:	b2d0      	uxtb	r0, r2
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	212c      	movs	r1, #44	; 0x2c
 800161c:	fb01 f303 	mul.w	r3, r1, r3
 8001620:	4413      	add	r3, r2
 8001622:	333a      	adds	r3, #58	; 0x3a
 8001624:	4602      	mov	r2, r0
 8001626:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8001628:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800162c:	2b00      	cmp	r3, #0
 800162e:	da09      	bge.n	8001644 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001630:	78fb      	ldrb	r3, [r7, #3]
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	212c      	movs	r1, #44	; 0x2c
 8001636:	fb01 f303 	mul.w	r3, r1, r3
 800163a:	4413      	add	r3, r2
 800163c:	333b      	adds	r3, #59	; 0x3b
 800163e:	2201      	movs	r2, #1
 8001640:	701a      	strb	r2, [r3, #0]
 8001642:	e008      	b.n	8001656 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001644:	78fb      	ldrb	r3, [r7, #3]
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	212c      	movs	r1, #44	; 0x2c
 800164a:	fb01 f303 	mul.w	r3, r1, r3
 800164e:	4413      	add	r3, r2
 8001650:	333b      	adds	r3, #59	; 0x3b
 8001652:	2200      	movs	r2, #0
 8001654:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001656:	78fb      	ldrb	r3, [r7, #3]
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	212c      	movs	r1, #44	; 0x2c
 800165c:	fb01 f303 	mul.w	r3, r1, r3
 8001660:	4413      	add	r3, r2
 8001662:	333c      	adds	r3, #60	; 0x3c
 8001664:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001668:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6818      	ldr	r0, [r3, #0]
 800166e:	787c      	ldrb	r4, [r7, #1]
 8001670:	78ba      	ldrb	r2, [r7, #2]
 8001672:	78f9      	ldrb	r1, [r7, #3]
 8001674:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001676:	9302      	str	r3, [sp, #8]
 8001678:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800167c:	9301      	str	r3, [sp, #4]
 800167e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001682:	9300      	str	r3, [sp, #0]
 8001684:	4623      	mov	r3, r4
 8001686:	f003 fed1 	bl	800542c <USB_HC_Init>
 800168a:	4603      	mov	r3, r0
 800168c:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2200      	movs	r2, #0
 8001692:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001696:	7bfb      	ldrb	r3, [r7, #15]
}
 8001698:	4618      	mov	r0, r3
 800169a:	3714      	adds	r7, #20
 800169c:	46bd      	mov	sp, r7
 800169e:	bd90      	pop	{r4, r7, pc}

080016a0 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	460b      	mov	r3, r1
 80016aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80016ac:	2300      	movs	r3, #0
 80016ae:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d101      	bne.n	80016be <HAL_HCD_HC_Halt+0x1e>
 80016ba:	2302      	movs	r3, #2
 80016bc:	e00f      	b.n	80016de <HAL_HCD_HC_Halt+0x3e>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2201      	movs	r2, #1
 80016c2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	78fa      	ldrb	r2, [r7, #3]
 80016cc:	4611      	mov	r1, r2
 80016ce:	4618      	mov	r0, r3
 80016d0:	f004 f921 	bl	8005916 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2200      	movs	r2, #0
 80016d8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80016dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3710      	adds	r7, #16
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
	...

080016e8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	4608      	mov	r0, r1
 80016f2:	4611      	mov	r1, r2
 80016f4:	461a      	mov	r2, r3
 80016f6:	4603      	mov	r3, r0
 80016f8:	70fb      	strb	r3, [r7, #3]
 80016fa:	460b      	mov	r3, r1
 80016fc:	70bb      	strb	r3, [r7, #2]
 80016fe:	4613      	mov	r3, r2
 8001700:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001702:	78fb      	ldrb	r3, [r7, #3]
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	212c      	movs	r1, #44	; 0x2c
 8001708:	fb01 f303 	mul.w	r3, r1, r3
 800170c:	4413      	add	r3, r2
 800170e:	333b      	adds	r3, #59	; 0x3b
 8001710:	78ba      	ldrb	r2, [r7, #2]
 8001712:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001714:	78fb      	ldrb	r3, [r7, #3]
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	212c      	movs	r1, #44	; 0x2c
 800171a:	fb01 f303 	mul.w	r3, r1, r3
 800171e:	4413      	add	r3, r2
 8001720:	333f      	adds	r3, #63	; 0x3f
 8001722:	787a      	ldrb	r2, [r7, #1]
 8001724:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001726:	7c3b      	ldrb	r3, [r7, #16]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d112      	bne.n	8001752 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800172c:	78fb      	ldrb	r3, [r7, #3]
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	212c      	movs	r1, #44	; 0x2c
 8001732:	fb01 f303 	mul.w	r3, r1, r3
 8001736:	4413      	add	r3, r2
 8001738:	3342      	adds	r3, #66	; 0x42
 800173a:	2203      	movs	r2, #3
 800173c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800173e:	78fb      	ldrb	r3, [r7, #3]
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	212c      	movs	r1, #44	; 0x2c
 8001744:	fb01 f303 	mul.w	r3, r1, r3
 8001748:	4413      	add	r3, r2
 800174a:	333d      	adds	r3, #61	; 0x3d
 800174c:	7f3a      	ldrb	r2, [r7, #28]
 800174e:	701a      	strb	r2, [r3, #0]
 8001750:	e008      	b.n	8001764 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001752:	78fb      	ldrb	r3, [r7, #3]
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	212c      	movs	r1, #44	; 0x2c
 8001758:	fb01 f303 	mul.w	r3, r1, r3
 800175c:	4413      	add	r3, r2
 800175e:	3342      	adds	r3, #66	; 0x42
 8001760:	2202      	movs	r2, #2
 8001762:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001764:	787b      	ldrb	r3, [r7, #1]
 8001766:	2b03      	cmp	r3, #3
 8001768:	f200 80c6 	bhi.w	80018f8 <HAL_HCD_HC_SubmitRequest+0x210>
 800176c:	a201      	add	r2, pc, #4	; (adr r2, 8001774 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800176e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001772:	bf00      	nop
 8001774:	08001785 	.word	0x08001785
 8001778:	080018e5 	.word	0x080018e5
 800177c:	080017e9 	.word	0x080017e9
 8001780:	08001867 	.word	0x08001867
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001784:	7c3b      	ldrb	r3, [r7, #16]
 8001786:	2b01      	cmp	r3, #1
 8001788:	f040 80b8 	bne.w	80018fc <HAL_HCD_HC_SubmitRequest+0x214>
 800178c:	78bb      	ldrb	r3, [r7, #2]
 800178e:	2b00      	cmp	r3, #0
 8001790:	f040 80b4 	bne.w	80018fc <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001794:	8b3b      	ldrh	r3, [r7, #24]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d108      	bne.n	80017ac <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800179a:	78fb      	ldrb	r3, [r7, #3]
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	212c      	movs	r1, #44	; 0x2c
 80017a0:	fb01 f303 	mul.w	r3, r1, r3
 80017a4:	4413      	add	r3, r2
 80017a6:	3355      	adds	r3, #85	; 0x55
 80017a8:	2201      	movs	r2, #1
 80017aa:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80017ac:	78fb      	ldrb	r3, [r7, #3]
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	212c      	movs	r1, #44	; 0x2c
 80017b2:	fb01 f303 	mul.w	r3, r1, r3
 80017b6:	4413      	add	r3, r2
 80017b8:	3355      	adds	r3, #85	; 0x55
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d109      	bne.n	80017d4 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017c0:	78fb      	ldrb	r3, [r7, #3]
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	212c      	movs	r1, #44	; 0x2c
 80017c6:	fb01 f303 	mul.w	r3, r1, r3
 80017ca:	4413      	add	r3, r2
 80017cc:	3342      	adds	r3, #66	; 0x42
 80017ce:	2200      	movs	r2, #0
 80017d0:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80017d2:	e093      	b.n	80018fc <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017d4:	78fb      	ldrb	r3, [r7, #3]
 80017d6:	687a      	ldr	r2, [r7, #4]
 80017d8:	212c      	movs	r1, #44	; 0x2c
 80017da:	fb01 f303 	mul.w	r3, r1, r3
 80017de:	4413      	add	r3, r2
 80017e0:	3342      	adds	r3, #66	; 0x42
 80017e2:	2202      	movs	r2, #2
 80017e4:	701a      	strb	r2, [r3, #0]
      break;
 80017e6:	e089      	b.n	80018fc <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80017e8:	78bb      	ldrb	r3, [r7, #2]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d11d      	bne.n	800182a <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80017ee:	78fb      	ldrb	r3, [r7, #3]
 80017f0:	687a      	ldr	r2, [r7, #4]
 80017f2:	212c      	movs	r1, #44	; 0x2c
 80017f4:	fb01 f303 	mul.w	r3, r1, r3
 80017f8:	4413      	add	r3, r2
 80017fa:	3355      	adds	r3, #85	; 0x55
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d109      	bne.n	8001816 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001802:	78fb      	ldrb	r3, [r7, #3]
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	212c      	movs	r1, #44	; 0x2c
 8001808:	fb01 f303 	mul.w	r3, r1, r3
 800180c:	4413      	add	r3, r2
 800180e:	3342      	adds	r3, #66	; 0x42
 8001810:	2200      	movs	r2, #0
 8001812:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001814:	e073      	b.n	80018fe <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001816:	78fb      	ldrb	r3, [r7, #3]
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	212c      	movs	r1, #44	; 0x2c
 800181c:	fb01 f303 	mul.w	r3, r1, r3
 8001820:	4413      	add	r3, r2
 8001822:	3342      	adds	r3, #66	; 0x42
 8001824:	2202      	movs	r2, #2
 8001826:	701a      	strb	r2, [r3, #0]
      break;
 8001828:	e069      	b.n	80018fe <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800182a:	78fb      	ldrb	r3, [r7, #3]
 800182c:	687a      	ldr	r2, [r7, #4]
 800182e:	212c      	movs	r1, #44	; 0x2c
 8001830:	fb01 f303 	mul.w	r3, r1, r3
 8001834:	4413      	add	r3, r2
 8001836:	3354      	adds	r3, #84	; 0x54
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d109      	bne.n	8001852 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800183e:	78fb      	ldrb	r3, [r7, #3]
 8001840:	687a      	ldr	r2, [r7, #4]
 8001842:	212c      	movs	r1, #44	; 0x2c
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	4413      	add	r3, r2
 800184a:	3342      	adds	r3, #66	; 0x42
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
      break;
 8001850:	e055      	b.n	80018fe <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001852:	78fb      	ldrb	r3, [r7, #3]
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	212c      	movs	r1, #44	; 0x2c
 8001858:	fb01 f303 	mul.w	r3, r1, r3
 800185c:	4413      	add	r3, r2
 800185e:	3342      	adds	r3, #66	; 0x42
 8001860:	2202      	movs	r2, #2
 8001862:	701a      	strb	r2, [r3, #0]
      break;
 8001864:	e04b      	b.n	80018fe <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001866:	78bb      	ldrb	r3, [r7, #2]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d11d      	bne.n	80018a8 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800186c:	78fb      	ldrb	r3, [r7, #3]
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	212c      	movs	r1, #44	; 0x2c
 8001872:	fb01 f303 	mul.w	r3, r1, r3
 8001876:	4413      	add	r3, r2
 8001878:	3355      	adds	r3, #85	; 0x55
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d109      	bne.n	8001894 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001880:	78fb      	ldrb	r3, [r7, #3]
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	212c      	movs	r1, #44	; 0x2c
 8001886:	fb01 f303 	mul.w	r3, r1, r3
 800188a:	4413      	add	r3, r2
 800188c:	3342      	adds	r3, #66	; 0x42
 800188e:	2200      	movs	r2, #0
 8001890:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001892:	e034      	b.n	80018fe <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001894:	78fb      	ldrb	r3, [r7, #3]
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	212c      	movs	r1, #44	; 0x2c
 800189a:	fb01 f303 	mul.w	r3, r1, r3
 800189e:	4413      	add	r3, r2
 80018a0:	3342      	adds	r3, #66	; 0x42
 80018a2:	2202      	movs	r2, #2
 80018a4:	701a      	strb	r2, [r3, #0]
      break;
 80018a6:	e02a      	b.n	80018fe <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80018a8:	78fb      	ldrb	r3, [r7, #3]
 80018aa:	687a      	ldr	r2, [r7, #4]
 80018ac:	212c      	movs	r1, #44	; 0x2c
 80018ae:	fb01 f303 	mul.w	r3, r1, r3
 80018b2:	4413      	add	r3, r2
 80018b4:	3354      	adds	r3, #84	; 0x54
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d109      	bne.n	80018d0 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018bc:	78fb      	ldrb	r3, [r7, #3]
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	212c      	movs	r1, #44	; 0x2c
 80018c2:	fb01 f303 	mul.w	r3, r1, r3
 80018c6:	4413      	add	r3, r2
 80018c8:	3342      	adds	r3, #66	; 0x42
 80018ca:	2200      	movs	r2, #0
 80018cc:	701a      	strb	r2, [r3, #0]
      break;
 80018ce:	e016      	b.n	80018fe <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018d0:	78fb      	ldrb	r3, [r7, #3]
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	212c      	movs	r1, #44	; 0x2c
 80018d6:	fb01 f303 	mul.w	r3, r1, r3
 80018da:	4413      	add	r3, r2
 80018dc:	3342      	adds	r3, #66	; 0x42
 80018de:	2202      	movs	r2, #2
 80018e0:	701a      	strb	r2, [r3, #0]
      break;
 80018e2:	e00c      	b.n	80018fe <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018e4:	78fb      	ldrb	r3, [r7, #3]
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	212c      	movs	r1, #44	; 0x2c
 80018ea:	fb01 f303 	mul.w	r3, r1, r3
 80018ee:	4413      	add	r3, r2
 80018f0:	3342      	adds	r3, #66	; 0x42
 80018f2:	2200      	movs	r2, #0
 80018f4:	701a      	strb	r2, [r3, #0]
      break;
 80018f6:	e002      	b.n	80018fe <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80018f8:	bf00      	nop
 80018fa:	e000      	b.n	80018fe <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80018fc:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80018fe:	78fb      	ldrb	r3, [r7, #3]
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	212c      	movs	r1, #44	; 0x2c
 8001904:	fb01 f303 	mul.w	r3, r1, r3
 8001908:	4413      	add	r3, r2
 800190a:	3344      	adds	r3, #68	; 0x44
 800190c:	697a      	ldr	r2, [r7, #20]
 800190e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001910:	78fb      	ldrb	r3, [r7, #3]
 8001912:	8b3a      	ldrh	r2, [r7, #24]
 8001914:	6879      	ldr	r1, [r7, #4]
 8001916:	202c      	movs	r0, #44	; 0x2c
 8001918:	fb00 f303 	mul.w	r3, r0, r3
 800191c:	440b      	add	r3, r1
 800191e:	334c      	adds	r3, #76	; 0x4c
 8001920:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001922:	78fb      	ldrb	r3, [r7, #3]
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	212c      	movs	r1, #44	; 0x2c
 8001928:	fb01 f303 	mul.w	r3, r1, r3
 800192c:	4413      	add	r3, r2
 800192e:	3360      	adds	r3, #96	; 0x60
 8001930:	2200      	movs	r2, #0
 8001932:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001934:	78fb      	ldrb	r3, [r7, #3]
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	212c      	movs	r1, #44	; 0x2c
 800193a:	fb01 f303 	mul.w	r3, r1, r3
 800193e:	4413      	add	r3, r2
 8001940:	3350      	adds	r3, #80	; 0x50
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001946:	78fb      	ldrb	r3, [r7, #3]
 8001948:	687a      	ldr	r2, [r7, #4]
 800194a:	212c      	movs	r1, #44	; 0x2c
 800194c:	fb01 f303 	mul.w	r3, r1, r3
 8001950:	4413      	add	r3, r2
 8001952:	3339      	adds	r3, #57	; 0x39
 8001954:	78fa      	ldrb	r2, [r7, #3]
 8001956:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001958:	78fb      	ldrb	r3, [r7, #3]
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	212c      	movs	r1, #44	; 0x2c
 800195e:	fb01 f303 	mul.w	r3, r1, r3
 8001962:	4413      	add	r3, r2
 8001964:	3361      	adds	r3, #97	; 0x61
 8001966:	2200      	movs	r2, #0
 8001968:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6818      	ldr	r0, [r3, #0]
 800196e:	78fb      	ldrb	r3, [r7, #3]
 8001970:	222c      	movs	r2, #44	; 0x2c
 8001972:	fb02 f303 	mul.w	r3, r2, r3
 8001976:	3338      	adds	r3, #56	; 0x38
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	18d1      	adds	r1, r2, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	691b      	ldr	r3, [r3, #16]
 8001980:	b2db      	uxtb	r3, r3
 8001982:	461a      	mov	r2, r3
 8001984:	f003 fe74 	bl	8005670 <USB_HC_StartXfer>
 8001988:	4603      	mov	r3, r0
}
 800198a:	4618      	mov	r0, r3
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop

08001994 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4618      	mov	r0, r3
 80019ac:	f003 fb75 	bl	800509a <USB_GetMode>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	f040 80f6 	bne.w	8001ba4 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4618      	mov	r0, r3
 80019be:	f003 fb59 	bl	8005074 <USB_ReadInterrupts>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	f000 80ec 	beq.w	8001ba2 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f003 fb50 	bl	8005074 <USB_ReadInterrupts>
 80019d4:	4603      	mov	r3, r0
 80019d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80019de:	d104      	bne.n	80019ea <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80019e8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f003 fb40 	bl	8005074 <USB_ReadInterrupts>
 80019f4:	4603      	mov	r3, r0
 80019f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80019fe:	d104      	bne.n	8001a0a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001a08:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f003 fb30 	bl	8005074 <USB_ReadInterrupts>
 8001a14:	4603      	mov	r3, r0
 8001a16:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a1a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001a1e:	d104      	bne.n	8001a2a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001a28:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f003 fb20 	bl	8005074 <USB_ReadInterrupts>
 8001a34:	4603      	mov	r3, r0
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d103      	bne.n	8001a46 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2202      	movs	r2, #2
 8001a44:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f003 fb12 	bl	8005074 <USB_ReadInterrupts>
 8001a50:	4603      	mov	r3, r0
 8001a52:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001a56:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001a5a:	d11c      	bne.n	8001a96 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001a64:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 0301 	and.w	r3, r3, #1
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d10f      	bne.n	8001a96 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001a76:	2110      	movs	r1, #16
 8001a78:	6938      	ldr	r0, [r7, #16]
 8001a7a:	f003 fa01 	bl	8004e80 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001a7e:	6938      	ldr	r0, [r7, #16]
 8001a80:	f003 fa32 	bl	8004ee8 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2101      	movs	r1, #1
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f003 fc08 	bl	80052a0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f006 f9d7 	bl	8007e44 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f003 faea 	bl	8005074 <USB_ReadInterrupts>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001aa6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001aaa:	d102      	bne.n	8001ab2 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f001 f89e 	bl	8002bee <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f003 fadc 	bl	8005074 <USB_ReadInterrupts>
 8001abc:	4603      	mov	r3, r0
 8001abe:	f003 0308 	and.w	r3, r3, #8
 8001ac2:	2b08      	cmp	r3, #8
 8001ac4:	d106      	bne.n	8001ad4 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f006 f9a0 	bl	8007e0c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2208      	movs	r2, #8
 8001ad2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f003 facb 	bl	8005074 <USB_ReadInterrupts>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	f003 0310 	and.w	r3, r3, #16
 8001ae4:	2b10      	cmp	r3, #16
 8001ae6:	d101      	bne.n	8001aec <HAL_HCD_IRQHandler+0x158>
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e000      	b.n	8001aee <HAL_HCD_IRQHandler+0x15a>
 8001aec:	2300      	movs	r3, #0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d012      	beq.n	8001b18 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	699a      	ldr	r2, [r3, #24]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f022 0210 	bic.w	r2, r2, #16
 8001b00:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f000 ffa1 	bl	8002a4a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	699a      	ldr	r2, [r3, #24]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f042 0210 	orr.w	r2, r2, #16
 8001b16:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f003 faa9 	bl	8005074 <USB_ReadInterrupts>
 8001b22:	4603      	mov	r3, r0
 8001b24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b28:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001b2c:	d13a      	bne.n	8001ba4 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f003 fede 	bl	80058f4 <USB_HC_ReadInterrupt>
 8001b38:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	617b      	str	r3, [r7, #20]
 8001b3e:	e025      	b.n	8001b8c <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	f003 030f 	and.w	r3, r3, #15
 8001b46:	68ba      	ldr	r2, [r7, #8]
 8001b48:	fa22 f303 	lsr.w	r3, r2, r3
 8001b4c:	f003 0301 	and.w	r3, r3, #1
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d018      	beq.n	8001b86 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	015a      	lsls	r2, r3, #5
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b6a:	d106      	bne.n	8001b7a <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	4619      	mov	r1, r3
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f000 f8ab 	bl	8001cce <HCD_HC_IN_IRQHandler>
 8001b78:	e005      	b.n	8001b86 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	4619      	mov	r1, r3
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f000 fbf9 	bl	8002378 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	617b      	str	r3, [r7, #20]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	697a      	ldr	r2, [r7, #20]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d3d4      	bcc.n	8001b40 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b9e:	615a      	str	r2, [r3, #20]
 8001ba0:	e000      	b.n	8001ba4 <HAL_HCD_IRQHandler+0x210>
      return;
 8001ba2:	bf00      	nop
    }
  }
}
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d101      	bne.n	8001bc0 <HAL_HCD_Start+0x16>
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	e013      	b.n	8001be8 <HAL_HCD_Start+0x3e>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2101      	movs	r1, #1
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f003 fbca 	bl	8005368 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f003 f8e2 	bl	8004da2 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001be6:	2300      	movs	r3, #0
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d101      	bne.n	8001c06 <HAL_HCD_Stop+0x16>
 8001c02:	2302      	movs	r3, #2
 8001c04:	e00d      	b.n	8001c22 <HAL_HCD_Stop+0x32>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4618      	mov	r0, r3
 8001c14:	f003 ffb8 	bl	8005b88 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001c2a:	b580      	push	{r7, lr}
 8001c2c:	b082      	sub	sp, #8
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f003 fb6c 	bl	8005314 <USB_ResetPort>
 8001c3c:	4603      	mov	r3, r0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001c46:	b480      	push	{r7}
 8001c48:	b083      	sub	sp, #12
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
 8001c4e:	460b      	mov	r3, r1
 8001c50:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001c52:	78fb      	ldrb	r3, [r7, #3]
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	212c      	movs	r1, #44	; 0x2c
 8001c58:	fb01 f303 	mul.w	r3, r1, r3
 8001c5c:	4413      	add	r3, r2
 8001c5e:	3360      	adds	r3, #96	; 0x60
 8001c60:	781b      	ldrb	r3, [r3, #0]
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	b083      	sub	sp, #12
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
 8001c76:	460b      	mov	r3, r1
 8001c78:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001c7a:	78fb      	ldrb	r3, [r7, #3]
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	212c      	movs	r1, #44	; 0x2c
 8001c80:	fb01 f303 	mul.w	r3, r1, r3
 8001c84:	4413      	add	r3, r2
 8001c86:	3350      	adds	r3, #80	; 0x50
 8001c88:	681b      	ldr	r3, [r3, #0]
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f003 fbb0 	bl	8005408 <USB_GetCurrentFrame>
 8001ca8:	4603      	mov	r3, r0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b082      	sub	sp, #8
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f003 fb8b 	bl	80053da <USB_GetHostSpeed>
 8001cc4:	4603      	mov	r3, r0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}

08001cce <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001cce:	b580      	push	{r7, lr}
 8001cd0:	b086      	sub	sp, #24
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6078      	str	r0, [r7, #4]
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001ce4:	78fb      	ldrb	r3, [r7, #3]
 8001ce6:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	015a      	lsls	r2, r3, #5
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	4413      	add	r3, r2
 8001cf0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	f003 0304 	and.w	r3, r3, #4
 8001cfa:	2b04      	cmp	r3, #4
 8001cfc:	d11a      	bne.n	8001d34 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	015a      	lsls	r2, r3, #5
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	4413      	add	r3, r2
 8001d06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	2304      	movs	r3, #4
 8001d0e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	212c      	movs	r1, #44	; 0x2c
 8001d16:	fb01 f303 	mul.w	r3, r1, r3
 8001d1a:	4413      	add	r3, r2
 8001d1c:	3361      	adds	r3, #97	; 0x61
 8001d1e:	2206      	movs	r2, #6
 8001d20:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	68fa      	ldr	r2, [r7, #12]
 8001d28:	b2d2      	uxtb	r2, r2
 8001d2a:	4611      	mov	r1, r2
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f003 fdf2 	bl	8005916 <USB_HC_Halt>
 8001d32:	e0af      	b.n	8001e94 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	015a      	lsls	r2, r3, #5
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d4a:	d11b      	bne.n	8001d84 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	015a      	lsls	r2, r3, #5
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	4413      	add	r3, r2
 8001d54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d58:	461a      	mov	r2, r3
 8001d5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d5e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	212c      	movs	r1, #44	; 0x2c
 8001d66:	fb01 f303 	mul.w	r3, r1, r3
 8001d6a:	4413      	add	r3, r2
 8001d6c:	3361      	adds	r3, #97	; 0x61
 8001d6e:	2207      	movs	r2, #7
 8001d70:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	68fa      	ldr	r2, [r7, #12]
 8001d78:	b2d2      	uxtb	r2, r2
 8001d7a:	4611      	mov	r1, r2
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f003 fdca 	bl	8005916 <USB_HC_Halt>
 8001d82:	e087      	b.n	8001e94 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	015a      	lsls	r2, r3, #5
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f003 0320 	and.w	r3, r3, #32
 8001d96:	2b20      	cmp	r3, #32
 8001d98:	d109      	bne.n	8001dae <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	015a      	lsls	r2, r3, #5
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	4413      	add	r3, r2
 8001da2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001da6:	461a      	mov	r2, r3
 8001da8:	2320      	movs	r3, #32
 8001daa:	6093      	str	r3, [r2, #8]
 8001dac:	e072      	b.n	8001e94 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	015a      	lsls	r2, r3, #5
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	4413      	add	r3, r2
 8001db6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f003 0308 	and.w	r3, r3, #8
 8001dc0:	2b08      	cmp	r3, #8
 8001dc2:	d11a      	bne.n	8001dfa <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	015a      	lsls	r2, r3, #5
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	4413      	add	r3, r2
 8001dcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	2308      	movs	r3, #8
 8001dd4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8001dd6:	687a      	ldr	r2, [r7, #4]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	212c      	movs	r1, #44	; 0x2c
 8001ddc:	fb01 f303 	mul.w	r3, r1, r3
 8001de0:	4413      	add	r3, r2
 8001de2:	3361      	adds	r3, #97	; 0x61
 8001de4:	2205      	movs	r2, #5
 8001de6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	68fa      	ldr	r2, [r7, #12]
 8001dee:	b2d2      	uxtb	r2, r2
 8001df0:	4611      	mov	r1, r2
 8001df2:	4618      	mov	r0, r3
 8001df4:	f003 fd8f 	bl	8005916 <USB_HC_Halt>
 8001df8:	e04c      	b.n	8001e94 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	015a      	lsls	r2, r3, #5
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	4413      	add	r3, r2
 8001e02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e10:	d11b      	bne.n	8001e4a <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	015a      	lsls	r2, r3, #5
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	4413      	add	r3, r2
 8001e1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e1e:	461a      	mov	r2, r3
 8001e20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e24:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	212c      	movs	r1, #44	; 0x2c
 8001e2c:	fb01 f303 	mul.w	r3, r1, r3
 8001e30:	4413      	add	r3, r2
 8001e32:	3361      	adds	r3, #97	; 0x61
 8001e34:	2208      	movs	r2, #8
 8001e36:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	68fa      	ldr	r2, [r7, #12]
 8001e3e:	b2d2      	uxtb	r2, r2
 8001e40:	4611      	mov	r1, r2
 8001e42:	4618      	mov	r0, r3
 8001e44:	f003 fd67 	bl	8005916 <USB_HC_Halt>
 8001e48:	e024      	b.n	8001e94 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	015a      	lsls	r2, r3, #5
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	4413      	add	r3, r2
 8001e52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e5c:	2b80      	cmp	r3, #128	; 0x80
 8001e5e:	d119      	bne.n	8001e94 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	015a      	lsls	r2, r3, #5
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	4413      	add	r3, r2
 8001e68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	2380      	movs	r3, #128	; 0x80
 8001e70:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	212c      	movs	r1, #44	; 0x2c
 8001e78:	fb01 f303 	mul.w	r3, r1, r3
 8001e7c:	4413      	add	r3, r2
 8001e7e:	3361      	adds	r3, #97	; 0x61
 8001e80:	2206      	movs	r2, #6
 8001e82:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	68fa      	ldr	r2, [r7, #12]
 8001e8a:	b2d2      	uxtb	r2, r2
 8001e8c:	4611      	mov	r1, r2
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f003 fd41 	bl	8005916 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	015a      	lsls	r2, r3, #5
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	4413      	add	r3, r2
 8001e9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ea6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001eaa:	d112      	bne.n	8001ed2 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	68fa      	ldr	r2, [r7, #12]
 8001eb2:	b2d2      	uxtb	r2, r2
 8001eb4:	4611      	mov	r1, r2
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f003 fd2d 	bl	8005916 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	015a      	lsls	r2, r3, #5
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ec8:	461a      	mov	r2, r3
 8001eca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ece:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001ed0:	e24e      	b.n	8002370 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	015a      	lsls	r2, r3, #5
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	4413      	add	r3, r2
 8001eda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	f003 0301 	and.w	r3, r3, #1
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	f040 80df 	bne.w	80020a8 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	691b      	ldr	r3, [r3, #16]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d019      	beq.n	8001f26 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	212c      	movs	r1, #44	; 0x2c
 8001ef8:	fb01 f303 	mul.w	r3, r1, r3
 8001efc:	4413      	add	r3, r2
 8001efe:	3348      	adds	r3, #72	; 0x48
 8001f00:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	0159      	lsls	r1, r3, #5
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	440b      	add	r3, r1
 8001f0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f0e:	691b      	ldr	r3, [r3, #16]
 8001f10:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001f14:	1ad2      	subs	r2, r2, r3
 8001f16:	6879      	ldr	r1, [r7, #4]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	202c      	movs	r0, #44	; 0x2c
 8001f1c:	fb00 f303 	mul.w	r3, r0, r3
 8001f20:	440b      	add	r3, r1
 8001f22:	3350      	adds	r3, #80	; 0x50
 8001f24:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	212c      	movs	r1, #44	; 0x2c
 8001f2c:	fb01 f303 	mul.w	r3, r1, r3
 8001f30:	4413      	add	r3, r2
 8001f32:	3361      	adds	r3, #97	; 0x61
 8001f34:	2201      	movs	r2, #1
 8001f36:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	212c      	movs	r1, #44	; 0x2c
 8001f3e:	fb01 f303 	mul.w	r3, r1, r3
 8001f42:	4413      	add	r3, r2
 8001f44:	335c      	adds	r3, #92	; 0x5c
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	015a      	lsls	r2, r3, #5
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	4413      	add	r3, r2
 8001f52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f56:	461a      	mov	r2, r3
 8001f58:	2301      	movs	r3, #1
 8001f5a:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	212c      	movs	r1, #44	; 0x2c
 8001f62:	fb01 f303 	mul.w	r3, r1, r3
 8001f66:	4413      	add	r3, r2
 8001f68:	333f      	adds	r3, #63	; 0x3f
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d009      	beq.n	8001f84 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	212c      	movs	r1, #44	; 0x2c
 8001f76:	fb01 f303 	mul.w	r3, r1, r3
 8001f7a:	4413      	add	r3, r2
 8001f7c:	333f      	adds	r3, #63	; 0x3f
 8001f7e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d111      	bne.n	8001fa8 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	b2d2      	uxtb	r2, r2
 8001f8c:	4611      	mov	r1, r2
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f003 fcc1 	bl	8005916 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	015a      	lsls	r2, r3, #5
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	2310      	movs	r3, #16
 8001fa4:	6093      	str	r3, [r2, #8]
 8001fa6:	e03a      	b.n	800201e <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	212c      	movs	r1, #44	; 0x2c
 8001fae:	fb01 f303 	mul.w	r3, r1, r3
 8001fb2:	4413      	add	r3, r2
 8001fb4:	333f      	adds	r3, #63	; 0x3f
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	2b03      	cmp	r3, #3
 8001fba:	d009      	beq.n	8001fd0 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8001fbc:	687a      	ldr	r2, [r7, #4]
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	212c      	movs	r1, #44	; 0x2c
 8001fc2:	fb01 f303 	mul.w	r3, r1, r3
 8001fc6:	4413      	add	r3, r2
 8001fc8:	333f      	adds	r3, #63	; 0x3f
 8001fca:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d126      	bne.n	800201e <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	015a      	lsls	r2, r3, #5
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	68fa      	ldr	r2, [r7, #12]
 8001fe0:	0151      	lsls	r1, r2, #5
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	440a      	add	r2, r1
 8001fe6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001fea:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001fee:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001ff0:	687a      	ldr	r2, [r7, #4]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	212c      	movs	r1, #44	; 0x2c
 8001ff6:	fb01 f303 	mul.w	r3, r1, r3
 8001ffa:	4413      	add	r3, r2
 8001ffc:	3360      	adds	r3, #96	; 0x60
 8001ffe:	2201      	movs	r2, #1
 8002000:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	b2d9      	uxtb	r1, r3
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	202c      	movs	r0, #44	; 0x2c
 800200c:	fb00 f303 	mul.w	r3, r0, r3
 8002010:	4413      	add	r3, r2
 8002012:	3360      	adds	r3, #96	; 0x60
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	461a      	mov	r2, r3
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f005 ff21 	bl	8007e60 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	691b      	ldr	r3, [r3, #16]
 8002022:	2b01      	cmp	r3, #1
 8002024:	d12b      	bne.n	800207e <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	212c      	movs	r1, #44	; 0x2c
 800202c:	fb01 f303 	mul.w	r3, r1, r3
 8002030:	4413      	add	r3, r2
 8002032:	3348      	adds	r3, #72	; 0x48
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	6879      	ldr	r1, [r7, #4]
 8002038:	68fa      	ldr	r2, [r7, #12]
 800203a:	202c      	movs	r0, #44	; 0x2c
 800203c:	fb00 f202 	mul.w	r2, r0, r2
 8002040:	440a      	add	r2, r1
 8002042:	3240      	adds	r2, #64	; 0x40
 8002044:	8812      	ldrh	r2, [r2, #0]
 8002046:	fbb3 f3f2 	udiv	r3, r3, r2
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	2b00      	cmp	r3, #0
 8002050:	f000 818e 	beq.w	8002370 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	212c      	movs	r1, #44	; 0x2c
 800205a:	fb01 f303 	mul.w	r3, r1, r3
 800205e:	4413      	add	r3, r2
 8002060:	3354      	adds	r3, #84	; 0x54
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	f083 0301 	eor.w	r3, r3, #1
 8002068:	b2d8      	uxtb	r0, r3
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	212c      	movs	r1, #44	; 0x2c
 8002070:	fb01 f303 	mul.w	r3, r1, r3
 8002074:	4413      	add	r3, r2
 8002076:	3354      	adds	r3, #84	; 0x54
 8002078:	4602      	mov	r2, r0
 800207a:	701a      	strb	r2, [r3, #0]
}
 800207c:	e178      	b.n	8002370 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	212c      	movs	r1, #44	; 0x2c
 8002084:	fb01 f303 	mul.w	r3, r1, r3
 8002088:	4413      	add	r3, r2
 800208a:	3354      	adds	r3, #84	; 0x54
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	f083 0301 	eor.w	r3, r3, #1
 8002092:	b2d8      	uxtb	r0, r3
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	212c      	movs	r1, #44	; 0x2c
 800209a:	fb01 f303 	mul.w	r3, r1, r3
 800209e:	4413      	add	r3, r2
 80020a0:	3354      	adds	r3, #84	; 0x54
 80020a2:	4602      	mov	r2, r0
 80020a4:	701a      	strb	r2, [r3, #0]
}
 80020a6:	e163      	b.n	8002370 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	015a      	lsls	r2, r3, #5
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	4413      	add	r3, r2
 80020b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f003 0302 	and.w	r3, r3, #2
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	f040 80f6 	bne.w	80022ac <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	212c      	movs	r1, #44	; 0x2c
 80020c6:	fb01 f303 	mul.w	r3, r1, r3
 80020ca:	4413      	add	r3, r2
 80020cc:	3361      	adds	r3, #97	; 0x61
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d109      	bne.n	80020e8 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80020d4:	687a      	ldr	r2, [r7, #4]
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	212c      	movs	r1, #44	; 0x2c
 80020da:	fb01 f303 	mul.w	r3, r1, r3
 80020de:	4413      	add	r3, r2
 80020e0:	3360      	adds	r3, #96	; 0x60
 80020e2:	2201      	movs	r2, #1
 80020e4:	701a      	strb	r2, [r3, #0]
 80020e6:	e0c9      	b.n	800227c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	212c      	movs	r1, #44	; 0x2c
 80020ee:	fb01 f303 	mul.w	r3, r1, r3
 80020f2:	4413      	add	r3, r2
 80020f4:	3361      	adds	r3, #97	; 0x61
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	2b05      	cmp	r3, #5
 80020fa:	d109      	bne.n	8002110 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	212c      	movs	r1, #44	; 0x2c
 8002102:	fb01 f303 	mul.w	r3, r1, r3
 8002106:	4413      	add	r3, r2
 8002108:	3360      	adds	r3, #96	; 0x60
 800210a:	2205      	movs	r2, #5
 800210c:	701a      	strb	r2, [r3, #0]
 800210e:	e0b5      	b.n	800227c <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	212c      	movs	r1, #44	; 0x2c
 8002116:	fb01 f303 	mul.w	r3, r1, r3
 800211a:	4413      	add	r3, r2
 800211c:	3361      	adds	r3, #97	; 0x61
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	2b06      	cmp	r3, #6
 8002122:	d009      	beq.n	8002138 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	212c      	movs	r1, #44	; 0x2c
 800212a:	fb01 f303 	mul.w	r3, r1, r3
 800212e:	4413      	add	r3, r2
 8002130:	3361      	adds	r3, #97	; 0x61
 8002132:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002134:	2b08      	cmp	r3, #8
 8002136:	d150      	bne.n	80021da <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	212c      	movs	r1, #44	; 0x2c
 800213e:	fb01 f303 	mul.w	r3, r1, r3
 8002142:	4413      	add	r3, r2
 8002144:	335c      	adds	r3, #92	; 0x5c
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	1c5a      	adds	r2, r3, #1
 800214a:	6879      	ldr	r1, [r7, #4]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	202c      	movs	r0, #44	; 0x2c
 8002150:	fb00 f303 	mul.w	r3, r0, r3
 8002154:	440b      	add	r3, r1
 8002156:	335c      	adds	r3, #92	; 0x5c
 8002158:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	212c      	movs	r1, #44	; 0x2c
 8002160:	fb01 f303 	mul.w	r3, r1, r3
 8002164:	4413      	add	r3, r2
 8002166:	335c      	adds	r3, #92	; 0x5c
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	2b02      	cmp	r3, #2
 800216c:	d912      	bls.n	8002194 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	212c      	movs	r1, #44	; 0x2c
 8002174:	fb01 f303 	mul.w	r3, r1, r3
 8002178:	4413      	add	r3, r2
 800217a:	335c      	adds	r3, #92	; 0x5c
 800217c:	2200      	movs	r2, #0
 800217e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	212c      	movs	r1, #44	; 0x2c
 8002186:	fb01 f303 	mul.w	r3, r1, r3
 800218a:	4413      	add	r3, r2
 800218c:	3360      	adds	r3, #96	; 0x60
 800218e:	2204      	movs	r2, #4
 8002190:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002192:	e073      	b.n	800227c <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	212c      	movs	r1, #44	; 0x2c
 800219a:	fb01 f303 	mul.w	r3, r1, r3
 800219e:	4413      	add	r3, r2
 80021a0:	3360      	adds	r3, #96	; 0x60
 80021a2:	2202      	movs	r2, #2
 80021a4:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	015a      	lsls	r2, r3, #5
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	4413      	add	r3, r2
 80021ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80021bc:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80021c4:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	015a      	lsls	r2, r3, #5
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	4413      	add	r3, r2
 80021ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021d2:	461a      	mov	r2, r3
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80021d8:	e050      	b.n	800227c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	212c      	movs	r1, #44	; 0x2c
 80021e0:	fb01 f303 	mul.w	r3, r1, r3
 80021e4:	4413      	add	r3, r2
 80021e6:	3361      	adds	r3, #97	; 0x61
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	2b03      	cmp	r3, #3
 80021ec:	d122      	bne.n	8002234 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	212c      	movs	r1, #44	; 0x2c
 80021f4:	fb01 f303 	mul.w	r3, r1, r3
 80021f8:	4413      	add	r3, r2
 80021fa:	3360      	adds	r3, #96	; 0x60
 80021fc:	2202      	movs	r2, #2
 80021fe:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	015a      	lsls	r2, r3, #5
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	4413      	add	r3, r2
 8002208:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002216:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800221e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	015a      	lsls	r2, r3, #5
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	4413      	add	r3, r2
 8002228:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800222c:	461a      	mov	r2, r3
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	6013      	str	r3, [r2, #0]
 8002232:	e023      	b.n	800227c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	212c      	movs	r1, #44	; 0x2c
 800223a:	fb01 f303 	mul.w	r3, r1, r3
 800223e:	4413      	add	r3, r2
 8002240:	3361      	adds	r3, #97	; 0x61
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	2b07      	cmp	r3, #7
 8002246:	d119      	bne.n	800227c <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	212c      	movs	r1, #44	; 0x2c
 800224e:	fb01 f303 	mul.w	r3, r1, r3
 8002252:	4413      	add	r3, r2
 8002254:	335c      	adds	r3, #92	; 0x5c
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	1c5a      	adds	r2, r3, #1
 800225a:	6879      	ldr	r1, [r7, #4]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	202c      	movs	r0, #44	; 0x2c
 8002260:	fb00 f303 	mul.w	r3, r0, r3
 8002264:	440b      	add	r3, r1
 8002266:	335c      	adds	r3, #92	; 0x5c
 8002268:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	212c      	movs	r1, #44	; 0x2c
 8002270:	fb01 f303 	mul.w	r3, r1, r3
 8002274:	4413      	add	r3, r2
 8002276:	3360      	adds	r3, #96	; 0x60
 8002278:	2204      	movs	r2, #4
 800227a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	015a      	lsls	r2, r3, #5
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	4413      	add	r3, r2
 8002284:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002288:	461a      	mov	r2, r3
 800228a:	2302      	movs	r3, #2
 800228c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	b2d9      	uxtb	r1, r3
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	202c      	movs	r0, #44	; 0x2c
 8002298:	fb00 f303 	mul.w	r3, r0, r3
 800229c:	4413      	add	r3, r2
 800229e:	3360      	adds	r3, #96	; 0x60
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	461a      	mov	r2, r3
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f005 fddb 	bl	8007e60 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80022aa:	e061      	b.n	8002370 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	015a      	lsls	r2, r3, #5
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	4413      	add	r3, r2
 80022b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	f003 0310 	and.w	r3, r3, #16
 80022be:	2b10      	cmp	r3, #16
 80022c0:	d156      	bne.n	8002370 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	212c      	movs	r1, #44	; 0x2c
 80022c8:	fb01 f303 	mul.w	r3, r1, r3
 80022cc:	4413      	add	r3, r2
 80022ce:	333f      	adds	r3, #63	; 0x3f
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	2b03      	cmp	r3, #3
 80022d4:	d111      	bne.n	80022fa <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	212c      	movs	r1, #44	; 0x2c
 80022dc:	fb01 f303 	mul.w	r3, r1, r3
 80022e0:	4413      	add	r3, r2
 80022e2:	335c      	adds	r3, #92	; 0x5c
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	68fa      	ldr	r2, [r7, #12]
 80022ee:	b2d2      	uxtb	r2, r2
 80022f0:	4611      	mov	r1, r2
 80022f2:	4618      	mov	r0, r3
 80022f4:	f003 fb0f 	bl	8005916 <USB_HC_Halt>
 80022f8:	e031      	b.n	800235e <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	212c      	movs	r1, #44	; 0x2c
 8002300:	fb01 f303 	mul.w	r3, r1, r3
 8002304:	4413      	add	r3, r2
 8002306:	333f      	adds	r3, #63	; 0x3f
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d009      	beq.n	8002322 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	212c      	movs	r1, #44	; 0x2c
 8002314:	fb01 f303 	mul.w	r3, r1, r3
 8002318:	4413      	add	r3, r2
 800231a:	333f      	adds	r3, #63	; 0x3f
 800231c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800231e:	2b02      	cmp	r3, #2
 8002320:	d11d      	bne.n	800235e <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	212c      	movs	r1, #44	; 0x2c
 8002328:	fb01 f303 	mul.w	r3, r1, r3
 800232c:	4413      	add	r3, r2
 800232e:	335c      	adds	r3, #92	; 0x5c
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	691b      	ldr	r3, [r3, #16]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d110      	bne.n	800235e <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	212c      	movs	r1, #44	; 0x2c
 8002342:	fb01 f303 	mul.w	r3, r1, r3
 8002346:	4413      	add	r3, r2
 8002348:	3361      	adds	r3, #97	; 0x61
 800234a:	2203      	movs	r2, #3
 800234c:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	68fa      	ldr	r2, [r7, #12]
 8002354:	b2d2      	uxtb	r2, r2
 8002356:	4611      	mov	r1, r2
 8002358:	4618      	mov	r0, r3
 800235a:	f003 fadc 	bl	8005916 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	015a      	lsls	r2, r3, #5
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	4413      	add	r3, r2
 8002366:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800236a:	461a      	mov	r2, r3
 800236c:	2310      	movs	r3, #16
 800236e:	6093      	str	r3, [r2, #8]
}
 8002370:	bf00      	nop
 8002372:	3718      	adds	r7, #24
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b088      	sub	sp, #32
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	460b      	mov	r3, r1
 8002382:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 800238e:	78fb      	ldrb	r3, [r7, #3]
 8002390:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	015a      	lsls	r2, r3, #5
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	4413      	add	r3, r2
 800239a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	f003 0304 	and.w	r3, r3, #4
 80023a4:	2b04      	cmp	r3, #4
 80023a6:	d11a      	bne.n	80023de <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	015a      	lsls	r2, r3, #5
 80023ac:	69bb      	ldr	r3, [r7, #24]
 80023ae:	4413      	add	r3, r2
 80023b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023b4:	461a      	mov	r2, r3
 80023b6:	2304      	movs	r3, #4
 80023b8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	212c      	movs	r1, #44	; 0x2c
 80023c0:	fb01 f303 	mul.w	r3, r1, r3
 80023c4:	4413      	add	r3, r2
 80023c6:	3361      	adds	r3, #97	; 0x61
 80023c8:	2206      	movs	r2, #6
 80023ca:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	697a      	ldr	r2, [r7, #20]
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	4611      	mov	r1, r2
 80023d6:	4618      	mov	r0, r3
 80023d8:	f003 fa9d 	bl	8005916 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 80023dc:	e331      	b.n	8002a42 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	015a      	lsls	r2, r3, #5
 80023e2:	69bb      	ldr	r3, [r7, #24]
 80023e4:	4413      	add	r3, r2
 80023e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	f003 0320 	and.w	r3, r3, #32
 80023f0:	2b20      	cmp	r3, #32
 80023f2:	d12e      	bne.n	8002452 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	015a      	lsls	r2, r3, #5
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	4413      	add	r3, r2
 80023fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002400:	461a      	mov	r2, r3
 8002402:	2320      	movs	r3, #32
 8002404:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	212c      	movs	r1, #44	; 0x2c
 800240c:	fb01 f303 	mul.w	r3, r1, r3
 8002410:	4413      	add	r3, r2
 8002412:	333d      	adds	r3, #61	; 0x3d
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	2b01      	cmp	r3, #1
 8002418:	f040 8313 	bne.w	8002a42 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	212c      	movs	r1, #44	; 0x2c
 8002422:	fb01 f303 	mul.w	r3, r1, r3
 8002426:	4413      	add	r3, r2
 8002428:	333d      	adds	r3, #61	; 0x3d
 800242a:	2200      	movs	r2, #0
 800242c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	212c      	movs	r1, #44	; 0x2c
 8002434:	fb01 f303 	mul.w	r3, r1, r3
 8002438:	4413      	add	r3, r2
 800243a:	3360      	adds	r3, #96	; 0x60
 800243c:	2202      	movs	r2, #2
 800243e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	697a      	ldr	r2, [r7, #20]
 8002446:	b2d2      	uxtb	r2, r2
 8002448:	4611      	mov	r1, r2
 800244a:	4618      	mov	r0, r3
 800244c:	f003 fa63 	bl	8005916 <USB_HC_Halt>
}
 8002450:	e2f7      	b.n	8002a42 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	015a      	lsls	r2, r3, #5
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	4413      	add	r3, r2
 800245a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002464:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002468:	d112      	bne.n	8002490 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	015a      	lsls	r2, r3, #5
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	4413      	add	r3, r2
 8002472:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002476:	461a      	mov	r2, r3
 8002478:	f44f 7300 	mov.w	r3, #512	; 0x200
 800247c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	697a      	ldr	r2, [r7, #20]
 8002484:	b2d2      	uxtb	r2, r2
 8002486:	4611      	mov	r1, r2
 8002488:	4618      	mov	r0, r3
 800248a:	f003 fa44 	bl	8005916 <USB_HC_Halt>
}
 800248e:	e2d8      	b.n	8002a42 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	015a      	lsls	r2, r3, #5
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	4413      	add	r3, r2
 8002498:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d140      	bne.n	8002528 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	212c      	movs	r1, #44	; 0x2c
 80024ac:	fb01 f303 	mul.w	r3, r1, r3
 80024b0:	4413      	add	r3, r2
 80024b2:	335c      	adds	r3, #92	; 0x5c
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	015a      	lsls	r2, r3, #5
 80024bc:	69bb      	ldr	r3, [r7, #24]
 80024be:	4413      	add	r3, r2
 80024c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ca:	2b40      	cmp	r3, #64	; 0x40
 80024cc:	d111      	bne.n	80024f2 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	212c      	movs	r1, #44	; 0x2c
 80024d4:	fb01 f303 	mul.w	r3, r1, r3
 80024d8:	4413      	add	r3, r2
 80024da:	333d      	adds	r3, #61	; 0x3d
 80024dc:	2201      	movs	r2, #1
 80024de:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	015a      	lsls	r2, r3, #5
 80024e4:	69bb      	ldr	r3, [r7, #24]
 80024e6:	4413      	add	r3, r2
 80024e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024ec:	461a      	mov	r2, r3
 80024ee:	2340      	movs	r3, #64	; 0x40
 80024f0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	015a      	lsls	r2, r3, #5
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	4413      	add	r3, r2
 80024fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024fe:	461a      	mov	r2, r3
 8002500:	2301      	movs	r3, #1
 8002502:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	212c      	movs	r1, #44	; 0x2c
 800250a:	fb01 f303 	mul.w	r3, r1, r3
 800250e:	4413      	add	r3, r2
 8002510:	3361      	adds	r3, #97	; 0x61
 8002512:	2201      	movs	r2, #1
 8002514:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	697a      	ldr	r2, [r7, #20]
 800251c:	b2d2      	uxtb	r2, r2
 800251e:	4611      	mov	r1, r2
 8002520:	4618      	mov	r0, r3
 8002522:	f003 f9f8 	bl	8005916 <USB_HC_Halt>
}
 8002526:	e28c      	b.n	8002a42 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	015a      	lsls	r2, r3, #5
 800252c:	69bb      	ldr	r3, [r7, #24]
 800252e:	4413      	add	r3, r2
 8002530:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800253a:	2b40      	cmp	r3, #64	; 0x40
 800253c:	d12c      	bne.n	8002598 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	212c      	movs	r1, #44	; 0x2c
 8002544:	fb01 f303 	mul.w	r3, r1, r3
 8002548:	4413      	add	r3, r2
 800254a:	3361      	adds	r3, #97	; 0x61
 800254c:	2204      	movs	r2, #4
 800254e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	212c      	movs	r1, #44	; 0x2c
 8002556:	fb01 f303 	mul.w	r3, r1, r3
 800255a:	4413      	add	r3, r2
 800255c:	333d      	adds	r3, #61	; 0x3d
 800255e:	2201      	movs	r2, #1
 8002560:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	212c      	movs	r1, #44	; 0x2c
 8002568:	fb01 f303 	mul.w	r3, r1, r3
 800256c:	4413      	add	r3, r2
 800256e:	335c      	adds	r3, #92	; 0x5c
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	697a      	ldr	r2, [r7, #20]
 800257a:	b2d2      	uxtb	r2, r2
 800257c:	4611      	mov	r1, r2
 800257e:	4618      	mov	r0, r3
 8002580:	f003 f9c9 	bl	8005916 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	015a      	lsls	r2, r3, #5
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	4413      	add	r3, r2
 800258c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002590:	461a      	mov	r2, r3
 8002592:	2340      	movs	r3, #64	; 0x40
 8002594:	6093      	str	r3, [r2, #8]
}
 8002596:	e254      	b.n	8002a42 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	015a      	lsls	r2, r3, #5
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	4413      	add	r3, r2
 80025a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f003 0308 	and.w	r3, r3, #8
 80025aa:	2b08      	cmp	r3, #8
 80025ac:	d11a      	bne.n	80025e4 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	015a      	lsls	r2, r3, #5
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	4413      	add	r3, r2
 80025b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025ba:	461a      	mov	r2, r3
 80025bc:	2308      	movs	r3, #8
 80025be:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	212c      	movs	r1, #44	; 0x2c
 80025c6:	fb01 f303 	mul.w	r3, r1, r3
 80025ca:	4413      	add	r3, r2
 80025cc:	3361      	adds	r3, #97	; 0x61
 80025ce:	2205      	movs	r2, #5
 80025d0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	b2d2      	uxtb	r2, r2
 80025da:	4611      	mov	r1, r2
 80025dc:	4618      	mov	r0, r3
 80025de:	f003 f99a 	bl	8005916 <USB_HC_Halt>
}
 80025e2:	e22e      	b.n	8002a42 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	015a      	lsls	r2, r3, #5
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	4413      	add	r3, r2
 80025ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f003 0310 	and.w	r3, r3, #16
 80025f6:	2b10      	cmp	r3, #16
 80025f8:	d140      	bne.n	800267c <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	212c      	movs	r1, #44	; 0x2c
 8002600:	fb01 f303 	mul.w	r3, r1, r3
 8002604:	4413      	add	r3, r2
 8002606:	335c      	adds	r3, #92	; 0x5c
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	212c      	movs	r1, #44	; 0x2c
 8002612:	fb01 f303 	mul.w	r3, r1, r3
 8002616:	4413      	add	r3, r2
 8002618:	3361      	adds	r3, #97	; 0x61
 800261a:	2203      	movs	r2, #3
 800261c:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	212c      	movs	r1, #44	; 0x2c
 8002624:	fb01 f303 	mul.w	r3, r1, r3
 8002628:	4413      	add	r3, r2
 800262a:	333d      	adds	r3, #61	; 0x3d
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d112      	bne.n	8002658 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	212c      	movs	r1, #44	; 0x2c
 8002638:	fb01 f303 	mul.w	r3, r1, r3
 800263c:	4413      	add	r3, r2
 800263e:	333c      	adds	r3, #60	; 0x3c
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d108      	bne.n	8002658 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	212c      	movs	r1, #44	; 0x2c
 800264c:	fb01 f303 	mul.w	r3, r1, r3
 8002650:	4413      	add	r3, r2
 8002652:	333d      	adds	r3, #61	; 0x3d
 8002654:	2201      	movs	r2, #1
 8002656:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	697a      	ldr	r2, [r7, #20]
 800265e:	b2d2      	uxtb	r2, r2
 8002660:	4611      	mov	r1, r2
 8002662:	4618      	mov	r0, r3
 8002664:	f003 f957 	bl	8005916 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	015a      	lsls	r2, r3, #5
 800266c:	69bb      	ldr	r3, [r7, #24]
 800266e:	4413      	add	r3, r2
 8002670:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002674:	461a      	mov	r2, r3
 8002676:	2310      	movs	r3, #16
 8002678:	6093      	str	r3, [r2, #8]
}
 800267a:	e1e2      	b.n	8002a42 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	015a      	lsls	r2, r3, #5
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	4413      	add	r3, r2
 8002684:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800268e:	2b80      	cmp	r3, #128	; 0x80
 8002690:	d164      	bne.n	800275c <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d111      	bne.n	80026be <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	212c      	movs	r1, #44	; 0x2c
 80026a0:	fb01 f303 	mul.w	r3, r1, r3
 80026a4:	4413      	add	r3, r2
 80026a6:	3361      	adds	r3, #97	; 0x61
 80026a8:	2206      	movs	r2, #6
 80026aa:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	697a      	ldr	r2, [r7, #20]
 80026b2:	b2d2      	uxtb	r2, r2
 80026b4:	4611      	mov	r1, r2
 80026b6:	4618      	mov	r0, r3
 80026b8:	f003 f92d 	bl	8005916 <USB_HC_Halt>
 80026bc:	e044      	b.n	8002748 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	212c      	movs	r1, #44	; 0x2c
 80026c4:	fb01 f303 	mul.w	r3, r1, r3
 80026c8:	4413      	add	r3, r2
 80026ca:	335c      	adds	r3, #92	; 0x5c
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	1c5a      	adds	r2, r3, #1
 80026d0:	6879      	ldr	r1, [r7, #4]
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	202c      	movs	r0, #44	; 0x2c
 80026d6:	fb00 f303 	mul.w	r3, r0, r3
 80026da:	440b      	add	r3, r1
 80026dc:	335c      	adds	r3, #92	; 0x5c
 80026de:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	212c      	movs	r1, #44	; 0x2c
 80026e6:	fb01 f303 	mul.w	r3, r1, r3
 80026ea:	4413      	add	r3, r2
 80026ec:	335c      	adds	r3, #92	; 0x5c
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d920      	bls.n	8002736 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	212c      	movs	r1, #44	; 0x2c
 80026fa:	fb01 f303 	mul.w	r3, r1, r3
 80026fe:	4413      	add	r3, r2
 8002700:	335c      	adds	r3, #92	; 0x5c
 8002702:	2200      	movs	r2, #0
 8002704:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002706:	687a      	ldr	r2, [r7, #4]
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	212c      	movs	r1, #44	; 0x2c
 800270c:	fb01 f303 	mul.w	r3, r1, r3
 8002710:	4413      	add	r3, r2
 8002712:	3360      	adds	r3, #96	; 0x60
 8002714:	2204      	movs	r2, #4
 8002716:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	b2d9      	uxtb	r1, r3
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	202c      	movs	r0, #44	; 0x2c
 8002722:	fb00 f303 	mul.w	r3, r0, r3
 8002726:	4413      	add	r3, r2
 8002728:	3360      	adds	r3, #96	; 0x60
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	461a      	mov	r2, r3
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f005 fb96 	bl	8007e60 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002734:	e008      	b.n	8002748 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	212c      	movs	r1, #44	; 0x2c
 800273c:	fb01 f303 	mul.w	r3, r1, r3
 8002740:	4413      	add	r3, r2
 8002742:	3360      	adds	r3, #96	; 0x60
 8002744:	2202      	movs	r2, #2
 8002746:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	015a      	lsls	r2, r3, #5
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	4413      	add	r3, r2
 8002750:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002754:	461a      	mov	r2, r3
 8002756:	2380      	movs	r3, #128	; 0x80
 8002758:	6093      	str	r3, [r2, #8]
}
 800275a:	e172      	b.n	8002a42 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	015a      	lsls	r2, r3, #5
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	4413      	add	r3, r2
 8002764:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800276e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002772:	d11b      	bne.n	80027ac <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	212c      	movs	r1, #44	; 0x2c
 800277a:	fb01 f303 	mul.w	r3, r1, r3
 800277e:	4413      	add	r3, r2
 8002780:	3361      	adds	r3, #97	; 0x61
 8002782:	2208      	movs	r2, #8
 8002784:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	697a      	ldr	r2, [r7, #20]
 800278c:	b2d2      	uxtb	r2, r2
 800278e:	4611      	mov	r1, r2
 8002790:	4618      	mov	r0, r3
 8002792:	f003 f8c0 	bl	8005916 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	015a      	lsls	r2, r3, #5
 800279a:	69bb      	ldr	r3, [r7, #24]
 800279c:	4413      	add	r3, r2
 800279e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027a2:	461a      	mov	r2, r3
 80027a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027a8:	6093      	str	r3, [r2, #8]
}
 80027aa:	e14a      	b.n	8002a42 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	015a      	lsls	r2, r3, #5
 80027b0:	69bb      	ldr	r3, [r7, #24]
 80027b2:	4413      	add	r3, r2
 80027b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	f003 0302 	and.w	r3, r3, #2
 80027be:	2b02      	cmp	r3, #2
 80027c0:	f040 813f 	bne.w	8002a42 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	212c      	movs	r1, #44	; 0x2c
 80027ca:	fb01 f303 	mul.w	r3, r1, r3
 80027ce:	4413      	add	r3, r2
 80027d0:	3361      	adds	r3, #97	; 0x61
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d17d      	bne.n	80028d4 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	212c      	movs	r1, #44	; 0x2c
 80027de:	fb01 f303 	mul.w	r3, r1, r3
 80027e2:	4413      	add	r3, r2
 80027e4:	3360      	adds	r3, #96	; 0x60
 80027e6:	2201      	movs	r2, #1
 80027e8:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	212c      	movs	r1, #44	; 0x2c
 80027f0:	fb01 f303 	mul.w	r3, r1, r3
 80027f4:	4413      	add	r3, r2
 80027f6:	333f      	adds	r3, #63	; 0x3f
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d00a      	beq.n	8002814 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	212c      	movs	r1, #44	; 0x2c
 8002804:	fb01 f303 	mul.w	r3, r1, r3
 8002808:	4413      	add	r3, r2
 800280a:	333f      	adds	r3, #63	; 0x3f
 800280c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800280e:	2b03      	cmp	r3, #3
 8002810:	f040 8100 	bne.w	8002a14 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	691b      	ldr	r3, [r3, #16]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d113      	bne.n	8002844 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	212c      	movs	r1, #44	; 0x2c
 8002822:	fb01 f303 	mul.w	r3, r1, r3
 8002826:	4413      	add	r3, r2
 8002828:	3355      	adds	r3, #85	; 0x55
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	f083 0301 	eor.w	r3, r3, #1
 8002830:	b2d8      	uxtb	r0, r3
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	212c      	movs	r1, #44	; 0x2c
 8002838:	fb01 f303 	mul.w	r3, r1, r3
 800283c:	4413      	add	r3, r2
 800283e:	3355      	adds	r3, #85	; 0x55
 8002840:	4602      	mov	r2, r0
 8002842:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	691b      	ldr	r3, [r3, #16]
 8002848:	2b01      	cmp	r3, #1
 800284a:	f040 80e3 	bne.w	8002a14 <HCD_HC_OUT_IRQHandler+0x69c>
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	212c      	movs	r1, #44	; 0x2c
 8002854:	fb01 f303 	mul.w	r3, r1, r3
 8002858:	4413      	add	r3, r2
 800285a:	334c      	adds	r3, #76	; 0x4c
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2b00      	cmp	r3, #0
 8002860:	f000 80d8 	beq.w	8002a14 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	212c      	movs	r1, #44	; 0x2c
 800286a:	fb01 f303 	mul.w	r3, r1, r3
 800286e:	4413      	add	r3, r2
 8002870:	334c      	adds	r3, #76	; 0x4c
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	6879      	ldr	r1, [r7, #4]
 8002876:	697a      	ldr	r2, [r7, #20]
 8002878:	202c      	movs	r0, #44	; 0x2c
 800287a:	fb00 f202 	mul.w	r2, r0, r2
 800287e:	440a      	add	r2, r1
 8002880:	3240      	adds	r2, #64	; 0x40
 8002882:	8812      	ldrh	r2, [r2, #0]
 8002884:	4413      	add	r3, r2
 8002886:	3b01      	subs	r3, #1
 8002888:	6879      	ldr	r1, [r7, #4]
 800288a:	697a      	ldr	r2, [r7, #20]
 800288c:	202c      	movs	r0, #44	; 0x2c
 800288e:	fb00 f202 	mul.w	r2, r0, r2
 8002892:	440a      	add	r2, r1
 8002894:	3240      	adds	r2, #64	; 0x40
 8002896:	8812      	ldrh	r2, [r2, #0]
 8002898:	fbb3 f3f2 	udiv	r3, r3, r2
 800289c:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f003 0301 	and.w	r3, r3, #1
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	f000 80b5 	beq.w	8002a14 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	212c      	movs	r1, #44	; 0x2c
 80028b0:	fb01 f303 	mul.w	r3, r1, r3
 80028b4:	4413      	add	r3, r2
 80028b6:	3355      	adds	r3, #85	; 0x55
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	f083 0301 	eor.w	r3, r3, #1
 80028be:	b2d8      	uxtb	r0, r3
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	212c      	movs	r1, #44	; 0x2c
 80028c6:	fb01 f303 	mul.w	r3, r1, r3
 80028ca:	4413      	add	r3, r2
 80028cc:	3355      	adds	r3, #85	; 0x55
 80028ce:	4602      	mov	r2, r0
 80028d0:	701a      	strb	r2, [r3, #0]
 80028d2:	e09f      	b.n	8002a14 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	212c      	movs	r1, #44	; 0x2c
 80028da:	fb01 f303 	mul.w	r3, r1, r3
 80028de:	4413      	add	r3, r2
 80028e0:	3361      	adds	r3, #97	; 0x61
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	2b03      	cmp	r3, #3
 80028e6:	d109      	bne.n	80028fc <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80028e8:	687a      	ldr	r2, [r7, #4]
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	212c      	movs	r1, #44	; 0x2c
 80028ee:	fb01 f303 	mul.w	r3, r1, r3
 80028f2:	4413      	add	r3, r2
 80028f4:	3360      	adds	r3, #96	; 0x60
 80028f6:	2202      	movs	r2, #2
 80028f8:	701a      	strb	r2, [r3, #0]
 80028fa:	e08b      	b.n	8002a14 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	212c      	movs	r1, #44	; 0x2c
 8002902:	fb01 f303 	mul.w	r3, r1, r3
 8002906:	4413      	add	r3, r2
 8002908:	3361      	adds	r3, #97	; 0x61
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	2b04      	cmp	r3, #4
 800290e:	d109      	bne.n	8002924 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	212c      	movs	r1, #44	; 0x2c
 8002916:	fb01 f303 	mul.w	r3, r1, r3
 800291a:	4413      	add	r3, r2
 800291c:	3360      	adds	r3, #96	; 0x60
 800291e:	2202      	movs	r2, #2
 8002920:	701a      	strb	r2, [r3, #0]
 8002922:	e077      	b.n	8002a14 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	212c      	movs	r1, #44	; 0x2c
 800292a:	fb01 f303 	mul.w	r3, r1, r3
 800292e:	4413      	add	r3, r2
 8002930:	3361      	adds	r3, #97	; 0x61
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	2b05      	cmp	r3, #5
 8002936:	d109      	bne.n	800294c <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	212c      	movs	r1, #44	; 0x2c
 800293e:	fb01 f303 	mul.w	r3, r1, r3
 8002942:	4413      	add	r3, r2
 8002944:	3360      	adds	r3, #96	; 0x60
 8002946:	2205      	movs	r2, #5
 8002948:	701a      	strb	r2, [r3, #0]
 800294a:	e063      	b.n	8002a14 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	212c      	movs	r1, #44	; 0x2c
 8002952:	fb01 f303 	mul.w	r3, r1, r3
 8002956:	4413      	add	r3, r2
 8002958:	3361      	adds	r3, #97	; 0x61
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	2b06      	cmp	r3, #6
 800295e:	d009      	beq.n	8002974 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	212c      	movs	r1, #44	; 0x2c
 8002966:	fb01 f303 	mul.w	r3, r1, r3
 800296a:	4413      	add	r3, r2
 800296c:	3361      	adds	r3, #97	; 0x61
 800296e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002970:	2b08      	cmp	r3, #8
 8002972:	d14f      	bne.n	8002a14 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	212c      	movs	r1, #44	; 0x2c
 800297a:	fb01 f303 	mul.w	r3, r1, r3
 800297e:	4413      	add	r3, r2
 8002980:	335c      	adds	r3, #92	; 0x5c
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	1c5a      	adds	r2, r3, #1
 8002986:	6879      	ldr	r1, [r7, #4]
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	202c      	movs	r0, #44	; 0x2c
 800298c:	fb00 f303 	mul.w	r3, r0, r3
 8002990:	440b      	add	r3, r1
 8002992:	335c      	adds	r3, #92	; 0x5c
 8002994:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	212c      	movs	r1, #44	; 0x2c
 800299c:	fb01 f303 	mul.w	r3, r1, r3
 80029a0:	4413      	add	r3, r2
 80029a2:	335c      	adds	r3, #92	; 0x5c
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d912      	bls.n	80029d0 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	212c      	movs	r1, #44	; 0x2c
 80029b0:	fb01 f303 	mul.w	r3, r1, r3
 80029b4:	4413      	add	r3, r2
 80029b6:	335c      	adds	r3, #92	; 0x5c
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	212c      	movs	r1, #44	; 0x2c
 80029c2:	fb01 f303 	mul.w	r3, r1, r3
 80029c6:	4413      	add	r3, r2
 80029c8:	3360      	adds	r3, #96	; 0x60
 80029ca:	2204      	movs	r2, #4
 80029cc:	701a      	strb	r2, [r3, #0]
 80029ce:	e021      	b.n	8002a14 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	212c      	movs	r1, #44	; 0x2c
 80029d6:	fb01 f303 	mul.w	r3, r1, r3
 80029da:	4413      	add	r3, r2
 80029dc:	3360      	adds	r3, #96	; 0x60
 80029de:	2202      	movs	r2, #2
 80029e0:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	015a      	lsls	r2, r3, #5
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	4413      	add	r3, r2
 80029ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80029f8:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002a00:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	015a      	lsls	r2, r3, #5
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	4413      	add	r3, r2
 8002a0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a0e:	461a      	mov	r2, r3
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	015a      	lsls	r2, r3, #5
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	4413      	add	r3, r2
 8002a1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a20:	461a      	mov	r2, r3
 8002a22:	2302      	movs	r3, #2
 8002a24:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	b2d9      	uxtb	r1, r3
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	202c      	movs	r0, #44	; 0x2c
 8002a30:	fb00 f303 	mul.w	r3, r0, r3
 8002a34:	4413      	add	r3, r2
 8002a36:	3360      	adds	r3, #96	; 0x60
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f005 fa0f 	bl	8007e60 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002a42:	bf00      	nop
 8002a44:	3720      	adds	r7, #32
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b08a      	sub	sp, #40	; 0x28
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	6a1b      	ldr	r3, [r3, #32]
 8002a62:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	f003 030f 	and.w	r3, r3, #15
 8002a6a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002a6c:	69fb      	ldr	r3, [r7, #28]
 8002a6e:	0c5b      	lsrs	r3, r3, #17
 8002a70:	f003 030f 	and.w	r3, r3, #15
 8002a74:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	091b      	lsrs	r3, r3, #4
 8002a7a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a7e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d004      	beq.n	8002a90 <HCD_RXQLVL_IRQHandler+0x46>
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	2b05      	cmp	r3, #5
 8002a8a:	f000 80a9 	beq.w	8002be0 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002a8e:	e0aa      	b.n	8002be6 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	f000 80a6 	beq.w	8002be4 <HCD_RXQLVL_IRQHandler+0x19a>
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	212c      	movs	r1, #44	; 0x2c
 8002a9e:	fb01 f303 	mul.w	r3, r1, r3
 8002aa2:	4413      	add	r3, r2
 8002aa4:	3344      	adds	r3, #68	; 0x44
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	f000 809b 	beq.w	8002be4 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	212c      	movs	r1, #44	; 0x2c
 8002ab4:	fb01 f303 	mul.w	r3, r1, r3
 8002ab8:	4413      	add	r3, r2
 8002aba:	3350      	adds	r3, #80	; 0x50
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	441a      	add	r2, r3
 8002ac2:	6879      	ldr	r1, [r7, #4]
 8002ac4:	69bb      	ldr	r3, [r7, #24]
 8002ac6:	202c      	movs	r0, #44	; 0x2c
 8002ac8:	fb00 f303 	mul.w	r3, r0, r3
 8002acc:	440b      	add	r3, r1
 8002ace:	334c      	adds	r3, #76	; 0x4c
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d87a      	bhi.n	8002bcc <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6818      	ldr	r0, [r3, #0]
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	212c      	movs	r1, #44	; 0x2c
 8002ae0:	fb01 f303 	mul.w	r3, r1, r3
 8002ae4:	4413      	add	r3, r2
 8002ae6:	3344      	adds	r3, #68	; 0x44
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	693a      	ldr	r2, [r7, #16]
 8002aec:	b292      	uxth	r2, r2
 8002aee:	4619      	mov	r1, r3
 8002af0:	f002 fa68 	bl	8004fc4 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002af4:	687a      	ldr	r2, [r7, #4]
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	212c      	movs	r1, #44	; 0x2c
 8002afa:	fb01 f303 	mul.w	r3, r1, r3
 8002afe:	4413      	add	r3, r2
 8002b00:	3344      	adds	r3, #68	; 0x44
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	441a      	add	r2, r3
 8002b08:	6879      	ldr	r1, [r7, #4]
 8002b0a:	69bb      	ldr	r3, [r7, #24]
 8002b0c:	202c      	movs	r0, #44	; 0x2c
 8002b0e:	fb00 f303 	mul.w	r3, r0, r3
 8002b12:	440b      	add	r3, r1
 8002b14:	3344      	adds	r3, #68	; 0x44
 8002b16:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002b18:	687a      	ldr	r2, [r7, #4]
 8002b1a:	69bb      	ldr	r3, [r7, #24]
 8002b1c:	212c      	movs	r1, #44	; 0x2c
 8002b1e:	fb01 f303 	mul.w	r3, r1, r3
 8002b22:	4413      	add	r3, r2
 8002b24:	3350      	adds	r3, #80	; 0x50
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	441a      	add	r2, r3
 8002b2c:	6879      	ldr	r1, [r7, #4]
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	202c      	movs	r0, #44	; 0x2c
 8002b32:	fb00 f303 	mul.w	r3, r0, r3
 8002b36:	440b      	add	r3, r1
 8002b38:	3350      	adds	r3, #80	; 0x50
 8002b3a:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	015a      	lsls	r2, r3, #5
 8002b40:	6a3b      	ldr	r3, [r7, #32]
 8002b42:	4413      	add	r3, r2
 8002b44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	0cdb      	lsrs	r3, r3, #19
 8002b4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b50:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	212c      	movs	r1, #44	; 0x2c
 8002b58:	fb01 f303 	mul.w	r3, r1, r3
 8002b5c:	4413      	add	r3, r2
 8002b5e:	3340      	adds	r3, #64	; 0x40
 8002b60:	881b      	ldrh	r3, [r3, #0]
 8002b62:	461a      	mov	r2, r3
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d13c      	bne.n	8002be4 <HCD_RXQLVL_IRQHandler+0x19a>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d039      	beq.n	8002be4 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	015a      	lsls	r2, r3, #5
 8002b74:	6a3b      	ldr	r3, [r7, #32]
 8002b76:	4413      	add	r3, r2
 8002b78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002b86:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b8e:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	015a      	lsls	r2, r3, #5
 8002b94:	6a3b      	ldr	r3, [r7, #32]
 8002b96:	4413      	add	r3, r2
 8002b98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	69bb      	ldr	r3, [r7, #24]
 8002ba6:	212c      	movs	r1, #44	; 0x2c
 8002ba8:	fb01 f303 	mul.w	r3, r1, r3
 8002bac:	4413      	add	r3, r2
 8002bae:	3354      	adds	r3, #84	; 0x54
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	f083 0301 	eor.w	r3, r3, #1
 8002bb6:	b2d8      	uxtb	r0, r3
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	212c      	movs	r1, #44	; 0x2c
 8002bbe:	fb01 f303 	mul.w	r3, r1, r3
 8002bc2:	4413      	add	r3, r2
 8002bc4:	3354      	adds	r3, #84	; 0x54
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	701a      	strb	r2, [r3, #0]
      break;
 8002bca:	e00b      	b.n	8002be4 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	212c      	movs	r1, #44	; 0x2c
 8002bd2:	fb01 f303 	mul.w	r3, r1, r3
 8002bd6:	4413      	add	r3, r2
 8002bd8:	3360      	adds	r3, #96	; 0x60
 8002bda:	2204      	movs	r2, #4
 8002bdc:	701a      	strb	r2, [r3, #0]
      break;
 8002bde:	e001      	b.n	8002be4 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002be0:	bf00      	nop
 8002be2:	e000      	b.n	8002be6 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002be4:	bf00      	nop
  }
}
 8002be6:	bf00      	nop
 8002be8:	3728      	adds	r7, #40	; 0x28
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b086      	sub	sp, #24
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002c1a:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d10b      	bne.n	8002c3e <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	f003 0301 	and.w	r3, r3, #1
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d102      	bne.n	8002c36 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f005 f8f9 	bl	8007e28 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	f043 0302 	orr.w	r3, r3, #2
 8002c3c:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f003 0308 	and.w	r3, r3, #8
 8002c44:	2b08      	cmp	r3, #8
 8002c46:	d132      	bne.n	8002cae <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	f043 0308 	orr.w	r3, r3, #8
 8002c4e:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f003 0304 	and.w	r3, r3, #4
 8002c56:	2b04      	cmp	r3, #4
 8002c58:	d126      	bne.n	8002ca8 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	699b      	ldr	r3, [r3, #24]
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d113      	bne.n	8002c8a <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002c68:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002c6c:	d106      	bne.n	8002c7c <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2102      	movs	r1, #2
 8002c74:	4618      	mov	r0, r3
 8002c76:	f002 fb13 	bl	80052a0 <USB_InitFSLSPClkSel>
 8002c7a:	e011      	b.n	8002ca0 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2101      	movs	r1, #1
 8002c82:	4618      	mov	r0, r3
 8002c84:	f002 fb0c 	bl	80052a0 <USB_InitFSLSPClkSel>
 8002c88:	e00a      	b.n	8002ca0 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d106      	bne.n	8002ca0 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002c98:	461a      	mov	r2, r3
 8002c9a:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002c9e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f005 f8eb 	bl	8007e7c <HAL_HCD_PortEnabled_Callback>
 8002ca6:	e002      	b.n	8002cae <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f005 f8f5 	bl	8007e98 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	f003 0320 	and.w	r3, r3, #32
 8002cb4:	2b20      	cmp	r3, #32
 8002cb6:	d103      	bne.n	8002cc0 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	f043 0320 	orr.w	r3, r3, #32
 8002cbe:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	6013      	str	r3, [r2, #0]
}
 8002ccc:	bf00      	nop
 8002cce:	3718      	adds	r7, #24
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d101      	bne.n	8002ce6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e12b      	b.n	8002f3e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d106      	bne.n	8002d00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f7fd fe6a 	bl	80009d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2224      	movs	r2, #36	; 0x24
 8002d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f022 0201 	bic.w	r2, r2, #1
 8002d16:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d26:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d36:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d38:	f001 fa20 	bl	800417c <HAL_RCC_GetPCLK1Freq>
 8002d3c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	4a81      	ldr	r2, [pc, #516]	; (8002f48 <HAL_I2C_Init+0x274>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d807      	bhi.n	8002d58 <HAL_I2C_Init+0x84>
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	4a80      	ldr	r2, [pc, #512]	; (8002f4c <HAL_I2C_Init+0x278>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	bf94      	ite	ls
 8002d50:	2301      	movls	r3, #1
 8002d52:	2300      	movhi	r3, #0
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	e006      	b.n	8002d66 <HAL_I2C_Init+0x92>
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	4a7d      	ldr	r2, [pc, #500]	; (8002f50 <HAL_I2C_Init+0x27c>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	bf94      	ite	ls
 8002d60:	2301      	movls	r3, #1
 8002d62:	2300      	movhi	r3, #0
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e0e7      	b.n	8002f3e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	4a78      	ldr	r2, [pc, #480]	; (8002f54 <HAL_I2C_Init+0x280>)
 8002d72:	fba2 2303 	umull	r2, r3, r2, r3
 8002d76:	0c9b      	lsrs	r3, r3, #18
 8002d78:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68ba      	ldr	r2, [r7, #8]
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	6a1b      	ldr	r3, [r3, #32]
 8002d94:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	4a6a      	ldr	r2, [pc, #424]	; (8002f48 <HAL_I2C_Init+0x274>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d802      	bhi.n	8002da8 <HAL_I2C_Init+0xd4>
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	3301      	adds	r3, #1
 8002da6:	e009      	b.n	8002dbc <HAL_I2C_Init+0xe8>
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002dae:	fb02 f303 	mul.w	r3, r2, r3
 8002db2:	4a69      	ldr	r2, [pc, #420]	; (8002f58 <HAL_I2C_Init+0x284>)
 8002db4:	fba2 2303 	umull	r2, r3, r2, r3
 8002db8:	099b      	lsrs	r3, r3, #6
 8002dba:	3301      	adds	r3, #1
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	6812      	ldr	r2, [r2, #0]
 8002dc0:	430b      	orrs	r3, r1
 8002dc2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	69db      	ldr	r3, [r3, #28]
 8002dca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002dce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	495c      	ldr	r1, [pc, #368]	; (8002f48 <HAL_I2C_Init+0x274>)
 8002dd8:	428b      	cmp	r3, r1
 8002dda:	d819      	bhi.n	8002e10 <HAL_I2C_Init+0x13c>
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	1e59      	subs	r1, r3, #1
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dea:	1c59      	adds	r1, r3, #1
 8002dec:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002df0:	400b      	ands	r3, r1
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00a      	beq.n	8002e0c <HAL_I2C_Init+0x138>
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	1e59      	subs	r1, r3, #1
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	005b      	lsls	r3, r3, #1
 8002e00:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e04:	3301      	adds	r3, #1
 8002e06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e0a:	e051      	b.n	8002eb0 <HAL_I2C_Init+0x1dc>
 8002e0c:	2304      	movs	r3, #4
 8002e0e:	e04f      	b.n	8002eb0 <HAL_I2C_Init+0x1dc>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d111      	bne.n	8002e3c <HAL_I2C_Init+0x168>
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	1e58      	subs	r0, r3, #1
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6859      	ldr	r1, [r3, #4]
 8002e20:	460b      	mov	r3, r1
 8002e22:	005b      	lsls	r3, r3, #1
 8002e24:	440b      	add	r3, r1
 8002e26:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	bf0c      	ite	eq
 8002e34:	2301      	moveq	r3, #1
 8002e36:	2300      	movne	r3, #0
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	e012      	b.n	8002e62 <HAL_I2C_Init+0x18e>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	1e58      	subs	r0, r3, #1
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6859      	ldr	r1, [r3, #4]
 8002e44:	460b      	mov	r3, r1
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	440b      	add	r3, r1
 8002e4a:	0099      	lsls	r1, r3, #2
 8002e4c:	440b      	add	r3, r1
 8002e4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e52:	3301      	adds	r3, #1
 8002e54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	bf0c      	ite	eq
 8002e5c:	2301      	moveq	r3, #1
 8002e5e:	2300      	movne	r3, #0
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <HAL_I2C_Init+0x196>
 8002e66:	2301      	movs	r3, #1
 8002e68:	e022      	b.n	8002eb0 <HAL_I2C_Init+0x1dc>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d10e      	bne.n	8002e90 <HAL_I2C_Init+0x1bc>
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	1e58      	subs	r0, r3, #1
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6859      	ldr	r1, [r3, #4]
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	440b      	add	r3, r1
 8002e80:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e84:	3301      	adds	r3, #1
 8002e86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e8e:	e00f      	b.n	8002eb0 <HAL_I2C_Init+0x1dc>
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	1e58      	subs	r0, r3, #1
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6859      	ldr	r1, [r3, #4]
 8002e98:	460b      	mov	r3, r1
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	440b      	add	r3, r1
 8002e9e:	0099      	lsls	r1, r3, #2
 8002ea0:	440b      	add	r3, r1
 8002ea2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002eb0:	6879      	ldr	r1, [r7, #4]
 8002eb2:	6809      	ldr	r1, [r1, #0]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	69da      	ldr	r2, [r3, #28]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6a1b      	ldr	r3, [r3, #32]
 8002eca:	431a      	orrs	r2, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002ede:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	6911      	ldr	r1, [r2, #16]
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	68d2      	ldr	r2, [r2, #12]
 8002eea:	4311      	orrs	r1, r2
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	6812      	ldr	r2, [r2, #0]
 8002ef0:	430b      	orrs	r3, r1
 8002ef2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	695a      	ldr	r2, [r3, #20]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	431a      	orrs	r2, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f042 0201 	orr.w	r2, r2, #1
 8002f1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2220      	movs	r2, #32
 8002f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3710      	adds	r7, #16
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	000186a0 	.word	0x000186a0
 8002f4c:	001e847f 	.word	0x001e847f
 8002f50:	003d08ff 	.word	0x003d08ff
 8002f54:	431bde83 	.word	0x431bde83
 8002f58:	10624dd3 	.word	0x10624dd3

08002f5c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b088      	sub	sp, #32
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d101      	bne.n	8002f6e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e128      	b.n	80031c0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d109      	bne.n	8002f8e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a90      	ldr	r2, [pc, #576]	; (80031c8 <HAL_I2S_Init+0x26c>)
 8002f86:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f7fd fd6b 	bl	8000a64 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2202      	movs	r2, #2
 8002f92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	69db      	ldr	r3, [r3, #28]
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	6812      	ldr	r2, [r2, #0]
 8002fa0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002fa4:	f023 030f 	bic.w	r3, r3, #15
 8002fa8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2202      	movs	r2, #2
 8002fb0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	695b      	ldr	r3, [r3, #20]
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d060      	beq.n	800307c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d102      	bne.n	8002fc8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002fc2:	2310      	movs	r3, #16
 8002fc4:	617b      	str	r3, [r7, #20]
 8002fc6:	e001      	b.n	8002fcc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002fc8:	2320      	movs	r3, #32
 8002fca:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	2b20      	cmp	r3, #32
 8002fd2:	d802      	bhi.n	8002fda <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002fda:	2001      	movs	r0, #1
 8002fdc:	f001 f9d8 	bl	8004390 <HAL_RCCEx_GetPeriphCLKFreq>
 8002fe0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fea:	d125      	bne.n	8003038 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d010      	beq.n	8003016 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ffe:	4613      	mov	r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	4413      	add	r3, r2
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	461a      	mov	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	695b      	ldr	r3, [r3, #20]
 800300c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003010:	3305      	adds	r3, #5
 8003012:	613b      	str	r3, [r7, #16]
 8003014:	e01f      	b.n	8003056 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	00db      	lsls	r3, r3, #3
 800301a:	68fa      	ldr	r2, [r7, #12]
 800301c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003020:	4613      	mov	r3, r2
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	4413      	add	r3, r2
 8003026:	005b      	lsls	r3, r3, #1
 8003028:	461a      	mov	r2, r3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003032:	3305      	adds	r3, #5
 8003034:	613b      	str	r3, [r7, #16]
 8003036:	e00e      	b.n	8003056 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003040:	4613      	mov	r3, r2
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	4413      	add	r3, r2
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	461a      	mov	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003052:	3305      	adds	r3, #5
 8003054:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	4a5c      	ldr	r2, [pc, #368]	; (80031cc <HAL_I2S_Init+0x270>)
 800305a:	fba2 2303 	umull	r2, r3, r2, r3
 800305e:	08db      	lsrs	r3, r3, #3
 8003060:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	f003 0301 	and.w	r3, r3, #1
 8003068:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800306a:	693a      	ldr	r2, [r7, #16]
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	085b      	lsrs	r3, r3, #1
 8003072:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	021b      	lsls	r3, r3, #8
 8003078:	61bb      	str	r3, [r7, #24]
 800307a:	e003      	b.n	8003084 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800307c:	2302      	movs	r3, #2
 800307e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003080:	2300      	movs	r3, #0
 8003082:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d902      	bls.n	8003090 <HAL_I2S_Init+0x134>
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	2bff      	cmp	r3, #255	; 0xff
 800308e:	d907      	bls.n	80030a0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003094:	f043 0210 	orr.w	r2, r3, #16
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e08f      	b.n	80031c0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	691a      	ldr	r2, [r3, #16]
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	ea42 0103 	orr.w	r1, r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	69fa      	ldr	r2, [r7, #28]
 80030b0:	430a      	orrs	r2, r1
 80030b2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	69db      	ldr	r3, [r3, #28]
 80030ba:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80030be:	f023 030f 	bic.w	r3, r3, #15
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	6851      	ldr	r1, [r2, #4]
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	6892      	ldr	r2, [r2, #8]
 80030ca:	4311      	orrs	r1, r2
 80030cc:	687a      	ldr	r2, [r7, #4]
 80030ce:	68d2      	ldr	r2, [r2, #12]
 80030d0:	4311      	orrs	r1, r2
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	6992      	ldr	r2, [r2, #24]
 80030d6:	430a      	orrs	r2, r1
 80030d8:	431a      	orrs	r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030e2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a1b      	ldr	r3, [r3, #32]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d161      	bne.n	80031b0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	4a38      	ldr	r2, [pc, #224]	; (80031d0 <HAL_I2S_Init+0x274>)
 80030f0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a37      	ldr	r2, [pc, #220]	; (80031d4 <HAL_I2S_Init+0x278>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d101      	bne.n	8003100 <HAL_I2S_Init+0x1a4>
 80030fc:	4b36      	ldr	r3, [pc, #216]	; (80031d8 <HAL_I2S_Init+0x27c>)
 80030fe:	e001      	b.n	8003104 <HAL_I2S_Init+0x1a8>
 8003100:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003104:	69db      	ldr	r3, [r3, #28]
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	6812      	ldr	r2, [r2, #0]
 800310a:	4932      	ldr	r1, [pc, #200]	; (80031d4 <HAL_I2S_Init+0x278>)
 800310c:	428a      	cmp	r2, r1
 800310e:	d101      	bne.n	8003114 <HAL_I2S_Init+0x1b8>
 8003110:	4a31      	ldr	r2, [pc, #196]	; (80031d8 <HAL_I2S_Init+0x27c>)
 8003112:	e001      	b.n	8003118 <HAL_I2S_Init+0x1bc>
 8003114:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003118:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800311c:	f023 030f 	bic.w	r3, r3, #15
 8003120:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a2b      	ldr	r2, [pc, #172]	; (80031d4 <HAL_I2S_Init+0x278>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d101      	bne.n	8003130 <HAL_I2S_Init+0x1d4>
 800312c:	4b2a      	ldr	r3, [pc, #168]	; (80031d8 <HAL_I2S_Init+0x27c>)
 800312e:	e001      	b.n	8003134 <HAL_I2S_Init+0x1d8>
 8003130:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003134:	2202      	movs	r2, #2
 8003136:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a25      	ldr	r2, [pc, #148]	; (80031d4 <HAL_I2S_Init+0x278>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d101      	bne.n	8003146 <HAL_I2S_Init+0x1ea>
 8003142:	4b25      	ldr	r3, [pc, #148]	; (80031d8 <HAL_I2S_Init+0x27c>)
 8003144:	e001      	b.n	800314a <HAL_I2S_Init+0x1ee>
 8003146:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800314a:	69db      	ldr	r3, [r3, #28]
 800314c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003156:	d003      	beq.n	8003160 <HAL_I2S_Init+0x204>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d103      	bne.n	8003168 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003160:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003164:	613b      	str	r3, [r7, #16]
 8003166:	e001      	b.n	800316c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003168:	2300      	movs	r3, #0
 800316a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003176:	4313      	orrs	r3, r2
 8003178:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003180:	4313      	orrs	r3, r2
 8003182:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	699b      	ldr	r3, [r3, #24]
 8003188:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800318a:	4313      	orrs	r3, r2
 800318c:	b29a      	uxth	r2, r3
 800318e:	897b      	ldrh	r3, [r7, #10]
 8003190:	4313      	orrs	r3, r2
 8003192:	b29b      	uxth	r3, r3
 8003194:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003198:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a0d      	ldr	r2, [pc, #52]	; (80031d4 <HAL_I2S_Init+0x278>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d101      	bne.n	80031a8 <HAL_I2S_Init+0x24c>
 80031a4:	4b0c      	ldr	r3, [pc, #48]	; (80031d8 <HAL_I2S_Init+0x27c>)
 80031a6:	e001      	b.n	80031ac <HAL_I2S_Init+0x250>
 80031a8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031ac:	897a      	ldrh	r2, [r7, #10]
 80031ae:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2201      	movs	r2, #1
 80031ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80031be:	2300      	movs	r3, #0
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3720      	adds	r7, #32
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	080032d3 	.word	0x080032d3
 80031cc:	cccccccd 	.word	0xcccccccd
 80031d0:	080033e9 	.word	0x080033e9
 80031d4:	40003800 	.word	0x40003800
 80031d8:	40003400 	.word	0x40003400

080031dc <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80031e4:	bf00      	nop
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80031f8:	bf00      	nop
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr

08003204 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800320c:	bf00      	nop
 800320e:	370c      	adds	r7, #12
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr

08003218 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003224:	881a      	ldrh	r2, [r3, #0]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003230:	1c9a      	adds	r2, r3, #2
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800323a:	b29b      	uxth	r3, r3
 800323c:	3b01      	subs	r3, #1
 800323e:	b29a      	uxth	r2, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003248:	b29b      	uxth	r3, r3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10e      	bne.n	800326c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	685a      	ldr	r2, [r3, #4]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800325c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2201      	movs	r2, #1
 8003262:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f7ff ffb8 	bl	80031dc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800326c:	bf00      	nop
 800326e:	3708      	adds	r7, #8
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	68da      	ldr	r2, [r3, #12]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003286:	b292      	uxth	r2, r2
 8003288:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800328e:	1c9a      	adds	r2, r3, #2
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003298:	b29b      	uxth	r3, r3
 800329a:	3b01      	subs	r3, #1
 800329c:	b29a      	uxth	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d10e      	bne.n	80032ca <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	685a      	ldr	r2, [r3, #4]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80032ba:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f7ff ff93 	bl	80031f0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80032ca:	bf00      	nop
 80032cc:	3708      	adds	r7, #8
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80032d2:	b580      	push	{r7, lr}
 80032d4:	b086      	sub	sp, #24
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	2b04      	cmp	r3, #4
 80032ec:	d13a      	bne.n	8003364 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	f003 0301 	and.w	r3, r3, #1
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d109      	bne.n	800330c <I2S_IRQHandler+0x3a>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003302:	2b40      	cmp	r3, #64	; 0x40
 8003304:	d102      	bne.n	800330c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f7ff ffb4 	bl	8003274 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003312:	2b40      	cmp	r3, #64	; 0x40
 8003314:	d126      	bne.n	8003364 <I2S_IRQHandler+0x92>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f003 0320 	and.w	r3, r3, #32
 8003320:	2b20      	cmp	r3, #32
 8003322:	d11f      	bne.n	8003364 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003332:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003334:	2300      	movs	r3, #0
 8003336:	613b      	str	r3, [r7, #16]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	613b      	str	r3, [r7, #16]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	613b      	str	r3, [r7, #16]
 8003348:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2201      	movs	r2, #1
 800334e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003356:	f043 0202 	orr.w	r2, r3, #2
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f7ff ff50 	bl	8003204 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800336a:	b2db      	uxtb	r3, r3
 800336c:	2b03      	cmp	r3, #3
 800336e:	d136      	bne.n	80033de <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	f003 0302 	and.w	r3, r3, #2
 8003376:	2b02      	cmp	r3, #2
 8003378:	d109      	bne.n	800338e <I2S_IRQHandler+0xbc>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003384:	2b80      	cmp	r3, #128	; 0x80
 8003386:	d102      	bne.n	800338e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f7ff ff45 	bl	8003218 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f003 0308 	and.w	r3, r3, #8
 8003394:	2b08      	cmp	r3, #8
 8003396:	d122      	bne.n	80033de <I2S_IRQHandler+0x10c>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	f003 0320 	and.w	r3, r3, #32
 80033a2:	2b20      	cmp	r3, #32
 80033a4:	d11b      	bne.n	80033de <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	685a      	ldr	r2, [r3, #4]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80033b4:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80033b6:	2300      	movs	r3, #0
 80033b8:	60fb      	str	r3, [r7, #12]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	60fb      	str	r3, [r7, #12]
 80033c2:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d0:	f043 0204 	orr.w	r2, r3, #4
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f7ff ff13 	bl	8003204 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80033de:	bf00      	nop
 80033e0:	3718      	adds	r7, #24
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
	...

080033e8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b088      	sub	sp, #32
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a92      	ldr	r2, [pc, #584]	; (8003648 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d101      	bne.n	8003406 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003402:	4b92      	ldr	r3, [pc, #584]	; (800364c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003404:	e001      	b.n	800340a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003406:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a8b      	ldr	r2, [pc, #556]	; (8003648 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d101      	bne.n	8003424 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003420:	4b8a      	ldr	r3, [pc, #552]	; (800364c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003422:	e001      	b.n	8003428 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003424:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003434:	d004      	beq.n	8003440 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	f040 8099 	bne.w	8003572 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b02      	cmp	r3, #2
 8003448:	d107      	bne.n	800345a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003450:	2b00      	cmp	r3, #0
 8003452:	d002      	beq.n	800345a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f000 f925 	bl	80036a4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	f003 0301 	and.w	r3, r3, #1
 8003460:	2b01      	cmp	r3, #1
 8003462:	d107      	bne.n	8003474 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800346a:	2b00      	cmp	r3, #0
 800346c:	d002      	beq.n	8003474 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f000 f9c8 	bl	8003804 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003474:	69bb      	ldr	r3, [r7, #24]
 8003476:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800347a:	2b40      	cmp	r3, #64	; 0x40
 800347c:	d13a      	bne.n	80034f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	f003 0320 	and.w	r3, r3, #32
 8003484:	2b00      	cmp	r3, #0
 8003486:	d035      	beq.n	80034f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a6e      	ldr	r2, [pc, #440]	; (8003648 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d101      	bne.n	8003496 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003492:	4b6e      	ldr	r3, [pc, #440]	; (800364c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003494:	e001      	b.n	800349a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003496:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800349a:	685a      	ldr	r2, [r3, #4]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4969      	ldr	r1, [pc, #420]	; (8003648 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80034a2:	428b      	cmp	r3, r1
 80034a4:	d101      	bne.n	80034aa <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80034a6:	4b69      	ldr	r3, [pc, #420]	; (800364c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80034a8:	e001      	b.n	80034ae <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80034aa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034ae:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80034b2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	685a      	ldr	r2, [r3, #4]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80034c2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80034c4:	2300      	movs	r3, #0
 80034c6:	60fb      	str	r3, [r7, #12]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	60fb      	str	r3, [r7, #12]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	60fb      	str	r3, [r7, #12]
 80034d8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2201      	movs	r2, #1
 80034de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034e6:	f043 0202 	orr.w	r2, r3, #2
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f7ff fe88 	bl	8003204 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	f003 0308 	and.w	r3, r3, #8
 80034fa:	2b08      	cmp	r3, #8
 80034fc:	f040 80c3 	bne.w	8003686 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	f003 0320 	and.w	r3, r3, #32
 8003506:	2b00      	cmp	r3, #0
 8003508:	f000 80bd 	beq.w	8003686 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	685a      	ldr	r2, [r3, #4]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800351a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a49      	ldr	r2, [pc, #292]	; (8003648 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d101      	bne.n	800352a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003526:	4b49      	ldr	r3, [pc, #292]	; (800364c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003528:	e001      	b.n	800352e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800352a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800352e:	685a      	ldr	r2, [r3, #4]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4944      	ldr	r1, [pc, #272]	; (8003648 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003536:	428b      	cmp	r3, r1
 8003538:	d101      	bne.n	800353e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800353a:	4b44      	ldr	r3, [pc, #272]	; (800364c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800353c:	e001      	b.n	8003542 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800353e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003542:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003546:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003548:	2300      	movs	r3, #0
 800354a:	60bb      	str	r3, [r7, #8]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	60bb      	str	r3, [r7, #8]
 8003554:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2201      	movs	r2, #1
 800355a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003562:	f043 0204 	orr.w	r2, r3, #4
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f7ff fe4a 	bl	8003204 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003570:	e089      	b.n	8003686 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b02      	cmp	r3, #2
 800357a:	d107      	bne.n	800358c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003582:	2b00      	cmp	r3, #0
 8003584:	d002      	beq.n	800358c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f000 f8be 	bl	8003708 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	2b01      	cmp	r3, #1
 8003594:	d107      	bne.n	80035a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800359c:	2b00      	cmp	r3, #0
 800359e:	d002      	beq.n	80035a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f000 f8fd 	bl	80037a0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ac:	2b40      	cmp	r3, #64	; 0x40
 80035ae:	d12f      	bne.n	8003610 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	f003 0320 	and.w	r3, r3, #32
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d02a      	beq.n	8003610 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	685a      	ldr	r2, [r3, #4]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80035c8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a1e      	ldr	r2, [pc, #120]	; (8003648 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d101      	bne.n	80035d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80035d4:	4b1d      	ldr	r3, [pc, #116]	; (800364c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80035d6:	e001      	b.n	80035dc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80035d8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035dc:	685a      	ldr	r2, [r3, #4]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4919      	ldr	r1, [pc, #100]	; (8003648 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80035e4:	428b      	cmp	r3, r1
 80035e6:	d101      	bne.n	80035ec <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80035e8:	4b18      	ldr	r3, [pc, #96]	; (800364c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80035ea:	e001      	b.n	80035f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80035ec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035f0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80035f4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2201      	movs	r2, #1
 80035fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003602:	f043 0202 	orr.w	r2, r3, #2
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f7ff fdfa 	bl	8003204 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	f003 0308 	and.w	r3, r3, #8
 8003616:	2b08      	cmp	r3, #8
 8003618:	d136      	bne.n	8003688 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	f003 0320 	and.w	r3, r3, #32
 8003620:	2b00      	cmp	r3, #0
 8003622:	d031      	beq.n	8003688 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a07      	ldr	r2, [pc, #28]	; (8003648 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d101      	bne.n	8003632 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800362e:	4b07      	ldr	r3, [pc, #28]	; (800364c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003630:	e001      	b.n	8003636 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003632:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003636:	685a      	ldr	r2, [r3, #4]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4902      	ldr	r1, [pc, #8]	; (8003648 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800363e:	428b      	cmp	r3, r1
 8003640:	d106      	bne.n	8003650 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003642:	4b02      	ldr	r3, [pc, #8]	; (800364c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003644:	e006      	b.n	8003654 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003646:	bf00      	nop
 8003648:	40003800 	.word	0x40003800
 800364c:	40003400 	.word	0x40003400
 8003650:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003654:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003658:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	685a      	ldr	r2, [r3, #4]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003668:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2201      	movs	r2, #1
 800366e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003676:	f043 0204 	orr.w	r2, r3, #4
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f7ff fdc0 	bl	8003204 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003684:	e000      	b.n	8003688 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003686:	bf00      	nop
}
 8003688:	bf00      	nop
 800368a:	3720      	adds	r7, #32
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b0:	1c99      	adds	r1, r3, #2
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	6251      	str	r1, [r2, #36]	; 0x24
 80036b6:	881a      	ldrh	r2, [r3, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c2:	b29b      	uxth	r3, r3
 80036c4:	3b01      	subs	r3, #1
 80036c6:	b29a      	uxth	r2, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d113      	bne.n	80036fe <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	685a      	ldr	r2, [r3, #4]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80036e4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d106      	bne.n	80036fe <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f7ff ffc9 	bl	8003690 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80036fe:	bf00      	nop
 8003700:	3708      	adds	r7, #8
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
	...

08003708 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b082      	sub	sp, #8
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003714:	1c99      	adds	r1, r3, #2
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	6251      	str	r1, [r2, #36]	; 0x24
 800371a:	8819      	ldrh	r1, [r3, #0]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a1d      	ldr	r2, [pc, #116]	; (8003798 <I2SEx_TxISR_I2SExt+0x90>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d101      	bne.n	800372a <I2SEx_TxISR_I2SExt+0x22>
 8003726:	4b1d      	ldr	r3, [pc, #116]	; (800379c <I2SEx_TxISR_I2SExt+0x94>)
 8003728:	e001      	b.n	800372e <I2SEx_TxISR_I2SExt+0x26>
 800372a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800372e:	460a      	mov	r2, r1
 8003730:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003736:	b29b      	uxth	r3, r3
 8003738:	3b01      	subs	r3, #1
 800373a:	b29a      	uxth	r2, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003744:	b29b      	uxth	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d121      	bne.n	800378e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a12      	ldr	r2, [pc, #72]	; (8003798 <I2SEx_TxISR_I2SExt+0x90>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d101      	bne.n	8003758 <I2SEx_TxISR_I2SExt+0x50>
 8003754:	4b11      	ldr	r3, [pc, #68]	; (800379c <I2SEx_TxISR_I2SExt+0x94>)
 8003756:	e001      	b.n	800375c <I2SEx_TxISR_I2SExt+0x54>
 8003758:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800375c:	685a      	ldr	r2, [r3, #4]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	490d      	ldr	r1, [pc, #52]	; (8003798 <I2SEx_TxISR_I2SExt+0x90>)
 8003764:	428b      	cmp	r3, r1
 8003766:	d101      	bne.n	800376c <I2SEx_TxISR_I2SExt+0x64>
 8003768:	4b0c      	ldr	r3, [pc, #48]	; (800379c <I2SEx_TxISR_I2SExt+0x94>)
 800376a:	e001      	b.n	8003770 <I2SEx_TxISR_I2SExt+0x68>
 800376c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003770:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003774:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800377a:	b29b      	uxth	r3, r3
 800377c:	2b00      	cmp	r3, #0
 800377e:	d106      	bne.n	800378e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f7ff ff81 	bl	8003690 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800378e:	bf00      	nop
 8003790:	3708      	adds	r7, #8
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	40003800 	.word	0x40003800
 800379c:	40003400 	.word	0x40003400

080037a0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68d8      	ldr	r0, [r3, #12]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b2:	1c99      	adds	r1, r3, #2
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	62d1      	str	r1, [r2, #44]	; 0x2c
 80037b8:	b282      	uxth	r2, r0
 80037ba:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	3b01      	subs	r3, #1
 80037c4:	b29a      	uxth	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80037ce:	b29b      	uxth	r3, r3
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d113      	bne.n	80037fc <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	685a      	ldr	r2, [r3, #4]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80037e2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d106      	bne.n	80037fc <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2201      	movs	r2, #1
 80037f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f7ff ff4a 	bl	8003690 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80037fc:	bf00      	nop
 80037fe:	3708      	adds	r7, #8
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a20      	ldr	r2, [pc, #128]	; (8003894 <I2SEx_RxISR_I2SExt+0x90>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d101      	bne.n	800381a <I2SEx_RxISR_I2SExt+0x16>
 8003816:	4b20      	ldr	r3, [pc, #128]	; (8003898 <I2SEx_RxISR_I2SExt+0x94>)
 8003818:	e001      	b.n	800381e <I2SEx_RxISR_I2SExt+0x1a>
 800381a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800381e:	68d8      	ldr	r0, [r3, #12]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003824:	1c99      	adds	r1, r3, #2
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	62d1      	str	r1, [r2, #44]	; 0x2c
 800382a:	b282      	uxth	r2, r0
 800382c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003832:	b29b      	uxth	r3, r3
 8003834:	3b01      	subs	r3, #1
 8003836:	b29a      	uxth	r2, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003840:	b29b      	uxth	r3, r3
 8003842:	2b00      	cmp	r3, #0
 8003844:	d121      	bne.n	800388a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a12      	ldr	r2, [pc, #72]	; (8003894 <I2SEx_RxISR_I2SExt+0x90>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d101      	bne.n	8003854 <I2SEx_RxISR_I2SExt+0x50>
 8003850:	4b11      	ldr	r3, [pc, #68]	; (8003898 <I2SEx_RxISR_I2SExt+0x94>)
 8003852:	e001      	b.n	8003858 <I2SEx_RxISR_I2SExt+0x54>
 8003854:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003858:	685a      	ldr	r2, [r3, #4]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	490d      	ldr	r1, [pc, #52]	; (8003894 <I2SEx_RxISR_I2SExt+0x90>)
 8003860:	428b      	cmp	r3, r1
 8003862:	d101      	bne.n	8003868 <I2SEx_RxISR_I2SExt+0x64>
 8003864:	4b0c      	ldr	r3, [pc, #48]	; (8003898 <I2SEx_RxISR_I2SExt+0x94>)
 8003866:	e001      	b.n	800386c <I2SEx_RxISR_I2SExt+0x68>
 8003868:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800386c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003870:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003876:	b29b      	uxth	r3, r3
 8003878:	2b00      	cmp	r3, #0
 800387a:	d106      	bne.n	800388a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f7ff ff03 	bl	8003690 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800388a:	bf00      	nop
 800388c:	3708      	adds	r7, #8
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	40003800 	.word	0x40003800
 8003898:	40003400 	.word	0x40003400

0800389c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b086      	sub	sp, #24
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e267      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d075      	beq.n	80039a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80038ba:	4b88      	ldr	r3, [pc, #544]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f003 030c 	and.w	r3, r3, #12
 80038c2:	2b04      	cmp	r3, #4
 80038c4:	d00c      	beq.n	80038e0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038c6:	4b85      	ldr	r3, [pc, #532]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80038ce:	2b08      	cmp	r3, #8
 80038d0:	d112      	bne.n	80038f8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038d2:	4b82      	ldr	r3, [pc, #520]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038de:	d10b      	bne.n	80038f8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038e0:	4b7e      	ldr	r3, [pc, #504]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d05b      	beq.n	80039a4 <HAL_RCC_OscConfig+0x108>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d157      	bne.n	80039a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e242      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003900:	d106      	bne.n	8003910 <HAL_RCC_OscConfig+0x74>
 8003902:	4b76      	ldr	r3, [pc, #472]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a75      	ldr	r2, [pc, #468]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 8003908:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800390c:	6013      	str	r3, [r2, #0]
 800390e:	e01d      	b.n	800394c <HAL_RCC_OscConfig+0xb0>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003918:	d10c      	bne.n	8003934 <HAL_RCC_OscConfig+0x98>
 800391a:	4b70      	ldr	r3, [pc, #448]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a6f      	ldr	r2, [pc, #444]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 8003920:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003924:	6013      	str	r3, [r2, #0]
 8003926:	4b6d      	ldr	r3, [pc, #436]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a6c      	ldr	r2, [pc, #432]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 800392c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003930:	6013      	str	r3, [r2, #0]
 8003932:	e00b      	b.n	800394c <HAL_RCC_OscConfig+0xb0>
 8003934:	4b69      	ldr	r3, [pc, #420]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a68      	ldr	r2, [pc, #416]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 800393a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800393e:	6013      	str	r3, [r2, #0]
 8003940:	4b66      	ldr	r3, [pc, #408]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a65      	ldr	r2, [pc, #404]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 8003946:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800394a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d013      	beq.n	800397c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003954:	f7fd faa2 	bl	8000e9c <HAL_GetTick>
 8003958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800395a:	e008      	b.n	800396e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800395c:	f7fd fa9e 	bl	8000e9c <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	2b64      	cmp	r3, #100	; 0x64
 8003968:	d901      	bls.n	800396e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e207      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800396e:	4b5b      	ldr	r3, [pc, #364]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d0f0      	beq.n	800395c <HAL_RCC_OscConfig+0xc0>
 800397a:	e014      	b.n	80039a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800397c:	f7fd fa8e 	bl	8000e9c <HAL_GetTick>
 8003980:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003982:	e008      	b.n	8003996 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003984:	f7fd fa8a 	bl	8000e9c <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	2b64      	cmp	r3, #100	; 0x64
 8003990:	d901      	bls.n	8003996 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e1f3      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003996:	4b51      	ldr	r3, [pc, #324]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1f0      	bne.n	8003984 <HAL_RCC_OscConfig+0xe8>
 80039a2:	e000      	b.n	80039a6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0302 	and.w	r3, r3, #2
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d063      	beq.n	8003a7a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80039b2:	4b4a      	ldr	r3, [pc, #296]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f003 030c 	and.w	r3, r3, #12
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00b      	beq.n	80039d6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039be:	4b47      	ldr	r3, [pc, #284]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80039c6:	2b08      	cmp	r3, #8
 80039c8:	d11c      	bne.n	8003a04 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039ca:	4b44      	ldr	r3, [pc, #272]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d116      	bne.n	8003a04 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039d6:	4b41      	ldr	r3, [pc, #260]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0302 	and.w	r3, r3, #2
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d005      	beq.n	80039ee <HAL_RCC_OscConfig+0x152>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d001      	beq.n	80039ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e1c7      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ee:	4b3b      	ldr	r3, [pc, #236]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	00db      	lsls	r3, r3, #3
 80039fc:	4937      	ldr	r1, [pc, #220]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 80039fe:	4313      	orrs	r3, r2
 8003a00:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a02:	e03a      	b.n	8003a7a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d020      	beq.n	8003a4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a0c:	4b34      	ldr	r3, [pc, #208]	; (8003ae0 <HAL_RCC_OscConfig+0x244>)
 8003a0e:	2201      	movs	r2, #1
 8003a10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a12:	f7fd fa43 	bl	8000e9c <HAL_GetTick>
 8003a16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a18:	e008      	b.n	8003a2c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a1a:	f7fd fa3f 	bl	8000e9c <HAL_GetTick>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	d901      	bls.n	8003a2c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a28:	2303      	movs	r3, #3
 8003a2a:	e1a8      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a2c:	4b2b      	ldr	r3, [pc, #172]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0302 	and.w	r3, r3, #2
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d0f0      	beq.n	8003a1a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a38:	4b28      	ldr	r3, [pc, #160]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	00db      	lsls	r3, r3, #3
 8003a46:	4925      	ldr	r1, [pc, #148]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	600b      	str	r3, [r1, #0]
 8003a4c:	e015      	b.n	8003a7a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a4e:	4b24      	ldr	r3, [pc, #144]	; (8003ae0 <HAL_RCC_OscConfig+0x244>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a54:	f7fd fa22 	bl	8000e9c <HAL_GetTick>
 8003a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a5a:	e008      	b.n	8003a6e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a5c:	f7fd fa1e 	bl	8000e9c <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d901      	bls.n	8003a6e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e187      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a6e:	4b1b      	ldr	r3, [pc, #108]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0302 	and.w	r3, r3, #2
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d1f0      	bne.n	8003a5c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0308 	and.w	r3, r3, #8
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d036      	beq.n	8003af4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d016      	beq.n	8003abc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a8e:	4b15      	ldr	r3, [pc, #84]	; (8003ae4 <HAL_RCC_OscConfig+0x248>)
 8003a90:	2201      	movs	r2, #1
 8003a92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a94:	f7fd fa02 	bl	8000e9c <HAL_GetTick>
 8003a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a9a:	e008      	b.n	8003aae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a9c:	f7fd f9fe 	bl	8000e9c <HAL_GetTick>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d901      	bls.n	8003aae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e167      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aae:	4b0b      	ldr	r3, [pc, #44]	; (8003adc <HAL_RCC_OscConfig+0x240>)
 8003ab0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d0f0      	beq.n	8003a9c <HAL_RCC_OscConfig+0x200>
 8003aba:	e01b      	b.n	8003af4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003abc:	4b09      	ldr	r3, [pc, #36]	; (8003ae4 <HAL_RCC_OscConfig+0x248>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ac2:	f7fd f9eb 	bl	8000e9c <HAL_GetTick>
 8003ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ac8:	e00e      	b.n	8003ae8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003aca:	f7fd f9e7 	bl	8000e9c <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d907      	bls.n	8003ae8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e150      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
 8003adc:	40023800 	.word	0x40023800
 8003ae0:	42470000 	.word	0x42470000
 8003ae4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ae8:	4b88      	ldr	r3, [pc, #544]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003aea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003aec:	f003 0302 	and.w	r3, r3, #2
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d1ea      	bne.n	8003aca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0304 	and.w	r3, r3, #4
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	f000 8097 	beq.w	8003c30 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b02:	2300      	movs	r3, #0
 8003b04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b06:	4b81      	ldr	r3, [pc, #516]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d10f      	bne.n	8003b32 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b12:	2300      	movs	r3, #0
 8003b14:	60bb      	str	r3, [r7, #8]
 8003b16:	4b7d      	ldr	r3, [pc, #500]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1a:	4a7c      	ldr	r2, [pc, #496]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b20:	6413      	str	r3, [r2, #64]	; 0x40
 8003b22:	4b7a      	ldr	r3, [pc, #488]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b2a:	60bb      	str	r3, [r7, #8]
 8003b2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b32:	4b77      	ldr	r3, [pc, #476]	; (8003d10 <HAL_RCC_OscConfig+0x474>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d118      	bne.n	8003b70 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b3e:	4b74      	ldr	r3, [pc, #464]	; (8003d10 <HAL_RCC_OscConfig+0x474>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a73      	ldr	r2, [pc, #460]	; (8003d10 <HAL_RCC_OscConfig+0x474>)
 8003b44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b4a:	f7fd f9a7 	bl	8000e9c <HAL_GetTick>
 8003b4e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b50:	e008      	b.n	8003b64 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b52:	f7fd f9a3 	bl	8000e9c <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d901      	bls.n	8003b64 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	e10c      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b64:	4b6a      	ldr	r3, [pc, #424]	; (8003d10 <HAL_RCC_OscConfig+0x474>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d0f0      	beq.n	8003b52 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d106      	bne.n	8003b86 <HAL_RCC_OscConfig+0x2ea>
 8003b78:	4b64      	ldr	r3, [pc, #400]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b7c:	4a63      	ldr	r2, [pc, #396]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b7e:	f043 0301 	orr.w	r3, r3, #1
 8003b82:	6713      	str	r3, [r2, #112]	; 0x70
 8003b84:	e01c      	b.n	8003bc0 <HAL_RCC_OscConfig+0x324>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	2b05      	cmp	r3, #5
 8003b8c:	d10c      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x30c>
 8003b8e:	4b5f      	ldr	r3, [pc, #380]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b92:	4a5e      	ldr	r2, [pc, #376]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b94:	f043 0304 	orr.w	r3, r3, #4
 8003b98:	6713      	str	r3, [r2, #112]	; 0x70
 8003b9a:	4b5c      	ldr	r3, [pc, #368]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b9e:	4a5b      	ldr	r2, [pc, #364]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003ba0:	f043 0301 	orr.w	r3, r3, #1
 8003ba4:	6713      	str	r3, [r2, #112]	; 0x70
 8003ba6:	e00b      	b.n	8003bc0 <HAL_RCC_OscConfig+0x324>
 8003ba8:	4b58      	ldr	r3, [pc, #352]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003baa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bac:	4a57      	ldr	r2, [pc, #348]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003bae:	f023 0301 	bic.w	r3, r3, #1
 8003bb2:	6713      	str	r3, [r2, #112]	; 0x70
 8003bb4:	4b55      	ldr	r3, [pc, #340]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bb8:	4a54      	ldr	r2, [pc, #336]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003bba:	f023 0304 	bic.w	r3, r3, #4
 8003bbe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d015      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc8:	f7fd f968 	bl	8000e9c <HAL_GetTick>
 8003bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bce:	e00a      	b.n	8003be6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bd0:	f7fd f964 	bl	8000e9c <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e0cb      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003be6:	4b49      	ldr	r3, [pc, #292]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d0ee      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x334>
 8003bf2:	e014      	b.n	8003c1e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bf4:	f7fd f952 	bl	8000e9c <HAL_GetTick>
 8003bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bfa:	e00a      	b.n	8003c12 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bfc:	f7fd f94e 	bl	8000e9c <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e0b5      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c12:	4b3e      	ldr	r3, [pc, #248]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003c14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c16:	f003 0302 	and.w	r3, r3, #2
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d1ee      	bne.n	8003bfc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c1e:	7dfb      	ldrb	r3, [r7, #23]
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d105      	bne.n	8003c30 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c24:	4b39      	ldr	r3, [pc, #228]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c28:	4a38      	ldr	r2, [pc, #224]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003c2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c2e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	f000 80a1 	beq.w	8003d7c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c3a:	4b34      	ldr	r3, [pc, #208]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f003 030c 	and.w	r3, r3, #12
 8003c42:	2b08      	cmp	r3, #8
 8003c44:	d05c      	beq.n	8003d00 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	699b      	ldr	r3, [r3, #24]
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d141      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c4e:	4b31      	ldr	r3, [pc, #196]	; (8003d14 <HAL_RCC_OscConfig+0x478>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c54:	f7fd f922 	bl	8000e9c <HAL_GetTick>
 8003c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c5a:	e008      	b.n	8003c6e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c5c:	f7fd f91e 	bl	8000e9c <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e087      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c6e:	4b27      	ldr	r3, [pc, #156]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d1f0      	bne.n	8003c5c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	69da      	ldr	r2, [r3, #28]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a1b      	ldr	r3, [r3, #32]
 8003c82:	431a      	orrs	r2, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c88:	019b      	lsls	r3, r3, #6
 8003c8a:	431a      	orrs	r2, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c90:	085b      	lsrs	r3, r3, #1
 8003c92:	3b01      	subs	r3, #1
 8003c94:	041b      	lsls	r3, r3, #16
 8003c96:	431a      	orrs	r2, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c9c:	061b      	lsls	r3, r3, #24
 8003c9e:	491b      	ldr	r1, [pc, #108]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ca4:	4b1b      	ldr	r3, [pc, #108]	; (8003d14 <HAL_RCC_OscConfig+0x478>)
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003caa:	f7fd f8f7 	bl	8000e9c <HAL_GetTick>
 8003cae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cb0:	e008      	b.n	8003cc4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cb2:	f7fd f8f3 	bl	8000e9c <HAL_GetTick>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	1ad3      	subs	r3, r2, r3
 8003cbc:	2b02      	cmp	r3, #2
 8003cbe:	d901      	bls.n	8003cc4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	e05c      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cc4:	4b11      	ldr	r3, [pc, #68]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d0f0      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x416>
 8003cd0:	e054      	b.n	8003d7c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cd2:	4b10      	ldr	r3, [pc, #64]	; (8003d14 <HAL_RCC_OscConfig+0x478>)
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd8:	f7fd f8e0 	bl	8000e9c <HAL_GetTick>
 8003cdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cde:	e008      	b.n	8003cf2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ce0:	f7fd f8dc 	bl	8000e9c <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d901      	bls.n	8003cf2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e045      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cf2:	4b06      	ldr	r3, [pc, #24]	; (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d1f0      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x444>
 8003cfe:	e03d      	b.n	8003d7c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d107      	bne.n	8003d18 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e038      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
 8003d0c:	40023800 	.word	0x40023800
 8003d10:	40007000 	.word	0x40007000
 8003d14:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d18:	4b1b      	ldr	r3, [pc, #108]	; (8003d88 <HAL_RCC_OscConfig+0x4ec>)
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	699b      	ldr	r3, [r3, #24]
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d028      	beq.n	8003d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d121      	bne.n	8003d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d11a      	bne.n	8003d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003d48:	4013      	ands	r3, r2
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d4e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d111      	bne.n	8003d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d5e:	085b      	lsrs	r3, r3, #1
 8003d60:	3b01      	subs	r3, #1
 8003d62:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d107      	bne.n	8003d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d72:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d001      	beq.n	8003d7c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e000      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3718      	adds	r7, #24
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	40023800 	.word	0x40023800

08003d8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d101      	bne.n	8003da0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e0cc      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003da0:	4b68      	ldr	r3, [pc, #416]	; (8003f44 <HAL_RCC_ClockConfig+0x1b8>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0307 	and.w	r3, r3, #7
 8003da8:	683a      	ldr	r2, [r7, #0]
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d90c      	bls.n	8003dc8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dae:	4b65      	ldr	r3, [pc, #404]	; (8003f44 <HAL_RCC_ClockConfig+0x1b8>)
 8003db0:	683a      	ldr	r2, [r7, #0]
 8003db2:	b2d2      	uxtb	r2, r2
 8003db4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003db6:	4b63      	ldr	r3, [pc, #396]	; (8003f44 <HAL_RCC_ClockConfig+0x1b8>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0307 	and.w	r3, r3, #7
 8003dbe:	683a      	ldr	r2, [r7, #0]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d001      	beq.n	8003dc8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e0b8      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0302 	and.w	r3, r3, #2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d020      	beq.n	8003e16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0304 	and.w	r3, r3, #4
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d005      	beq.n	8003dec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003de0:	4b59      	ldr	r3, [pc, #356]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	4a58      	ldr	r2, [pc, #352]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003de6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003dea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0308 	and.w	r3, r3, #8
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d005      	beq.n	8003e04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003df8:	4b53      	ldr	r3, [pc, #332]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	4a52      	ldr	r2, [pc, #328]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003e02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e04:	4b50      	ldr	r3, [pc, #320]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	494d      	ldr	r1, [pc, #308]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d044      	beq.n	8003eac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d107      	bne.n	8003e3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e2a:	4b47      	ldr	r3, [pc, #284]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d119      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e07f      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d003      	beq.n	8003e4a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e46:	2b03      	cmp	r3, #3
 8003e48:	d107      	bne.n	8003e5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e4a:	4b3f      	ldr	r3, [pc, #252]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d109      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e06f      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e5a:	4b3b      	ldr	r3, [pc, #236]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0302 	and.w	r3, r3, #2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d101      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e067      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e6a:	4b37      	ldr	r3, [pc, #220]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f023 0203 	bic.w	r2, r3, #3
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	4934      	ldr	r1, [pc, #208]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e7c:	f7fd f80e 	bl	8000e9c <HAL_GetTick>
 8003e80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e82:	e00a      	b.n	8003e9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e84:	f7fd f80a 	bl	8000e9c <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e04f      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e9a:	4b2b      	ldr	r3, [pc, #172]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f003 020c 	and.w	r2, r3, #12
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d1eb      	bne.n	8003e84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003eac:	4b25      	ldr	r3, [pc, #148]	; (8003f44 <HAL_RCC_ClockConfig+0x1b8>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0307 	and.w	r3, r3, #7
 8003eb4:	683a      	ldr	r2, [r7, #0]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d20c      	bcs.n	8003ed4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eba:	4b22      	ldr	r3, [pc, #136]	; (8003f44 <HAL_RCC_ClockConfig+0x1b8>)
 8003ebc:	683a      	ldr	r2, [r7, #0]
 8003ebe:	b2d2      	uxtb	r2, r2
 8003ec0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ec2:	4b20      	ldr	r3, [pc, #128]	; (8003f44 <HAL_RCC_ClockConfig+0x1b8>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0307 	and.w	r3, r3, #7
 8003eca:	683a      	ldr	r2, [r7, #0]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d001      	beq.n	8003ed4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e032      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0304 	and.w	r3, r3, #4
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d008      	beq.n	8003ef2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ee0:	4b19      	ldr	r3, [pc, #100]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	4916      	ldr	r1, [pc, #88]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0308 	and.w	r3, r3, #8
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d009      	beq.n	8003f12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003efe:	4b12      	ldr	r3, [pc, #72]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	00db      	lsls	r3, r3, #3
 8003f0c:	490e      	ldr	r1, [pc, #56]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f12:	f000 f821 	bl	8003f58 <HAL_RCC_GetSysClockFreq>
 8003f16:	4602      	mov	r2, r0
 8003f18:	4b0b      	ldr	r3, [pc, #44]	; (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	091b      	lsrs	r3, r3, #4
 8003f1e:	f003 030f 	and.w	r3, r3, #15
 8003f22:	490a      	ldr	r1, [pc, #40]	; (8003f4c <HAL_RCC_ClockConfig+0x1c0>)
 8003f24:	5ccb      	ldrb	r3, [r1, r3]
 8003f26:	fa22 f303 	lsr.w	r3, r2, r3
 8003f2a:	4a09      	ldr	r2, [pc, #36]	; (8003f50 <HAL_RCC_ClockConfig+0x1c4>)
 8003f2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003f2e:	4b09      	ldr	r3, [pc, #36]	; (8003f54 <HAL_RCC_ClockConfig+0x1c8>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fc ff6e 	bl	8000e14 <HAL_InitTick>

  return HAL_OK;
 8003f38:	2300      	movs	r3, #0
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3710      	adds	r7, #16
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	40023c00 	.word	0x40023c00
 8003f48:	40023800 	.word	0x40023800
 8003f4c:	08008560 	.word	0x08008560
 8003f50:	20000000 	.word	0x20000000
 8003f54:	20000004 	.word	0x20000004

08003f58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f5c:	b094      	sub	sp, #80	; 0x50
 8003f5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003f60:	2300      	movs	r3, #0
 8003f62:	647b      	str	r3, [r7, #68]	; 0x44
 8003f64:	2300      	movs	r3, #0
 8003f66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f68:	2300      	movs	r3, #0
 8003f6a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f70:	4b79      	ldr	r3, [pc, #484]	; (8004158 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f003 030c 	and.w	r3, r3, #12
 8003f78:	2b08      	cmp	r3, #8
 8003f7a:	d00d      	beq.n	8003f98 <HAL_RCC_GetSysClockFreq+0x40>
 8003f7c:	2b08      	cmp	r3, #8
 8003f7e:	f200 80e1 	bhi.w	8004144 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d002      	beq.n	8003f8c <HAL_RCC_GetSysClockFreq+0x34>
 8003f86:	2b04      	cmp	r3, #4
 8003f88:	d003      	beq.n	8003f92 <HAL_RCC_GetSysClockFreq+0x3a>
 8003f8a:	e0db      	b.n	8004144 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f8c:	4b73      	ldr	r3, [pc, #460]	; (800415c <HAL_RCC_GetSysClockFreq+0x204>)
 8003f8e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003f90:	e0db      	b.n	800414a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f92:	4b73      	ldr	r3, [pc, #460]	; (8004160 <HAL_RCC_GetSysClockFreq+0x208>)
 8003f94:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f96:	e0d8      	b.n	800414a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f98:	4b6f      	ldr	r3, [pc, #444]	; (8004158 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fa0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fa2:	4b6d      	ldr	r3, [pc, #436]	; (8004158 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d063      	beq.n	8004076 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fae:	4b6a      	ldr	r3, [pc, #424]	; (8004158 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	099b      	lsrs	r3, r3, #6
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fb8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fc0:	633b      	str	r3, [r7, #48]	; 0x30
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	637b      	str	r3, [r7, #52]	; 0x34
 8003fc6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003fca:	4622      	mov	r2, r4
 8003fcc:	462b      	mov	r3, r5
 8003fce:	f04f 0000 	mov.w	r0, #0
 8003fd2:	f04f 0100 	mov.w	r1, #0
 8003fd6:	0159      	lsls	r1, r3, #5
 8003fd8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fdc:	0150      	lsls	r0, r2, #5
 8003fde:	4602      	mov	r2, r0
 8003fe0:	460b      	mov	r3, r1
 8003fe2:	4621      	mov	r1, r4
 8003fe4:	1a51      	subs	r1, r2, r1
 8003fe6:	6139      	str	r1, [r7, #16]
 8003fe8:	4629      	mov	r1, r5
 8003fea:	eb63 0301 	sbc.w	r3, r3, r1
 8003fee:	617b      	str	r3, [r7, #20]
 8003ff0:	f04f 0200 	mov.w	r2, #0
 8003ff4:	f04f 0300 	mov.w	r3, #0
 8003ff8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ffc:	4659      	mov	r1, fp
 8003ffe:	018b      	lsls	r3, r1, #6
 8004000:	4651      	mov	r1, sl
 8004002:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004006:	4651      	mov	r1, sl
 8004008:	018a      	lsls	r2, r1, #6
 800400a:	4651      	mov	r1, sl
 800400c:	ebb2 0801 	subs.w	r8, r2, r1
 8004010:	4659      	mov	r1, fp
 8004012:	eb63 0901 	sbc.w	r9, r3, r1
 8004016:	f04f 0200 	mov.w	r2, #0
 800401a:	f04f 0300 	mov.w	r3, #0
 800401e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004022:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004026:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800402a:	4690      	mov	r8, r2
 800402c:	4699      	mov	r9, r3
 800402e:	4623      	mov	r3, r4
 8004030:	eb18 0303 	adds.w	r3, r8, r3
 8004034:	60bb      	str	r3, [r7, #8]
 8004036:	462b      	mov	r3, r5
 8004038:	eb49 0303 	adc.w	r3, r9, r3
 800403c:	60fb      	str	r3, [r7, #12]
 800403e:	f04f 0200 	mov.w	r2, #0
 8004042:	f04f 0300 	mov.w	r3, #0
 8004046:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800404a:	4629      	mov	r1, r5
 800404c:	024b      	lsls	r3, r1, #9
 800404e:	4621      	mov	r1, r4
 8004050:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004054:	4621      	mov	r1, r4
 8004056:	024a      	lsls	r2, r1, #9
 8004058:	4610      	mov	r0, r2
 800405a:	4619      	mov	r1, r3
 800405c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800405e:	2200      	movs	r2, #0
 8004060:	62bb      	str	r3, [r7, #40]	; 0x28
 8004062:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004064:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004068:	f7fc f8ae 	bl	80001c8 <__aeabi_uldivmod>
 800406c:	4602      	mov	r2, r0
 800406e:	460b      	mov	r3, r1
 8004070:	4613      	mov	r3, r2
 8004072:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004074:	e058      	b.n	8004128 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004076:	4b38      	ldr	r3, [pc, #224]	; (8004158 <HAL_RCC_GetSysClockFreq+0x200>)
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	099b      	lsrs	r3, r3, #6
 800407c:	2200      	movs	r2, #0
 800407e:	4618      	mov	r0, r3
 8004080:	4611      	mov	r1, r2
 8004082:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004086:	623b      	str	r3, [r7, #32]
 8004088:	2300      	movs	r3, #0
 800408a:	627b      	str	r3, [r7, #36]	; 0x24
 800408c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004090:	4642      	mov	r2, r8
 8004092:	464b      	mov	r3, r9
 8004094:	f04f 0000 	mov.w	r0, #0
 8004098:	f04f 0100 	mov.w	r1, #0
 800409c:	0159      	lsls	r1, r3, #5
 800409e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040a2:	0150      	lsls	r0, r2, #5
 80040a4:	4602      	mov	r2, r0
 80040a6:	460b      	mov	r3, r1
 80040a8:	4641      	mov	r1, r8
 80040aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80040ae:	4649      	mov	r1, r9
 80040b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80040b4:	f04f 0200 	mov.w	r2, #0
 80040b8:	f04f 0300 	mov.w	r3, #0
 80040bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80040c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80040c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80040c8:	ebb2 040a 	subs.w	r4, r2, sl
 80040cc:	eb63 050b 	sbc.w	r5, r3, fp
 80040d0:	f04f 0200 	mov.w	r2, #0
 80040d4:	f04f 0300 	mov.w	r3, #0
 80040d8:	00eb      	lsls	r3, r5, #3
 80040da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040de:	00e2      	lsls	r2, r4, #3
 80040e0:	4614      	mov	r4, r2
 80040e2:	461d      	mov	r5, r3
 80040e4:	4643      	mov	r3, r8
 80040e6:	18e3      	adds	r3, r4, r3
 80040e8:	603b      	str	r3, [r7, #0]
 80040ea:	464b      	mov	r3, r9
 80040ec:	eb45 0303 	adc.w	r3, r5, r3
 80040f0:	607b      	str	r3, [r7, #4]
 80040f2:	f04f 0200 	mov.w	r2, #0
 80040f6:	f04f 0300 	mov.w	r3, #0
 80040fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040fe:	4629      	mov	r1, r5
 8004100:	028b      	lsls	r3, r1, #10
 8004102:	4621      	mov	r1, r4
 8004104:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004108:	4621      	mov	r1, r4
 800410a:	028a      	lsls	r2, r1, #10
 800410c:	4610      	mov	r0, r2
 800410e:	4619      	mov	r1, r3
 8004110:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004112:	2200      	movs	r2, #0
 8004114:	61bb      	str	r3, [r7, #24]
 8004116:	61fa      	str	r2, [r7, #28]
 8004118:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800411c:	f7fc f854 	bl	80001c8 <__aeabi_uldivmod>
 8004120:	4602      	mov	r2, r0
 8004122:	460b      	mov	r3, r1
 8004124:	4613      	mov	r3, r2
 8004126:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004128:	4b0b      	ldr	r3, [pc, #44]	; (8004158 <HAL_RCC_GetSysClockFreq+0x200>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	0c1b      	lsrs	r3, r3, #16
 800412e:	f003 0303 	and.w	r3, r3, #3
 8004132:	3301      	adds	r3, #1
 8004134:	005b      	lsls	r3, r3, #1
 8004136:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004138:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800413a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800413c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004140:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004142:	e002      	b.n	800414a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004144:	4b05      	ldr	r3, [pc, #20]	; (800415c <HAL_RCC_GetSysClockFreq+0x204>)
 8004146:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004148:	bf00      	nop
    }
  }
  return sysclockfreq;
 800414a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800414c:	4618      	mov	r0, r3
 800414e:	3750      	adds	r7, #80	; 0x50
 8004150:	46bd      	mov	sp, r7
 8004152:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004156:	bf00      	nop
 8004158:	40023800 	.word	0x40023800
 800415c:	00f42400 	.word	0x00f42400
 8004160:	007a1200 	.word	0x007a1200

08004164 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004164:	b480      	push	{r7}
 8004166:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004168:	4b03      	ldr	r3, [pc, #12]	; (8004178 <HAL_RCC_GetHCLKFreq+0x14>)
 800416a:	681b      	ldr	r3, [r3, #0]
}
 800416c:	4618      	mov	r0, r3
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	20000000 	.word	0x20000000

0800417c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004180:	f7ff fff0 	bl	8004164 <HAL_RCC_GetHCLKFreq>
 8004184:	4602      	mov	r2, r0
 8004186:	4b05      	ldr	r3, [pc, #20]	; (800419c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	0a9b      	lsrs	r3, r3, #10
 800418c:	f003 0307 	and.w	r3, r3, #7
 8004190:	4903      	ldr	r1, [pc, #12]	; (80041a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004192:	5ccb      	ldrb	r3, [r1, r3]
 8004194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004198:	4618      	mov	r0, r3
 800419a:	bd80      	pop	{r7, pc}
 800419c:	40023800 	.word	0x40023800
 80041a0:	08008570 	.word	0x08008570

080041a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80041a8:	f7ff ffdc 	bl	8004164 <HAL_RCC_GetHCLKFreq>
 80041ac:	4602      	mov	r2, r0
 80041ae:	4b05      	ldr	r3, [pc, #20]	; (80041c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	0b5b      	lsrs	r3, r3, #13
 80041b4:	f003 0307 	and.w	r3, r3, #7
 80041b8:	4903      	ldr	r1, [pc, #12]	; (80041c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041ba:	5ccb      	ldrb	r3, [r1, r3]
 80041bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	40023800 	.word	0x40023800
 80041c8:	08008570 	.word	0x08008570

080041cc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b086      	sub	sp, #24
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041d4:	2300      	movs	r3, #0
 80041d6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80041d8:	2300      	movs	r3, #0
 80041da:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d105      	bne.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d035      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80041f4:	4b62      	ldr	r3, [pc, #392]	; (8004380 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80041fa:	f7fc fe4f 	bl	8000e9c <HAL_GetTick>
 80041fe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004200:	e008      	b.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004202:	f7fc fe4b 	bl	8000e9c <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	2b02      	cmp	r3, #2
 800420e:	d901      	bls.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e0b0      	b.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004214:	4b5b      	ldr	r3, [pc, #364]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d1f0      	bne.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	019a      	lsls	r2, r3, #6
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	071b      	lsls	r3, r3, #28
 800422c:	4955      	ldr	r1, [pc, #340]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800422e:	4313      	orrs	r3, r2
 8004230:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004234:	4b52      	ldr	r3, [pc, #328]	; (8004380 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004236:	2201      	movs	r2, #1
 8004238:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800423a:	f7fc fe2f 	bl	8000e9c <HAL_GetTick>
 800423e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004240:	e008      	b.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004242:	f7fc fe2b 	bl	8000e9c <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	2b02      	cmp	r3, #2
 800424e:	d901      	bls.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e090      	b.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004254:	4b4b      	ldr	r3, [pc, #300]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d0f0      	beq.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 0302 	and.w	r3, r3, #2
 8004268:	2b00      	cmp	r3, #0
 800426a:	f000 8083 	beq.w	8004374 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800426e:	2300      	movs	r3, #0
 8004270:	60fb      	str	r3, [r7, #12]
 8004272:	4b44      	ldr	r3, [pc, #272]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004276:	4a43      	ldr	r2, [pc, #268]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004278:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800427c:	6413      	str	r3, [r2, #64]	; 0x40
 800427e:	4b41      	ldr	r3, [pc, #260]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004282:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004286:	60fb      	str	r3, [r7, #12]
 8004288:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800428a:	4b3f      	ldr	r3, [pc, #252]	; (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a3e      	ldr	r2, [pc, #248]	; (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004290:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004294:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004296:	f7fc fe01 	bl	8000e9c <HAL_GetTick>
 800429a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800429c:	e008      	b.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800429e:	f7fc fdfd 	bl	8000e9c <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d901      	bls.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e062      	b.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80042b0:	4b35      	ldr	r3, [pc, #212]	; (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d0f0      	beq.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80042bc:	4b31      	ldr	r3, [pc, #196]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042c4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d02f      	beq.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x160>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042d4:	693a      	ldr	r2, [r7, #16]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d028      	beq.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80042da:	4b2a      	ldr	r3, [pc, #168]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042e2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042e4:	4b29      	ldr	r3, [pc, #164]	; (800438c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80042e6:	2201      	movs	r2, #1
 80042e8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80042ea:	4b28      	ldr	r3, [pc, #160]	; (800438c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80042f0:	4a24      	ldr	r2, [pc, #144]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80042f6:	4b23      	ldr	r3, [pc, #140]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042fa:	f003 0301 	and.w	r3, r3, #1
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d114      	bne.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004302:	f7fc fdcb 	bl	8000e9c <HAL_GetTick>
 8004306:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004308:	e00a      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800430a:	f7fc fdc7 	bl	8000e9c <HAL_GetTick>
 800430e:	4602      	mov	r2, r0
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	f241 3288 	movw	r2, #5000	; 0x1388
 8004318:	4293      	cmp	r3, r2
 800431a:	d901      	bls.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800431c:	2303      	movs	r3, #3
 800431e:	e02a      	b.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004320:	4b18      	ldr	r3, [pc, #96]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004322:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004324:	f003 0302 	and.w	r3, r3, #2
 8004328:	2b00      	cmp	r3, #0
 800432a:	d0ee      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004334:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004338:	d10d      	bne.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800433a:	4b12      	ldr	r3, [pc, #72]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800434a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800434e:	490d      	ldr	r1, [pc, #52]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004350:	4313      	orrs	r3, r2
 8004352:	608b      	str	r3, [r1, #8]
 8004354:	e005      	b.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004356:	4b0b      	ldr	r3, [pc, #44]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	4a0a      	ldr	r2, [pc, #40]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800435c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004360:	6093      	str	r3, [r2, #8]
 8004362:	4b08      	ldr	r3, [pc, #32]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004364:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800436e:	4905      	ldr	r1, [pc, #20]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004370:	4313      	orrs	r3, r2
 8004372:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3718      	adds	r7, #24
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	42470068 	.word	0x42470068
 8004384:	40023800 	.word	0x40023800
 8004388:	40007000 	.word	0x40007000
 800438c:	42470e40 	.word	0x42470e40

08004390 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004390:	b480      	push	{r7}
 8004392:	b087      	sub	sp, #28
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004398:	2300      	movs	r3, #0
 800439a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800439c:	2300      	movs	r3, #0
 800439e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80043a0:	2300      	movs	r3, #0
 80043a2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80043a4:	2300      	movs	r3, #0
 80043a6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d13e      	bne.n	800442c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80043ae:	4b23      	ldr	r3, [pc, #140]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80043b6:	60fb      	str	r3, [r7, #12]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d005      	beq.n	80043ca <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d12f      	bne.n	8004424 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80043c4:	4b1e      	ldr	r3, [pc, #120]	; (8004440 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80043c6:	617b      	str	r3, [r7, #20]
          break;
 80043c8:	e02f      	b.n	800442a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80043ca:	4b1c      	ldr	r3, [pc, #112]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043d6:	d108      	bne.n	80043ea <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80043d8:	4b18      	ldr	r3, [pc, #96]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043e0:	4a18      	ldr	r2, [pc, #96]	; (8004444 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80043e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043e6:	613b      	str	r3, [r7, #16]
 80043e8:	e007      	b.n	80043fa <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80043ea:	4b14      	ldr	r3, [pc, #80]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043f2:	4a15      	ldr	r2, [pc, #84]	; (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80043f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043f8:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80043fa:	4b10      	ldr	r3, [pc, #64]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80043fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004400:	099b      	lsrs	r3, r3, #6
 8004402:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	fb02 f303 	mul.w	r3, r2, r3
 800440c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800440e:	4b0b      	ldr	r3, [pc, #44]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004410:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004414:	0f1b      	lsrs	r3, r3, #28
 8004416:	f003 0307 	and.w	r3, r3, #7
 800441a:	68ba      	ldr	r2, [r7, #8]
 800441c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004420:	617b      	str	r3, [r7, #20]
          break;
 8004422:	e002      	b.n	800442a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004424:	2300      	movs	r3, #0
 8004426:	617b      	str	r3, [r7, #20]
          break;
 8004428:	bf00      	nop
        }
      }
      break;
 800442a:	bf00      	nop
    }
  }
  return frequency;
 800442c:	697b      	ldr	r3, [r7, #20]
}
 800442e:	4618      	mov	r0, r3
 8004430:	371c      	adds	r7, #28
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr
 800443a:	bf00      	nop
 800443c:	40023800 	.word	0x40023800
 8004440:	00bb8000 	.word	0x00bb8000
 8004444:	007a1200 	.word	0x007a1200
 8004448:	00f42400 	.word	0x00f42400

0800444c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b082      	sub	sp, #8
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d101      	bne.n	800445e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e07b      	b.n	8004556 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004462:	2b00      	cmp	r3, #0
 8004464:	d108      	bne.n	8004478 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800446e:	d009      	beq.n	8004484 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	61da      	str	r2, [r3, #28]
 8004476:	e005      	b.n	8004484 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004490:	b2db      	uxtb	r3, r3
 8004492:	2b00      	cmp	r3, #0
 8004494:	d106      	bne.n	80044a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f7fc fb60 	bl	8000b64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2202      	movs	r2, #2
 80044a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044ba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80044cc:	431a      	orrs	r2, r3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80044d6:	431a      	orrs	r2, r3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	691b      	ldr	r3, [r3, #16]
 80044dc:	f003 0302 	and.w	r3, r3, #2
 80044e0:	431a      	orrs	r2, r3
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	f003 0301 	and.w	r3, r3, #1
 80044ea:	431a      	orrs	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	699b      	ldr	r3, [r3, #24]
 80044f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044f4:	431a      	orrs	r2, r3
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	69db      	ldr	r3, [r3, #28]
 80044fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80044fe:	431a      	orrs	r2, r3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6a1b      	ldr	r3, [r3, #32]
 8004504:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004508:	ea42 0103 	orr.w	r1, r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004510:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	430a      	orrs	r2, r1
 800451a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	699b      	ldr	r3, [r3, #24]
 8004520:	0c1b      	lsrs	r3, r3, #16
 8004522:	f003 0104 	and.w	r1, r3, #4
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452a:	f003 0210 	and.w	r2, r3, #16
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	430a      	orrs	r2, r1
 8004534:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	69da      	ldr	r2, [r3, #28]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004544:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3708      	adds	r7, #8
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}

0800455e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800455e:	b580      	push	{r7, lr}
 8004560:	b082      	sub	sp, #8
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d101      	bne.n	8004570 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e03f      	b.n	80045f0 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004576:	b2db      	uxtb	r3, r3
 8004578:	2b00      	cmp	r3, #0
 800457a:	d106      	bne.n	800458a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f7fc fb35 	bl	8000bf4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2224      	movs	r2, #36	; 0x24
 800458e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68da      	ldr	r2, [r3, #12]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045a0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f000 f928 	bl	80047f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	691a      	ldr	r2, [r3, #16]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045b6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	695a      	ldr	r2, [r3, #20]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045c6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68da      	ldr	r2, [r3, #12]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80045d6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2200      	movs	r2, #0
 80045dc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2220      	movs	r2, #32
 80045e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2220      	movs	r2, #32
 80045ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80045ee:	2300      	movs	r3, #0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3708      	adds	r7, #8
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b08a      	sub	sp, #40	; 0x28
 80045fc:	af02      	add	r7, sp, #8
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	603b      	str	r3, [r7, #0]
 8004604:	4613      	mov	r3, r2
 8004606:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004608:	2300      	movs	r3, #0
 800460a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004612:	b2db      	uxtb	r3, r3
 8004614:	2b20      	cmp	r3, #32
 8004616:	d17c      	bne.n	8004712 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d002      	beq.n	8004624 <HAL_UART_Transmit+0x2c>
 800461e:	88fb      	ldrh	r3, [r7, #6]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d101      	bne.n	8004628 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e075      	b.n	8004714 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800462e:	2b01      	cmp	r3, #1
 8004630:	d101      	bne.n	8004636 <HAL_UART_Transmit+0x3e>
 8004632:	2302      	movs	r3, #2
 8004634:	e06e      	b.n	8004714 <HAL_UART_Transmit+0x11c>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2201      	movs	r2, #1
 800463a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2200      	movs	r2, #0
 8004642:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2221      	movs	r2, #33	; 0x21
 8004648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800464c:	f7fc fc26 	bl	8000e9c <HAL_GetTick>
 8004650:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	88fa      	ldrh	r2, [r7, #6]
 8004656:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	88fa      	ldrh	r2, [r7, #6]
 800465c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004666:	d108      	bne.n	800467a <HAL_UART_Transmit+0x82>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	691b      	ldr	r3, [r3, #16]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d104      	bne.n	800467a <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004670:	2300      	movs	r3, #0
 8004672:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	61bb      	str	r3, [r7, #24]
 8004678:	e003      	b.n	8004682 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800467e:	2300      	movs	r3, #0
 8004680:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800468a:	e02a      	b.n	80046e2 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	9300      	str	r3, [sp, #0]
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	2200      	movs	r2, #0
 8004694:	2180      	movs	r1, #128	; 0x80
 8004696:	68f8      	ldr	r0, [r7, #12]
 8004698:	f000 f840 	bl	800471c <UART_WaitOnFlagUntilTimeout>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d001      	beq.n	80046a6 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e036      	b.n	8004714 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d10b      	bne.n	80046c4 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	881b      	ldrh	r3, [r3, #0]
 80046b0:	461a      	mov	r2, r3
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046ba:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80046bc:	69bb      	ldr	r3, [r7, #24]
 80046be:	3302      	adds	r3, #2
 80046c0:	61bb      	str	r3, [r7, #24]
 80046c2:	e007      	b.n	80046d4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	781a      	ldrb	r2, [r3, #0]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	3301      	adds	r3, #1
 80046d2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046d8:	b29b      	uxth	r3, r3
 80046da:	3b01      	subs	r3, #1
 80046dc:	b29a      	uxth	r2, r3
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1cf      	bne.n	800468c <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	9300      	str	r3, [sp, #0]
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	2200      	movs	r2, #0
 80046f4:	2140      	movs	r1, #64	; 0x40
 80046f6:	68f8      	ldr	r0, [r7, #12]
 80046f8:	f000 f810 	bl	800471c <UART_WaitOnFlagUntilTimeout>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d001      	beq.n	8004706 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e006      	b.n	8004714 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2220      	movs	r2, #32
 800470a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800470e:	2300      	movs	r3, #0
 8004710:	e000      	b.n	8004714 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004712:	2302      	movs	r3, #2
  }
}
 8004714:	4618      	mov	r0, r3
 8004716:	3720      	adds	r7, #32
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}

0800471c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b090      	sub	sp, #64	; 0x40
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	603b      	str	r3, [r7, #0]
 8004728:	4613      	mov	r3, r2
 800472a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800472c:	e050      	b.n	80047d0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800472e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004730:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004734:	d04c      	beq.n	80047d0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004736:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004738:	2b00      	cmp	r3, #0
 800473a:	d007      	beq.n	800474c <UART_WaitOnFlagUntilTimeout+0x30>
 800473c:	f7fc fbae 	bl	8000e9c <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004748:	429a      	cmp	r2, r3
 800474a:	d241      	bcs.n	80047d0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	330c      	adds	r3, #12
 8004752:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004756:	e853 3f00 	ldrex	r3, [r3]
 800475a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800475c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004762:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	330c      	adds	r3, #12
 800476a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800476c:	637a      	str	r2, [r7, #52]	; 0x34
 800476e:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004770:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004772:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004774:	e841 2300 	strex	r3, r2, [r1]
 8004778:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800477a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800477c:	2b00      	cmp	r3, #0
 800477e:	d1e5      	bne.n	800474c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	3314      	adds	r3, #20
 8004786:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	e853 3f00 	ldrex	r3, [r3]
 800478e:	613b      	str	r3, [r7, #16]
   return(result);
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	f023 0301 	bic.w	r3, r3, #1
 8004796:	63bb      	str	r3, [r7, #56]	; 0x38
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	3314      	adds	r3, #20
 800479e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047a0:	623a      	str	r2, [r7, #32]
 80047a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047a4:	69f9      	ldr	r1, [r7, #28]
 80047a6:	6a3a      	ldr	r2, [r7, #32]
 80047a8:	e841 2300 	strex	r3, r2, [r1]
 80047ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1e5      	bne.n	8004780 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2220      	movs	r2, #32
 80047b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2220      	movs	r2, #32
 80047c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	e00f      	b.n	80047f0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	4013      	ands	r3, r2
 80047da:	68ba      	ldr	r2, [r7, #8]
 80047dc:	429a      	cmp	r2, r3
 80047de:	bf0c      	ite	eq
 80047e0:	2301      	moveq	r3, #1
 80047e2:	2300      	movne	r3, #0
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	461a      	mov	r2, r3
 80047e8:	79fb      	ldrb	r3, [r7, #7]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d09f      	beq.n	800472e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3740      	adds	r7, #64	; 0x40
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047fc:	b0c0      	sub	sp, #256	; 0x100
 80047fe:	af00      	add	r7, sp, #0
 8004800:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	691b      	ldr	r3, [r3, #16]
 800480c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004814:	68d9      	ldr	r1, [r3, #12]
 8004816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	ea40 0301 	orr.w	r3, r0, r1
 8004820:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004826:	689a      	ldr	r2, [r3, #8]
 8004828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	431a      	orrs	r2, r3
 8004830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	431a      	orrs	r2, r3
 8004838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800483c:	69db      	ldr	r3, [r3, #28]
 800483e:	4313      	orrs	r3, r2
 8004840:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004850:	f021 010c 	bic.w	r1, r1, #12
 8004854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800485e:	430b      	orrs	r3, r1
 8004860:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	695b      	ldr	r3, [r3, #20]
 800486a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800486e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004872:	6999      	ldr	r1, [r3, #24]
 8004874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	ea40 0301 	orr.w	r3, r0, r1
 800487e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	4b8f      	ldr	r3, [pc, #572]	; (8004ac4 <UART_SetConfig+0x2cc>)
 8004888:	429a      	cmp	r2, r3
 800488a:	d005      	beq.n	8004898 <UART_SetConfig+0xa0>
 800488c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	4b8d      	ldr	r3, [pc, #564]	; (8004ac8 <UART_SetConfig+0x2d0>)
 8004894:	429a      	cmp	r2, r3
 8004896:	d104      	bne.n	80048a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004898:	f7ff fc84 	bl	80041a4 <HAL_RCC_GetPCLK2Freq>
 800489c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80048a0:	e003      	b.n	80048aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80048a2:	f7ff fc6b 	bl	800417c <HAL_RCC_GetPCLK1Freq>
 80048a6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048ae:	69db      	ldr	r3, [r3, #28]
 80048b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048b4:	f040 810c 	bne.w	8004ad0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048bc:	2200      	movs	r2, #0
 80048be:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80048c2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80048c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80048ca:	4622      	mov	r2, r4
 80048cc:	462b      	mov	r3, r5
 80048ce:	1891      	adds	r1, r2, r2
 80048d0:	65b9      	str	r1, [r7, #88]	; 0x58
 80048d2:	415b      	adcs	r3, r3
 80048d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80048d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80048da:	4621      	mov	r1, r4
 80048dc:	eb12 0801 	adds.w	r8, r2, r1
 80048e0:	4629      	mov	r1, r5
 80048e2:	eb43 0901 	adc.w	r9, r3, r1
 80048e6:	f04f 0200 	mov.w	r2, #0
 80048ea:	f04f 0300 	mov.w	r3, #0
 80048ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80048f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80048fa:	4690      	mov	r8, r2
 80048fc:	4699      	mov	r9, r3
 80048fe:	4623      	mov	r3, r4
 8004900:	eb18 0303 	adds.w	r3, r8, r3
 8004904:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004908:	462b      	mov	r3, r5
 800490a:	eb49 0303 	adc.w	r3, r9, r3
 800490e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800491e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004922:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004926:	460b      	mov	r3, r1
 8004928:	18db      	adds	r3, r3, r3
 800492a:	653b      	str	r3, [r7, #80]	; 0x50
 800492c:	4613      	mov	r3, r2
 800492e:	eb42 0303 	adc.w	r3, r2, r3
 8004932:	657b      	str	r3, [r7, #84]	; 0x54
 8004934:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004938:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800493c:	f7fb fc44 	bl	80001c8 <__aeabi_uldivmod>
 8004940:	4602      	mov	r2, r0
 8004942:	460b      	mov	r3, r1
 8004944:	4b61      	ldr	r3, [pc, #388]	; (8004acc <UART_SetConfig+0x2d4>)
 8004946:	fba3 2302 	umull	r2, r3, r3, r2
 800494a:	095b      	lsrs	r3, r3, #5
 800494c:	011c      	lsls	r4, r3, #4
 800494e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004952:	2200      	movs	r2, #0
 8004954:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004958:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800495c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004960:	4642      	mov	r2, r8
 8004962:	464b      	mov	r3, r9
 8004964:	1891      	adds	r1, r2, r2
 8004966:	64b9      	str	r1, [r7, #72]	; 0x48
 8004968:	415b      	adcs	r3, r3
 800496a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800496c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004970:	4641      	mov	r1, r8
 8004972:	eb12 0a01 	adds.w	sl, r2, r1
 8004976:	4649      	mov	r1, r9
 8004978:	eb43 0b01 	adc.w	fp, r3, r1
 800497c:	f04f 0200 	mov.w	r2, #0
 8004980:	f04f 0300 	mov.w	r3, #0
 8004984:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004988:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800498c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004990:	4692      	mov	sl, r2
 8004992:	469b      	mov	fp, r3
 8004994:	4643      	mov	r3, r8
 8004996:	eb1a 0303 	adds.w	r3, sl, r3
 800499a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800499e:	464b      	mov	r3, r9
 80049a0:	eb4b 0303 	adc.w	r3, fp, r3
 80049a4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80049a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80049b4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80049b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80049bc:	460b      	mov	r3, r1
 80049be:	18db      	adds	r3, r3, r3
 80049c0:	643b      	str	r3, [r7, #64]	; 0x40
 80049c2:	4613      	mov	r3, r2
 80049c4:	eb42 0303 	adc.w	r3, r2, r3
 80049c8:	647b      	str	r3, [r7, #68]	; 0x44
 80049ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80049ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80049d2:	f7fb fbf9 	bl	80001c8 <__aeabi_uldivmod>
 80049d6:	4602      	mov	r2, r0
 80049d8:	460b      	mov	r3, r1
 80049da:	4611      	mov	r1, r2
 80049dc:	4b3b      	ldr	r3, [pc, #236]	; (8004acc <UART_SetConfig+0x2d4>)
 80049de:	fba3 2301 	umull	r2, r3, r3, r1
 80049e2:	095b      	lsrs	r3, r3, #5
 80049e4:	2264      	movs	r2, #100	; 0x64
 80049e6:	fb02 f303 	mul.w	r3, r2, r3
 80049ea:	1acb      	subs	r3, r1, r3
 80049ec:	00db      	lsls	r3, r3, #3
 80049ee:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80049f2:	4b36      	ldr	r3, [pc, #216]	; (8004acc <UART_SetConfig+0x2d4>)
 80049f4:	fba3 2302 	umull	r2, r3, r3, r2
 80049f8:	095b      	lsrs	r3, r3, #5
 80049fa:	005b      	lsls	r3, r3, #1
 80049fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004a00:	441c      	add	r4, r3
 8004a02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a06:	2200      	movs	r2, #0
 8004a08:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004a0c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004a10:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004a14:	4642      	mov	r2, r8
 8004a16:	464b      	mov	r3, r9
 8004a18:	1891      	adds	r1, r2, r2
 8004a1a:	63b9      	str	r1, [r7, #56]	; 0x38
 8004a1c:	415b      	adcs	r3, r3
 8004a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a20:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004a24:	4641      	mov	r1, r8
 8004a26:	1851      	adds	r1, r2, r1
 8004a28:	6339      	str	r1, [r7, #48]	; 0x30
 8004a2a:	4649      	mov	r1, r9
 8004a2c:	414b      	adcs	r3, r1
 8004a2e:	637b      	str	r3, [r7, #52]	; 0x34
 8004a30:	f04f 0200 	mov.w	r2, #0
 8004a34:	f04f 0300 	mov.w	r3, #0
 8004a38:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004a3c:	4659      	mov	r1, fp
 8004a3e:	00cb      	lsls	r3, r1, #3
 8004a40:	4651      	mov	r1, sl
 8004a42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a46:	4651      	mov	r1, sl
 8004a48:	00ca      	lsls	r2, r1, #3
 8004a4a:	4610      	mov	r0, r2
 8004a4c:	4619      	mov	r1, r3
 8004a4e:	4603      	mov	r3, r0
 8004a50:	4642      	mov	r2, r8
 8004a52:	189b      	adds	r3, r3, r2
 8004a54:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004a58:	464b      	mov	r3, r9
 8004a5a:	460a      	mov	r2, r1
 8004a5c:	eb42 0303 	adc.w	r3, r2, r3
 8004a60:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004a70:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004a74:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004a78:	460b      	mov	r3, r1
 8004a7a:	18db      	adds	r3, r3, r3
 8004a7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a7e:	4613      	mov	r3, r2
 8004a80:	eb42 0303 	adc.w	r3, r2, r3
 8004a84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a86:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004a8a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004a8e:	f7fb fb9b 	bl	80001c8 <__aeabi_uldivmod>
 8004a92:	4602      	mov	r2, r0
 8004a94:	460b      	mov	r3, r1
 8004a96:	4b0d      	ldr	r3, [pc, #52]	; (8004acc <UART_SetConfig+0x2d4>)
 8004a98:	fba3 1302 	umull	r1, r3, r3, r2
 8004a9c:	095b      	lsrs	r3, r3, #5
 8004a9e:	2164      	movs	r1, #100	; 0x64
 8004aa0:	fb01 f303 	mul.w	r3, r1, r3
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	00db      	lsls	r3, r3, #3
 8004aa8:	3332      	adds	r3, #50	; 0x32
 8004aaa:	4a08      	ldr	r2, [pc, #32]	; (8004acc <UART_SetConfig+0x2d4>)
 8004aac:	fba2 2303 	umull	r2, r3, r2, r3
 8004ab0:	095b      	lsrs	r3, r3, #5
 8004ab2:	f003 0207 	and.w	r2, r3, #7
 8004ab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4422      	add	r2, r4
 8004abe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ac0:	e106      	b.n	8004cd0 <UART_SetConfig+0x4d8>
 8004ac2:	bf00      	nop
 8004ac4:	40011000 	.word	0x40011000
 8004ac8:	40011400 	.word	0x40011400
 8004acc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ad0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004ada:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004ade:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004ae2:	4642      	mov	r2, r8
 8004ae4:	464b      	mov	r3, r9
 8004ae6:	1891      	adds	r1, r2, r2
 8004ae8:	6239      	str	r1, [r7, #32]
 8004aea:	415b      	adcs	r3, r3
 8004aec:	627b      	str	r3, [r7, #36]	; 0x24
 8004aee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004af2:	4641      	mov	r1, r8
 8004af4:	1854      	adds	r4, r2, r1
 8004af6:	4649      	mov	r1, r9
 8004af8:	eb43 0501 	adc.w	r5, r3, r1
 8004afc:	f04f 0200 	mov.w	r2, #0
 8004b00:	f04f 0300 	mov.w	r3, #0
 8004b04:	00eb      	lsls	r3, r5, #3
 8004b06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b0a:	00e2      	lsls	r2, r4, #3
 8004b0c:	4614      	mov	r4, r2
 8004b0e:	461d      	mov	r5, r3
 8004b10:	4643      	mov	r3, r8
 8004b12:	18e3      	adds	r3, r4, r3
 8004b14:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004b18:	464b      	mov	r3, r9
 8004b1a:	eb45 0303 	adc.w	r3, r5, r3
 8004b1e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004b2e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004b32:	f04f 0200 	mov.w	r2, #0
 8004b36:	f04f 0300 	mov.w	r3, #0
 8004b3a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004b3e:	4629      	mov	r1, r5
 8004b40:	008b      	lsls	r3, r1, #2
 8004b42:	4621      	mov	r1, r4
 8004b44:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b48:	4621      	mov	r1, r4
 8004b4a:	008a      	lsls	r2, r1, #2
 8004b4c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004b50:	f7fb fb3a 	bl	80001c8 <__aeabi_uldivmod>
 8004b54:	4602      	mov	r2, r0
 8004b56:	460b      	mov	r3, r1
 8004b58:	4b60      	ldr	r3, [pc, #384]	; (8004cdc <UART_SetConfig+0x4e4>)
 8004b5a:	fba3 2302 	umull	r2, r3, r3, r2
 8004b5e:	095b      	lsrs	r3, r3, #5
 8004b60:	011c      	lsls	r4, r3, #4
 8004b62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b66:	2200      	movs	r2, #0
 8004b68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004b6c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004b70:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004b74:	4642      	mov	r2, r8
 8004b76:	464b      	mov	r3, r9
 8004b78:	1891      	adds	r1, r2, r2
 8004b7a:	61b9      	str	r1, [r7, #24]
 8004b7c:	415b      	adcs	r3, r3
 8004b7e:	61fb      	str	r3, [r7, #28]
 8004b80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b84:	4641      	mov	r1, r8
 8004b86:	1851      	adds	r1, r2, r1
 8004b88:	6139      	str	r1, [r7, #16]
 8004b8a:	4649      	mov	r1, r9
 8004b8c:	414b      	adcs	r3, r1
 8004b8e:	617b      	str	r3, [r7, #20]
 8004b90:	f04f 0200 	mov.w	r2, #0
 8004b94:	f04f 0300 	mov.w	r3, #0
 8004b98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b9c:	4659      	mov	r1, fp
 8004b9e:	00cb      	lsls	r3, r1, #3
 8004ba0:	4651      	mov	r1, sl
 8004ba2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ba6:	4651      	mov	r1, sl
 8004ba8:	00ca      	lsls	r2, r1, #3
 8004baa:	4610      	mov	r0, r2
 8004bac:	4619      	mov	r1, r3
 8004bae:	4603      	mov	r3, r0
 8004bb0:	4642      	mov	r2, r8
 8004bb2:	189b      	adds	r3, r3, r2
 8004bb4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004bb8:	464b      	mov	r3, r9
 8004bba:	460a      	mov	r2, r1
 8004bbc:	eb42 0303 	adc.w	r3, r2, r3
 8004bc0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	67bb      	str	r3, [r7, #120]	; 0x78
 8004bce:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004bd0:	f04f 0200 	mov.w	r2, #0
 8004bd4:	f04f 0300 	mov.w	r3, #0
 8004bd8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004bdc:	4649      	mov	r1, r9
 8004bde:	008b      	lsls	r3, r1, #2
 8004be0:	4641      	mov	r1, r8
 8004be2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004be6:	4641      	mov	r1, r8
 8004be8:	008a      	lsls	r2, r1, #2
 8004bea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004bee:	f7fb faeb 	bl	80001c8 <__aeabi_uldivmod>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	4611      	mov	r1, r2
 8004bf8:	4b38      	ldr	r3, [pc, #224]	; (8004cdc <UART_SetConfig+0x4e4>)
 8004bfa:	fba3 2301 	umull	r2, r3, r3, r1
 8004bfe:	095b      	lsrs	r3, r3, #5
 8004c00:	2264      	movs	r2, #100	; 0x64
 8004c02:	fb02 f303 	mul.w	r3, r2, r3
 8004c06:	1acb      	subs	r3, r1, r3
 8004c08:	011b      	lsls	r3, r3, #4
 8004c0a:	3332      	adds	r3, #50	; 0x32
 8004c0c:	4a33      	ldr	r2, [pc, #204]	; (8004cdc <UART_SetConfig+0x4e4>)
 8004c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c12:	095b      	lsrs	r3, r3, #5
 8004c14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c18:	441c      	add	r4, r3
 8004c1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c1e:	2200      	movs	r2, #0
 8004c20:	673b      	str	r3, [r7, #112]	; 0x70
 8004c22:	677a      	str	r2, [r7, #116]	; 0x74
 8004c24:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004c28:	4642      	mov	r2, r8
 8004c2a:	464b      	mov	r3, r9
 8004c2c:	1891      	adds	r1, r2, r2
 8004c2e:	60b9      	str	r1, [r7, #8]
 8004c30:	415b      	adcs	r3, r3
 8004c32:	60fb      	str	r3, [r7, #12]
 8004c34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c38:	4641      	mov	r1, r8
 8004c3a:	1851      	adds	r1, r2, r1
 8004c3c:	6039      	str	r1, [r7, #0]
 8004c3e:	4649      	mov	r1, r9
 8004c40:	414b      	adcs	r3, r1
 8004c42:	607b      	str	r3, [r7, #4]
 8004c44:	f04f 0200 	mov.w	r2, #0
 8004c48:	f04f 0300 	mov.w	r3, #0
 8004c4c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004c50:	4659      	mov	r1, fp
 8004c52:	00cb      	lsls	r3, r1, #3
 8004c54:	4651      	mov	r1, sl
 8004c56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c5a:	4651      	mov	r1, sl
 8004c5c:	00ca      	lsls	r2, r1, #3
 8004c5e:	4610      	mov	r0, r2
 8004c60:	4619      	mov	r1, r3
 8004c62:	4603      	mov	r3, r0
 8004c64:	4642      	mov	r2, r8
 8004c66:	189b      	adds	r3, r3, r2
 8004c68:	66bb      	str	r3, [r7, #104]	; 0x68
 8004c6a:	464b      	mov	r3, r9
 8004c6c:	460a      	mov	r2, r1
 8004c6e:	eb42 0303 	adc.w	r3, r2, r3
 8004c72:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	663b      	str	r3, [r7, #96]	; 0x60
 8004c7e:	667a      	str	r2, [r7, #100]	; 0x64
 8004c80:	f04f 0200 	mov.w	r2, #0
 8004c84:	f04f 0300 	mov.w	r3, #0
 8004c88:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004c8c:	4649      	mov	r1, r9
 8004c8e:	008b      	lsls	r3, r1, #2
 8004c90:	4641      	mov	r1, r8
 8004c92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c96:	4641      	mov	r1, r8
 8004c98:	008a      	lsls	r2, r1, #2
 8004c9a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004c9e:	f7fb fa93 	bl	80001c8 <__aeabi_uldivmod>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	4b0d      	ldr	r3, [pc, #52]	; (8004cdc <UART_SetConfig+0x4e4>)
 8004ca8:	fba3 1302 	umull	r1, r3, r3, r2
 8004cac:	095b      	lsrs	r3, r3, #5
 8004cae:	2164      	movs	r1, #100	; 0x64
 8004cb0:	fb01 f303 	mul.w	r3, r1, r3
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	011b      	lsls	r3, r3, #4
 8004cb8:	3332      	adds	r3, #50	; 0x32
 8004cba:	4a08      	ldr	r2, [pc, #32]	; (8004cdc <UART_SetConfig+0x4e4>)
 8004cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc0:	095b      	lsrs	r3, r3, #5
 8004cc2:	f003 020f 	and.w	r2, r3, #15
 8004cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4422      	add	r2, r4
 8004cce:	609a      	str	r2, [r3, #8]
}
 8004cd0:	bf00      	nop
 8004cd2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cdc:	51eb851f 	.word	0x51eb851f

08004ce0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004ce0:	b084      	sub	sp, #16
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b084      	sub	sp, #16
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
 8004cea:	f107 001c 	add.w	r0, r7, #28
 8004cee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d122      	bne.n	8004d3e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cfc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004d0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004d20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d105      	bne.n	8004d32 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 f9c0 	bl	80050b8 <USB_CoreReset>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	73fb      	strb	r3, [r7, #15]
 8004d3c:	e01a      	b.n	8004d74 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f000 f9b4 	bl	80050b8 <USB_CoreReset>
 8004d50:	4603      	mov	r3, r0
 8004d52:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004d54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d106      	bne.n	8004d68 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d5e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	639a      	str	r2, [r3, #56]	; 0x38
 8004d66:	e005      	b.n	8004d74 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d6c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d76:	2b01      	cmp	r3, #1
 8004d78:	d10b      	bne.n	8004d92 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	f043 0206 	orr.w	r2, r3, #6
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	f043 0220 	orr.w	r2, r3, #32
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3710      	adds	r7, #16
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004d9e:	b004      	add	sp, #16
 8004da0:	4770      	bx	lr

08004da2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004da2:	b480      	push	{r7}
 8004da4:	b083      	sub	sp, #12
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	f043 0201 	orr.w	r2, r3, #1
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004db6:	2300      	movs	r3, #0
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	f023 0201 	bic.w	r2, r3, #1
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004dd8:	2300      	movs	r3, #0
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	370c      	adds	r7, #12
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr

08004de6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004de6:	b580      	push	{r7, lr}
 8004de8:	b084      	sub	sp, #16
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
 8004dee:	460b      	mov	r3, r1
 8004df0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004df2:	2300      	movs	r3, #0
 8004df4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004e02:	78fb      	ldrb	r3, [r7, #3]
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d115      	bne.n	8004e34 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004e14:	2001      	movs	r0, #1
 8004e16:	f7fc f84d 	bl	8000eb4 <HAL_Delay>
      ms++;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f000 f93a 	bl	800509a <USB_GetMode>
 8004e26:	4603      	mov	r3, r0
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d01e      	beq.n	8004e6a <USB_SetCurrentMode+0x84>
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2b31      	cmp	r3, #49	; 0x31
 8004e30:	d9f0      	bls.n	8004e14 <USB_SetCurrentMode+0x2e>
 8004e32:	e01a      	b.n	8004e6a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004e34:	78fb      	ldrb	r3, [r7, #3]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d115      	bne.n	8004e66 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	68db      	ldr	r3, [r3, #12]
 8004e3e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004e46:	2001      	movs	r0, #1
 8004e48:	f7fc f834 	bl	8000eb4 <HAL_Delay>
      ms++;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	3301      	adds	r3, #1
 8004e50:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f000 f921 	bl	800509a <USB_GetMode>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d005      	beq.n	8004e6a <USB_SetCurrentMode+0x84>
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2b31      	cmp	r3, #49	; 0x31
 8004e62:	d9f0      	bls.n	8004e46 <USB_SetCurrentMode+0x60>
 8004e64:	e001      	b.n	8004e6a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e005      	b.n	8004e76 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2b32      	cmp	r3, #50	; 0x32
 8004e6e:	d101      	bne.n	8004e74 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e000      	b.n	8004e76 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3710      	adds	r7, #16
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}
	...

08004e80 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b085      	sub	sp, #20
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	3301      	adds	r3, #1
 8004e92:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	4a13      	ldr	r2, [pc, #76]	; (8004ee4 <USB_FlushTxFifo+0x64>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d901      	bls.n	8004ea0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	e01b      	b.n	8004ed8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	daf2      	bge.n	8004e8e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	019b      	lsls	r3, r3, #6
 8004eb0:	f043 0220 	orr.w	r2, r3, #32
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	3301      	adds	r3, #1
 8004ebc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	4a08      	ldr	r2, [pc, #32]	; (8004ee4 <USB_FlushTxFifo+0x64>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d901      	bls.n	8004eca <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004ec6:	2303      	movs	r3, #3
 8004ec8:	e006      	b.n	8004ed8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	691b      	ldr	r3, [r3, #16]
 8004ece:	f003 0320 	and.w	r3, r3, #32
 8004ed2:	2b20      	cmp	r3, #32
 8004ed4:	d0f0      	beq.n	8004eb8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004ed6:	2300      	movs	r3, #0
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3714      	adds	r7, #20
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr
 8004ee4:	00030d40 	.word	0x00030d40

08004ee8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b085      	sub	sp, #20
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	4a11      	ldr	r2, [pc, #68]	; (8004f44 <USB_FlushRxFifo+0x5c>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d901      	bls.n	8004f06 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e018      	b.n	8004f38 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	daf2      	bge.n	8004ef4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2210      	movs	r2, #16
 8004f16:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	4a08      	ldr	r2, [pc, #32]	; (8004f44 <USB_FlushRxFifo+0x5c>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d901      	bls.n	8004f2a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	e006      	b.n	8004f38 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	691b      	ldr	r3, [r3, #16]
 8004f2e:	f003 0310 	and.w	r3, r3, #16
 8004f32:	2b10      	cmp	r3, #16
 8004f34:	d0f0      	beq.n	8004f18 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3714      	adds	r7, #20
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr
 8004f44:	00030d40 	.word	0x00030d40

08004f48 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b089      	sub	sp, #36	; 0x24
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	4611      	mov	r1, r2
 8004f54:	461a      	mov	r2, r3
 8004f56:	460b      	mov	r3, r1
 8004f58:	71fb      	strb	r3, [r7, #7]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004f66:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d123      	bne.n	8004fb6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004f6e:	88bb      	ldrh	r3, [r7, #4]
 8004f70:	3303      	adds	r3, #3
 8004f72:	089b      	lsrs	r3, r3, #2
 8004f74:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004f76:	2300      	movs	r3, #0
 8004f78:	61bb      	str	r3, [r7, #24]
 8004f7a:	e018      	b.n	8004fae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004f7c:	79fb      	ldrb	r3, [r7, #7]
 8004f7e:	031a      	lsls	r2, r3, #12
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	4413      	add	r3, r2
 8004f84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f88:	461a      	mov	r2, r3
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004f90:	69fb      	ldr	r3, [r7, #28]
 8004f92:	3301      	adds	r3, #1
 8004f94:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	3301      	adds	r3, #1
 8004f9a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	3301      	adds	r3, #1
 8004fac:	61bb      	str	r3, [r7, #24]
 8004fae:	69ba      	ldr	r2, [r7, #24]
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	d3e2      	bcc.n	8004f7c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004fb6:	2300      	movs	r3, #0
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3724      	adds	r7, #36	; 0x24
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b08b      	sub	sp, #44	; 0x2c
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	60f8      	str	r0, [r7, #12]
 8004fcc:	60b9      	str	r1, [r7, #8]
 8004fce:	4613      	mov	r3, r2
 8004fd0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004fda:	88fb      	ldrh	r3, [r7, #6]
 8004fdc:	089b      	lsrs	r3, r3, #2
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004fe2:	88fb      	ldrh	r3, [r7, #6]
 8004fe4:	f003 0303 	and.w	r3, r3, #3
 8004fe8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004fea:	2300      	movs	r3, #0
 8004fec:	623b      	str	r3, [r7, #32]
 8004fee:	e014      	b.n	800501a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004ff0:	69bb      	ldr	r3, [r7, #24]
 8004ff2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ffa:	601a      	str	r2, [r3, #0]
    pDest++;
 8004ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ffe:	3301      	adds	r3, #1
 8005000:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005004:	3301      	adds	r3, #1
 8005006:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800500a:	3301      	adds	r3, #1
 800500c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800500e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005010:	3301      	adds	r3, #1
 8005012:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8005014:	6a3b      	ldr	r3, [r7, #32]
 8005016:	3301      	adds	r3, #1
 8005018:	623b      	str	r3, [r7, #32]
 800501a:	6a3a      	ldr	r2, [r7, #32]
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	429a      	cmp	r2, r3
 8005020:	d3e6      	bcc.n	8004ff0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005022:	8bfb      	ldrh	r3, [r7, #30]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d01e      	beq.n	8005066 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005028:	2300      	movs	r3, #0
 800502a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005032:	461a      	mov	r2, r3
 8005034:	f107 0310 	add.w	r3, r7, #16
 8005038:	6812      	ldr	r2, [r2, #0]
 800503a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800503c:	693a      	ldr	r2, [r7, #16]
 800503e:	6a3b      	ldr	r3, [r7, #32]
 8005040:	b2db      	uxtb	r3, r3
 8005042:	00db      	lsls	r3, r3, #3
 8005044:	fa22 f303 	lsr.w	r3, r2, r3
 8005048:	b2da      	uxtb	r2, r3
 800504a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800504c:	701a      	strb	r2, [r3, #0]
      i++;
 800504e:	6a3b      	ldr	r3, [r7, #32]
 8005050:	3301      	adds	r3, #1
 8005052:	623b      	str	r3, [r7, #32]
      pDest++;
 8005054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005056:	3301      	adds	r3, #1
 8005058:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800505a:	8bfb      	ldrh	r3, [r7, #30]
 800505c:	3b01      	subs	r3, #1
 800505e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005060:	8bfb      	ldrh	r3, [r7, #30]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d1ea      	bne.n	800503c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005068:	4618      	mov	r0, r3
 800506a:	372c      	adds	r7, #44	; 0x2c
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr

08005074 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005074:	b480      	push	{r7}
 8005076:	b085      	sub	sp, #20
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	695b      	ldr	r3, [r3, #20]
 8005080:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	699b      	ldr	r3, [r3, #24]
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	4013      	ands	r3, r2
 800508a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800508c:	68fb      	ldr	r3, [r7, #12]
}
 800508e:	4618      	mov	r0, r3
 8005090:	3714      	adds	r7, #20
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr

0800509a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800509a:	b480      	push	{r7}
 800509c:	b083      	sub	sp, #12
 800509e:	af00      	add	r7, sp, #0
 80050a0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	695b      	ldr	r3, [r3, #20]
 80050a6:	f003 0301 	and.w	r3, r3, #1
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	370c      	adds	r7, #12
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr
	...

080050b8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b085      	sub	sp, #20
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80050c0:	2300      	movs	r3, #0
 80050c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	3301      	adds	r3, #1
 80050c8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	4a13      	ldr	r2, [pc, #76]	; (800511c <USB_CoreReset+0x64>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d901      	bls.n	80050d6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80050d2:	2303      	movs	r3, #3
 80050d4:	e01b      	b.n	800510e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	daf2      	bge.n	80050c4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80050de:	2300      	movs	r3, #0
 80050e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	f043 0201 	orr.w	r2, r3, #1
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	3301      	adds	r3, #1
 80050f2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	4a09      	ldr	r2, [pc, #36]	; (800511c <USB_CoreReset+0x64>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d901      	bls.n	8005100 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80050fc:	2303      	movs	r3, #3
 80050fe:	e006      	b.n	800510e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	691b      	ldr	r3, [r3, #16]
 8005104:	f003 0301 	and.w	r3, r3, #1
 8005108:	2b01      	cmp	r3, #1
 800510a:	d0f0      	beq.n	80050ee <USB_CoreReset+0x36>

  return HAL_OK;
 800510c:	2300      	movs	r3, #0
}
 800510e:	4618      	mov	r0, r3
 8005110:	3714      	adds	r7, #20
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	00030d40 	.word	0x00030d40

08005120 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005120:	b084      	sub	sp, #16
 8005122:	b580      	push	{r7, lr}
 8005124:	b086      	sub	sp, #24
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
 800512a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800512e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005132:	2300      	movs	r3, #0
 8005134:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005140:	461a      	mov	r2, r3
 8005142:	2300      	movs	r3, #0
 8005144:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800514a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005156:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005162:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800516e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005172:	2b00      	cmp	r3, #0
 8005174:	d018      	beq.n	80051a8 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005178:	2b01      	cmp	r3, #1
 800517a:	d10a      	bne.n	8005192 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68fa      	ldr	r2, [r7, #12]
 8005186:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800518a:	f043 0304 	orr.w	r3, r3, #4
 800518e:	6013      	str	r3, [r2, #0]
 8005190:	e014      	b.n	80051bc <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	68fa      	ldr	r2, [r7, #12]
 800519c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80051a0:	f023 0304 	bic.w	r3, r3, #4
 80051a4:	6013      	str	r3, [r2, #0]
 80051a6:	e009      	b.n	80051bc <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80051b6:	f023 0304 	bic.w	r3, r3, #4
 80051ba:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80051bc:	2110      	movs	r1, #16
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f7ff fe5e 	bl	8004e80 <USB_FlushTxFifo>
 80051c4:	4603      	mov	r3, r0
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d001      	beq.n	80051ce <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f7ff fe8a 	bl	8004ee8 <USB_FlushRxFifo>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d001      	beq.n	80051de <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80051de:	2300      	movs	r3, #0
 80051e0:	613b      	str	r3, [r7, #16]
 80051e2:	e015      	b.n	8005210 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	015a      	lsls	r2, r3, #5
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	4413      	add	r3, r2
 80051ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051f0:	461a      	mov	r2, r3
 80051f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80051f6:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	015a      	lsls	r2, r3, #5
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	4413      	add	r3, r2
 8005200:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005204:	461a      	mov	r2, r3
 8005206:	2300      	movs	r3, #0
 8005208:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	3301      	adds	r3, #1
 800520e:	613b      	str	r3, [r7, #16]
 8005210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005212:	693a      	ldr	r2, [r7, #16]
 8005214:	429a      	cmp	r2, r3
 8005216:	d3e5      	bcc.n	80051e4 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005224:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800522a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800522e:	2b00      	cmp	r3, #0
 8005230:	d00b      	beq.n	800524a <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005238:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4a13      	ldr	r2, [pc, #76]	; (800528c <USB_HostInit+0x16c>)
 800523e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a13      	ldr	r2, [pc, #76]	; (8005290 <USB_HostInit+0x170>)
 8005244:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8005248:	e009      	b.n	800525e <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2280      	movs	r2, #128	; 0x80
 800524e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	4a10      	ldr	r2, [pc, #64]	; (8005294 <USB_HostInit+0x174>)
 8005254:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a0f      	ldr	r2, [pc, #60]	; (8005298 <USB_HostInit+0x178>)
 800525a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800525e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005260:	2b00      	cmp	r3, #0
 8005262:	d105      	bne.n	8005270 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	f043 0210 	orr.w	r2, r3, #16
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	699a      	ldr	r2, [r3, #24]
 8005274:	4b09      	ldr	r3, [pc, #36]	; (800529c <USB_HostInit+0x17c>)
 8005276:	4313      	orrs	r3, r2
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800527c:	7dfb      	ldrb	r3, [r7, #23]
}
 800527e:	4618      	mov	r0, r3
 8005280:	3718      	adds	r7, #24
 8005282:	46bd      	mov	sp, r7
 8005284:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005288:	b004      	add	sp, #16
 800528a:	4770      	bx	lr
 800528c:	01000200 	.word	0x01000200
 8005290:	00e00300 	.word	0x00e00300
 8005294:	00600080 	.word	0x00600080
 8005298:	004000e0 	.word	0x004000e0
 800529c:	a3200008 	.word	0xa3200008

080052a0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b085      	sub	sp, #20
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	460b      	mov	r3, r1
 80052aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052be:	f023 0303 	bic.w	r3, r3, #3
 80052c2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	78fb      	ldrb	r3, [r7, #3]
 80052ce:	f003 0303 	and.w	r3, r3, #3
 80052d2:	68f9      	ldr	r1, [r7, #12]
 80052d4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80052d8:	4313      	orrs	r3, r2
 80052da:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80052dc:	78fb      	ldrb	r3, [r7, #3]
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d107      	bne.n	80052f2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052e8:	461a      	mov	r2, r3
 80052ea:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80052ee:	6053      	str	r3, [r2, #4]
 80052f0:	e009      	b.n	8005306 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80052f2:	78fb      	ldrb	r3, [r7, #3]
 80052f4:	2b02      	cmp	r3, #2
 80052f6:	d106      	bne.n	8005306 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052fe:	461a      	mov	r2, r3
 8005300:	f241 7370 	movw	r3, #6000	; 0x1770
 8005304:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8005306:	2300      	movs	r3, #0
}
 8005308:	4618      	mov	r0, r3
 800530a:	3714      	adds	r7, #20
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr

08005314 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005320:	2300      	movs	r3, #0
 8005322:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005334:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	68fa      	ldr	r2, [r7, #12]
 800533a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800533e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005342:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005344:	2064      	movs	r0, #100	; 0x64
 8005346:	f7fb fdb5 	bl	8000eb4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005352:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005356:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005358:	200a      	movs	r0, #10
 800535a:	f7fb fdab 	bl	8000eb4 <HAL_Delay>

  return HAL_OK;
 800535e:	2300      	movs	r3, #0
}
 8005360:	4618      	mov	r0, r3
 8005362:	3710      	adds	r7, #16
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}

08005368 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005368:	b480      	push	{r7}
 800536a:	b085      	sub	sp, #20
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	460b      	mov	r3, r1
 8005372:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005378:	2300      	movs	r3, #0
 800537a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800538c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005394:	2b00      	cmp	r3, #0
 8005396:	d109      	bne.n	80053ac <USB_DriveVbus+0x44>
 8005398:	78fb      	ldrb	r3, [r7, #3]
 800539a:	2b01      	cmp	r3, #1
 800539c:	d106      	bne.n	80053ac <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80053a6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80053aa:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80053b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053b6:	d109      	bne.n	80053cc <USB_DriveVbus+0x64>
 80053b8:	78fb      	ldrb	r3, [r7, #3]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d106      	bne.n	80053cc <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80053c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80053ca:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80053cc:	2300      	movs	r3, #0
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3714      	adds	r7, #20
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr

080053da <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80053da:	b480      	push	{r7}
 80053dc:	b085      	sub	sp, #20
 80053de:	af00      	add	r7, sp, #0
 80053e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80053e6:	2300      	movs	r3, #0
 80053e8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	0c5b      	lsrs	r3, r3, #17
 80053f8:	f003 0303 	and.w	r3, r3, #3
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3714      	adds	r7, #20
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8005408:	b480      	push	{r7}
 800540a:	b085      	sub	sp, #20
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	b29b      	uxth	r3, r3
}
 800541e:	4618      	mov	r0, r3
 8005420:	3714      	adds	r7, #20
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
	...

0800542c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b088      	sub	sp, #32
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
 8005434:	4608      	mov	r0, r1
 8005436:	4611      	mov	r1, r2
 8005438:	461a      	mov	r2, r3
 800543a:	4603      	mov	r3, r0
 800543c:	70fb      	strb	r3, [r7, #3]
 800543e:	460b      	mov	r3, r1
 8005440:	70bb      	strb	r3, [r7, #2]
 8005442:	4613      	mov	r3, r2
 8005444:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005446:	2300      	movs	r3, #0
 8005448:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800544e:	78fb      	ldrb	r3, [r7, #3]
 8005450:	015a      	lsls	r2, r3, #5
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	4413      	add	r3, r2
 8005456:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800545a:	461a      	mov	r2, r3
 800545c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005460:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005462:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005466:	2b03      	cmp	r3, #3
 8005468:	d87e      	bhi.n	8005568 <USB_HC_Init+0x13c>
 800546a:	a201      	add	r2, pc, #4	; (adr r2, 8005470 <USB_HC_Init+0x44>)
 800546c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005470:	08005481 	.word	0x08005481
 8005474:	0800552b 	.word	0x0800552b
 8005478:	08005481 	.word	0x08005481
 800547c:	080054ed 	.word	0x080054ed
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005480:	78fb      	ldrb	r3, [r7, #3]
 8005482:	015a      	lsls	r2, r3, #5
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	4413      	add	r3, r2
 8005488:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800548c:	461a      	mov	r2, r3
 800548e:	f240 439d 	movw	r3, #1181	; 0x49d
 8005492:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005494:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005498:	2b00      	cmp	r3, #0
 800549a:	da10      	bge.n	80054be <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800549c:	78fb      	ldrb	r3, [r7, #3]
 800549e:	015a      	lsls	r2, r3, #5
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	4413      	add	r3, r2
 80054a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	78fa      	ldrb	r2, [r7, #3]
 80054ac:	0151      	lsls	r1, r2, #5
 80054ae:	693a      	ldr	r2, [r7, #16]
 80054b0:	440a      	add	r2, r1
 80054b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80054b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054ba:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80054bc:	e057      	b.n	800556e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d051      	beq.n	800556e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80054ca:	78fb      	ldrb	r3, [r7, #3]
 80054cc:	015a      	lsls	r2, r3, #5
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	4413      	add	r3, r2
 80054d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	78fa      	ldrb	r2, [r7, #3]
 80054da:	0151      	lsls	r1, r2, #5
 80054dc:	693a      	ldr	r2, [r7, #16]
 80054de:	440a      	add	r2, r1
 80054e0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80054e4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80054e8:	60d3      	str	r3, [r2, #12]
      break;
 80054ea:	e040      	b.n	800556e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80054ec:	78fb      	ldrb	r3, [r7, #3]
 80054ee:	015a      	lsls	r2, r3, #5
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	4413      	add	r3, r2
 80054f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054f8:	461a      	mov	r2, r3
 80054fa:	f240 639d 	movw	r3, #1693	; 0x69d
 80054fe:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005500:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005504:	2b00      	cmp	r3, #0
 8005506:	da34      	bge.n	8005572 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005508:	78fb      	ldrb	r3, [r7, #3]
 800550a:	015a      	lsls	r2, r3, #5
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	4413      	add	r3, r2
 8005510:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	78fa      	ldrb	r2, [r7, #3]
 8005518:	0151      	lsls	r1, r2, #5
 800551a:	693a      	ldr	r2, [r7, #16]
 800551c:	440a      	add	r2, r1
 800551e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005522:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005526:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005528:	e023      	b.n	8005572 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800552a:	78fb      	ldrb	r3, [r7, #3]
 800552c:	015a      	lsls	r2, r3, #5
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	4413      	add	r3, r2
 8005532:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005536:	461a      	mov	r2, r3
 8005538:	f240 2325 	movw	r3, #549	; 0x225
 800553c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800553e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005542:	2b00      	cmp	r3, #0
 8005544:	da17      	bge.n	8005576 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005546:	78fb      	ldrb	r3, [r7, #3]
 8005548:	015a      	lsls	r2, r3, #5
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	4413      	add	r3, r2
 800554e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	78fa      	ldrb	r2, [r7, #3]
 8005556:	0151      	lsls	r1, r2, #5
 8005558:	693a      	ldr	r2, [r7, #16]
 800555a:	440a      	add	r2, r1
 800555c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005560:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8005564:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005566:	e006      	b.n	8005576 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	77fb      	strb	r3, [r7, #31]
      break;
 800556c:	e004      	b.n	8005578 <USB_HC_Init+0x14c>
      break;
 800556e:	bf00      	nop
 8005570:	e002      	b.n	8005578 <USB_HC_Init+0x14c>
      break;
 8005572:	bf00      	nop
 8005574:	e000      	b.n	8005578 <USB_HC_Init+0x14c>
      break;
 8005576:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005578:	78fb      	ldrb	r3, [r7, #3]
 800557a:	015a      	lsls	r2, r3, #5
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	4413      	add	r3, r2
 8005580:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005584:	68db      	ldr	r3, [r3, #12]
 8005586:	78fa      	ldrb	r2, [r7, #3]
 8005588:	0151      	lsls	r1, r2, #5
 800558a:	693a      	ldr	r2, [r7, #16]
 800558c:	440a      	add	r2, r1
 800558e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005592:	f043 0302 	orr.w	r3, r3, #2
 8005596:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800559e:	699a      	ldr	r2, [r3, #24]
 80055a0:	78fb      	ldrb	r3, [r7, #3]
 80055a2:	f003 030f 	and.w	r3, r3, #15
 80055a6:	2101      	movs	r1, #1
 80055a8:	fa01 f303 	lsl.w	r3, r1, r3
 80055ac:	6939      	ldr	r1, [r7, #16]
 80055ae:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80055b2:	4313      	orrs	r3, r2
 80055b4:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	699b      	ldr	r3, [r3, #24]
 80055ba:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80055c2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	da03      	bge.n	80055d2 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80055ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055ce:	61bb      	str	r3, [r7, #24]
 80055d0:	e001      	b.n	80055d6 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 80055d2:	2300      	movs	r3, #0
 80055d4:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f7ff feff 	bl	80053da <USB_GetHostSpeed>
 80055dc:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80055de:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80055e2:	2b02      	cmp	r3, #2
 80055e4:	d106      	bne.n	80055f4 <USB_HC_Init+0x1c8>
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2b02      	cmp	r3, #2
 80055ea:	d003      	beq.n	80055f4 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80055ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80055f0:	617b      	str	r3, [r7, #20]
 80055f2:	e001      	b.n	80055f8 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80055f4:	2300      	movs	r3, #0
 80055f6:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80055f8:	787b      	ldrb	r3, [r7, #1]
 80055fa:	059b      	lsls	r3, r3, #22
 80055fc:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005600:	78bb      	ldrb	r3, [r7, #2]
 8005602:	02db      	lsls	r3, r3, #11
 8005604:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005608:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800560a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800560e:	049b      	lsls	r3, r3, #18
 8005610:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005614:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005616:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005618:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800561c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005622:	78fb      	ldrb	r3, [r7, #3]
 8005624:	0159      	lsls	r1, r3, #5
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	440b      	add	r3, r1
 800562a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800562e:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005634:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005636:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800563a:	2b03      	cmp	r3, #3
 800563c:	d003      	beq.n	8005646 <USB_HC_Init+0x21a>
 800563e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005642:	2b01      	cmp	r3, #1
 8005644:	d10f      	bne.n	8005666 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005646:	78fb      	ldrb	r3, [r7, #3]
 8005648:	015a      	lsls	r2, r3, #5
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	4413      	add	r3, r2
 800564e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	78fa      	ldrb	r2, [r7, #3]
 8005656:	0151      	lsls	r1, r2, #5
 8005658:	693a      	ldr	r2, [r7, #16]
 800565a:	440a      	add	r2, r1
 800565c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005660:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005664:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005666:	7ffb      	ldrb	r3, [r7, #31]
}
 8005668:	4618      	mov	r0, r3
 800566a:	3720      	adds	r7, #32
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}

08005670 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b08c      	sub	sp, #48	; 0x30
 8005674:	af02      	add	r7, sp, #8
 8005676:	60f8      	str	r0, [r7, #12]
 8005678:	60b9      	str	r1, [r7, #8]
 800567a:	4613      	mov	r3, r2
 800567c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	785b      	ldrb	r3, [r3, #1]
 8005686:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8005688:	f44f 7380 	mov.w	r3, #256	; 0x100
 800568c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005692:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005696:	2b00      	cmp	r3, #0
 8005698:	d02d      	beq.n	80056f6 <USB_HC_StartXfer+0x86>
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	791b      	ldrb	r3, [r3, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d129      	bne.n	80056f6 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 80056a2:	79fb      	ldrb	r3, [r7, #7]
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d117      	bne.n	80056d8 <USB_HC_StartXfer+0x68>
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	79db      	ldrb	r3, [r3, #7]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d003      	beq.n	80056b8 <USB_HC_StartXfer+0x48>
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	79db      	ldrb	r3, [r3, #7]
 80056b4:	2b02      	cmp	r3, #2
 80056b6:	d10f      	bne.n	80056d8 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80056b8:	69fb      	ldr	r3, [r7, #28]
 80056ba:	015a      	lsls	r2, r3, #5
 80056bc:	6a3b      	ldr	r3, [r7, #32]
 80056be:	4413      	add	r3, r2
 80056c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	69fa      	ldr	r2, [r7, #28]
 80056c8:	0151      	lsls	r1, r2, #5
 80056ca:	6a3a      	ldr	r2, [r7, #32]
 80056cc:	440a      	add	r2, r1
 80056ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056d6:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80056d8:	79fb      	ldrb	r3, [r7, #7]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d10b      	bne.n	80056f6 <USB_HC_StartXfer+0x86>
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	795b      	ldrb	r3, [r3, #5]
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d107      	bne.n	80056f6 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	785b      	ldrb	r3, [r3, #1]
 80056ea:	4619      	mov	r1, r3
 80056ec:	68f8      	ldr	r0, [r7, #12]
 80056ee:	f000 fa0f 	bl	8005b10 <USB_DoPing>
      return HAL_OK;
 80056f2:	2300      	movs	r3, #0
 80056f4:	e0f8      	b.n	80058e8 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	695b      	ldr	r3, [r3, #20]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d018      	beq.n	8005730 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	8912      	ldrh	r2, [r2, #8]
 8005706:	4413      	add	r3, r2
 8005708:	3b01      	subs	r3, #1
 800570a:	68ba      	ldr	r2, [r7, #8]
 800570c:	8912      	ldrh	r2, [r2, #8]
 800570e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005712:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005714:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005716:	8b7b      	ldrh	r3, [r7, #26]
 8005718:	429a      	cmp	r2, r3
 800571a:	d90b      	bls.n	8005734 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800571c:	8b7b      	ldrh	r3, [r7, #26]
 800571e:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005720:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005722:	68ba      	ldr	r2, [r7, #8]
 8005724:	8912      	ldrh	r2, [r2, #8]
 8005726:	fb03 f202 	mul.w	r2, r3, r2
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	611a      	str	r2, [r3, #16]
 800572e:	e001      	b.n	8005734 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8005730:	2301      	movs	r3, #1
 8005732:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	78db      	ldrb	r3, [r3, #3]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d007      	beq.n	800574c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800573c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	8912      	ldrh	r2, [r2, #8]
 8005742:	fb03 f202 	mul.w	r2, r3, r2
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	611a      	str	r2, [r3, #16]
 800574a:	e003      	b.n	8005754 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	695a      	ldr	r2, [r3, #20]
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	691b      	ldr	r3, [r3, #16]
 8005758:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800575c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800575e:	04d9      	lsls	r1, r3, #19
 8005760:	4b63      	ldr	r3, [pc, #396]	; (80058f0 <USB_HC_StartXfer+0x280>)
 8005762:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005764:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	7a9b      	ldrb	r3, [r3, #10]
 800576a:	075b      	lsls	r3, r3, #29
 800576c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005770:	69f9      	ldr	r1, [r7, #28]
 8005772:	0148      	lsls	r0, r1, #5
 8005774:	6a39      	ldr	r1, [r7, #32]
 8005776:	4401      	add	r1, r0
 8005778:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800577c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800577e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005780:	79fb      	ldrb	r3, [r7, #7]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d009      	beq.n	800579a <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	68d9      	ldr	r1, [r3, #12]
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	015a      	lsls	r2, r3, #5
 800578e:	6a3b      	ldr	r3, [r7, #32]
 8005790:	4413      	add	r3, r2
 8005792:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005796:	460a      	mov	r2, r1
 8005798:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800579a:	6a3b      	ldr	r3, [r7, #32]
 800579c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	f003 0301 	and.w	r3, r3, #1
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	bf0c      	ite	eq
 80057aa:	2301      	moveq	r3, #1
 80057ac:	2300      	movne	r3, #0
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80057b2:	69fb      	ldr	r3, [r7, #28]
 80057b4:	015a      	lsls	r2, r3, #5
 80057b6:	6a3b      	ldr	r3, [r7, #32]
 80057b8:	4413      	add	r3, r2
 80057ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	69fa      	ldr	r2, [r7, #28]
 80057c2:	0151      	lsls	r1, r2, #5
 80057c4:	6a3a      	ldr	r2, [r7, #32]
 80057c6:	440a      	add	r2, r1
 80057c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80057cc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80057d0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	015a      	lsls	r2, r3, #5
 80057d6:	6a3b      	ldr	r3, [r7, #32]
 80057d8:	4413      	add	r3, r2
 80057da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	7e7b      	ldrb	r3, [r7, #25]
 80057e2:	075b      	lsls	r3, r3, #29
 80057e4:	69f9      	ldr	r1, [r7, #28]
 80057e6:	0148      	lsls	r0, r1, #5
 80057e8:	6a39      	ldr	r1, [r7, #32]
 80057ea:	4401      	add	r1, r0
 80057ec:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80057f0:	4313      	orrs	r3, r2
 80057f2:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80057f4:	69fb      	ldr	r3, [r7, #28]
 80057f6:	015a      	lsls	r2, r3, #5
 80057f8:	6a3b      	ldr	r3, [r7, #32]
 80057fa:	4413      	add	r3, r2
 80057fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800580a:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	78db      	ldrb	r3, [r3, #3]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d004      	beq.n	800581e <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800581a:	613b      	str	r3, [r7, #16]
 800581c:	e003      	b.n	8005826 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005824:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800582c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	015a      	lsls	r2, r3, #5
 8005832:	6a3b      	ldr	r3, [r7, #32]
 8005834:	4413      	add	r3, r2
 8005836:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800583a:	461a      	mov	r2, r3
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005840:	79fb      	ldrb	r3, [r7, #7]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d001      	beq.n	800584a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8005846:	2300      	movs	r3, #0
 8005848:	e04e      	b.n	80058e8 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	78db      	ldrb	r3, [r3, #3]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d149      	bne.n	80058e6 <USB_HC_StartXfer+0x276>
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	695b      	ldr	r3, [r3, #20]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d045      	beq.n	80058e6 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	79db      	ldrb	r3, [r3, #7]
 800585e:	2b03      	cmp	r3, #3
 8005860:	d830      	bhi.n	80058c4 <USB_HC_StartXfer+0x254>
 8005862:	a201      	add	r2, pc, #4	; (adr r2, 8005868 <USB_HC_StartXfer+0x1f8>)
 8005864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005868:	08005879 	.word	0x08005879
 800586c:	0800589d 	.word	0x0800589d
 8005870:	08005879 	.word	0x08005879
 8005874:	0800589d 	.word	0x0800589d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	695b      	ldr	r3, [r3, #20]
 800587c:	3303      	adds	r3, #3
 800587e:	089b      	lsrs	r3, r3, #2
 8005880:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005882:	8afa      	ldrh	r2, [r7, #22]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005888:	b29b      	uxth	r3, r3
 800588a:	429a      	cmp	r2, r3
 800588c:	d91c      	bls.n	80058c8 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	699b      	ldr	r3, [r3, #24]
 8005892:	f043 0220 	orr.w	r2, r3, #32
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	619a      	str	r2, [r3, #24]
        }
        break;
 800589a:	e015      	b.n	80058c8 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	695b      	ldr	r3, [r3, #20]
 80058a0:	3303      	adds	r3, #3
 80058a2:	089b      	lsrs	r3, r3, #2
 80058a4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80058a6:	8afa      	ldrh	r2, [r7, #22]
 80058a8:	6a3b      	ldr	r3, [r7, #32]
 80058aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058ae:	691b      	ldr	r3, [r3, #16]
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d90a      	bls.n	80058cc <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	699b      	ldr	r3, [r3, #24]
 80058ba:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	619a      	str	r2, [r3, #24]
        }
        break;
 80058c2:	e003      	b.n	80058cc <USB_HC_StartXfer+0x25c>

      default:
        break;
 80058c4:	bf00      	nop
 80058c6:	e002      	b.n	80058ce <USB_HC_StartXfer+0x25e>
        break;
 80058c8:	bf00      	nop
 80058ca:	e000      	b.n	80058ce <USB_HC_StartXfer+0x25e>
        break;
 80058cc:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	68d9      	ldr	r1, [r3, #12]
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	785a      	ldrb	r2, [r3, #1]
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	695b      	ldr	r3, [r3, #20]
 80058da:	b29b      	uxth	r3, r3
 80058dc:	2000      	movs	r0, #0
 80058de:	9000      	str	r0, [sp, #0]
 80058e0:	68f8      	ldr	r0, [r7, #12]
 80058e2:	f7ff fb31 	bl	8004f48 <USB_WritePacket>
  }

  return HAL_OK;
 80058e6:	2300      	movs	r3, #0
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3728      	adds	r7, #40	; 0x28
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	1ff80000 	.word	0x1ff80000

080058f4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b085      	sub	sp, #20
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005906:	695b      	ldr	r3, [r3, #20]
 8005908:	b29b      	uxth	r3, r3
}
 800590a:	4618      	mov	r0, r3
 800590c:	3714      	adds	r7, #20
 800590e:	46bd      	mov	sp, r7
 8005910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005914:	4770      	bx	lr

08005916 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005916:	b480      	push	{r7}
 8005918:	b089      	sub	sp, #36	; 0x24
 800591a:	af00      	add	r7, sp, #0
 800591c:	6078      	str	r0, [r7, #4]
 800591e:	460b      	mov	r3, r1
 8005920:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8005926:	78fb      	ldrb	r3, [r7, #3]
 8005928:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800592a:	2300      	movs	r3, #0
 800592c:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800592e:	69bb      	ldr	r3, [r7, #24]
 8005930:	015a      	lsls	r2, r3, #5
 8005932:	69fb      	ldr	r3, [r7, #28]
 8005934:	4413      	add	r3, r2
 8005936:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	0c9b      	lsrs	r3, r3, #18
 800593e:	f003 0303 	and.w	r3, r3, #3
 8005942:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005944:	69bb      	ldr	r3, [r7, #24]
 8005946:	015a      	lsls	r2, r3, #5
 8005948:	69fb      	ldr	r3, [r7, #28]
 800594a:	4413      	add	r3, r2
 800594c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	0fdb      	lsrs	r3, r3, #31
 8005954:	f003 0301 	and.w	r3, r3, #1
 8005958:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	f003 0320 	and.w	r3, r3, #32
 8005962:	2b20      	cmp	r3, #32
 8005964:	d104      	bne.n	8005970 <USB_HC_Halt+0x5a>
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d101      	bne.n	8005970 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800596c:	2300      	movs	r3, #0
 800596e:	e0c8      	b.n	8005b02 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d002      	beq.n	800597c <USB_HC_Halt+0x66>
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	2b02      	cmp	r3, #2
 800597a:	d163      	bne.n	8005a44 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800597c:	69bb      	ldr	r3, [r7, #24]
 800597e:	015a      	lsls	r2, r3, #5
 8005980:	69fb      	ldr	r3, [r7, #28]
 8005982:	4413      	add	r3, r2
 8005984:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	69ba      	ldr	r2, [r7, #24]
 800598c:	0151      	lsls	r1, r2, #5
 800598e:	69fa      	ldr	r2, [r7, #28]
 8005990:	440a      	add	r2, r1
 8005992:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005996:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800599a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	f003 0320 	and.w	r3, r3, #32
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	f040 80ab 	bne.w	8005b00 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ae:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d133      	bne.n	8005a1e <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	015a      	lsls	r2, r3, #5
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	4413      	add	r3, r2
 80059be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	69ba      	ldr	r2, [r7, #24]
 80059c6:	0151      	lsls	r1, r2, #5
 80059c8:	69fa      	ldr	r2, [r7, #28]
 80059ca:	440a      	add	r2, r1
 80059cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80059d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80059d4:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80059d6:	69bb      	ldr	r3, [r7, #24]
 80059d8:	015a      	lsls	r2, r3, #5
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	4413      	add	r3, r2
 80059de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	69ba      	ldr	r2, [r7, #24]
 80059e6:	0151      	lsls	r1, r2, #5
 80059e8:	69fa      	ldr	r2, [r7, #28]
 80059ea:	440a      	add	r2, r1
 80059ec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80059f0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80059f4:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	3301      	adds	r3, #1
 80059fa:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a02:	d81d      	bhi.n	8005a40 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005a04:	69bb      	ldr	r3, [r7, #24]
 8005a06:	015a      	lsls	r2, r3, #5
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	4413      	add	r3, r2
 8005a0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005a16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a1a:	d0ec      	beq.n	80059f6 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005a1c:	e070      	b.n	8005b00 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	015a      	lsls	r2, r3, #5
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	4413      	add	r3, r2
 8005a26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	69ba      	ldr	r2, [r7, #24]
 8005a2e:	0151      	lsls	r1, r2, #5
 8005a30:	69fa      	ldr	r2, [r7, #28]
 8005a32:	440a      	add	r2, r1
 8005a34:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005a3c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005a3e:	e05f      	b.n	8005b00 <USB_HC_Halt+0x1ea>
            break;
 8005a40:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005a42:	e05d      	b.n	8005b00 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005a44:	69bb      	ldr	r3, [r7, #24]
 8005a46:	015a      	lsls	r2, r3, #5
 8005a48:	69fb      	ldr	r3, [r7, #28]
 8005a4a:	4413      	add	r3, r2
 8005a4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	69ba      	ldr	r2, [r7, #24]
 8005a54:	0151      	lsls	r1, r2, #5
 8005a56:	69fa      	ldr	r2, [r7, #28]
 8005a58:	440a      	add	r2, r1
 8005a5a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a5e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005a62:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005a64:	69fb      	ldr	r3, [r7, #28]
 8005a66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a6a:	691b      	ldr	r3, [r3, #16]
 8005a6c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d133      	bne.n	8005adc <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005a74:	69bb      	ldr	r3, [r7, #24]
 8005a76:	015a      	lsls	r2, r3, #5
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	4413      	add	r3, r2
 8005a7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	69ba      	ldr	r2, [r7, #24]
 8005a84:	0151      	lsls	r1, r2, #5
 8005a86:	69fa      	ldr	r2, [r7, #28]
 8005a88:	440a      	add	r2, r1
 8005a8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a8e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005a92:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	015a      	lsls	r2, r3, #5
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	4413      	add	r3, r2
 8005a9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	69ba      	ldr	r2, [r7, #24]
 8005aa4:	0151      	lsls	r1, r2, #5
 8005aa6:	69fa      	ldr	r2, [r7, #28]
 8005aa8:	440a      	add	r2, r1
 8005aaa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005aae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005ab2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	3301      	adds	r3, #1
 8005ab8:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005ac0:	d81d      	bhi.n	8005afe <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	015a      	lsls	r2, r3, #5
 8005ac6:	69fb      	ldr	r3, [r7, #28]
 8005ac8:	4413      	add	r3, r2
 8005aca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005ad4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ad8:	d0ec      	beq.n	8005ab4 <USB_HC_Halt+0x19e>
 8005ada:	e011      	b.n	8005b00 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005adc:	69bb      	ldr	r3, [r7, #24]
 8005ade:	015a      	lsls	r2, r3, #5
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	4413      	add	r3, r2
 8005ae4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	69ba      	ldr	r2, [r7, #24]
 8005aec:	0151      	lsls	r1, r2, #5
 8005aee:	69fa      	ldr	r2, [r7, #28]
 8005af0:	440a      	add	r2, r1
 8005af2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005af6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005afa:	6013      	str	r3, [r2, #0]
 8005afc:	e000      	b.n	8005b00 <USB_HC_Halt+0x1ea>
          break;
 8005afe:	bf00      	nop
    }
  }

  return HAL_OK;
 8005b00:	2300      	movs	r3, #0
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3724      	adds	r7, #36	; 0x24
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr
	...

08005b10 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b087      	sub	sp, #28
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	460b      	mov	r3, r1
 8005b1a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8005b20:	78fb      	ldrb	r3, [r7, #3]
 8005b22:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8005b24:	2301      	movs	r3, #1
 8005b26:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	04da      	lsls	r2, r3, #19
 8005b2c:	4b15      	ldr	r3, [pc, #84]	; (8005b84 <USB_DoPing+0x74>)
 8005b2e:	4013      	ands	r3, r2
 8005b30:	693a      	ldr	r2, [r7, #16]
 8005b32:	0151      	lsls	r1, r2, #5
 8005b34:	697a      	ldr	r2, [r7, #20]
 8005b36:	440a      	add	r2, r1
 8005b38:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b3c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b40:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	015a      	lsls	r2, r3, #5
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	4413      	add	r3, r2
 8005b4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005b58:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b60:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	015a      	lsls	r2, r3, #5
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	4413      	add	r3, r2
 8005b6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b6e:	461a      	mov	r2, r3
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	371c      	adds	r7, #28
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b80:	4770      	bx	lr
 8005b82:	bf00      	nop
 8005b84:	1ff80000 	.word	0x1ff80000

08005b88 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b088      	sub	sp, #32
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8005b90:	2300      	movs	r3, #0
 8005b92:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f7ff f911 	bl	8004dc4 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005ba2:	2110      	movs	r1, #16
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f7ff f96b 	bl	8004e80 <USB_FlushTxFifo>
 8005baa:	4603      	mov	r3, r0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d001      	beq.n	8005bb4 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f7ff f997 	bl	8004ee8 <USB_FlushRxFifo>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d001      	beq.n	8005bc4 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	61bb      	str	r3, [r7, #24]
 8005bc8:	e01f      	b.n	8005c0a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8005bca:	69bb      	ldr	r3, [r7, #24]
 8005bcc:	015a      	lsls	r2, r3, #5
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	4413      	add	r3, r2
 8005bd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005be0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005be8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005bf0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	015a      	lsls	r2, r3, #5
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	4413      	add	r3, r2
 8005bfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bfe:	461a      	mov	r2, r3
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	3301      	adds	r3, #1
 8005c08:	61bb      	str	r3, [r7, #24]
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	2b0f      	cmp	r3, #15
 8005c0e:	d9dc      	bls.n	8005bca <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8005c10:	2300      	movs	r3, #0
 8005c12:	61bb      	str	r3, [r7, #24]
 8005c14:	e034      	b.n	8005c80 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	015a      	lsls	r2, r3, #5
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	4413      	add	r3, r2
 8005c1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005c2c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005c34:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005c3c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005c3e:	69bb      	ldr	r3, [r7, #24]
 8005c40:	015a      	lsls	r2, r3, #5
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	4413      	add	r3, r2
 8005c46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	3301      	adds	r3, #1
 8005c54:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c5c:	d80c      	bhi.n	8005c78 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005c5e:	69bb      	ldr	r3, [r7, #24]
 8005c60:	015a      	lsls	r2, r3, #5
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	4413      	add	r3, r2
 8005c66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005c70:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005c74:	d0ec      	beq.n	8005c50 <USB_StopHost+0xc8>
 8005c76:	e000      	b.n	8005c7a <USB_StopHost+0xf2>
        break;
 8005c78:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	61bb      	str	r3, [r7, #24]
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	2b0f      	cmp	r3, #15
 8005c84:	d9c7      	bls.n	8005c16 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c92:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c9a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f7ff f880 	bl	8004da2 <USB_EnableGlobalInt>

  return ret;
 8005ca2:	7ffb      	ldrb	r3, [r7, #31]
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	3720      	adds	r7, #32
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}

08005cac <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8005cac:	b590      	push	{r4, r7, lr}
 8005cae:	b089      	sub	sp, #36	; 0x24
 8005cb0:	af04      	add	r7, sp, #16
 8005cb2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	2202      	movs	r2, #2
 8005cb8:	2102      	movs	r1, #2
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 fc66 	bl	800658c <USBH_FindInterface>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005cc4:	7bfb      	ldrb	r3, [r7, #15]
 8005cc6:	2bff      	cmp	r3, #255	; 0xff
 8005cc8:	d002      	beq.n	8005cd0 <USBH_CDC_InterfaceInit+0x24>
 8005cca:	7bfb      	ldrb	r3, [r7, #15]
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d901      	bls.n	8005cd4 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005cd0:	2302      	movs	r3, #2
 8005cd2:	e13d      	b.n	8005f50 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8005cd4:	7bfb      	ldrb	r3, [r7, #15]
 8005cd6:	4619      	mov	r1, r3
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f000 fc3b 	bl	8006554 <USBH_SelectInterface>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8005ce2:	7bbb      	ldrb	r3, [r7, #14]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d001      	beq.n	8005cec <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8005ce8:	2302      	movs	r3, #2
 8005cea:	e131      	b.n	8005f50 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8005cf2:	2050      	movs	r0, #80	; 0x50
 8005cf4:	f002 fad2 	bl	800829c <malloc>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005d02:	69db      	ldr	r3, [r3, #28]
 8005d04:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d101      	bne.n	8005d10 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8005d0c:	2302      	movs	r3, #2
 8005d0e:	e11f      	b.n	8005f50 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8005d10:	2250      	movs	r2, #80	; 0x50
 8005d12:	2100      	movs	r1, #0
 8005d14:	68b8      	ldr	r0, [r7, #8]
 8005d16:	f002 fb7d 	bl	8008414 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8005d1a:	7bfb      	ldrb	r3, [r7, #15]
 8005d1c:	687a      	ldr	r2, [r7, #4]
 8005d1e:	211a      	movs	r1, #26
 8005d20:	fb01 f303 	mul.w	r3, r1, r3
 8005d24:	4413      	add	r3, r2
 8005d26:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005d2a:	781b      	ldrb	r3, [r3, #0]
 8005d2c:	b25b      	sxtb	r3, r3
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	da15      	bge.n	8005d5e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005d32:	7bfb      	ldrb	r3, [r7, #15]
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	211a      	movs	r1, #26
 8005d38:	fb01 f303 	mul.w	r3, r1, r3
 8005d3c:	4413      	add	r3, r2
 8005d3e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005d42:	781a      	ldrb	r2, [r3, #0]
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005d48:	7bfb      	ldrb	r3, [r7, #15]
 8005d4a:	687a      	ldr	r2, [r7, #4]
 8005d4c:	211a      	movs	r1, #26
 8005d4e:	fb01 f303 	mul.w	r3, r1, r3
 8005d52:	4413      	add	r3, r2
 8005d54:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005d58:	881a      	ldrh	r2, [r3, #0]
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	785b      	ldrb	r3, [r3, #1]
 8005d62:	4619      	mov	r1, r3
 8005d64:	6878      	ldr	r0, [r7, #4]
 8005d66:	f001 ff2e 	bl	8007bc6 <USBH_AllocPipe>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	7819      	ldrb	r1, [r3, #0]
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	7858      	ldrb	r0, [r3, #1]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005d86:	68ba      	ldr	r2, [r7, #8]
 8005d88:	8952      	ldrh	r2, [r2, #10]
 8005d8a:	9202      	str	r2, [sp, #8]
 8005d8c:	2203      	movs	r2, #3
 8005d8e:	9201      	str	r2, [sp, #4]
 8005d90:	9300      	str	r3, [sp, #0]
 8005d92:	4623      	mov	r3, r4
 8005d94:	4602      	mov	r2, r0
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f001 fee6 	bl	8007b68 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	781b      	ldrb	r3, [r3, #0]
 8005da0:	2200      	movs	r2, #0
 8005da2:	4619      	mov	r1, r3
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f002 f9f5 	bl	8008194 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8005daa:	2300      	movs	r3, #0
 8005dac:	2200      	movs	r2, #0
 8005dae:	210a      	movs	r1, #10
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f000 fbeb 	bl	800658c <USBH_FindInterface>
 8005db6:	4603      	mov	r3, r0
 8005db8:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005dba:	7bfb      	ldrb	r3, [r7, #15]
 8005dbc:	2bff      	cmp	r3, #255	; 0xff
 8005dbe:	d002      	beq.n	8005dc6 <USBH_CDC_InterfaceInit+0x11a>
 8005dc0:	7bfb      	ldrb	r3, [r7, #15]
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d901      	bls.n	8005dca <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005dc6:	2302      	movs	r3, #2
 8005dc8:	e0c2      	b.n	8005f50 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8005dca:	7bfb      	ldrb	r3, [r7, #15]
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	211a      	movs	r1, #26
 8005dd0:	fb01 f303 	mul.w	r3, r1, r3
 8005dd4:	4413      	add	r3, r2
 8005dd6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005dda:	781b      	ldrb	r3, [r3, #0]
 8005ddc:	b25b      	sxtb	r3, r3
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	da16      	bge.n	8005e10 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005de2:	7bfb      	ldrb	r3, [r7, #15]
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	211a      	movs	r1, #26
 8005de8:	fb01 f303 	mul.w	r3, r1, r3
 8005dec:	4413      	add	r3, r2
 8005dee:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005df2:	781a      	ldrb	r2, [r3, #0]
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005df8:	7bfb      	ldrb	r3, [r7, #15]
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	211a      	movs	r1, #26
 8005dfe:	fb01 f303 	mul.w	r3, r1, r3
 8005e02:	4413      	add	r3, r2
 8005e04:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005e08:	881a      	ldrh	r2, [r3, #0]
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	835a      	strh	r2, [r3, #26]
 8005e0e:	e015      	b.n	8005e3c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005e10:	7bfb      	ldrb	r3, [r7, #15]
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	211a      	movs	r1, #26
 8005e16:	fb01 f303 	mul.w	r3, r1, r3
 8005e1a:	4413      	add	r3, r2
 8005e1c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005e20:	781a      	ldrb	r2, [r3, #0]
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005e26:	7bfb      	ldrb	r3, [r7, #15]
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	211a      	movs	r1, #26
 8005e2c:	fb01 f303 	mul.w	r3, r1, r3
 8005e30:	4413      	add	r3, r2
 8005e32:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005e36:	881a      	ldrh	r2, [r3, #0]
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8005e3c:	7bfb      	ldrb	r3, [r7, #15]
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	211a      	movs	r1, #26
 8005e42:	fb01 f303 	mul.w	r3, r1, r3
 8005e46:	4413      	add	r3, r2
 8005e48:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005e4c:	781b      	ldrb	r3, [r3, #0]
 8005e4e:	b25b      	sxtb	r3, r3
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	da16      	bge.n	8005e82 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005e54:	7bfb      	ldrb	r3, [r7, #15]
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	211a      	movs	r1, #26
 8005e5a:	fb01 f303 	mul.w	r3, r1, r3
 8005e5e:	4413      	add	r3, r2
 8005e60:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005e64:	781a      	ldrb	r2, [r3, #0]
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005e6a:	7bfb      	ldrb	r3, [r7, #15]
 8005e6c:	687a      	ldr	r2, [r7, #4]
 8005e6e:	211a      	movs	r1, #26
 8005e70:	fb01 f303 	mul.w	r3, r1, r3
 8005e74:	4413      	add	r3, r2
 8005e76:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005e7a:	881a      	ldrh	r2, [r3, #0]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	835a      	strh	r2, [r3, #26]
 8005e80:	e015      	b.n	8005eae <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005e82:	7bfb      	ldrb	r3, [r7, #15]
 8005e84:	687a      	ldr	r2, [r7, #4]
 8005e86:	211a      	movs	r1, #26
 8005e88:	fb01 f303 	mul.w	r3, r1, r3
 8005e8c:	4413      	add	r3, r2
 8005e8e:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005e92:	781a      	ldrb	r2, [r3, #0]
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005e98:	7bfb      	ldrb	r3, [r7, #15]
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	211a      	movs	r1, #26
 8005e9e:	fb01 f303 	mul.w	r3, r1, r3
 8005ea2:	4413      	add	r3, r2
 8005ea4:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005ea8:	881a      	ldrh	r2, [r3, #0]
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	7b9b      	ldrb	r3, [r3, #14]
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f001 fe86 	bl	8007bc6 <USBH_AllocPipe>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	7bdb      	ldrb	r3, [r3, #15]
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f001 fe7c 	bl	8007bc6 <USBH_AllocPipe>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	7b59      	ldrb	r1, [r3, #13]
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	7b98      	ldrb	r0, [r3, #14]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005eea:	68ba      	ldr	r2, [r7, #8]
 8005eec:	8b12      	ldrh	r2, [r2, #24]
 8005eee:	9202      	str	r2, [sp, #8]
 8005ef0:	2202      	movs	r2, #2
 8005ef2:	9201      	str	r2, [sp, #4]
 8005ef4:	9300      	str	r3, [sp, #0]
 8005ef6:	4623      	mov	r3, r4
 8005ef8:	4602      	mov	r2, r0
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f001 fe34 	bl	8007b68 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	7b19      	ldrb	r1, [r3, #12]
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	7bd8      	ldrb	r0, [r3, #15]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005f14:	68ba      	ldr	r2, [r7, #8]
 8005f16:	8b52      	ldrh	r2, [r2, #26]
 8005f18:	9202      	str	r2, [sp, #8]
 8005f1a:	2202      	movs	r2, #2
 8005f1c:	9201      	str	r2, [sp, #4]
 8005f1e:	9300      	str	r3, [sp, #0]
 8005f20:	4623      	mov	r3, r4
 8005f22:	4602      	mov	r2, r0
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f001 fe1f 	bl	8007b68 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	7b5b      	ldrb	r3, [r3, #13]
 8005f36:	2200      	movs	r2, #0
 8005f38:	4619      	mov	r1, r3
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f002 f92a 	bl	8008194 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	7b1b      	ldrb	r3, [r3, #12]
 8005f44:	2200      	movs	r2, #0
 8005f46:	4619      	mov	r1, r3
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f002 f923 	bl	8008194 <USBH_LL_SetToggle>

  return USBH_OK;
 8005f4e:	2300      	movs	r3, #0
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3714      	adds	r7, #20
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd90      	pop	{r4, r7, pc}

08005f58 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005f66:	69db      	ldr	r3, [r3, #28]
 8005f68:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	781b      	ldrb	r3, [r3, #0]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d00e      	beq.n	8005f90 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	4619      	mov	r1, r3
 8005f78:	6878      	ldr	r0, [r7, #4]
 8005f7a:	f001 fe14 	bl	8007ba6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	781b      	ldrb	r3, [r3, #0]
 8005f82:	4619      	mov	r1, r3
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	f001 fe3f 	bl	8007c08 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	7b1b      	ldrb	r3, [r3, #12]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d00e      	beq.n	8005fb6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	7b1b      	ldrb	r3, [r3, #12]
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f001 fe01 	bl	8007ba6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	7b1b      	ldrb	r3, [r3, #12]
 8005fa8:	4619      	mov	r1, r3
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	f001 fe2c 	bl	8007c08 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	7b5b      	ldrb	r3, [r3, #13]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d00e      	beq.n	8005fdc <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	7b5b      	ldrb	r3, [r3, #13]
 8005fc2:	4619      	mov	r1, r3
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f001 fdee 	bl	8007ba6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	7b5b      	ldrb	r3, [r3, #13]
 8005fce:	4619      	mov	r1, r3
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	f001 fe19 	bl	8007c08 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005fe2:	69db      	ldr	r3, [r3, #28]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d00b      	beq.n	8006000 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005fee:	69db      	ldr	r3, [r3, #28]
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f002 f95b 	bl	80082ac <free>
    phost->pActiveClass->pData = 0U;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006000:	2300      	movs	r3, #0
}
 8006002:	4618      	mov	r0, r3
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}

0800600a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800600a:	b580      	push	{r7, lr}
 800600c:	b084      	sub	sp, #16
 800600e:	af00      	add	r7, sp, #0
 8006010:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006018:	69db      	ldr	r3, [r3, #28]
 800601a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	3340      	adds	r3, #64	; 0x40
 8006020:	4619      	mov	r1, r3
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f000 f8b1 	bl	800618a <GetLineCoding>
 8006028:	4603      	mov	r3, r0
 800602a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800602c:	7afb      	ldrb	r3, [r7, #11]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d105      	bne.n	800603e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006038:	2102      	movs	r1, #2
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800603e:	7afb      	ldrb	r3, [r7, #11]
}
 8006040:	4618      	mov	r0, r3
 8006042:	3710      	adds	r7, #16
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}

08006048 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b084      	sub	sp, #16
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006050:	2301      	movs	r3, #1
 8006052:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006054:	2300      	movs	r3, #0
 8006056:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800605e:	69db      	ldr	r3, [r3, #28]
 8006060:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006068:	2b04      	cmp	r3, #4
 800606a:	d877      	bhi.n	800615c <USBH_CDC_Process+0x114>
 800606c:	a201      	add	r2, pc, #4	; (adr r2, 8006074 <USBH_CDC_Process+0x2c>)
 800606e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006072:	bf00      	nop
 8006074:	08006089 	.word	0x08006089
 8006078:	0800608f 	.word	0x0800608f
 800607c:	080060bf 	.word	0x080060bf
 8006080:	08006133 	.word	0x08006133
 8006084:	08006141 	.word	0x08006141
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006088:	2300      	movs	r3, #0
 800608a:	73fb      	strb	r3, [r7, #15]
      break;
 800608c:	e06d      	b.n	800616a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006092:	4619      	mov	r1, r3
 8006094:	6878      	ldr	r0, [r7, #4]
 8006096:	f000 f897 	bl	80061c8 <SetLineCoding>
 800609a:	4603      	mov	r3, r0
 800609c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800609e:	7bbb      	ldrb	r3, [r7, #14]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d104      	bne.n	80060ae <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	2202      	movs	r2, #2
 80060a8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80060ac:	e058      	b.n	8006160 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80060ae:	7bbb      	ldrb	r3, [r7, #14]
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d055      	beq.n	8006160 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	2204      	movs	r2, #4
 80060b8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80060bc:	e050      	b.n	8006160 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	3340      	adds	r3, #64	; 0x40
 80060c2:	4619      	mov	r1, r3
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f000 f860 	bl	800618a <GetLineCoding>
 80060ca:	4603      	mov	r3, r0
 80060cc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80060ce:	7bbb      	ldrb	r3, [r7, #14]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d126      	bne.n	8006122 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	2200      	movs	r2, #0
 80060d8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060e6:	791b      	ldrb	r3, [r3, #4]
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d13b      	bne.n	8006164 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060f6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80060f8:	429a      	cmp	r2, r3
 80060fa:	d133      	bne.n	8006164 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006106:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006108:	429a      	cmp	r2, r3
 800610a:	d12b      	bne.n	8006164 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006114:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006116:	429a      	cmp	r2, r3
 8006118:	d124      	bne.n	8006164 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f000 f958 	bl	80063d0 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006120:	e020      	b.n	8006164 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8006122:	7bbb      	ldrb	r3, [r7, #14]
 8006124:	2b01      	cmp	r3, #1
 8006126:	d01d      	beq.n	8006164 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	2204      	movs	r2, #4
 800612c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006130:	e018      	b.n	8006164 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f000 f867 	bl	8006206 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f000 f8da 	bl	80062f2 <CDC_ProcessReception>
      break;
 800613e:	e014      	b.n	800616a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8006140:	2100      	movs	r1, #0
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f000 ffef 	bl	8007126 <USBH_ClrFeature>
 8006148:	4603      	mov	r3, r0
 800614a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800614c:	7bbb      	ldrb	r3, [r7, #14]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d10a      	bne.n	8006168 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	2200      	movs	r2, #0
 8006156:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800615a:	e005      	b.n	8006168 <USBH_CDC_Process+0x120>

    default:
      break;
 800615c:	bf00      	nop
 800615e:	e004      	b.n	800616a <USBH_CDC_Process+0x122>
      break;
 8006160:	bf00      	nop
 8006162:	e002      	b.n	800616a <USBH_CDC_Process+0x122>
      break;
 8006164:	bf00      	nop
 8006166:	e000      	b.n	800616a <USBH_CDC_Process+0x122>
      break;
 8006168:	bf00      	nop

  }

  return status;
 800616a:	7bfb      	ldrb	r3, [r7, #15]
}
 800616c:	4618      	mov	r0, r3
 800616e:	3710      	adds	r7, #16
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}

08006174 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006174:	b480      	push	{r7}
 8006176:	b083      	sub	sp, #12
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800617c:	2300      	movs	r3, #0
}
 800617e:	4618      	mov	r0, r3
 8006180:	370c      	adds	r7, #12
 8006182:	46bd      	mov	sp, r7
 8006184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006188:	4770      	bx	lr

0800618a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800618a:	b580      	push	{r7, lr}
 800618c:	b082      	sub	sp, #8
 800618e:	af00      	add	r7, sp, #0
 8006190:	6078      	str	r0, [r7, #4]
 8006192:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	22a1      	movs	r2, #161	; 0xa1
 8006198:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2221      	movs	r2, #33	; 0x21
 800619e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2207      	movs	r2, #7
 80061b0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	2207      	movs	r2, #7
 80061b6:	4619      	mov	r1, r3
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f001 fa83 	bl	80076c4 <USBH_CtlReq>
 80061be:	4603      	mov	r3, r0
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3708      	adds	r7, #8
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd80      	pop	{r7, pc}

080061c8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b082      	sub	sp, #8
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2221      	movs	r2, #33	; 0x21
 80061d6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2220      	movs	r2, #32
 80061dc:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2207      	movs	r2, #7
 80061ee:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	2207      	movs	r2, #7
 80061f4:	4619      	mov	r1, r3
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f001 fa64 	bl	80076c4 <USBH_CtlReq>
 80061fc:	4603      	mov	r3, r0
}
 80061fe:	4618      	mov	r0, r3
 8006200:	3708      	adds	r7, #8
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}

08006206 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006206:	b580      	push	{r7, lr}
 8006208:	b086      	sub	sp, #24
 800620a:	af02      	add	r7, sp, #8
 800620c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006214:	69db      	ldr	r3, [r3, #28]
 8006216:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006218:	2300      	movs	r3, #0
 800621a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8006222:	2b01      	cmp	r3, #1
 8006224:	d002      	beq.n	800622c <CDC_ProcessTransmission+0x26>
 8006226:	2b02      	cmp	r3, #2
 8006228:	d023      	beq.n	8006272 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800622a:	e05e      	b.n	80062ea <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	8b12      	ldrh	r2, [r2, #24]
 8006234:	4293      	cmp	r3, r2
 8006236:	d90b      	bls.n	8006250 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	69d9      	ldr	r1, [r3, #28]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	8b1a      	ldrh	r2, [r3, #24]
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	7b5b      	ldrb	r3, [r3, #13]
 8006244:	2001      	movs	r0, #1
 8006246:	9000      	str	r0, [sp, #0]
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f001 fc4a 	bl	8007ae2 <USBH_BulkSendData>
 800624e:	e00b      	b.n	8006268 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8006258:	b29a      	uxth	r2, r3
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	7b5b      	ldrb	r3, [r3, #13]
 800625e:	2001      	movs	r0, #1
 8006260:	9000      	str	r0, [sp, #0]
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f001 fc3d 	bl	8007ae2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2202      	movs	r2, #2
 800626c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006270:	e03b      	b.n	80062ea <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	7b5b      	ldrb	r3, [r3, #13]
 8006276:	4619      	mov	r1, r3
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f001 ff61 	bl	8008140 <USBH_LL_GetURBState>
 800627e:	4603      	mov	r3, r0
 8006280:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8006282:	7afb      	ldrb	r3, [r7, #11]
 8006284:	2b01      	cmp	r3, #1
 8006286:	d128      	bne.n	80062da <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628c:	68fa      	ldr	r2, [r7, #12]
 800628e:	8b12      	ldrh	r2, [r2, #24]
 8006290:	4293      	cmp	r3, r2
 8006292:	d90e      	bls.n	80062b2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006298:	68fa      	ldr	r2, [r7, #12]
 800629a:	8b12      	ldrh	r2, [r2, #24]
 800629c:	1a9a      	subs	r2, r3, r2
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	69db      	ldr	r3, [r3, #28]
 80062a6:	68fa      	ldr	r2, [r7, #12]
 80062a8:	8b12      	ldrh	r2, [r2, #24]
 80062aa:	441a      	add	r2, r3
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	61da      	str	r2, [r3, #28]
 80062b0:	e002      	b.n	80062b8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2200      	movs	r2, #0
 80062b6:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d004      	beq.n	80062ca <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80062c8:	e00e      	b.n	80062e8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f000 f868 	bl	80063a8 <USBH_CDC_TransmitCallback>
      break;
 80062d8:	e006      	b.n	80062e8 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80062da:	7afb      	ldrb	r3, [r7, #11]
 80062dc:	2b02      	cmp	r3, #2
 80062de:	d103      	bne.n	80062e8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80062e8:	bf00      	nop
  }
}
 80062ea:	bf00      	nop
 80062ec:	3710      	adds	r7, #16
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80062f2:	b580      	push	{r7, lr}
 80062f4:	b086      	sub	sp, #24
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006300:	69db      	ldr	r3, [r3, #28]
 8006302:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006304:	2300      	movs	r3, #0
 8006306:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800630e:	2b03      	cmp	r3, #3
 8006310:	d002      	beq.n	8006318 <CDC_ProcessReception+0x26>
 8006312:	2b04      	cmp	r3, #4
 8006314:	d00e      	beq.n	8006334 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8006316:	e043      	b.n	80063a0 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	6a19      	ldr	r1, [r3, #32]
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	8b5a      	ldrh	r2, [r3, #26]
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	7b1b      	ldrb	r3, [r3, #12]
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f001 fc01 	bl	8007b2c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	2204      	movs	r2, #4
 800632e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8006332:	e035      	b.n	80063a0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	7b1b      	ldrb	r3, [r3, #12]
 8006338:	4619      	mov	r1, r3
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f001 ff00 	bl	8008140 <USBH_LL_GetURBState>
 8006340:	4603      	mov	r3, r0
 8006342:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8006344:	7cfb      	ldrb	r3, [r7, #19]
 8006346:	2b01      	cmp	r3, #1
 8006348:	d129      	bne.n	800639e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	7b1b      	ldrb	r3, [r3, #12]
 800634e:	4619      	mov	r1, r3
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f001 fe63 	bl	800801c <USBH_LL_GetLastXferSize>
 8006356:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800635c:	68fa      	ldr	r2, [r7, #12]
 800635e:	429a      	cmp	r2, r3
 8006360:	d016      	beq.n	8006390 <CDC_ProcessReception+0x9e>
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	8b5b      	ldrh	r3, [r3, #26]
 8006366:	461a      	mov	r2, r3
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	4293      	cmp	r3, r2
 800636c:	d910      	bls.n	8006390 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	1ad2      	subs	r2, r2, r3
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	6a1a      	ldr	r2, [r3, #32]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	441a      	add	r2, r3
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	2203      	movs	r2, #3
 800638a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800638e:	e006      	b.n	800639e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	2200      	movs	r2, #0
 8006394:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f000 f80f 	bl	80063bc <USBH_CDC_ReceiveCallback>
      break;
 800639e:	bf00      	nop
  }
}
 80063a0:	bf00      	nop
 80063a2:	3718      	adds	r7, #24
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}

080063a8 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b083      	sub	sp, #12
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80063b0:	bf00      	nop
 80063b2:	370c      	adds	r7, #12
 80063b4:	46bd      	mov	sp, r7
 80063b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ba:	4770      	bx	lr

080063bc <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80063bc:	b480      	push	{r7}
 80063be:	b083      	sub	sp, #12
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80063c4:	bf00      	nop
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b083      	sub	sp, #12
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80063d8:	bf00      	nop
 80063da:	370c      	adds	r7, #12
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr

080063e4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	60f8      	str	r0, [r7, #12]
 80063ec:	60b9      	str	r1, [r7, #8]
 80063ee:	4613      	mov	r3, r2
 80063f0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d101      	bne.n	80063fc <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80063f8:	2302      	movs	r3, #2
 80063fa:	e029      	b.n	8006450 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	79fa      	ldrb	r2, [r7, #7]
 8006400:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2200      	movs	r2, #0
 8006408:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8006414:	68f8      	ldr	r0, [r7, #12]
 8006416:	f000 f81f 	bl	8006458 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2200      	movs	r2, #0
 8006426:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2200      	movs	r2, #0
 800642e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d003      	beq.n	8006448 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	68ba      	ldr	r2, [r7, #8]
 8006444:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8006448:	68f8      	ldr	r0, [r7, #12]
 800644a:	f001 fd33 	bl	8007eb4 <USBH_LL_Init>

  return USBH_OK;
 800644e:	2300      	movs	r3, #0
}
 8006450:	4618      	mov	r0, r3
 8006452:	3710      	adds	r7, #16
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}

08006458 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006458:	b480      	push	{r7}
 800645a:	b085      	sub	sp, #20
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8006460:	2300      	movs	r3, #0
 8006462:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006464:	2300      	movs	r3, #0
 8006466:	60fb      	str	r3, [r7, #12]
 8006468:	e009      	b.n	800647e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800646a:	687a      	ldr	r2, [r7, #4]
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	33e0      	adds	r3, #224	; 0xe0
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	4413      	add	r3, r2
 8006474:	2200      	movs	r2, #0
 8006476:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	3301      	adds	r3, #1
 800647c:	60fb      	str	r3, [r7, #12]
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2b0f      	cmp	r3, #15
 8006482:	d9f2      	bls.n	800646a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006484:	2300      	movs	r3, #0
 8006486:	60fb      	str	r3, [r7, #12]
 8006488:	e009      	b.n	800649e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800648a:	687a      	ldr	r2, [r7, #4]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	4413      	add	r3, r2
 8006490:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006494:	2200      	movs	r2, #0
 8006496:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	3301      	adds	r3, #1
 800649c:	60fb      	str	r3, [r7, #12]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064a4:	d3f1      	bcc.n	800648a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2200      	movs	r2, #0
 80064aa:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2201      	movs	r2, #1
 80064b6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2240      	movs	r2, #64	; 0x40
 80064ca:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2200      	movs	r2, #0
 80064d0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2201      	movs	r2, #1
 80064de:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2200      	movs	r2, #0
 80064e6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 80064f2:	2300      	movs	r3, #0
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3714      	adds	r7, #20
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr

08006500 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006500:	b480      	push	{r7}
 8006502:	b085      	sub	sp, #20
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800650a:	2300      	movs	r3, #0
 800650c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d016      	beq.n	8006542 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800651a:	2b00      	cmp	r3, #0
 800651c:	d10e      	bne.n	800653c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006524:	1c59      	adds	r1, r3, #1
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800652c:	687a      	ldr	r2, [r7, #4]
 800652e:	33de      	adds	r3, #222	; 0xde
 8006530:	6839      	ldr	r1, [r7, #0]
 8006532:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8006536:	2300      	movs	r3, #0
 8006538:	73fb      	strb	r3, [r7, #15]
 800653a:	e004      	b.n	8006546 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800653c:	2302      	movs	r3, #2
 800653e:	73fb      	strb	r3, [r7, #15]
 8006540:	e001      	b.n	8006546 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8006542:	2302      	movs	r3, #2
 8006544:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006546:	7bfb      	ldrb	r3, [r7, #15]
}
 8006548:	4618      	mov	r0, r3
 800654a:	3714      	adds	r7, #20
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr

08006554 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006554:	b480      	push	{r7}
 8006556:	b085      	sub	sp, #20
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
 800655c:	460b      	mov	r3, r1
 800655e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8006560:	2300      	movs	r3, #0
 8006562:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800656a:	78fa      	ldrb	r2, [r7, #3]
 800656c:	429a      	cmp	r2, r3
 800656e:	d204      	bcs.n	800657a <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	78fa      	ldrb	r2, [r7, #3]
 8006574:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8006578:	e001      	b.n	800657e <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800657a:	2302      	movs	r3, #2
 800657c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800657e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006580:	4618      	mov	r0, r3
 8006582:	3714      	adds	r7, #20
 8006584:	46bd      	mov	sp, r7
 8006586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658a:	4770      	bx	lr

0800658c <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800658c:	b480      	push	{r7}
 800658e:	b087      	sub	sp, #28
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
 8006594:	4608      	mov	r0, r1
 8006596:	4611      	mov	r1, r2
 8006598:	461a      	mov	r2, r3
 800659a:	4603      	mov	r3, r0
 800659c:	70fb      	strb	r3, [r7, #3]
 800659e:	460b      	mov	r3, r1
 80065a0:	70bb      	strb	r3, [r7, #2]
 80065a2:	4613      	mov	r3, r2
 80065a4:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80065a6:	2300      	movs	r3, #0
 80065a8:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80065aa:	2300      	movs	r3, #0
 80065ac:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80065b4:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80065b6:	e025      	b.n	8006604 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80065b8:	7dfb      	ldrb	r3, [r7, #23]
 80065ba:	221a      	movs	r2, #26
 80065bc:	fb02 f303 	mul.w	r3, r2, r3
 80065c0:	3308      	adds	r3, #8
 80065c2:	68fa      	ldr	r2, [r7, #12]
 80065c4:	4413      	add	r3, r2
 80065c6:	3302      	adds	r3, #2
 80065c8:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	795b      	ldrb	r3, [r3, #5]
 80065ce:	78fa      	ldrb	r2, [r7, #3]
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d002      	beq.n	80065da <USBH_FindInterface+0x4e>
 80065d4:	78fb      	ldrb	r3, [r7, #3]
 80065d6:	2bff      	cmp	r3, #255	; 0xff
 80065d8:	d111      	bne.n	80065fe <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80065de:	78ba      	ldrb	r2, [r7, #2]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d002      	beq.n	80065ea <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80065e4:	78bb      	ldrb	r3, [r7, #2]
 80065e6:	2bff      	cmp	r3, #255	; 0xff
 80065e8:	d109      	bne.n	80065fe <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80065ee:	787a      	ldrb	r2, [r7, #1]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d002      	beq.n	80065fa <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80065f4:	787b      	ldrb	r3, [r7, #1]
 80065f6:	2bff      	cmp	r3, #255	; 0xff
 80065f8:	d101      	bne.n	80065fe <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80065fa:	7dfb      	ldrb	r3, [r7, #23]
 80065fc:	e006      	b.n	800660c <USBH_FindInterface+0x80>
    }
    if_ix++;
 80065fe:	7dfb      	ldrb	r3, [r7, #23]
 8006600:	3301      	adds	r3, #1
 8006602:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006604:	7dfb      	ldrb	r3, [r7, #23]
 8006606:	2b01      	cmp	r3, #1
 8006608:	d9d6      	bls.n	80065b8 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800660a:	23ff      	movs	r3, #255	; 0xff
}
 800660c:	4618      	mov	r0, r3
 800660e:	371c      	adds	r7, #28
 8006610:	46bd      	mov	sp, r7
 8006612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006616:	4770      	bx	lr

08006618 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b082      	sub	sp, #8
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f001 fc83 	bl	8007f2c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8006626:	2101      	movs	r1, #1
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f001 fd9c 	bl	8008166 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800662e:	2300      	movs	r3, #0
}
 8006630:	4618      	mov	r0, r3
 8006632:	3708      	adds	r7, #8
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}

08006638 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b088      	sub	sp, #32
 800663c:	af04      	add	r7, sp, #16
 800663e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006640:	2302      	movs	r3, #2
 8006642:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006644:	2300      	movs	r3, #0
 8006646:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800664e:	b2db      	uxtb	r3, r3
 8006650:	2b01      	cmp	r3, #1
 8006652:	d102      	bne.n	800665a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2203      	movs	r2, #3
 8006658:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	781b      	ldrb	r3, [r3, #0]
 800665e:	b2db      	uxtb	r3, r3
 8006660:	2b0b      	cmp	r3, #11
 8006662:	f200 81be 	bhi.w	80069e2 <USBH_Process+0x3aa>
 8006666:	a201      	add	r2, pc, #4	; (adr r2, 800666c <USBH_Process+0x34>)
 8006668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800666c:	0800669d 	.word	0x0800669d
 8006670:	080066cf 	.word	0x080066cf
 8006674:	08006737 	.word	0x08006737
 8006678:	0800697d 	.word	0x0800697d
 800667c:	080069e3 	.word	0x080069e3
 8006680:	080067db 	.word	0x080067db
 8006684:	08006923 	.word	0x08006923
 8006688:	08006811 	.word	0x08006811
 800668c:	08006831 	.word	0x08006831
 8006690:	08006851 	.word	0x08006851
 8006694:	08006895 	.word	0x08006895
 8006698:	08006965 	.word	0x08006965
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	f000 819e 	beq.w	80069e6 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2201      	movs	r2, #1
 80066ae:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80066b0:	20c8      	movs	r0, #200	; 0xc8
 80066b2:	f001 fd9f 	bl	80081f4 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f001 fc95 	bl	8007fe6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80066cc:	e18b      	b.n	80069e6 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d107      	bne.n	80066e8 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2202      	movs	r2, #2
 80066e4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80066e6:	e18d      	b.n	8006a04 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80066ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80066f2:	d914      	bls.n	800671e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80066fa:	3301      	adds	r3, #1
 80066fc:	b2da      	uxtb	r2, r3
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800670a:	2b03      	cmp	r3, #3
 800670c:	d903      	bls.n	8006716 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	220d      	movs	r2, #13
 8006712:	701a      	strb	r2, [r3, #0]
      break;
 8006714:	e176      	b.n	8006a04 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	701a      	strb	r2, [r3, #0]
      break;
 800671c:	e172      	b.n	8006a04 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006724:	f103 020a 	add.w	r2, r3, #10
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800672e:	200a      	movs	r0, #10
 8006730:	f001 fd60 	bl	80081f4 <USBH_Delay>
      break;
 8006734:	e166      	b.n	8006a04 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800673c:	2b00      	cmp	r3, #0
 800673e:	d005      	beq.n	800674c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006746:	2104      	movs	r1, #4
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800674c:	2064      	movs	r0, #100	; 0x64
 800674e:	f001 fd51 	bl	80081f4 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f001 fc20 	bl	8007f98 <USBH_LL_GetSpeed>
 8006758:	4603      	mov	r3, r0
 800675a:	461a      	mov	r2, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2205      	movs	r2, #5
 8006766:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8006768:	2100      	movs	r1, #0
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f001 fa2b 	bl	8007bc6 <USBH_AllocPipe>
 8006770:	4603      	mov	r3, r0
 8006772:	461a      	mov	r2, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8006778:	2180      	movs	r1, #128	; 0x80
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f001 fa23 	bl	8007bc6 <USBH_AllocPipe>
 8006780:	4603      	mov	r3, r0
 8006782:	461a      	mov	r2, r3
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	7919      	ldrb	r1, [r3, #4]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006798:	687a      	ldr	r2, [r7, #4]
 800679a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800679c:	b292      	uxth	r2, r2
 800679e:	9202      	str	r2, [sp, #8]
 80067a0:	2200      	movs	r2, #0
 80067a2:	9201      	str	r2, [sp, #4]
 80067a4:	9300      	str	r3, [sp, #0]
 80067a6:	4603      	mov	r3, r0
 80067a8:	2280      	movs	r2, #128	; 0x80
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f001 f9dc 	bl	8007b68 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	7959      	ldrb	r1, [r3, #5]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80067c4:	b292      	uxth	r2, r2
 80067c6:	9202      	str	r2, [sp, #8]
 80067c8:	2200      	movs	r2, #0
 80067ca:	9201      	str	r2, [sp, #4]
 80067cc:	9300      	str	r3, [sp, #0]
 80067ce:	4603      	mov	r3, r0
 80067d0:	2200      	movs	r2, #0
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f001 f9c8 	bl	8007b68 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80067d8:	e114      	b.n	8006a04 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f000 f918 	bl	8006a10 <USBH_HandleEnum>
 80067e0:	4603      	mov	r3, r0
 80067e2:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80067e4:	7bbb      	ldrb	r3, [r7, #14]
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	f040 80fe 	bne.w	80069ea <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 80067fc:	2b01      	cmp	r3, #1
 80067fe:	d103      	bne.n	8006808 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2208      	movs	r2, #8
 8006804:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006806:	e0f0      	b.n	80069ea <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2207      	movs	r2, #7
 800680c:	701a      	strb	r2, [r3, #0]
      break;
 800680e:	e0ec      	b.n	80069ea <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006816:	2b00      	cmp	r3, #0
 8006818:	f000 80e9 	beq.w	80069ee <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006822:	2101      	movs	r1, #1
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2208      	movs	r2, #8
 800682c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800682e:	e0de      	b.n	80069ee <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8006836:	b29b      	uxth	r3, r3
 8006838:	4619      	mov	r1, r3
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f000 fc2c 	bl	8007098 <USBH_SetCfg>
 8006840:	4603      	mov	r3, r0
 8006842:	2b00      	cmp	r3, #0
 8006844:	f040 80d5 	bne.w	80069f2 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2209      	movs	r2, #9
 800684c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800684e:	e0d0      	b.n	80069f2 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8006856:	f003 0320 	and.w	r3, r3, #32
 800685a:	2b00      	cmp	r3, #0
 800685c:	d016      	beq.n	800688c <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800685e:	2101      	movs	r1, #1
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f000 fc3c 	bl	80070de <USBH_SetFeature>
 8006866:	4603      	mov	r3, r0
 8006868:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800686a:	7bbb      	ldrb	r3, [r7, #14]
 800686c:	b2db      	uxtb	r3, r3
 800686e:	2b00      	cmp	r3, #0
 8006870:	d103      	bne.n	800687a <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	220a      	movs	r2, #10
 8006876:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006878:	e0bd      	b.n	80069f6 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800687a:	7bbb      	ldrb	r3, [r7, #14]
 800687c:	b2db      	uxtb	r3, r3
 800687e:	2b03      	cmp	r3, #3
 8006880:	f040 80b9 	bne.w	80069f6 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	220a      	movs	r2, #10
 8006888:	701a      	strb	r2, [r3, #0]
      break;
 800688a:	e0b4      	b.n	80069f6 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	220a      	movs	r2, #10
 8006890:	701a      	strb	r2, [r3, #0]
      break;
 8006892:	e0b0      	b.n	80069f6 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800689a:	2b00      	cmp	r3, #0
 800689c:	f000 80ad 	beq.w	80069fa <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2200      	movs	r2, #0
 80068a4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80068a8:	2300      	movs	r3, #0
 80068aa:	73fb      	strb	r3, [r7, #15]
 80068ac:	e016      	b.n	80068dc <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80068ae:	7bfa      	ldrb	r2, [r7, #15]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	32de      	adds	r2, #222	; 0xde
 80068b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068b8:	791a      	ldrb	r2, [r3, #4]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d108      	bne.n	80068d6 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 80068c4:	7bfa      	ldrb	r2, [r7, #15]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	32de      	adds	r2, #222	; 0xde
 80068ca:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 80068d4:	e005      	b.n	80068e2 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80068d6:	7bfb      	ldrb	r3, [r7, #15]
 80068d8:	3301      	adds	r3, #1
 80068da:	73fb      	strb	r3, [r7, #15]
 80068dc:	7bfb      	ldrb	r3, [r7, #15]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d0e5      	beq.n	80068ae <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d016      	beq.n	800691a <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	4798      	blx	r3
 80068f8:	4603      	mov	r3, r0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d109      	bne.n	8006912 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2206      	movs	r2, #6
 8006902:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800690a:	2103      	movs	r1, #3
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006910:	e073      	b.n	80069fa <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	220d      	movs	r2, #13
 8006916:	701a      	strb	r2, [r3, #0]
      break;
 8006918:	e06f      	b.n	80069fa <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	220d      	movs	r2, #13
 800691e:	701a      	strb	r2, [r3, #0]
      break;
 8006920:	e06b      	b.n	80069fa <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006928:	2b00      	cmp	r3, #0
 800692a:	d017      	beq.n	800695c <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006932:	691b      	ldr	r3, [r3, #16]
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	4798      	blx	r3
 8006938:	4603      	mov	r3, r0
 800693a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800693c:	7bbb      	ldrb	r3, [r7, #14]
 800693e:	b2db      	uxtb	r3, r3
 8006940:	2b00      	cmp	r3, #0
 8006942:	d103      	bne.n	800694c <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	220b      	movs	r2, #11
 8006948:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800694a:	e058      	b.n	80069fe <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800694c:	7bbb      	ldrb	r3, [r7, #14]
 800694e:	b2db      	uxtb	r3, r3
 8006950:	2b02      	cmp	r3, #2
 8006952:	d154      	bne.n	80069fe <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	220d      	movs	r2, #13
 8006958:	701a      	strb	r2, [r3, #0]
      break;
 800695a:	e050      	b.n	80069fe <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	220d      	movs	r2, #13
 8006960:	701a      	strb	r2, [r3, #0]
      break;
 8006962:	e04c      	b.n	80069fe <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800696a:	2b00      	cmp	r3, #0
 800696c:	d049      	beq.n	8006a02 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006974:	695b      	ldr	r3, [r3, #20]
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	4798      	blx	r3
      }
      break;
 800697a:	e042      	b.n	8006a02 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2200      	movs	r2, #0
 8006980:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f7ff fd67 	bl	8006458 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006990:	2b00      	cmp	r3, #0
 8006992:	d009      	beq.n	80069a8 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d005      	beq.n	80069be <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80069b8:	2105      	movs	r1, #5
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	d107      	bne.n	80069da <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f7ff fe20 	bl	8006618 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80069d8:	e014      	b.n	8006a04 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f001 faa6 	bl	8007f2c <USBH_LL_Start>
      break;
 80069e0:	e010      	b.n	8006a04 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 80069e2:	bf00      	nop
 80069e4:	e00e      	b.n	8006a04 <USBH_Process+0x3cc>
      break;
 80069e6:	bf00      	nop
 80069e8:	e00c      	b.n	8006a04 <USBH_Process+0x3cc>
      break;
 80069ea:	bf00      	nop
 80069ec:	e00a      	b.n	8006a04 <USBH_Process+0x3cc>
    break;
 80069ee:	bf00      	nop
 80069f0:	e008      	b.n	8006a04 <USBH_Process+0x3cc>
      break;
 80069f2:	bf00      	nop
 80069f4:	e006      	b.n	8006a04 <USBH_Process+0x3cc>
      break;
 80069f6:	bf00      	nop
 80069f8:	e004      	b.n	8006a04 <USBH_Process+0x3cc>
      break;
 80069fa:	bf00      	nop
 80069fc:	e002      	b.n	8006a04 <USBH_Process+0x3cc>
      break;
 80069fe:	bf00      	nop
 8006a00:	e000      	b.n	8006a04 <USBH_Process+0x3cc>
      break;
 8006a02:	bf00      	nop
  }
  return USBH_OK;
 8006a04:	2300      	movs	r3, #0
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3710      	adds	r7, #16
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}
 8006a0e:	bf00      	nop

08006a10 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b088      	sub	sp, #32
 8006a14:	af04      	add	r7, sp, #16
 8006a16:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	785b      	ldrb	r3, [r3, #1]
 8006a24:	2b07      	cmp	r3, #7
 8006a26:	f200 81c1 	bhi.w	8006dac <USBH_HandleEnum+0x39c>
 8006a2a:	a201      	add	r2, pc, #4	; (adr r2, 8006a30 <USBH_HandleEnum+0x20>)
 8006a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a30:	08006a51 	.word	0x08006a51
 8006a34:	08006b0f 	.word	0x08006b0f
 8006a38:	08006b79 	.word	0x08006b79
 8006a3c:	08006c07 	.word	0x08006c07
 8006a40:	08006c71 	.word	0x08006c71
 8006a44:	08006ce1 	.word	0x08006ce1
 8006a48:	08006d27 	.word	0x08006d27
 8006a4c:	08006d6d 	.word	0x08006d6d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8006a50:	2108      	movs	r1, #8
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f000 fa50 	bl	8006ef8 <USBH_Get_DevDesc>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006a5c:	7bbb      	ldrb	r3, [r7, #14]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d130      	bne.n	8006ac4 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	7919      	ldrb	r1, [r3, #4]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006a82:	687a      	ldr	r2, [r7, #4]
 8006a84:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006a86:	b292      	uxth	r2, r2
 8006a88:	9202      	str	r2, [sp, #8]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	9201      	str	r2, [sp, #4]
 8006a8e:	9300      	str	r3, [sp, #0]
 8006a90:	4603      	mov	r3, r0
 8006a92:	2280      	movs	r2, #128	; 0x80
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f001 f867 	bl	8007b68 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	7959      	ldrb	r1, [r3, #5]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006aae:	b292      	uxth	r2, r2
 8006ab0:	9202      	str	r2, [sp, #8]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	9201      	str	r2, [sp, #4]
 8006ab6:	9300      	str	r3, [sp, #0]
 8006ab8:	4603      	mov	r3, r0
 8006aba:	2200      	movs	r2, #0
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f001 f853 	bl	8007b68 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006ac2:	e175      	b.n	8006db0 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006ac4:	7bbb      	ldrb	r3, [r7, #14]
 8006ac6:	2b03      	cmp	r3, #3
 8006ac8:	f040 8172 	bne.w	8006db0 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006ad2:	3301      	adds	r3, #1
 8006ad4:	b2da      	uxtb	r2, r3
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006ae2:	2b03      	cmp	r3, #3
 8006ae4:	d903      	bls.n	8006aee <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	220d      	movs	r2, #13
 8006aea:	701a      	strb	r2, [r3, #0]
      break;
 8006aec:	e160      	b.n	8006db0 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	795b      	ldrb	r3, [r3, #5]
 8006af2:	4619      	mov	r1, r3
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f001 f887 	bl	8007c08 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	791b      	ldrb	r3, [r3, #4]
 8006afe:	4619      	mov	r1, r3
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f001 f881 	bl	8007c08 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	701a      	strb	r2, [r3, #0]
      break;
 8006b0c:	e150      	b.n	8006db0 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006b0e:	2112      	movs	r1, #18
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f000 f9f1 	bl	8006ef8 <USBH_Get_DevDesc>
 8006b16:	4603      	mov	r3, r0
 8006b18:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006b1a:	7bbb      	ldrb	r3, [r7, #14]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d103      	bne.n	8006b28 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2202      	movs	r2, #2
 8006b24:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006b26:	e145      	b.n	8006db4 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006b28:	7bbb      	ldrb	r3, [r7, #14]
 8006b2a:	2b03      	cmp	r3, #3
 8006b2c:	f040 8142 	bne.w	8006db4 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006b36:	3301      	adds	r3, #1
 8006b38:	b2da      	uxtb	r2, r3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006b46:	2b03      	cmp	r3, #3
 8006b48:	d903      	bls.n	8006b52 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	220d      	movs	r2, #13
 8006b4e:	701a      	strb	r2, [r3, #0]
      break;
 8006b50:	e130      	b.n	8006db4 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	795b      	ldrb	r3, [r3, #5]
 8006b56:	4619      	mov	r1, r3
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f001 f855 	bl	8007c08 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	791b      	ldrb	r3, [r3, #4]
 8006b62:	4619      	mov	r1, r3
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f001 f84f 	bl	8007c08 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2200      	movs	r2, #0
 8006b74:	701a      	strb	r2, [r3, #0]
      break;
 8006b76:	e11d      	b.n	8006db4 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8006b78:	2101      	movs	r1, #1
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 fa68 	bl	8007050 <USBH_SetAddress>
 8006b80:	4603      	mov	r3, r0
 8006b82:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006b84:	7bbb      	ldrb	r3, [r7, #14]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d132      	bne.n	8006bf0 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8006b8a:	2002      	movs	r0, #2
 8006b8c:	f001 fb32 	bl	80081f4 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2203      	movs	r2, #3
 8006b9c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	7919      	ldrb	r1, [r3, #4]
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006bb2:	b292      	uxth	r2, r2
 8006bb4:	9202      	str	r2, [sp, #8]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	9201      	str	r2, [sp, #4]
 8006bba:	9300      	str	r3, [sp, #0]
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	2280      	movs	r2, #128	; 0x80
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 ffd1 	bl	8007b68 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	7959      	ldrb	r1, [r3, #5]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006bd6:	687a      	ldr	r2, [r7, #4]
 8006bd8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006bda:	b292      	uxth	r2, r2
 8006bdc:	9202      	str	r2, [sp, #8]
 8006bde:	2200      	movs	r2, #0
 8006be0:	9201      	str	r2, [sp, #4]
 8006be2:	9300      	str	r3, [sp, #0]
 8006be4:	4603      	mov	r3, r0
 8006be6:	2200      	movs	r2, #0
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f000 ffbd 	bl	8007b68 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006bee:	e0e3      	b.n	8006db8 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006bf0:	7bbb      	ldrb	r3, [r7, #14]
 8006bf2:	2b03      	cmp	r3, #3
 8006bf4:	f040 80e0 	bne.w	8006db8 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	220d      	movs	r2, #13
 8006bfc:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2200      	movs	r2, #0
 8006c02:	705a      	strb	r2, [r3, #1]
      break;
 8006c04:	e0d8      	b.n	8006db8 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8006c06:	2109      	movs	r1, #9
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f000 f99d 	bl	8006f48 <USBH_Get_CfgDesc>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006c12:	7bbb      	ldrb	r3, [r7, #14]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d103      	bne.n	8006c20 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2204      	movs	r2, #4
 8006c1c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006c1e:	e0cd      	b.n	8006dbc <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006c20:	7bbb      	ldrb	r3, [r7, #14]
 8006c22:	2b03      	cmp	r3, #3
 8006c24:	f040 80ca 	bne.w	8006dbc <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006c2e:	3301      	adds	r3, #1
 8006c30:	b2da      	uxtb	r2, r3
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006c3e:	2b03      	cmp	r3, #3
 8006c40:	d903      	bls.n	8006c4a <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	220d      	movs	r2, #13
 8006c46:	701a      	strb	r2, [r3, #0]
      break;
 8006c48:	e0b8      	b.n	8006dbc <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	795b      	ldrb	r3, [r3, #5]
 8006c4e:	4619      	mov	r1, r3
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f000 ffd9 	bl	8007c08 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	791b      	ldrb	r3, [r3, #4]
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f000 ffd3 	bl	8007c08 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	701a      	strb	r2, [r3, #0]
      break;
 8006c6e:	e0a5      	b.n	8006dbc <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8006c76:	4619      	mov	r1, r3
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	f000 f965 	bl	8006f48 <USBH_Get_CfgDesc>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006c82:	7bbb      	ldrb	r3, [r7, #14]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d103      	bne.n	8006c90 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2205      	movs	r2, #5
 8006c8c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006c8e:	e097      	b.n	8006dc0 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006c90:	7bbb      	ldrb	r3, [r7, #14]
 8006c92:	2b03      	cmp	r3, #3
 8006c94:	f040 8094 	bne.w	8006dc0 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	b2da      	uxtb	r2, r3
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006cae:	2b03      	cmp	r3, #3
 8006cb0:	d903      	bls.n	8006cba <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	220d      	movs	r2, #13
 8006cb6:	701a      	strb	r2, [r3, #0]
      break;
 8006cb8:	e082      	b.n	8006dc0 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	795b      	ldrb	r3, [r3, #5]
 8006cbe:	4619      	mov	r1, r3
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f000 ffa1 	bl	8007c08 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	791b      	ldrb	r3, [r3, #4]
 8006cca:	4619      	mov	r1, r3
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f000 ff9b 	bl	8007c08 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	701a      	strb	r2, [r3, #0]
      break;
 8006cde:	e06f      	b.n	8006dc0 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d019      	beq.n	8006d1e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006cf6:	23ff      	movs	r3, #255	; 0xff
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f000 f949 	bl	8006f90 <USBH_Get_StringDesc>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006d02:	7bbb      	ldrb	r3, [r7, #14]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d103      	bne.n	8006d10 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2206      	movs	r2, #6
 8006d0c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006d0e:	e059      	b.n	8006dc4 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006d10:	7bbb      	ldrb	r3, [r7, #14]
 8006d12:	2b03      	cmp	r3, #3
 8006d14:	d156      	bne.n	8006dc4 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2206      	movs	r2, #6
 8006d1a:	705a      	strb	r2, [r3, #1]
      break;
 8006d1c:	e052      	b.n	8006dc4 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2206      	movs	r2, #6
 8006d22:	705a      	strb	r2, [r3, #1]
      break;
 8006d24:	e04e      	b.n	8006dc4 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d019      	beq.n	8006d64 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006d3c:	23ff      	movs	r3, #255	; 0xff
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 f926 	bl	8006f90 <USBH_Get_StringDesc>
 8006d44:	4603      	mov	r3, r0
 8006d46:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006d48:	7bbb      	ldrb	r3, [r7, #14]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d103      	bne.n	8006d56 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2207      	movs	r2, #7
 8006d52:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006d54:	e038      	b.n	8006dc8 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006d56:	7bbb      	ldrb	r3, [r7, #14]
 8006d58:	2b03      	cmp	r3, #3
 8006d5a:	d135      	bne.n	8006dc8 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2207      	movs	r2, #7
 8006d60:	705a      	strb	r2, [r3, #1]
      break;
 8006d62:	e031      	b.n	8006dc8 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2207      	movs	r2, #7
 8006d68:	705a      	strb	r2, [r3, #1]
      break;
 8006d6a:	e02d      	b.n	8006dc8 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d017      	beq.n	8006da6 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8006d82:	23ff      	movs	r3, #255	; 0xff
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f000 f903 	bl	8006f90 <USBH_Get_StringDesc>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006d8e:	7bbb      	ldrb	r3, [r7, #14]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d102      	bne.n	8006d9a <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8006d94:	2300      	movs	r3, #0
 8006d96:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8006d98:	e018      	b.n	8006dcc <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006d9a:	7bbb      	ldrb	r3, [r7, #14]
 8006d9c:	2b03      	cmp	r3, #3
 8006d9e:	d115      	bne.n	8006dcc <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8006da0:	2300      	movs	r3, #0
 8006da2:	73fb      	strb	r3, [r7, #15]
      break;
 8006da4:	e012      	b.n	8006dcc <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8006da6:	2300      	movs	r3, #0
 8006da8:	73fb      	strb	r3, [r7, #15]
      break;
 8006daa:	e00f      	b.n	8006dcc <USBH_HandleEnum+0x3bc>

    default:
      break;
 8006dac:	bf00      	nop
 8006dae:	e00e      	b.n	8006dce <USBH_HandleEnum+0x3be>
      break;
 8006db0:	bf00      	nop
 8006db2:	e00c      	b.n	8006dce <USBH_HandleEnum+0x3be>
      break;
 8006db4:	bf00      	nop
 8006db6:	e00a      	b.n	8006dce <USBH_HandleEnum+0x3be>
      break;
 8006db8:	bf00      	nop
 8006dba:	e008      	b.n	8006dce <USBH_HandleEnum+0x3be>
      break;
 8006dbc:	bf00      	nop
 8006dbe:	e006      	b.n	8006dce <USBH_HandleEnum+0x3be>
      break;
 8006dc0:	bf00      	nop
 8006dc2:	e004      	b.n	8006dce <USBH_HandleEnum+0x3be>
      break;
 8006dc4:	bf00      	nop
 8006dc6:	e002      	b.n	8006dce <USBH_HandleEnum+0x3be>
      break;
 8006dc8:	bf00      	nop
 8006dca:	e000      	b.n	8006dce <USBH_HandleEnum+0x3be>
      break;
 8006dcc:	bf00      	nop
  }
  return Status;
 8006dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3710      	adds	r7, #16
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}

08006dd8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b083      	sub	sp, #12
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
 8006de0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	683a      	ldr	r2, [r7, #0]
 8006de6:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8006dea:	bf00      	nop
 8006dec:	370c      	adds	r7, #12
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr

08006df6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006df6:	b580      	push	{r7, lr}
 8006df8:	b082      	sub	sp, #8
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006e04:	1c5a      	adds	r2, r3, #1
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f000 f804 	bl	8006e1a <USBH_HandleSof>
}
 8006e12:	bf00      	nop
 8006e14:	3708      	adds	r7, #8
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}

08006e1a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006e1a:	b580      	push	{r7, lr}
 8006e1c:	b082      	sub	sp, #8
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	781b      	ldrb	r3, [r3, #0]
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	2b0b      	cmp	r3, #11
 8006e2a:	d10a      	bne.n	8006e42 <USBH_HandleSof+0x28>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d005      	beq.n	8006e42 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006e3c:	699b      	ldr	r3, [r3, #24]
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	4798      	blx	r3
  }
}
 8006e42:	bf00      	nop
 8006e44:	3708      	adds	r7, #8
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}

08006e4a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8006e4a:	b480      	push	{r7}
 8006e4c:	b083      	sub	sp, #12
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2201      	movs	r2, #1
 8006e56:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8006e5a:	bf00      	nop
}
 8006e5c:	370c      	adds	r7, #12
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e64:	4770      	bx	lr

08006e66 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8006e66:	b480      	push	{r7}
 8006e68:	b083      	sub	sp, #12
 8006e6a:	af00      	add	r7, sp, #0
 8006e6c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8006e76:	bf00      	nop
}
 8006e78:	370c      	adds	r7, #12
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr

08006e82 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8006e82:	b480      	push	{r7}
 8006e84:	b083      	sub	sp, #12
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2200      	movs	r2, #0
 8006e96:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8006ea2:	2300      	movs	r3, #0
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	370c      	adds	r7, #12
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr

08006eb0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b082      	sub	sp, #8
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2201      	movs	r2, #1
 8006ebc:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f001 f846 	bl	8007f62 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	791b      	ldrb	r3, [r3, #4]
 8006eda:	4619      	mov	r1, r3
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f000 fe93 	bl	8007c08 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	795b      	ldrb	r3, [r3, #5]
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f000 fe8d 	bl	8007c08 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8006eee:	2300      	movs	r3, #0
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	3708      	adds	r7, #8
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}

08006ef8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b086      	sub	sp, #24
 8006efc:	af02      	add	r7, sp, #8
 8006efe:	6078      	str	r0, [r7, #4]
 8006f00:	460b      	mov	r3, r1
 8006f02:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8006f0a:	78fb      	ldrb	r3, [r7, #3]
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	9300      	str	r3, [sp, #0]
 8006f10:	4613      	mov	r3, r2
 8006f12:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006f16:	2100      	movs	r1, #0
 8006f18:	6878      	ldr	r0, [r7, #4]
 8006f1a:	f000 f864 	bl	8006fe6 <USBH_GetDescriptor>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 8006f22:	7bfb      	ldrb	r3, [r7, #15]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d10a      	bne.n	8006f3e <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f203 3026 	addw	r0, r3, #806	; 0x326
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006f34:	78fa      	ldrb	r2, [r7, #3]
 8006f36:	b292      	uxth	r2, r2
 8006f38:	4619      	mov	r1, r3
 8006f3a:	f000 f919 	bl	8007170 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8006f3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	3710      	adds	r7, #16
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}

08006f48 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b086      	sub	sp, #24
 8006f4c:	af02      	add	r7, sp, #8
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	460b      	mov	r3, r1
 8006f52:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	331c      	adds	r3, #28
 8006f58:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8006f5a:	887b      	ldrh	r3, [r7, #2]
 8006f5c:	9300      	str	r3, [sp, #0]
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f64:	2100      	movs	r1, #0
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	f000 f83d 	bl	8006fe6 <USBH_GetDescriptor>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8006f70:	7bfb      	ldrb	r3, [r7, #15]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d107      	bne.n	8006f86 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8006f76:	887b      	ldrh	r3, [r7, #2]
 8006f78:	461a      	mov	r2, r3
 8006f7a:	68b9      	ldr	r1, [r7, #8]
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f000 f989 	bl	8007294 <USBH_ParseCfgDesc>
 8006f82:	4603      	mov	r3, r0
 8006f84:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006f86:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3710      	adds	r7, #16
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b088      	sub	sp, #32
 8006f94:	af02      	add	r7, sp, #8
 8006f96:	60f8      	str	r0, [r7, #12]
 8006f98:	607a      	str	r2, [r7, #4]
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	460b      	mov	r3, r1
 8006f9e:	72fb      	strb	r3, [r7, #11]
 8006fa0:	4613      	mov	r3, r2
 8006fa2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8006fa4:	7afb      	ldrb	r3, [r7, #11]
 8006fa6:	b29b      	uxth	r3, r3
 8006fa8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006fac:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8006fb4:	893b      	ldrh	r3, [r7, #8]
 8006fb6:	9300      	str	r3, [sp, #0]
 8006fb8:	460b      	mov	r3, r1
 8006fba:	2100      	movs	r1, #0
 8006fbc:	68f8      	ldr	r0, [r7, #12]
 8006fbe:	f000 f812 	bl	8006fe6 <USBH_GetDescriptor>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8006fc6:	7dfb      	ldrb	r3, [r7, #23]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d107      	bne.n	8006fdc <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006fd2:	893a      	ldrh	r2, [r7, #8]
 8006fd4:	6879      	ldr	r1, [r7, #4]
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f000 fb26 	bl	8007628 <USBH_ParseStringDesc>
  }

  return status;
 8006fdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3718      	adds	r7, #24
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}

08006fe6 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8006fe6:	b580      	push	{r7, lr}
 8006fe8:	b084      	sub	sp, #16
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	60f8      	str	r0, [r7, #12]
 8006fee:	607b      	str	r3, [r7, #4]
 8006ff0:	460b      	mov	r3, r1
 8006ff2:	72fb      	strb	r3, [r7, #11]
 8006ff4:	4613      	mov	r3, r2
 8006ff6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	789b      	ldrb	r3, [r3, #2]
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d11c      	bne.n	800703a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007000:	7afb      	ldrb	r3, [r7, #11]
 8007002:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007006:	b2da      	uxtb	r2, r3
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2206      	movs	r2, #6
 8007010:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	893a      	ldrh	r2, [r7, #8]
 8007016:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007018:	893b      	ldrh	r3, [r7, #8]
 800701a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800701e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007022:	d104      	bne.n	800702e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f240 4209 	movw	r2, #1033	; 0x409
 800702a:	829a      	strh	r2, [r3, #20]
 800702c:	e002      	b.n	8007034 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2200      	movs	r2, #0
 8007032:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	8b3a      	ldrh	r2, [r7, #24]
 8007038:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800703a:	8b3b      	ldrh	r3, [r7, #24]
 800703c:	461a      	mov	r2, r3
 800703e:	6879      	ldr	r1, [r7, #4]
 8007040:	68f8      	ldr	r0, [r7, #12]
 8007042:	f000 fb3f 	bl	80076c4 <USBH_CtlReq>
 8007046:	4603      	mov	r3, r0
}
 8007048:	4618      	mov	r0, r3
 800704a:	3710      	adds	r7, #16
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}

08007050 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b082      	sub	sp, #8
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
 8007058:	460b      	mov	r3, r1
 800705a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	789b      	ldrb	r3, [r3, #2]
 8007060:	2b01      	cmp	r3, #1
 8007062:	d10f      	bne.n	8007084 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2205      	movs	r2, #5
 800706e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007070:	78fb      	ldrb	r3, [r7, #3]
 8007072:	b29a      	uxth	r2, r3
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2200      	movs	r2, #0
 8007082:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007084:	2200      	movs	r2, #0
 8007086:	2100      	movs	r1, #0
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f000 fb1b 	bl	80076c4 <USBH_CtlReq>
 800708e:	4603      	mov	r3, r0
}
 8007090:	4618      	mov	r0, r3
 8007092:	3708      	adds	r7, #8
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}

08007098 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b082      	sub	sp, #8
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
 80070a0:	460b      	mov	r3, r1
 80070a2:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	789b      	ldrb	r3, [r3, #2]
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d10e      	bne.n	80070ca <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2200      	movs	r2, #0
 80070b0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2209      	movs	r2, #9
 80070b6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	887a      	ldrh	r2, [r7, #2]
 80070bc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2200      	movs	r2, #0
 80070c2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2200      	movs	r2, #0
 80070c8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80070ca:	2200      	movs	r2, #0
 80070cc:	2100      	movs	r1, #0
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f000 faf8 	bl	80076c4 <USBH_CtlReq>
 80070d4:	4603      	mov	r3, r0
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	3708      	adds	r7, #8
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}

080070de <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80070de:	b580      	push	{r7, lr}
 80070e0:	b082      	sub	sp, #8
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
 80070e6:	460b      	mov	r3, r1
 80070e8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	789b      	ldrb	r3, [r3, #2]
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	d10f      	bne.n	8007112 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2203      	movs	r2, #3
 80070fc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80070fe:	78fb      	ldrb	r3, [r7, #3]
 8007100:	b29a      	uxth	r2, r3
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2200      	movs	r2, #0
 800710a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2200      	movs	r2, #0
 8007110:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007112:	2200      	movs	r2, #0
 8007114:	2100      	movs	r1, #0
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f000 fad4 	bl	80076c4 <USBH_CtlReq>
 800711c:	4603      	mov	r3, r0
}
 800711e:	4618      	mov	r0, r3
 8007120:	3708      	adds	r7, #8
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}

08007126 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007126:	b580      	push	{r7, lr}
 8007128:	b082      	sub	sp, #8
 800712a:	af00      	add	r7, sp, #0
 800712c:	6078      	str	r0, [r7, #4]
 800712e:	460b      	mov	r3, r1
 8007130:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	789b      	ldrb	r3, [r3, #2]
 8007136:	2b01      	cmp	r3, #1
 8007138:	d10f      	bne.n	800715a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2202      	movs	r2, #2
 800713e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2201      	movs	r2, #1
 8007144:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800714c:	78fb      	ldrb	r3, [r7, #3]
 800714e:	b29a      	uxth	r2, r3
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2200      	movs	r2, #0
 8007158:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800715a:	2200      	movs	r2, #0
 800715c:	2100      	movs	r1, #0
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 fab0 	bl	80076c4 <USBH_CtlReq>
 8007164:	4603      	mov	r3, r0
}
 8007166:	4618      	mov	r0, r3
 8007168:	3708      	adds	r7, #8
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
	...

08007170 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8007170:	b480      	push	{r7}
 8007172:	b085      	sub	sp, #20
 8007174:	af00      	add	r7, sp, #0
 8007176:	60f8      	str	r0, [r7, #12]
 8007178:	60b9      	str	r1, [r7, #8]
 800717a:	4613      	mov	r3, r2
 800717c:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	781a      	ldrb	r2, [r3, #0]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	785a      	ldrb	r2, [r3, #1]
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	3302      	adds	r3, #2
 8007192:	781b      	ldrb	r3, [r3, #0]
 8007194:	b29a      	uxth	r2, r3
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	3303      	adds	r3, #3
 800719a:	781b      	ldrb	r3, [r3, #0]
 800719c:	b29b      	uxth	r3, r3
 800719e:	021b      	lsls	r3, r3, #8
 80071a0:	b29b      	uxth	r3, r3
 80071a2:	4313      	orrs	r3, r2
 80071a4:	b29a      	uxth	r2, r3
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	791a      	ldrb	r2, [r3, #4]
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	795a      	ldrb	r2, [r3, #5]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	799a      	ldrb	r2, [r3, #6]
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	79da      	ldrb	r2, [r3, #7]
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	79db      	ldrb	r3, [r3, #7]
 80071ce:	2b20      	cmp	r3, #32
 80071d0:	dc0f      	bgt.n	80071f2 <USBH_ParseDevDesc+0x82>
 80071d2:	2b08      	cmp	r3, #8
 80071d4:	db14      	blt.n	8007200 <USBH_ParseDevDesc+0x90>
 80071d6:	3b08      	subs	r3, #8
 80071d8:	4a2d      	ldr	r2, [pc, #180]	; (8007290 <USBH_ParseDevDesc+0x120>)
 80071da:	fa22 f303 	lsr.w	r3, r2, r3
 80071de:	f003 0301 	and.w	r3, r3, #1
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	bf14      	ite	ne
 80071e6:	2301      	movne	r3, #1
 80071e8:	2300      	moveq	r3, #0
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d102      	bne.n	80071f6 <USBH_ParseDevDesc+0x86>
 80071f0:	e006      	b.n	8007200 <USBH_ParseDevDesc+0x90>
 80071f2:	2b40      	cmp	r3, #64	; 0x40
 80071f4:	d104      	bne.n	8007200 <USBH_ParseDevDesc+0x90>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	79da      	ldrb	r2, [r3, #7]
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	71da      	strb	r2, [r3, #7]
      break;
 80071fe:	e003      	b.n	8007208 <USBH_ParseDevDesc+0x98>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2240      	movs	r2, #64	; 0x40
 8007204:	71da      	strb	r2, [r3, #7]
      break;
 8007206:	bf00      	nop
  }

  if (length > 8U)
 8007208:	88fb      	ldrh	r3, [r7, #6]
 800720a:	2b08      	cmp	r3, #8
 800720c:	d939      	bls.n	8007282 <USBH_ParseDevDesc+0x112>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	3308      	adds	r3, #8
 8007212:	781b      	ldrb	r3, [r3, #0]
 8007214:	b29a      	uxth	r2, r3
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	3309      	adds	r3, #9
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	b29b      	uxth	r3, r3
 800721e:	021b      	lsls	r3, r3, #8
 8007220:	b29b      	uxth	r3, r3
 8007222:	4313      	orrs	r3, r2
 8007224:	b29a      	uxth	r2, r3
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	330a      	adds	r3, #10
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	b29a      	uxth	r2, r3
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	330b      	adds	r3, #11
 8007236:	781b      	ldrb	r3, [r3, #0]
 8007238:	b29b      	uxth	r3, r3
 800723a:	021b      	lsls	r3, r3, #8
 800723c:	b29b      	uxth	r3, r3
 800723e:	4313      	orrs	r3, r2
 8007240:	b29a      	uxth	r2, r3
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	330c      	adds	r3, #12
 800724a:	781b      	ldrb	r3, [r3, #0]
 800724c:	b29a      	uxth	r2, r3
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	330d      	adds	r3, #13
 8007252:	781b      	ldrb	r3, [r3, #0]
 8007254:	b29b      	uxth	r3, r3
 8007256:	021b      	lsls	r3, r3, #8
 8007258:	b29b      	uxth	r3, r3
 800725a:	4313      	orrs	r3, r2
 800725c:	b29a      	uxth	r2, r3
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	7b9a      	ldrb	r2, [r3, #14]
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	7bda      	ldrb	r2, [r3, #15]
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	7c1a      	ldrb	r2, [r3, #16]
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	7c5a      	ldrb	r2, [r3, #17]
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	745a      	strb	r2, [r3, #17]
  }
}
 8007282:	bf00      	nop
 8007284:	3714      	adds	r7, #20
 8007286:	46bd      	mov	sp, r7
 8007288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728c:	4770      	bx	lr
 800728e:	bf00      	nop
 8007290:	01000101 	.word	0x01000101

08007294 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b08c      	sub	sp, #48	; 0x30
 8007298:	af00      	add	r7, sp, #0
 800729a:	60f8      	str	r0, [r7, #12]
 800729c:	60b9      	str	r1, [r7, #8]
 800729e:	4613      	mov	r3, r2
 80072a0:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80072a8:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80072aa:	2300      	movs	r3, #0
 80072ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80072b4:	2300      	movs	r3, #0
 80072b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 80072ba:	2300      	movs	r3, #0
 80072bc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	781a      	ldrb	r2, [r3, #0]
 80072c8:	6a3b      	ldr	r3, [r7, #32]
 80072ca:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	785a      	ldrb	r2, [r3, #1]
 80072d0:	6a3b      	ldr	r3, [r7, #32]
 80072d2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	3302      	adds	r3, #2
 80072d8:	781b      	ldrb	r3, [r3, #0]
 80072da:	b29a      	uxth	r2, r3
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	3303      	adds	r3, #3
 80072e0:	781b      	ldrb	r3, [r3, #0]
 80072e2:	b29b      	uxth	r3, r3
 80072e4:	021b      	lsls	r3, r3, #8
 80072e6:	b29b      	uxth	r3, r3
 80072e8:	4313      	orrs	r3, r2
 80072ea:	b29b      	uxth	r3, r3
 80072ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072f0:	bf28      	it	cs
 80072f2:	f44f 7380 	movcs.w	r3, #256	; 0x100
 80072f6:	b29a      	uxth	r2, r3
 80072f8:	6a3b      	ldr	r3, [r7, #32]
 80072fa:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	791a      	ldrb	r2, [r3, #4]
 8007300:	6a3b      	ldr	r3, [r7, #32]
 8007302:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	795a      	ldrb	r2, [r3, #5]
 8007308:	6a3b      	ldr	r3, [r7, #32]
 800730a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	799a      	ldrb	r2, [r3, #6]
 8007310:	6a3b      	ldr	r3, [r7, #32]
 8007312:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	79da      	ldrb	r2, [r3, #7]
 8007318:	6a3b      	ldr	r3, [r7, #32]
 800731a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	7a1a      	ldrb	r2, [r3, #8]
 8007320:	6a3b      	ldr	r3, [r7, #32]
 8007322:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 8007324:	6a3b      	ldr	r3, [r7, #32]
 8007326:	781b      	ldrb	r3, [r3, #0]
 8007328:	2b09      	cmp	r3, #9
 800732a:	d002      	beq.n	8007332 <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800732c:	6a3b      	ldr	r3, [r7, #32]
 800732e:	2209      	movs	r2, #9
 8007330:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007332:	88fb      	ldrh	r3, [r7, #6]
 8007334:	2b09      	cmp	r3, #9
 8007336:	f240 809d 	bls.w	8007474 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800733a:	2309      	movs	r3, #9
 800733c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800733e:	2300      	movs	r3, #0
 8007340:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007342:	e081      	b.n	8007448 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007344:	f107 0316 	add.w	r3, r7, #22
 8007348:	4619      	mov	r1, r3
 800734a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800734c:	f000 f99f 	bl	800768e <USBH_GetNextDesc>
 8007350:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8007352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007354:	785b      	ldrb	r3, [r3, #1]
 8007356:	2b04      	cmp	r3, #4
 8007358:	d176      	bne.n	8007448 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800735a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800735c:	781b      	ldrb	r3, [r3, #0]
 800735e:	2b09      	cmp	r3, #9
 8007360:	d002      	beq.n	8007368 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8007362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007364:	2209      	movs	r2, #9
 8007366:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8007368:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800736c:	221a      	movs	r2, #26
 800736e:	fb02 f303 	mul.w	r3, r2, r3
 8007372:	3308      	adds	r3, #8
 8007374:	6a3a      	ldr	r2, [r7, #32]
 8007376:	4413      	add	r3, r2
 8007378:	3302      	adds	r3, #2
 800737a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800737c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800737e:	69f8      	ldr	r0, [r7, #28]
 8007380:	f000 f87e 	bl	8007480 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007384:	2300      	movs	r3, #0
 8007386:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800738a:	2300      	movs	r3, #0
 800738c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800738e:	e043      	b.n	8007418 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007390:	f107 0316 	add.w	r3, r7, #22
 8007394:	4619      	mov	r1, r3
 8007396:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007398:	f000 f979 	bl	800768e <USBH_GetNextDesc>
 800739c:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800739e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073a0:	785b      	ldrb	r3, [r3, #1]
 80073a2:	2b05      	cmp	r3, #5
 80073a4:	d138      	bne.n	8007418 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 80073a6:	69fb      	ldr	r3, [r7, #28]
 80073a8:	795b      	ldrb	r3, [r3, #5]
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d10f      	bne.n	80073ce <USBH_ParseCfgDesc+0x13a>
 80073ae:	69fb      	ldr	r3, [r7, #28]
 80073b0:	799b      	ldrb	r3, [r3, #6]
 80073b2:	2b02      	cmp	r3, #2
 80073b4:	d10b      	bne.n	80073ce <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80073b6:	69fb      	ldr	r3, [r7, #28]
 80073b8:	79db      	ldrb	r3, [r3, #7]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d10f      	bne.n	80073de <USBH_ParseCfgDesc+0x14a>
 80073be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c0:	781b      	ldrb	r3, [r3, #0]
 80073c2:	2b09      	cmp	r3, #9
 80073c4:	d00b      	beq.n	80073de <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 80073c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c8:	2209      	movs	r2, #9
 80073ca:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80073cc:	e007      	b.n	80073de <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 80073ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073d0:	781b      	ldrb	r3, [r3, #0]
 80073d2:	2b07      	cmp	r3, #7
 80073d4:	d004      	beq.n	80073e0 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80073d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073d8:	2207      	movs	r2, #7
 80073da:	701a      	strb	r2, [r3, #0]
 80073dc:	e000      	b.n	80073e0 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80073de:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80073e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80073e4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80073e8:	3201      	adds	r2, #1
 80073ea:	00d2      	lsls	r2, r2, #3
 80073ec:	211a      	movs	r1, #26
 80073ee:	fb01 f303 	mul.w	r3, r1, r3
 80073f2:	4413      	add	r3, r2
 80073f4:	3308      	adds	r3, #8
 80073f6:	6a3a      	ldr	r2, [r7, #32]
 80073f8:	4413      	add	r3, r2
 80073fa:	3304      	adds	r3, #4
 80073fc:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80073fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007400:	69b9      	ldr	r1, [r7, #24]
 8007402:	68f8      	ldr	r0, [r7, #12]
 8007404:	f000 f86b 	bl	80074de <USBH_ParseEPDesc>
 8007408:	4603      	mov	r3, r0
 800740a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800740e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007412:	3301      	adds	r3, #1
 8007414:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007418:	69fb      	ldr	r3, [r7, #28]
 800741a:	791b      	ldrb	r3, [r3, #4]
 800741c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007420:	429a      	cmp	r2, r3
 8007422:	d204      	bcs.n	800742e <USBH_ParseCfgDesc+0x19a>
 8007424:	6a3b      	ldr	r3, [r7, #32]
 8007426:	885a      	ldrh	r2, [r3, #2]
 8007428:	8afb      	ldrh	r3, [r7, #22]
 800742a:	429a      	cmp	r2, r3
 800742c:	d8b0      	bhi.n	8007390 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800742e:	69fb      	ldr	r3, [r7, #28]
 8007430:	791b      	ldrb	r3, [r3, #4]
 8007432:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007436:	429a      	cmp	r2, r3
 8007438:	d201      	bcs.n	800743e <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800743a:	2303      	movs	r3, #3
 800743c:	e01c      	b.n	8007478 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800743e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007442:	3301      	adds	r3, #1
 8007444:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007448:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800744c:	2b01      	cmp	r3, #1
 800744e:	d805      	bhi.n	800745c <USBH_ParseCfgDesc+0x1c8>
 8007450:	6a3b      	ldr	r3, [r7, #32]
 8007452:	885a      	ldrh	r2, [r3, #2]
 8007454:	8afb      	ldrh	r3, [r7, #22]
 8007456:	429a      	cmp	r2, r3
 8007458:	f63f af74 	bhi.w	8007344 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800745c:	6a3b      	ldr	r3, [r7, #32]
 800745e:	791b      	ldrb	r3, [r3, #4]
 8007460:	2b02      	cmp	r3, #2
 8007462:	bf28      	it	cs
 8007464:	2302      	movcs	r3, #2
 8007466:	b2db      	uxtb	r3, r3
 8007468:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800746c:	429a      	cmp	r2, r3
 800746e:	d201      	bcs.n	8007474 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 8007470:	2303      	movs	r3, #3
 8007472:	e001      	b.n	8007478 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 8007474:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007478:	4618      	mov	r0, r3
 800747a:	3730      	adds	r7, #48	; 0x30
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8007480:	b480      	push	{r7}
 8007482:	b083      	sub	sp, #12
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	781a      	ldrb	r2, [r3, #0]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	785a      	ldrb	r2, [r3, #1]
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	789a      	ldrb	r2, [r3, #2]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	78da      	ldrb	r2, [r3, #3]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	791a      	ldrb	r2, [r3, #4]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	795a      	ldrb	r2, [r3, #5]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	799a      	ldrb	r2, [r3, #6]
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	79da      	ldrb	r2, [r3, #7]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	7a1a      	ldrb	r2, [r3, #8]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	721a      	strb	r2, [r3, #8]
}
 80074d2:	bf00      	nop
 80074d4:	370c      	adds	r7, #12
 80074d6:	46bd      	mov	sp, r7
 80074d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074dc:	4770      	bx	lr

080074de <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 80074de:	b480      	push	{r7}
 80074e0:	b087      	sub	sp, #28
 80074e2:	af00      	add	r7, sp, #0
 80074e4:	60f8      	str	r0, [r7, #12]
 80074e6:	60b9      	str	r1, [r7, #8]
 80074e8:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80074ea:	2300      	movs	r3, #0
 80074ec:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	781a      	ldrb	r2, [r3, #0]
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	785a      	ldrb	r2, [r3, #1]
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	789a      	ldrb	r2, [r3, #2]
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	78da      	ldrb	r2, [r3, #3]
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	3304      	adds	r3, #4
 8007512:	781b      	ldrb	r3, [r3, #0]
 8007514:	b29a      	uxth	r2, r3
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	3305      	adds	r3, #5
 800751a:	781b      	ldrb	r3, [r3, #0]
 800751c:	b29b      	uxth	r3, r3
 800751e:	021b      	lsls	r3, r3, #8
 8007520:	b29b      	uxth	r3, r3
 8007522:	4313      	orrs	r3, r2
 8007524:	b29a      	uxth	r2, r3
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	799a      	ldrb	r2, [r3, #6]
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	889b      	ldrh	r3, [r3, #4]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d102      	bne.n	8007540 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800753a:	2303      	movs	r3, #3
 800753c:	75fb      	strb	r3, [r7, #23]
 800753e:	e033      	b.n	80075a8 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	889b      	ldrh	r3, [r3, #4]
 8007544:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007548:	f023 0307 	bic.w	r3, r3, #7
 800754c:	b29a      	uxth	r2, r3
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	889b      	ldrh	r3, [r3, #4]
 8007556:	b21a      	sxth	r2, r3
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	3304      	adds	r3, #4
 800755c:	781b      	ldrb	r3, [r3, #0]
 800755e:	b299      	uxth	r1, r3
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	3305      	adds	r3, #5
 8007564:	781b      	ldrb	r3, [r3, #0]
 8007566:	b29b      	uxth	r3, r3
 8007568:	021b      	lsls	r3, r3, #8
 800756a:	b29b      	uxth	r3, r3
 800756c:	430b      	orrs	r3, r1
 800756e:	b29b      	uxth	r3, r3
 8007570:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007574:	2b00      	cmp	r3, #0
 8007576:	d110      	bne.n	800759a <USBH_ParseEPDesc+0xbc>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	3304      	adds	r3, #4
 800757c:	781b      	ldrb	r3, [r3, #0]
 800757e:	b299      	uxth	r1, r3
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	3305      	adds	r3, #5
 8007584:	781b      	ldrb	r3, [r3, #0]
 8007586:	b29b      	uxth	r3, r3
 8007588:	021b      	lsls	r3, r3, #8
 800758a:	b29b      	uxth	r3, r3
 800758c:	430b      	orrs	r3, r1
 800758e:	b29b      	uxth	r3, r3
 8007590:	b21b      	sxth	r3, r3
 8007592:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007596:	b21b      	sxth	r3, r3
 8007598:	e001      	b.n	800759e <USBH_ParseEPDesc+0xc0>
 800759a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800759e:	4313      	orrs	r3, r2
 80075a0:	b21b      	sxth	r3, r3
 80075a2:	b29a      	uxth	r2, r3
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d116      	bne.n	80075e0 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	78db      	ldrb	r3, [r3, #3]
 80075b6:	f003 0303 	and.w	r3, r3, #3
 80075ba:	2b01      	cmp	r3, #1
 80075bc:	d005      	beq.n	80075ca <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	78db      	ldrb	r3, [r3, #3]
 80075c2:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80075c6:	2b03      	cmp	r3, #3
 80075c8:	d127      	bne.n	800761a <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	799b      	ldrb	r3, [r3, #6]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d003      	beq.n	80075da <USBH_ParseEPDesc+0xfc>
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	799b      	ldrb	r3, [r3, #6]
 80075d6:	2b10      	cmp	r3, #16
 80075d8:	d91f      	bls.n	800761a <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80075da:	2303      	movs	r3, #3
 80075dc:	75fb      	strb	r3, [r7, #23]
 80075de:	e01c      	b.n	800761a <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	78db      	ldrb	r3, [r3, #3]
 80075e4:	f003 0303 	and.w	r3, r3, #3
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	d10a      	bne.n	8007602 <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	799b      	ldrb	r3, [r3, #6]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d003      	beq.n	80075fc <USBH_ParseEPDesc+0x11e>
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	799b      	ldrb	r3, [r3, #6]
 80075f8:	2b10      	cmp	r3, #16
 80075fa:	d90e      	bls.n	800761a <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80075fc:	2303      	movs	r3, #3
 80075fe:	75fb      	strb	r3, [r7, #23]
 8007600:	e00b      	b.n	800761a <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	78db      	ldrb	r3, [r3, #3]
 8007606:	f003 0303 	and.w	r3, r3, #3
 800760a:	2b03      	cmp	r3, #3
 800760c:	d105      	bne.n	800761a <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800760e:	68bb      	ldr	r3, [r7, #8]
 8007610:	799b      	ldrb	r3, [r3, #6]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d101      	bne.n	800761a <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8007616:	2303      	movs	r3, #3
 8007618:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800761a:	7dfb      	ldrb	r3, [r7, #23]
}
 800761c:	4618      	mov	r0, r3
 800761e:	371c      	adds	r7, #28
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr

08007628 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8007628:	b480      	push	{r7}
 800762a:	b087      	sub	sp, #28
 800762c:	af00      	add	r7, sp, #0
 800762e:	60f8      	str	r0, [r7, #12]
 8007630:	60b9      	str	r1, [r7, #8]
 8007632:	4613      	mov	r3, r2
 8007634:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	3301      	adds	r3, #1
 800763a:	781b      	ldrb	r3, [r3, #0]
 800763c:	2b03      	cmp	r3, #3
 800763e:	d120      	bne.n	8007682 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	781b      	ldrb	r3, [r3, #0]
 8007644:	1e9a      	subs	r2, r3, #2
 8007646:	88fb      	ldrh	r3, [r7, #6]
 8007648:	4293      	cmp	r3, r2
 800764a:	bf28      	it	cs
 800764c:	4613      	movcs	r3, r2
 800764e:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	3302      	adds	r3, #2
 8007654:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8007656:	2300      	movs	r3, #0
 8007658:	82fb      	strh	r3, [r7, #22]
 800765a:	e00b      	b.n	8007674 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800765c:	8afb      	ldrh	r3, [r7, #22]
 800765e:	68fa      	ldr	r2, [r7, #12]
 8007660:	4413      	add	r3, r2
 8007662:	781a      	ldrb	r2, [r3, #0]
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	701a      	strb	r2, [r3, #0]
      pdest++;
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	3301      	adds	r3, #1
 800766c:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800766e:	8afb      	ldrh	r3, [r7, #22]
 8007670:	3302      	adds	r3, #2
 8007672:	82fb      	strh	r3, [r7, #22]
 8007674:	8afa      	ldrh	r2, [r7, #22]
 8007676:	8abb      	ldrh	r3, [r7, #20]
 8007678:	429a      	cmp	r2, r3
 800767a:	d3ef      	bcc.n	800765c <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	2200      	movs	r2, #0
 8007680:	701a      	strb	r2, [r3, #0]
  }
}
 8007682:	bf00      	nop
 8007684:	371c      	adds	r7, #28
 8007686:	46bd      	mov	sp, r7
 8007688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768c:	4770      	bx	lr

0800768e <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800768e:	b480      	push	{r7}
 8007690:	b085      	sub	sp, #20
 8007692:	af00      	add	r7, sp, #0
 8007694:	6078      	str	r0, [r7, #4]
 8007696:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	881a      	ldrh	r2, [r3, #0]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	781b      	ldrb	r3, [r3, #0]
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	4413      	add	r3, r2
 80076a4:	b29a      	uxth	r2, r3
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	4413      	add	r3, r2
 80076b4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80076b6:	68fb      	ldr	r3, [r7, #12]
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3714      	adds	r7, #20
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr

080076c4 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b086      	sub	sp, #24
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	60f8      	str	r0, [r7, #12]
 80076cc:	60b9      	str	r1, [r7, #8]
 80076ce:	4613      	mov	r3, r2
 80076d0:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80076d2:	2301      	movs	r3, #1
 80076d4:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	789b      	ldrb	r3, [r3, #2]
 80076da:	2b01      	cmp	r3, #1
 80076dc:	d002      	beq.n	80076e4 <USBH_CtlReq+0x20>
 80076de:	2b02      	cmp	r3, #2
 80076e0:	d00f      	beq.n	8007702 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 80076e2:	e027      	b.n	8007734 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	88fa      	ldrh	r2, [r7, #6]
 80076ee:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2201      	movs	r2, #1
 80076f4:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	2202      	movs	r2, #2
 80076fa:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80076fc:	2301      	movs	r3, #1
 80076fe:	75fb      	strb	r3, [r7, #23]
      break;
 8007700:	e018      	b.n	8007734 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8007702:	68f8      	ldr	r0, [r7, #12]
 8007704:	f000 f81c 	bl	8007740 <USBH_HandleControl>
 8007708:	4603      	mov	r3, r0
 800770a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800770c:	7dfb      	ldrb	r3, [r7, #23]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d002      	beq.n	8007718 <USBH_CtlReq+0x54>
 8007712:	7dfb      	ldrb	r3, [r7, #23]
 8007714:	2b03      	cmp	r3, #3
 8007716:	d106      	bne.n	8007726 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2201      	movs	r2, #1
 800771c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2200      	movs	r2, #0
 8007722:	761a      	strb	r2, [r3, #24]
      break;
 8007724:	e005      	b.n	8007732 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8007726:	7dfb      	ldrb	r3, [r7, #23]
 8007728:	2b02      	cmp	r3, #2
 800772a:	d102      	bne.n	8007732 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2201      	movs	r2, #1
 8007730:	709a      	strb	r2, [r3, #2]
      break;
 8007732:	bf00      	nop
  }
  return status;
 8007734:	7dfb      	ldrb	r3, [r7, #23]
}
 8007736:	4618      	mov	r0, r3
 8007738:	3718      	adds	r7, #24
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}
	...

08007740 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b086      	sub	sp, #24
 8007744:	af02      	add	r7, sp, #8
 8007746:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007748:	2301      	movs	r3, #1
 800774a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800774c:	2300      	movs	r3, #0
 800774e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	7e1b      	ldrb	r3, [r3, #24]
 8007754:	3b01      	subs	r3, #1
 8007756:	2b0a      	cmp	r3, #10
 8007758:	f200 8156 	bhi.w	8007a08 <USBH_HandleControl+0x2c8>
 800775c:	a201      	add	r2, pc, #4	; (adr r2, 8007764 <USBH_HandleControl+0x24>)
 800775e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007762:	bf00      	nop
 8007764:	08007791 	.word	0x08007791
 8007768:	080077ab 	.word	0x080077ab
 800776c:	08007815 	.word	0x08007815
 8007770:	0800783b 	.word	0x0800783b
 8007774:	08007873 	.word	0x08007873
 8007778:	0800789d 	.word	0x0800789d
 800777c:	080078ef 	.word	0x080078ef
 8007780:	08007911 	.word	0x08007911
 8007784:	0800794d 	.word	0x0800794d
 8007788:	08007973 	.word	0x08007973
 800778c:	080079b1 	.word	0x080079b1
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f103 0110 	add.w	r1, r3, #16
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	795b      	ldrb	r3, [r3, #5]
 800779a:	461a      	mov	r2, r3
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f000 f943 	bl	8007a28 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2202      	movs	r2, #2
 80077a6:	761a      	strb	r2, [r3, #24]
      break;
 80077a8:	e139      	b.n	8007a1e <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	795b      	ldrb	r3, [r3, #5]
 80077ae:	4619      	mov	r1, r3
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f000 fcc5 	bl	8008140 <USBH_LL_GetURBState>
 80077b6:	4603      	mov	r3, r0
 80077b8:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80077ba:	7bbb      	ldrb	r3, [r7, #14]
 80077bc:	2b01      	cmp	r3, #1
 80077be:	d11e      	bne.n	80077fe <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	7c1b      	ldrb	r3, [r3, #16]
 80077c4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80077c8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	8adb      	ldrh	r3, [r3, #22]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d00a      	beq.n	80077e8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80077d2:	7b7b      	ldrb	r3, [r7, #13]
 80077d4:	2b80      	cmp	r3, #128	; 0x80
 80077d6:	d103      	bne.n	80077e0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2203      	movs	r2, #3
 80077dc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80077de:	e115      	b.n	8007a0c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2205      	movs	r2, #5
 80077e4:	761a      	strb	r2, [r3, #24]
      break;
 80077e6:	e111      	b.n	8007a0c <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 80077e8:	7b7b      	ldrb	r3, [r7, #13]
 80077ea:	2b80      	cmp	r3, #128	; 0x80
 80077ec:	d103      	bne.n	80077f6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2209      	movs	r2, #9
 80077f2:	761a      	strb	r2, [r3, #24]
      break;
 80077f4:	e10a      	b.n	8007a0c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2207      	movs	r2, #7
 80077fa:	761a      	strb	r2, [r3, #24]
      break;
 80077fc:	e106      	b.n	8007a0c <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80077fe:	7bbb      	ldrb	r3, [r7, #14]
 8007800:	2b04      	cmp	r3, #4
 8007802:	d003      	beq.n	800780c <USBH_HandleControl+0xcc>
 8007804:	7bbb      	ldrb	r3, [r7, #14]
 8007806:	2b02      	cmp	r3, #2
 8007808:	f040 8100 	bne.w	8007a0c <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	220b      	movs	r2, #11
 8007810:	761a      	strb	r2, [r3, #24]
      break;
 8007812:	e0fb      	b.n	8007a0c <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800781a:	b29a      	uxth	r2, r3
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6899      	ldr	r1, [r3, #8]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	899a      	ldrh	r2, [r3, #12]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	791b      	ldrb	r3, [r3, #4]
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f000 f93a 	bl	8007aa6 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2204      	movs	r2, #4
 8007836:	761a      	strb	r2, [r3, #24]
      break;
 8007838:	e0f1      	b.n	8007a1e <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	791b      	ldrb	r3, [r3, #4]
 800783e:	4619      	mov	r1, r3
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f000 fc7d 	bl	8008140 <USBH_LL_GetURBState>
 8007846:	4603      	mov	r3, r0
 8007848:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800784a:	7bbb      	ldrb	r3, [r7, #14]
 800784c:	2b01      	cmp	r3, #1
 800784e:	d102      	bne.n	8007856 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2209      	movs	r2, #9
 8007854:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8007856:	7bbb      	ldrb	r3, [r7, #14]
 8007858:	2b05      	cmp	r3, #5
 800785a:	d102      	bne.n	8007862 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800785c:	2303      	movs	r3, #3
 800785e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007860:	e0d6      	b.n	8007a10 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8007862:	7bbb      	ldrb	r3, [r7, #14]
 8007864:	2b04      	cmp	r3, #4
 8007866:	f040 80d3 	bne.w	8007a10 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	220b      	movs	r2, #11
 800786e:	761a      	strb	r2, [r3, #24]
      break;
 8007870:	e0ce      	b.n	8007a10 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6899      	ldr	r1, [r3, #8]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	899a      	ldrh	r2, [r3, #12]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	795b      	ldrb	r3, [r3, #5]
 800787e:	2001      	movs	r0, #1
 8007880:	9000      	str	r0, [sp, #0]
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f000 f8ea 	bl	8007a5c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800788e:	b29a      	uxth	r2, r3
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2206      	movs	r2, #6
 8007898:	761a      	strb	r2, [r3, #24]
      break;
 800789a:	e0c0      	b.n	8007a1e <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	795b      	ldrb	r3, [r3, #5]
 80078a0:	4619      	mov	r1, r3
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 fc4c 	bl	8008140 <USBH_LL_GetURBState>
 80078a8:	4603      	mov	r3, r0
 80078aa:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80078ac:	7bbb      	ldrb	r3, [r7, #14]
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d103      	bne.n	80078ba <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2207      	movs	r2, #7
 80078b6:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80078b8:	e0ac      	b.n	8007a14 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 80078ba:	7bbb      	ldrb	r3, [r7, #14]
 80078bc:	2b05      	cmp	r3, #5
 80078be:	d105      	bne.n	80078cc <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	220c      	movs	r2, #12
 80078c4:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80078c6:	2303      	movs	r3, #3
 80078c8:	73fb      	strb	r3, [r7, #15]
      break;
 80078ca:	e0a3      	b.n	8007a14 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 80078cc:	7bbb      	ldrb	r3, [r7, #14]
 80078ce:	2b02      	cmp	r3, #2
 80078d0:	d103      	bne.n	80078da <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2205      	movs	r2, #5
 80078d6:	761a      	strb	r2, [r3, #24]
      break;
 80078d8:	e09c      	b.n	8007a14 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 80078da:	7bbb      	ldrb	r3, [r7, #14]
 80078dc:	2b04      	cmp	r3, #4
 80078de:	f040 8099 	bne.w	8007a14 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	220b      	movs	r2, #11
 80078e6:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80078e8:	2302      	movs	r3, #2
 80078ea:	73fb      	strb	r3, [r7, #15]
      break;
 80078ec:	e092      	b.n	8007a14 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	791b      	ldrb	r3, [r3, #4]
 80078f2:	2200      	movs	r2, #0
 80078f4:	2100      	movs	r1, #0
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 f8d5 	bl	8007aa6 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007902:	b29a      	uxth	r2, r3
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2208      	movs	r2, #8
 800790c:	761a      	strb	r2, [r3, #24]

      break;
 800790e:	e086      	b.n	8007a1e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	791b      	ldrb	r3, [r3, #4]
 8007914:	4619      	mov	r1, r3
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f000 fc12 	bl	8008140 <USBH_LL_GetURBState>
 800791c:	4603      	mov	r3, r0
 800791e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007920:	7bbb      	ldrb	r3, [r7, #14]
 8007922:	2b01      	cmp	r3, #1
 8007924:	d105      	bne.n	8007932 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	220d      	movs	r2, #13
 800792a:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800792c:	2300      	movs	r3, #0
 800792e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007930:	e072      	b.n	8007a18 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8007932:	7bbb      	ldrb	r3, [r7, #14]
 8007934:	2b04      	cmp	r3, #4
 8007936:	d103      	bne.n	8007940 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	220b      	movs	r2, #11
 800793c:	761a      	strb	r2, [r3, #24]
      break;
 800793e:	e06b      	b.n	8007a18 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8007940:	7bbb      	ldrb	r3, [r7, #14]
 8007942:	2b05      	cmp	r3, #5
 8007944:	d168      	bne.n	8007a18 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8007946:	2303      	movs	r3, #3
 8007948:	73fb      	strb	r3, [r7, #15]
      break;
 800794a:	e065      	b.n	8007a18 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	795b      	ldrb	r3, [r3, #5]
 8007950:	2201      	movs	r2, #1
 8007952:	9200      	str	r2, [sp, #0]
 8007954:	2200      	movs	r2, #0
 8007956:	2100      	movs	r1, #0
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f000 f87f 	bl	8007a5c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007964:	b29a      	uxth	r2, r3
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	220a      	movs	r2, #10
 800796e:	761a      	strb	r2, [r3, #24]
      break;
 8007970:	e055      	b.n	8007a1e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	795b      	ldrb	r3, [r3, #5]
 8007976:	4619      	mov	r1, r3
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f000 fbe1 	bl	8008140 <USBH_LL_GetURBState>
 800797e:	4603      	mov	r3, r0
 8007980:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8007982:	7bbb      	ldrb	r3, [r7, #14]
 8007984:	2b01      	cmp	r3, #1
 8007986:	d105      	bne.n	8007994 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8007988:	2300      	movs	r3, #0
 800798a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	220d      	movs	r2, #13
 8007990:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007992:	e043      	b.n	8007a1c <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007994:	7bbb      	ldrb	r3, [r7, #14]
 8007996:	2b02      	cmp	r3, #2
 8007998:	d103      	bne.n	80079a2 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2209      	movs	r2, #9
 800799e:	761a      	strb	r2, [r3, #24]
      break;
 80079a0:	e03c      	b.n	8007a1c <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 80079a2:	7bbb      	ldrb	r3, [r7, #14]
 80079a4:	2b04      	cmp	r3, #4
 80079a6:	d139      	bne.n	8007a1c <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	220b      	movs	r2, #11
 80079ac:	761a      	strb	r2, [r3, #24]
      break;
 80079ae:	e035      	b.n	8007a1c <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	7e5b      	ldrb	r3, [r3, #25]
 80079b4:	3301      	adds	r3, #1
 80079b6:	b2da      	uxtb	r2, r3
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	765a      	strb	r2, [r3, #25]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	7e5b      	ldrb	r3, [r3, #25]
 80079c0:	2b02      	cmp	r3, #2
 80079c2:	d806      	bhi.n	80079d2 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2201      	movs	r2, #1
 80079c8:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2201      	movs	r2, #1
 80079ce:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80079d0:	e025      	b.n	8007a1e <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80079d8:	2106      	movs	r1, #6
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2200      	movs	r2, #0
 80079e2:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	795b      	ldrb	r3, [r3, #5]
 80079e8:	4619      	mov	r1, r3
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f000 f90c 	bl	8007c08 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	791b      	ldrb	r3, [r3, #4]
 80079f4:	4619      	mov	r1, r3
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 f906 	bl	8007c08 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2200      	movs	r2, #0
 8007a00:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007a02:	2302      	movs	r3, #2
 8007a04:	73fb      	strb	r3, [r7, #15]
      break;
 8007a06:	e00a      	b.n	8007a1e <USBH_HandleControl+0x2de>

    default:
      break;
 8007a08:	bf00      	nop
 8007a0a:	e008      	b.n	8007a1e <USBH_HandleControl+0x2de>
      break;
 8007a0c:	bf00      	nop
 8007a0e:	e006      	b.n	8007a1e <USBH_HandleControl+0x2de>
      break;
 8007a10:	bf00      	nop
 8007a12:	e004      	b.n	8007a1e <USBH_HandleControl+0x2de>
      break;
 8007a14:	bf00      	nop
 8007a16:	e002      	b.n	8007a1e <USBH_HandleControl+0x2de>
      break;
 8007a18:	bf00      	nop
 8007a1a:	e000      	b.n	8007a1e <USBH_HandleControl+0x2de>
      break;
 8007a1c:	bf00      	nop
  }

  return status;
 8007a1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3710      	adds	r7, #16
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}

08007a28 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b088      	sub	sp, #32
 8007a2c:	af04      	add	r7, sp, #16
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	4613      	mov	r3, r2
 8007a34:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007a36:	79f9      	ldrb	r1, [r7, #7]
 8007a38:	2300      	movs	r3, #0
 8007a3a:	9303      	str	r3, [sp, #12]
 8007a3c:	2308      	movs	r3, #8
 8007a3e:	9302      	str	r3, [sp, #8]
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	9301      	str	r3, [sp, #4]
 8007a44:	2300      	movs	r3, #0
 8007a46:	9300      	str	r3, [sp, #0]
 8007a48:	2300      	movs	r3, #0
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	68f8      	ldr	r0, [r7, #12]
 8007a4e:	f000 fb46 	bl	80080de <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8007a52:	2300      	movs	r3, #0
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3710      	adds	r7, #16
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b088      	sub	sp, #32
 8007a60:	af04      	add	r7, sp, #16
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	4611      	mov	r1, r2
 8007a68:	461a      	mov	r2, r3
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	80fb      	strh	r3, [r7, #6]
 8007a6e:	4613      	mov	r3, r2
 8007a70:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d001      	beq.n	8007a80 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007a80:	7979      	ldrb	r1, [r7, #5]
 8007a82:	7e3b      	ldrb	r3, [r7, #24]
 8007a84:	9303      	str	r3, [sp, #12]
 8007a86:	88fb      	ldrh	r3, [r7, #6]
 8007a88:	9302      	str	r3, [sp, #8]
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	9301      	str	r3, [sp, #4]
 8007a8e:	2301      	movs	r3, #1
 8007a90:	9300      	str	r3, [sp, #0]
 8007a92:	2300      	movs	r3, #0
 8007a94:	2200      	movs	r2, #0
 8007a96:	68f8      	ldr	r0, [r7, #12]
 8007a98:	f000 fb21 	bl	80080de <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007a9c:	2300      	movs	r3, #0
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3710      	adds	r7, #16
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}

08007aa6 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8007aa6:	b580      	push	{r7, lr}
 8007aa8:	b088      	sub	sp, #32
 8007aaa:	af04      	add	r7, sp, #16
 8007aac:	60f8      	str	r0, [r7, #12]
 8007aae:	60b9      	str	r1, [r7, #8]
 8007ab0:	4611      	mov	r1, r2
 8007ab2:	461a      	mov	r2, r3
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	80fb      	strh	r3, [r7, #6]
 8007ab8:	4613      	mov	r3, r2
 8007aba:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007abc:	7979      	ldrb	r1, [r7, #5]
 8007abe:	2300      	movs	r3, #0
 8007ac0:	9303      	str	r3, [sp, #12]
 8007ac2:	88fb      	ldrh	r3, [r7, #6]
 8007ac4:	9302      	str	r3, [sp, #8]
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	9301      	str	r3, [sp, #4]
 8007aca:	2301      	movs	r3, #1
 8007acc:	9300      	str	r3, [sp, #0]
 8007ace:	2300      	movs	r3, #0
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	68f8      	ldr	r0, [r7, #12]
 8007ad4:	f000 fb03 	bl	80080de <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007ad8:	2300      	movs	r3, #0

}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3710      	adds	r7, #16
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}

08007ae2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8007ae2:	b580      	push	{r7, lr}
 8007ae4:	b088      	sub	sp, #32
 8007ae6:	af04      	add	r7, sp, #16
 8007ae8:	60f8      	str	r0, [r7, #12]
 8007aea:	60b9      	str	r1, [r7, #8]
 8007aec:	4611      	mov	r1, r2
 8007aee:	461a      	mov	r2, r3
 8007af0:	460b      	mov	r3, r1
 8007af2:	80fb      	strh	r3, [r7, #6]
 8007af4:	4613      	mov	r3, r2
 8007af6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d001      	beq.n	8007b06 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8007b02:	2300      	movs	r3, #0
 8007b04:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007b06:	7979      	ldrb	r1, [r7, #5]
 8007b08:	7e3b      	ldrb	r3, [r7, #24]
 8007b0a:	9303      	str	r3, [sp, #12]
 8007b0c:	88fb      	ldrh	r3, [r7, #6]
 8007b0e:	9302      	str	r3, [sp, #8]
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	9301      	str	r3, [sp, #4]
 8007b14:	2301      	movs	r3, #1
 8007b16:	9300      	str	r3, [sp, #0]
 8007b18:	2302      	movs	r3, #2
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	68f8      	ldr	r0, [r7, #12]
 8007b1e:	f000 fade 	bl	80080de <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8007b22:	2300      	movs	r3, #0
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3710      	adds	r7, #16
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}

08007b2c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b088      	sub	sp, #32
 8007b30:	af04      	add	r7, sp, #16
 8007b32:	60f8      	str	r0, [r7, #12]
 8007b34:	60b9      	str	r1, [r7, #8]
 8007b36:	4611      	mov	r1, r2
 8007b38:	461a      	mov	r2, r3
 8007b3a:	460b      	mov	r3, r1
 8007b3c:	80fb      	strh	r3, [r7, #6]
 8007b3e:	4613      	mov	r3, r2
 8007b40:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007b42:	7979      	ldrb	r1, [r7, #5]
 8007b44:	2300      	movs	r3, #0
 8007b46:	9303      	str	r3, [sp, #12]
 8007b48:	88fb      	ldrh	r3, [r7, #6]
 8007b4a:	9302      	str	r3, [sp, #8]
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	9301      	str	r3, [sp, #4]
 8007b50:	2301      	movs	r3, #1
 8007b52:	9300      	str	r3, [sp, #0]
 8007b54:	2302      	movs	r3, #2
 8007b56:	2201      	movs	r2, #1
 8007b58:	68f8      	ldr	r0, [r7, #12]
 8007b5a:	f000 fac0 	bl	80080de <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007b5e:	2300      	movs	r3, #0
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3710      	adds	r7, #16
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}

08007b68 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b086      	sub	sp, #24
 8007b6c:	af04      	add	r7, sp, #16
 8007b6e:	6078      	str	r0, [r7, #4]
 8007b70:	4608      	mov	r0, r1
 8007b72:	4611      	mov	r1, r2
 8007b74:	461a      	mov	r2, r3
 8007b76:	4603      	mov	r3, r0
 8007b78:	70fb      	strb	r3, [r7, #3]
 8007b7a:	460b      	mov	r3, r1
 8007b7c:	70bb      	strb	r3, [r7, #2]
 8007b7e:	4613      	mov	r3, r2
 8007b80:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007b82:	7878      	ldrb	r0, [r7, #1]
 8007b84:	78ba      	ldrb	r2, [r7, #2]
 8007b86:	78f9      	ldrb	r1, [r7, #3]
 8007b88:	8b3b      	ldrh	r3, [r7, #24]
 8007b8a:	9302      	str	r3, [sp, #8]
 8007b8c:	7d3b      	ldrb	r3, [r7, #20]
 8007b8e:	9301      	str	r3, [sp, #4]
 8007b90:	7c3b      	ldrb	r3, [r7, #16]
 8007b92:	9300      	str	r3, [sp, #0]
 8007b94:	4603      	mov	r3, r0
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f000 fa53 	bl	8008042 <USBH_LL_OpenPipe>

  return USBH_OK;
 8007b9c:	2300      	movs	r3, #0
}
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	3708      	adds	r7, #8
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}

08007ba6 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8007ba6:	b580      	push	{r7, lr}
 8007ba8:	b082      	sub	sp, #8
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
 8007bae:	460b      	mov	r3, r1
 8007bb0:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8007bb2:	78fb      	ldrb	r3, [r7, #3]
 8007bb4:	4619      	mov	r1, r3
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f000 fa72 	bl	80080a0 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007bbc:	2300      	movs	r3, #0
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	3708      	adds	r7, #8
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}

08007bc6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007bc6:	b580      	push	{r7, lr}
 8007bc8:	b084      	sub	sp, #16
 8007bca:	af00      	add	r7, sp, #0
 8007bcc:	6078      	str	r0, [r7, #4]
 8007bce:	460b      	mov	r3, r1
 8007bd0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f000 f836 	bl	8007c44 <USBH_GetFreePipe>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007bdc:	89fb      	ldrh	r3, [r7, #14]
 8007bde:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d00a      	beq.n	8007bfc <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8007be6:	78fa      	ldrb	r2, [r7, #3]
 8007be8:	89fb      	ldrh	r3, [r7, #14]
 8007bea:	f003 030f 	and.w	r3, r3, #15
 8007bee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007bf2:	6879      	ldr	r1, [r7, #4]
 8007bf4:	33e0      	adds	r3, #224	; 0xe0
 8007bf6:	009b      	lsls	r3, r3, #2
 8007bf8:	440b      	add	r3, r1
 8007bfa:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007bfc:	89fb      	ldrh	r3, [r7, #14]
 8007bfe:	b2db      	uxtb	r3, r3
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3710      	adds	r7, #16
 8007c04:	46bd      	mov	sp, r7
 8007c06:	bd80      	pop	{r7, pc}

08007c08 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b083      	sub	sp, #12
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	460b      	mov	r3, r1
 8007c12:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8007c14:	78fb      	ldrb	r3, [r7, #3]
 8007c16:	2b0f      	cmp	r3, #15
 8007c18:	d80d      	bhi.n	8007c36 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007c1a:	78fb      	ldrb	r3, [r7, #3]
 8007c1c:	687a      	ldr	r2, [r7, #4]
 8007c1e:	33e0      	adds	r3, #224	; 0xe0
 8007c20:	009b      	lsls	r3, r3, #2
 8007c22:	4413      	add	r3, r2
 8007c24:	685a      	ldr	r2, [r3, #4]
 8007c26:	78fb      	ldrb	r3, [r7, #3]
 8007c28:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007c2c:	6879      	ldr	r1, [r7, #4]
 8007c2e:	33e0      	adds	r3, #224	; 0xe0
 8007c30:	009b      	lsls	r3, r3, #2
 8007c32:	440b      	add	r3, r1
 8007c34:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8007c36:	2300      	movs	r3, #0
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	370c      	adds	r7, #12
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr

08007c44 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b085      	sub	sp, #20
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8007c50:	2300      	movs	r3, #0
 8007c52:	73fb      	strb	r3, [r7, #15]
 8007c54:	e00f      	b.n	8007c76 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8007c56:	7bfb      	ldrb	r3, [r7, #15]
 8007c58:	687a      	ldr	r2, [r7, #4]
 8007c5a:	33e0      	adds	r3, #224	; 0xe0
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	4413      	add	r3, r2
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d102      	bne.n	8007c70 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8007c6a:	7bfb      	ldrb	r3, [r7, #15]
 8007c6c:	b29b      	uxth	r3, r3
 8007c6e:	e007      	b.n	8007c80 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8007c70:	7bfb      	ldrb	r3, [r7, #15]
 8007c72:	3301      	adds	r3, #1
 8007c74:	73fb      	strb	r3, [r7, #15]
 8007c76:	7bfb      	ldrb	r3, [r7, #15]
 8007c78:	2b0f      	cmp	r3, #15
 8007c7a:	d9ec      	bls.n	8007c56 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8007c7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	3714      	adds	r7, #20
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr

08007c8c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007c90:	2201      	movs	r2, #1
 8007c92:	490e      	ldr	r1, [pc, #56]	; (8007ccc <MX_USB_HOST_Init+0x40>)
 8007c94:	480e      	ldr	r0, [pc, #56]	; (8007cd0 <MX_USB_HOST_Init+0x44>)
 8007c96:	f7fe fba5 	bl	80063e4 <USBH_Init>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d001      	beq.n	8007ca4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007ca0:	f7f8 fe6a 	bl	8000978 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8007ca4:	490b      	ldr	r1, [pc, #44]	; (8007cd4 <MX_USB_HOST_Init+0x48>)
 8007ca6:	480a      	ldr	r0, [pc, #40]	; (8007cd0 <MX_USB_HOST_Init+0x44>)
 8007ca8:	f7fe fc2a 	bl	8006500 <USBH_RegisterClass>
 8007cac:	4603      	mov	r3, r0
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d001      	beq.n	8007cb6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8007cb2:	f7f8 fe61 	bl	8000978 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8007cb6:	4806      	ldr	r0, [pc, #24]	; (8007cd0 <MX_USB_HOST_Init+0x44>)
 8007cb8:	f7fe fcae 	bl	8006618 <USBH_Start>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d001      	beq.n	8007cc6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8007cc2:	f7f8 fe59 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8007cc6:	bf00      	nop
 8007cc8:	bd80      	pop	{r7, pc}
 8007cca:	bf00      	nop
 8007ccc:	08007ced 	.word	0x08007ced
 8007cd0:	200001d8 	.word	0x200001d8
 8007cd4:	2000000c 	.word	0x2000000c

08007cd8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007cdc:	4802      	ldr	r0, [pc, #8]	; (8007ce8 <MX_USB_HOST_Process+0x10>)
 8007cde:	f7fe fcab 	bl	8006638 <USBH_Process>
}
 8007ce2:	bf00      	nop
 8007ce4:	bd80      	pop	{r7, pc}
 8007ce6:	bf00      	nop
 8007ce8:	200001d8 	.word	0x200001d8

08007cec <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b083      	sub	sp, #12
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	460b      	mov	r3, r1
 8007cf6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007cf8:	78fb      	ldrb	r3, [r7, #3]
 8007cfa:	3b01      	subs	r3, #1
 8007cfc:	2b04      	cmp	r3, #4
 8007cfe:	d819      	bhi.n	8007d34 <USBH_UserProcess+0x48>
 8007d00:	a201      	add	r2, pc, #4	; (adr r2, 8007d08 <USBH_UserProcess+0x1c>)
 8007d02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d06:	bf00      	nop
 8007d08:	08007d35 	.word	0x08007d35
 8007d0c:	08007d25 	.word	0x08007d25
 8007d10:	08007d35 	.word	0x08007d35
 8007d14:	08007d2d 	.word	0x08007d2d
 8007d18:	08007d1d 	.word	0x08007d1d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007d1c:	4b09      	ldr	r3, [pc, #36]	; (8007d44 <USBH_UserProcess+0x58>)
 8007d1e:	2203      	movs	r2, #3
 8007d20:	701a      	strb	r2, [r3, #0]
  break;
 8007d22:	e008      	b.n	8007d36 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8007d24:	4b07      	ldr	r3, [pc, #28]	; (8007d44 <USBH_UserProcess+0x58>)
 8007d26:	2202      	movs	r2, #2
 8007d28:	701a      	strb	r2, [r3, #0]
  break;
 8007d2a:	e004      	b.n	8007d36 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8007d2c:	4b05      	ldr	r3, [pc, #20]	; (8007d44 <USBH_UserProcess+0x58>)
 8007d2e:	2201      	movs	r2, #1
 8007d30:	701a      	strb	r2, [r3, #0]
  break;
 8007d32:	e000      	b.n	8007d36 <USBH_UserProcess+0x4a>

  default:
  break;
 8007d34:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8007d36:	bf00      	nop
 8007d38:	370c      	adds	r7, #12
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr
 8007d42:	bf00      	nop
 8007d44:	200005b0 	.word	0x200005b0

08007d48 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b08a      	sub	sp, #40	; 0x28
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007d50:	f107 0314 	add.w	r3, r7, #20
 8007d54:	2200      	movs	r2, #0
 8007d56:	601a      	str	r2, [r3, #0]
 8007d58:	605a      	str	r2, [r3, #4]
 8007d5a:	609a      	str	r2, [r3, #8]
 8007d5c:	60da      	str	r2, [r3, #12]
 8007d5e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007d68:	d147      	bne.n	8007dfa <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	613b      	str	r3, [r7, #16]
 8007d6e:	4b25      	ldr	r3, [pc, #148]	; (8007e04 <HAL_HCD_MspInit+0xbc>)
 8007d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d72:	4a24      	ldr	r2, [pc, #144]	; (8007e04 <HAL_HCD_MspInit+0xbc>)
 8007d74:	f043 0301 	orr.w	r3, r3, #1
 8007d78:	6313      	str	r3, [r2, #48]	; 0x30
 8007d7a:	4b22      	ldr	r3, [pc, #136]	; (8007e04 <HAL_HCD_MspInit+0xbc>)
 8007d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d7e:	f003 0301 	and.w	r3, r3, #1
 8007d82:	613b      	str	r3, [r7, #16]
 8007d84:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8007d86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007d8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d90:	2300      	movs	r3, #0
 8007d92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8007d94:	f107 0314 	add.w	r3, r7, #20
 8007d98:	4619      	mov	r1, r3
 8007d9a:	481b      	ldr	r0, [pc, #108]	; (8007e08 <HAL_HCD_MspInit+0xc0>)
 8007d9c:	f7f9 f9c0 	bl	8001120 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8007da0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007da4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007da6:	2302      	movs	r3, #2
 8007da8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007daa:	2300      	movs	r3, #0
 8007dac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007dae:	2300      	movs	r3, #0
 8007db0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007db2:	230a      	movs	r3, #10
 8007db4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007db6:	f107 0314 	add.w	r3, r7, #20
 8007dba:	4619      	mov	r1, r3
 8007dbc:	4812      	ldr	r0, [pc, #72]	; (8007e08 <HAL_HCD_MspInit+0xc0>)
 8007dbe:	f7f9 f9af 	bl	8001120 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007dc2:	4b10      	ldr	r3, [pc, #64]	; (8007e04 <HAL_HCD_MspInit+0xbc>)
 8007dc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dc6:	4a0f      	ldr	r2, [pc, #60]	; (8007e04 <HAL_HCD_MspInit+0xbc>)
 8007dc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007dcc:	6353      	str	r3, [r2, #52]	; 0x34
 8007dce:	2300      	movs	r3, #0
 8007dd0:	60fb      	str	r3, [r7, #12]
 8007dd2:	4b0c      	ldr	r3, [pc, #48]	; (8007e04 <HAL_HCD_MspInit+0xbc>)
 8007dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dd6:	4a0b      	ldr	r2, [pc, #44]	; (8007e04 <HAL_HCD_MspInit+0xbc>)
 8007dd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007ddc:	6453      	str	r3, [r2, #68]	; 0x44
 8007dde:	4b09      	ldr	r3, [pc, #36]	; (8007e04 <HAL_HCD_MspInit+0xbc>)
 8007de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007de2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007de6:	60fb      	str	r3, [r7, #12]
 8007de8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007dea:	2200      	movs	r2, #0
 8007dec:	2100      	movs	r1, #0
 8007dee:	2043      	movs	r0, #67	; 0x43
 8007df0:	f7f9 f95f 	bl	80010b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007df4:	2043      	movs	r0, #67	; 0x43
 8007df6:	f7f9 f978 	bl	80010ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007dfa:	bf00      	nop
 8007dfc:	3728      	adds	r7, #40	; 0x28
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	40023800 	.word	0x40023800
 8007e08:	40020000 	.word	0x40020000

08007e0c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b082      	sub	sp, #8
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f7fe ffeb 	bl	8006df6 <USBH_LL_IncTimer>
}
 8007e20:	bf00      	nop
 8007e22:	3708      	adds	r7, #8
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}

08007e28 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007e36:	4618      	mov	r0, r3
 8007e38:	f7ff f823 	bl	8006e82 <USBH_LL_Connect>
}
 8007e3c:	bf00      	nop
 8007e3e:	3708      	adds	r7, #8
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bd80      	pop	{r7, pc}

08007e44 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b082      	sub	sp, #8
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007e52:	4618      	mov	r0, r3
 8007e54:	f7ff f82c 	bl	8006eb0 <USBH_LL_Disconnect>
}
 8007e58:	bf00      	nop
 8007e5a:	3708      	adds	r7, #8
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}

08007e60 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b083      	sub	sp, #12
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	460b      	mov	r3, r1
 8007e6a:	70fb      	strb	r3, [r7, #3]
 8007e6c:	4613      	mov	r3, r2
 8007e6e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8007e70:	bf00      	nop
 8007e72:	370c      	adds	r7, #12
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr

08007e7c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b082      	sub	sp, #8
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	f7fe ffdd 	bl	8006e4a <USBH_LL_PortEnabled>
}
 8007e90:	bf00      	nop
 8007e92:	3708      	adds	r7, #8
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}

08007e98 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b082      	sub	sp, #8
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	f7fe ffdd 	bl	8006e66 <USBH_LL_PortDisabled>
}
 8007eac:	bf00      	nop
 8007eae:	3708      	adds	r7, #8
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b082      	sub	sp, #8
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d12a      	bne.n	8007f1c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8007ec6:	4a18      	ldr	r2, [pc, #96]	; (8007f28 <USBH_LL_Init+0x74>)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	4a15      	ldr	r2, [pc, #84]	; (8007f28 <USBH_LL_Init+0x74>)
 8007ed2:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007ed6:	4b14      	ldr	r3, [pc, #80]	; (8007f28 <USBH_LL_Init+0x74>)
 8007ed8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007edc:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007ede:	4b12      	ldr	r3, [pc, #72]	; (8007f28 <USBH_LL_Init+0x74>)
 8007ee0:	2208      	movs	r2, #8
 8007ee2:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8007ee4:	4b10      	ldr	r3, [pc, #64]	; (8007f28 <USBH_LL_Init+0x74>)
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007eea:	4b0f      	ldr	r3, [pc, #60]	; (8007f28 <USBH_LL_Init+0x74>)
 8007eec:	2200      	movs	r2, #0
 8007eee:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007ef0:	4b0d      	ldr	r3, [pc, #52]	; (8007f28 <USBH_LL_Init+0x74>)
 8007ef2:	2202      	movs	r2, #2
 8007ef4:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007ef6:	4b0c      	ldr	r3, [pc, #48]	; (8007f28 <USBH_LL_Init+0x74>)
 8007ef8:	2200      	movs	r2, #0
 8007efa:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007efc:	480a      	ldr	r0, [pc, #40]	; (8007f28 <USBH_LL_Init+0x74>)
 8007efe:	f7f9 fade 	bl	80014be <HAL_HCD_Init>
 8007f02:	4603      	mov	r3, r0
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d001      	beq.n	8007f0c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007f08:	f7f8 fd36 	bl	8000978 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007f0c:	4806      	ldr	r0, [pc, #24]	; (8007f28 <USBH_LL_Init+0x74>)
 8007f0e:	f7f9 fec2 	bl	8001c96 <HAL_HCD_GetCurrentFrame>
 8007f12:	4603      	mov	r3, r0
 8007f14:	4619      	mov	r1, r3
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f7fe ff5e 	bl	8006dd8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007f1c:	2300      	movs	r3, #0
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	3708      	adds	r7, #8
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}
 8007f26:	bf00      	nop
 8007f28:	200005b4 	.word	0x200005b4

08007f2c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b084      	sub	sp, #16
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f34:	2300      	movs	r3, #0
 8007f36:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007f38:	2300      	movs	r3, #0
 8007f3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007f42:	4618      	mov	r0, r3
 8007f44:	f7f9 fe31 	bl	8001baa <HAL_HCD_Start>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007f4c:	7bfb      	ldrb	r3, [r7, #15]
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f000 f95c 	bl	800820c <USBH_Get_USB_Status>
 8007f54:	4603      	mov	r3, r0
 8007f56:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007f58:	7bbb      	ldrb	r3, [r7, #14]
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3710      	adds	r7, #16
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}

08007f62 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8007f62:	b580      	push	{r7, lr}
 8007f64:	b084      	sub	sp, #16
 8007f66:	af00      	add	r7, sp, #0
 8007f68:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007f78:	4618      	mov	r0, r3
 8007f7a:	f7f9 fe39 	bl	8001bf0 <HAL_HCD_Stop>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007f82:	7bfb      	ldrb	r3, [r7, #15]
 8007f84:	4618      	mov	r0, r3
 8007f86:	f000 f941 	bl	800820c <USBH_Get_USB_Status>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007f8e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3710      	adds	r7, #16
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}

08007f98 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b084      	sub	sp, #16
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007faa:	4618      	mov	r0, r3
 8007fac:	f7f9 fe81 	bl	8001cb2 <HAL_HCD_GetCurrentSpeed>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	2b02      	cmp	r3, #2
 8007fb4:	d00c      	beq.n	8007fd0 <USBH_LL_GetSpeed+0x38>
 8007fb6:	2b02      	cmp	r3, #2
 8007fb8:	d80d      	bhi.n	8007fd6 <USBH_LL_GetSpeed+0x3e>
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d002      	beq.n	8007fc4 <USBH_LL_GetSpeed+0x2c>
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d003      	beq.n	8007fca <USBH_LL_GetSpeed+0x32>
 8007fc2:	e008      	b.n	8007fd6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	73fb      	strb	r3, [r7, #15]
    break;
 8007fc8:	e008      	b.n	8007fdc <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8007fca:	2301      	movs	r3, #1
 8007fcc:	73fb      	strb	r3, [r7, #15]
    break;
 8007fce:	e005      	b.n	8007fdc <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007fd0:	2302      	movs	r3, #2
 8007fd2:	73fb      	strb	r3, [r7, #15]
    break;
 8007fd4:	e002      	b.n	8007fdc <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	73fb      	strb	r3, [r7, #15]
    break;
 8007fda:	bf00      	nop
  }
  return  speed;
 8007fdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3710      	adds	r7, #16
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}

08007fe6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8007fe6:	b580      	push	{r7, lr}
 8007fe8:	b084      	sub	sp, #16
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	f7f9 fe14 	bl	8001c2a <HAL_HCD_ResetPort>
 8008002:	4603      	mov	r3, r0
 8008004:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008006:	7bfb      	ldrb	r3, [r7, #15]
 8008008:	4618      	mov	r0, r3
 800800a:	f000 f8ff 	bl	800820c <USBH_Get_USB_Status>
 800800e:	4603      	mov	r3, r0
 8008010:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008012:	7bbb      	ldrb	r3, [r7, #14]
}
 8008014:	4618      	mov	r0, r3
 8008016:	3710      	adds	r7, #16
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}

0800801c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b082      	sub	sp, #8
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
 8008024:	460b      	mov	r3, r1
 8008026:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800802e:	78fa      	ldrb	r2, [r7, #3]
 8008030:	4611      	mov	r1, r2
 8008032:	4618      	mov	r0, r3
 8008034:	f7f9 fe1b 	bl	8001c6e <HAL_HCD_HC_GetXferCount>
 8008038:	4603      	mov	r3, r0
}
 800803a:	4618      	mov	r0, r3
 800803c:	3708      	adds	r7, #8
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}

08008042 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008042:	b590      	push	{r4, r7, lr}
 8008044:	b089      	sub	sp, #36	; 0x24
 8008046:	af04      	add	r7, sp, #16
 8008048:	6078      	str	r0, [r7, #4]
 800804a:	4608      	mov	r0, r1
 800804c:	4611      	mov	r1, r2
 800804e:	461a      	mov	r2, r3
 8008050:	4603      	mov	r3, r0
 8008052:	70fb      	strb	r3, [r7, #3]
 8008054:	460b      	mov	r3, r1
 8008056:	70bb      	strb	r3, [r7, #2]
 8008058:	4613      	mov	r3, r2
 800805a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800805c:	2300      	movs	r3, #0
 800805e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008060:	2300      	movs	r3, #0
 8008062:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800806a:	787c      	ldrb	r4, [r7, #1]
 800806c:	78ba      	ldrb	r2, [r7, #2]
 800806e:	78f9      	ldrb	r1, [r7, #3]
 8008070:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008072:	9302      	str	r3, [sp, #8]
 8008074:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008078:	9301      	str	r3, [sp, #4]
 800807a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800807e:	9300      	str	r3, [sp, #0]
 8008080:	4623      	mov	r3, r4
 8008082:	f7f9 fa7e 	bl	8001582 <HAL_HCD_HC_Init>
 8008086:	4603      	mov	r3, r0
 8008088:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800808a:	7bfb      	ldrb	r3, [r7, #15]
 800808c:	4618      	mov	r0, r3
 800808e:	f000 f8bd 	bl	800820c <USBH_Get_USB_Status>
 8008092:	4603      	mov	r3, r0
 8008094:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008096:	7bbb      	ldrb	r3, [r7, #14]
}
 8008098:	4618      	mov	r0, r3
 800809a:	3714      	adds	r7, #20
 800809c:	46bd      	mov	sp, r7
 800809e:	bd90      	pop	{r4, r7, pc}

080080a0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b084      	sub	sp, #16
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	460b      	mov	r3, r1
 80080aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80080ac:	2300      	movs	r3, #0
 80080ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80080b0:	2300      	movs	r3, #0
 80080b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80080ba:	78fa      	ldrb	r2, [r7, #3]
 80080bc:	4611      	mov	r1, r2
 80080be:	4618      	mov	r0, r3
 80080c0:	f7f9 faee 	bl	80016a0 <HAL_HCD_HC_Halt>
 80080c4:	4603      	mov	r3, r0
 80080c6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80080c8:	7bfb      	ldrb	r3, [r7, #15]
 80080ca:	4618      	mov	r0, r3
 80080cc:	f000 f89e 	bl	800820c <USBH_Get_USB_Status>
 80080d0:	4603      	mov	r3, r0
 80080d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80080d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	3710      	adds	r7, #16
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}

080080de <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80080de:	b590      	push	{r4, r7, lr}
 80080e0:	b089      	sub	sp, #36	; 0x24
 80080e2:	af04      	add	r7, sp, #16
 80080e4:	6078      	str	r0, [r7, #4]
 80080e6:	4608      	mov	r0, r1
 80080e8:	4611      	mov	r1, r2
 80080ea:	461a      	mov	r2, r3
 80080ec:	4603      	mov	r3, r0
 80080ee:	70fb      	strb	r3, [r7, #3]
 80080f0:	460b      	mov	r3, r1
 80080f2:	70bb      	strb	r3, [r7, #2]
 80080f4:	4613      	mov	r3, r2
 80080f6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80080f8:	2300      	movs	r3, #0
 80080fa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80080fc:	2300      	movs	r3, #0
 80080fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008106:	787c      	ldrb	r4, [r7, #1]
 8008108:	78ba      	ldrb	r2, [r7, #2]
 800810a:	78f9      	ldrb	r1, [r7, #3]
 800810c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008110:	9303      	str	r3, [sp, #12]
 8008112:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008114:	9302      	str	r3, [sp, #8]
 8008116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008118:	9301      	str	r3, [sp, #4]
 800811a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800811e:	9300      	str	r3, [sp, #0]
 8008120:	4623      	mov	r3, r4
 8008122:	f7f9 fae1 	bl	80016e8 <HAL_HCD_HC_SubmitRequest>
 8008126:	4603      	mov	r3, r0
 8008128:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800812a:	7bfb      	ldrb	r3, [r7, #15]
 800812c:	4618      	mov	r0, r3
 800812e:	f000 f86d 	bl	800820c <USBH_Get_USB_Status>
 8008132:	4603      	mov	r3, r0
 8008134:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008136:	7bbb      	ldrb	r3, [r7, #14]
}
 8008138:	4618      	mov	r0, r3
 800813a:	3714      	adds	r7, #20
 800813c:	46bd      	mov	sp, r7
 800813e:	bd90      	pop	{r4, r7, pc}

08008140 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b082      	sub	sp, #8
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	460b      	mov	r3, r1
 800814a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008152:	78fa      	ldrb	r2, [r7, #3]
 8008154:	4611      	mov	r1, r2
 8008156:	4618      	mov	r0, r3
 8008158:	f7f9 fd75 	bl	8001c46 <HAL_HCD_HC_GetURBState>
 800815c:	4603      	mov	r3, r0
}
 800815e:	4618      	mov	r0, r3
 8008160:	3708      	adds	r7, #8
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}

08008166 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8008166:	b580      	push	{r7, lr}
 8008168:	b082      	sub	sp, #8
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
 800816e:	460b      	mov	r3, r1
 8008170:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008178:	2b01      	cmp	r3, #1
 800817a:	d103      	bne.n	8008184 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800817c:	78fb      	ldrb	r3, [r7, #3]
 800817e:	4618      	mov	r0, r3
 8008180:	f000 f870 	bl	8008264 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008184:	20c8      	movs	r0, #200	; 0xc8
 8008186:	f7f8 fe95 	bl	8000eb4 <HAL_Delay>
  return USBH_OK;
 800818a:	2300      	movs	r3, #0
}
 800818c:	4618      	mov	r0, r3
 800818e:	3708      	adds	r7, #8
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}

08008194 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008194:	b480      	push	{r7}
 8008196:	b085      	sub	sp, #20
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	460b      	mov	r3, r1
 800819e:	70fb      	strb	r3, [r7, #3]
 80081a0:	4613      	mov	r3, r2
 80081a2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80081aa:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80081ac:	78fb      	ldrb	r3, [r7, #3]
 80081ae:	68fa      	ldr	r2, [r7, #12]
 80081b0:	212c      	movs	r1, #44	; 0x2c
 80081b2:	fb01 f303 	mul.w	r3, r1, r3
 80081b6:	4413      	add	r3, r2
 80081b8:	333b      	adds	r3, #59	; 0x3b
 80081ba:	781b      	ldrb	r3, [r3, #0]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d009      	beq.n	80081d4 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80081c0:	78fb      	ldrb	r3, [r7, #3]
 80081c2:	68fa      	ldr	r2, [r7, #12]
 80081c4:	212c      	movs	r1, #44	; 0x2c
 80081c6:	fb01 f303 	mul.w	r3, r1, r3
 80081ca:	4413      	add	r3, r2
 80081cc:	3354      	adds	r3, #84	; 0x54
 80081ce:	78ba      	ldrb	r2, [r7, #2]
 80081d0:	701a      	strb	r2, [r3, #0]
 80081d2:	e008      	b.n	80081e6 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80081d4:	78fb      	ldrb	r3, [r7, #3]
 80081d6:	68fa      	ldr	r2, [r7, #12]
 80081d8:	212c      	movs	r1, #44	; 0x2c
 80081da:	fb01 f303 	mul.w	r3, r1, r3
 80081de:	4413      	add	r3, r2
 80081e0:	3355      	adds	r3, #85	; 0x55
 80081e2:	78ba      	ldrb	r2, [r7, #2]
 80081e4:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80081e6:	2300      	movs	r3, #0
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3714      	adds	r7, #20
 80081ec:	46bd      	mov	sp, r7
 80081ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f2:	4770      	bx	lr

080081f4 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b082      	sub	sp, #8
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f7f8 fe59 	bl	8000eb4 <HAL_Delay>
}
 8008202:	bf00      	nop
 8008204:	3708      	adds	r7, #8
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}
	...

0800820c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800820c:	b480      	push	{r7}
 800820e:	b085      	sub	sp, #20
 8008210:	af00      	add	r7, sp, #0
 8008212:	4603      	mov	r3, r0
 8008214:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008216:	2300      	movs	r3, #0
 8008218:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800821a:	79fb      	ldrb	r3, [r7, #7]
 800821c:	2b03      	cmp	r3, #3
 800821e:	d817      	bhi.n	8008250 <USBH_Get_USB_Status+0x44>
 8008220:	a201      	add	r2, pc, #4	; (adr r2, 8008228 <USBH_Get_USB_Status+0x1c>)
 8008222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008226:	bf00      	nop
 8008228:	08008239 	.word	0x08008239
 800822c:	0800823f 	.word	0x0800823f
 8008230:	08008245 	.word	0x08008245
 8008234:	0800824b 	.word	0x0800824b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008238:	2300      	movs	r3, #0
 800823a:	73fb      	strb	r3, [r7, #15]
    break;
 800823c:	e00b      	b.n	8008256 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800823e:	2302      	movs	r3, #2
 8008240:	73fb      	strb	r3, [r7, #15]
    break;
 8008242:	e008      	b.n	8008256 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8008244:	2301      	movs	r3, #1
 8008246:	73fb      	strb	r3, [r7, #15]
    break;
 8008248:	e005      	b.n	8008256 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800824a:	2302      	movs	r3, #2
 800824c:	73fb      	strb	r3, [r7, #15]
    break;
 800824e:	e002      	b.n	8008256 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008250:	2302      	movs	r3, #2
 8008252:	73fb      	strb	r3, [r7, #15]
    break;
 8008254:	bf00      	nop
  }
  return usb_status;
 8008256:	7bfb      	ldrb	r3, [r7, #15]
}
 8008258:	4618      	mov	r0, r3
 800825a:	3714      	adds	r7, #20
 800825c:	46bd      	mov	sp, r7
 800825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008262:	4770      	bx	lr

08008264 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b084      	sub	sp, #16
 8008268:	af00      	add	r7, sp, #0
 800826a:	4603      	mov	r3, r0
 800826c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800826e:	79fb      	ldrb	r3, [r7, #7]
 8008270:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8008272:	79fb      	ldrb	r3, [r7, #7]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d102      	bne.n	800827e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8008278:	2300      	movs	r3, #0
 800827a:	73fb      	strb	r3, [r7, #15]
 800827c:	e001      	b.n	8008282 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800827e:	2301      	movs	r3, #1
 8008280:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8008282:	7bfb      	ldrb	r3, [r7, #15]
 8008284:	461a      	mov	r2, r3
 8008286:	2101      	movs	r1, #1
 8008288:	4803      	ldr	r0, [pc, #12]	; (8008298 <MX_DriverVbusFS+0x34>)
 800828a:	f7f9 f8e5 	bl	8001458 <HAL_GPIO_WritePin>
}
 800828e:	bf00      	nop
 8008290:	3710      	adds	r7, #16
 8008292:	46bd      	mov	sp, r7
 8008294:	bd80      	pop	{r7, pc}
 8008296:	bf00      	nop
 8008298:	40020800 	.word	0x40020800

0800829c <malloc>:
 800829c:	4b02      	ldr	r3, [pc, #8]	; (80082a8 <malloc+0xc>)
 800829e:	4601      	mov	r1, r0
 80082a0:	6818      	ldr	r0, [r3, #0]
 80082a2:	f000 b82b 	b.w	80082fc <_malloc_r>
 80082a6:	bf00      	nop
 80082a8:	20000078 	.word	0x20000078

080082ac <free>:
 80082ac:	4b02      	ldr	r3, [pc, #8]	; (80082b8 <free+0xc>)
 80082ae:	4601      	mov	r1, r0
 80082b0:	6818      	ldr	r0, [r3, #0]
 80082b2:	f000 b8f3 	b.w	800849c <_free_r>
 80082b6:	bf00      	nop
 80082b8:	20000078 	.word	0x20000078

080082bc <sbrk_aligned>:
 80082bc:	b570      	push	{r4, r5, r6, lr}
 80082be:	4e0e      	ldr	r6, [pc, #56]	; (80082f8 <sbrk_aligned+0x3c>)
 80082c0:	460c      	mov	r4, r1
 80082c2:	6831      	ldr	r1, [r6, #0]
 80082c4:	4605      	mov	r5, r0
 80082c6:	b911      	cbnz	r1, 80082ce <sbrk_aligned+0x12>
 80082c8:	f000 f8ac 	bl	8008424 <_sbrk_r>
 80082cc:	6030      	str	r0, [r6, #0]
 80082ce:	4621      	mov	r1, r4
 80082d0:	4628      	mov	r0, r5
 80082d2:	f000 f8a7 	bl	8008424 <_sbrk_r>
 80082d6:	1c43      	adds	r3, r0, #1
 80082d8:	d00a      	beq.n	80082f0 <sbrk_aligned+0x34>
 80082da:	1cc4      	adds	r4, r0, #3
 80082dc:	f024 0403 	bic.w	r4, r4, #3
 80082e0:	42a0      	cmp	r0, r4
 80082e2:	d007      	beq.n	80082f4 <sbrk_aligned+0x38>
 80082e4:	1a21      	subs	r1, r4, r0
 80082e6:	4628      	mov	r0, r5
 80082e8:	f000 f89c 	bl	8008424 <_sbrk_r>
 80082ec:	3001      	adds	r0, #1
 80082ee:	d101      	bne.n	80082f4 <sbrk_aligned+0x38>
 80082f0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80082f4:	4620      	mov	r0, r4
 80082f6:	bd70      	pop	{r4, r5, r6, pc}
 80082f8:	200008bc 	.word	0x200008bc

080082fc <_malloc_r>:
 80082fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008300:	1ccd      	adds	r5, r1, #3
 8008302:	f025 0503 	bic.w	r5, r5, #3
 8008306:	3508      	adds	r5, #8
 8008308:	2d0c      	cmp	r5, #12
 800830a:	bf38      	it	cc
 800830c:	250c      	movcc	r5, #12
 800830e:	2d00      	cmp	r5, #0
 8008310:	4607      	mov	r7, r0
 8008312:	db01      	blt.n	8008318 <_malloc_r+0x1c>
 8008314:	42a9      	cmp	r1, r5
 8008316:	d905      	bls.n	8008324 <_malloc_r+0x28>
 8008318:	230c      	movs	r3, #12
 800831a:	603b      	str	r3, [r7, #0]
 800831c:	2600      	movs	r6, #0
 800831e:	4630      	mov	r0, r6
 8008320:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008324:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80083f8 <_malloc_r+0xfc>
 8008328:	f000 f868 	bl	80083fc <__malloc_lock>
 800832c:	f8d8 3000 	ldr.w	r3, [r8]
 8008330:	461c      	mov	r4, r3
 8008332:	bb5c      	cbnz	r4, 800838c <_malloc_r+0x90>
 8008334:	4629      	mov	r1, r5
 8008336:	4638      	mov	r0, r7
 8008338:	f7ff ffc0 	bl	80082bc <sbrk_aligned>
 800833c:	1c43      	adds	r3, r0, #1
 800833e:	4604      	mov	r4, r0
 8008340:	d155      	bne.n	80083ee <_malloc_r+0xf2>
 8008342:	f8d8 4000 	ldr.w	r4, [r8]
 8008346:	4626      	mov	r6, r4
 8008348:	2e00      	cmp	r6, #0
 800834a:	d145      	bne.n	80083d8 <_malloc_r+0xdc>
 800834c:	2c00      	cmp	r4, #0
 800834e:	d048      	beq.n	80083e2 <_malloc_r+0xe6>
 8008350:	6823      	ldr	r3, [r4, #0]
 8008352:	4631      	mov	r1, r6
 8008354:	4638      	mov	r0, r7
 8008356:	eb04 0903 	add.w	r9, r4, r3
 800835a:	f000 f863 	bl	8008424 <_sbrk_r>
 800835e:	4581      	cmp	r9, r0
 8008360:	d13f      	bne.n	80083e2 <_malloc_r+0xe6>
 8008362:	6821      	ldr	r1, [r4, #0]
 8008364:	1a6d      	subs	r5, r5, r1
 8008366:	4629      	mov	r1, r5
 8008368:	4638      	mov	r0, r7
 800836a:	f7ff ffa7 	bl	80082bc <sbrk_aligned>
 800836e:	3001      	adds	r0, #1
 8008370:	d037      	beq.n	80083e2 <_malloc_r+0xe6>
 8008372:	6823      	ldr	r3, [r4, #0]
 8008374:	442b      	add	r3, r5
 8008376:	6023      	str	r3, [r4, #0]
 8008378:	f8d8 3000 	ldr.w	r3, [r8]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d038      	beq.n	80083f2 <_malloc_r+0xf6>
 8008380:	685a      	ldr	r2, [r3, #4]
 8008382:	42a2      	cmp	r2, r4
 8008384:	d12b      	bne.n	80083de <_malloc_r+0xe2>
 8008386:	2200      	movs	r2, #0
 8008388:	605a      	str	r2, [r3, #4]
 800838a:	e00f      	b.n	80083ac <_malloc_r+0xb0>
 800838c:	6822      	ldr	r2, [r4, #0]
 800838e:	1b52      	subs	r2, r2, r5
 8008390:	d41f      	bmi.n	80083d2 <_malloc_r+0xd6>
 8008392:	2a0b      	cmp	r2, #11
 8008394:	d917      	bls.n	80083c6 <_malloc_r+0xca>
 8008396:	1961      	adds	r1, r4, r5
 8008398:	42a3      	cmp	r3, r4
 800839a:	6025      	str	r5, [r4, #0]
 800839c:	bf18      	it	ne
 800839e:	6059      	strne	r1, [r3, #4]
 80083a0:	6863      	ldr	r3, [r4, #4]
 80083a2:	bf08      	it	eq
 80083a4:	f8c8 1000 	streq.w	r1, [r8]
 80083a8:	5162      	str	r2, [r4, r5]
 80083aa:	604b      	str	r3, [r1, #4]
 80083ac:	4638      	mov	r0, r7
 80083ae:	f104 060b 	add.w	r6, r4, #11
 80083b2:	f000 f829 	bl	8008408 <__malloc_unlock>
 80083b6:	f026 0607 	bic.w	r6, r6, #7
 80083ba:	1d23      	adds	r3, r4, #4
 80083bc:	1af2      	subs	r2, r6, r3
 80083be:	d0ae      	beq.n	800831e <_malloc_r+0x22>
 80083c0:	1b9b      	subs	r3, r3, r6
 80083c2:	50a3      	str	r3, [r4, r2]
 80083c4:	e7ab      	b.n	800831e <_malloc_r+0x22>
 80083c6:	42a3      	cmp	r3, r4
 80083c8:	6862      	ldr	r2, [r4, #4]
 80083ca:	d1dd      	bne.n	8008388 <_malloc_r+0x8c>
 80083cc:	f8c8 2000 	str.w	r2, [r8]
 80083d0:	e7ec      	b.n	80083ac <_malloc_r+0xb0>
 80083d2:	4623      	mov	r3, r4
 80083d4:	6864      	ldr	r4, [r4, #4]
 80083d6:	e7ac      	b.n	8008332 <_malloc_r+0x36>
 80083d8:	4634      	mov	r4, r6
 80083da:	6876      	ldr	r6, [r6, #4]
 80083dc:	e7b4      	b.n	8008348 <_malloc_r+0x4c>
 80083de:	4613      	mov	r3, r2
 80083e0:	e7cc      	b.n	800837c <_malloc_r+0x80>
 80083e2:	230c      	movs	r3, #12
 80083e4:	603b      	str	r3, [r7, #0]
 80083e6:	4638      	mov	r0, r7
 80083e8:	f000 f80e 	bl	8008408 <__malloc_unlock>
 80083ec:	e797      	b.n	800831e <_malloc_r+0x22>
 80083ee:	6025      	str	r5, [r4, #0]
 80083f0:	e7dc      	b.n	80083ac <_malloc_r+0xb0>
 80083f2:	605b      	str	r3, [r3, #4]
 80083f4:	deff      	udf	#255	; 0xff
 80083f6:	bf00      	nop
 80083f8:	200008b8 	.word	0x200008b8

080083fc <__malloc_lock>:
 80083fc:	4801      	ldr	r0, [pc, #4]	; (8008404 <__malloc_lock+0x8>)
 80083fe:	f000 b84b 	b.w	8008498 <__retarget_lock_acquire_recursive>
 8008402:	bf00      	nop
 8008404:	200009fc 	.word	0x200009fc

08008408 <__malloc_unlock>:
 8008408:	4801      	ldr	r0, [pc, #4]	; (8008410 <__malloc_unlock+0x8>)
 800840a:	f000 b846 	b.w	800849a <__retarget_lock_release_recursive>
 800840e:	bf00      	nop
 8008410:	200009fc 	.word	0x200009fc

08008414 <memset>:
 8008414:	4402      	add	r2, r0
 8008416:	4603      	mov	r3, r0
 8008418:	4293      	cmp	r3, r2
 800841a:	d100      	bne.n	800841e <memset+0xa>
 800841c:	4770      	bx	lr
 800841e:	f803 1b01 	strb.w	r1, [r3], #1
 8008422:	e7f9      	b.n	8008418 <memset+0x4>

08008424 <_sbrk_r>:
 8008424:	b538      	push	{r3, r4, r5, lr}
 8008426:	4d06      	ldr	r5, [pc, #24]	; (8008440 <_sbrk_r+0x1c>)
 8008428:	2300      	movs	r3, #0
 800842a:	4604      	mov	r4, r0
 800842c:	4608      	mov	r0, r1
 800842e:	602b      	str	r3, [r5, #0]
 8008430:	f7f8 fc5c 	bl	8000cec <_sbrk>
 8008434:	1c43      	adds	r3, r0, #1
 8008436:	d102      	bne.n	800843e <_sbrk_r+0x1a>
 8008438:	682b      	ldr	r3, [r5, #0]
 800843a:	b103      	cbz	r3, 800843e <_sbrk_r+0x1a>
 800843c:	6023      	str	r3, [r4, #0]
 800843e:	bd38      	pop	{r3, r4, r5, pc}
 8008440:	200009f8 	.word	0x200009f8

08008444 <__errno>:
 8008444:	4b01      	ldr	r3, [pc, #4]	; (800844c <__errno+0x8>)
 8008446:	6818      	ldr	r0, [r3, #0]
 8008448:	4770      	bx	lr
 800844a:	bf00      	nop
 800844c:	20000078 	.word	0x20000078

08008450 <__libc_init_array>:
 8008450:	b570      	push	{r4, r5, r6, lr}
 8008452:	4d0d      	ldr	r5, [pc, #52]	; (8008488 <__libc_init_array+0x38>)
 8008454:	4c0d      	ldr	r4, [pc, #52]	; (800848c <__libc_init_array+0x3c>)
 8008456:	1b64      	subs	r4, r4, r5
 8008458:	10a4      	asrs	r4, r4, #2
 800845a:	2600      	movs	r6, #0
 800845c:	42a6      	cmp	r6, r4
 800845e:	d109      	bne.n	8008474 <__libc_init_array+0x24>
 8008460:	4d0b      	ldr	r5, [pc, #44]	; (8008490 <__libc_init_array+0x40>)
 8008462:	4c0c      	ldr	r4, [pc, #48]	; (8008494 <__libc_init_array+0x44>)
 8008464:	f000 f866 	bl	8008534 <_init>
 8008468:	1b64      	subs	r4, r4, r5
 800846a:	10a4      	asrs	r4, r4, #2
 800846c:	2600      	movs	r6, #0
 800846e:	42a6      	cmp	r6, r4
 8008470:	d105      	bne.n	800847e <__libc_init_array+0x2e>
 8008472:	bd70      	pop	{r4, r5, r6, pc}
 8008474:	f855 3b04 	ldr.w	r3, [r5], #4
 8008478:	4798      	blx	r3
 800847a:	3601      	adds	r6, #1
 800847c:	e7ee      	b.n	800845c <__libc_init_array+0xc>
 800847e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008482:	4798      	blx	r3
 8008484:	3601      	adds	r6, #1
 8008486:	e7f2      	b.n	800846e <__libc_init_array+0x1e>
 8008488:	08008580 	.word	0x08008580
 800848c:	08008580 	.word	0x08008580
 8008490:	08008580 	.word	0x08008580
 8008494:	08008584 	.word	0x08008584

08008498 <__retarget_lock_acquire_recursive>:
 8008498:	4770      	bx	lr

0800849a <__retarget_lock_release_recursive>:
 800849a:	4770      	bx	lr

0800849c <_free_r>:
 800849c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800849e:	2900      	cmp	r1, #0
 80084a0:	d044      	beq.n	800852c <_free_r+0x90>
 80084a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084a6:	9001      	str	r0, [sp, #4]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	f1a1 0404 	sub.w	r4, r1, #4
 80084ae:	bfb8      	it	lt
 80084b0:	18e4      	addlt	r4, r4, r3
 80084b2:	f7ff ffa3 	bl	80083fc <__malloc_lock>
 80084b6:	4a1e      	ldr	r2, [pc, #120]	; (8008530 <_free_r+0x94>)
 80084b8:	9801      	ldr	r0, [sp, #4]
 80084ba:	6813      	ldr	r3, [r2, #0]
 80084bc:	b933      	cbnz	r3, 80084cc <_free_r+0x30>
 80084be:	6063      	str	r3, [r4, #4]
 80084c0:	6014      	str	r4, [r2, #0]
 80084c2:	b003      	add	sp, #12
 80084c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80084c8:	f7ff bf9e 	b.w	8008408 <__malloc_unlock>
 80084cc:	42a3      	cmp	r3, r4
 80084ce:	d908      	bls.n	80084e2 <_free_r+0x46>
 80084d0:	6825      	ldr	r5, [r4, #0]
 80084d2:	1961      	adds	r1, r4, r5
 80084d4:	428b      	cmp	r3, r1
 80084d6:	bf01      	itttt	eq
 80084d8:	6819      	ldreq	r1, [r3, #0]
 80084da:	685b      	ldreq	r3, [r3, #4]
 80084dc:	1949      	addeq	r1, r1, r5
 80084de:	6021      	streq	r1, [r4, #0]
 80084e0:	e7ed      	b.n	80084be <_free_r+0x22>
 80084e2:	461a      	mov	r2, r3
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	b10b      	cbz	r3, 80084ec <_free_r+0x50>
 80084e8:	42a3      	cmp	r3, r4
 80084ea:	d9fa      	bls.n	80084e2 <_free_r+0x46>
 80084ec:	6811      	ldr	r1, [r2, #0]
 80084ee:	1855      	adds	r5, r2, r1
 80084f0:	42a5      	cmp	r5, r4
 80084f2:	d10b      	bne.n	800850c <_free_r+0x70>
 80084f4:	6824      	ldr	r4, [r4, #0]
 80084f6:	4421      	add	r1, r4
 80084f8:	1854      	adds	r4, r2, r1
 80084fa:	42a3      	cmp	r3, r4
 80084fc:	6011      	str	r1, [r2, #0]
 80084fe:	d1e0      	bne.n	80084c2 <_free_r+0x26>
 8008500:	681c      	ldr	r4, [r3, #0]
 8008502:	685b      	ldr	r3, [r3, #4]
 8008504:	6053      	str	r3, [r2, #4]
 8008506:	440c      	add	r4, r1
 8008508:	6014      	str	r4, [r2, #0]
 800850a:	e7da      	b.n	80084c2 <_free_r+0x26>
 800850c:	d902      	bls.n	8008514 <_free_r+0x78>
 800850e:	230c      	movs	r3, #12
 8008510:	6003      	str	r3, [r0, #0]
 8008512:	e7d6      	b.n	80084c2 <_free_r+0x26>
 8008514:	6825      	ldr	r5, [r4, #0]
 8008516:	1961      	adds	r1, r4, r5
 8008518:	428b      	cmp	r3, r1
 800851a:	bf04      	itt	eq
 800851c:	6819      	ldreq	r1, [r3, #0]
 800851e:	685b      	ldreq	r3, [r3, #4]
 8008520:	6063      	str	r3, [r4, #4]
 8008522:	bf04      	itt	eq
 8008524:	1949      	addeq	r1, r1, r5
 8008526:	6021      	streq	r1, [r4, #0]
 8008528:	6054      	str	r4, [r2, #4]
 800852a:	e7ca      	b.n	80084c2 <_free_r+0x26>
 800852c:	b003      	add	sp, #12
 800852e:	bd30      	pop	{r4, r5, pc}
 8008530:	200008b8 	.word	0x200008b8

08008534 <_init>:
 8008534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008536:	bf00      	nop
 8008538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800853a:	bc08      	pop	{r3}
 800853c:	469e      	mov	lr, r3
 800853e:	4770      	bx	lr

08008540 <_fini>:
 8008540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008542:	bf00      	nop
 8008544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008546:	bc08      	pop	{r3}
 8008548:	469e      	mov	lr, r3
 800854a:	4770      	bx	lr
