\hypertarget{struct_i_w_d_g___type_def}{}\doxysection{I\+W\+D\+G\+\_\+\+Type\+Def Struct Reference}
\label{struct_i_w_d_g___type_def}\index{IWDG\_TypeDef@{IWDG\_TypeDef}}


Independent W\+A\+T\+C\+H\+D\+OG.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i_w_d_g___type_def_a63089aaa5f4ad34ee2677ebcdee49cd9}{KR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i_w_d_g___type_def_a5f2717885ff171e686e0347af9e6b68d}{PR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i_w_d_g___type_def_aa3703eaa40e447dcacc69c0827595532}{R\+LR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i_w_d_g___type_def_a9bbfbe921f2acfaf58251849bd0a511c}{SR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Independent W\+A\+T\+C\+H\+D\+OG. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_i_w_d_g___type_def_a63089aaa5f4ad34ee2677ebcdee49cd9}\label{struct_i_w_d_g___type_def_a63089aaa5f4ad34ee2677ebcdee49cd9}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!KR@{KR}}
\index{KR@{KR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KR}{KR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+W\+D\+G\+\_\+\+Type\+Def\+::\+KR}

I\+W\+DG Key register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_i_w_d_g___type_def_a5f2717885ff171e686e0347af9e6b68d}\label{struct_i_w_d_g___type_def_a5f2717885ff171e686e0347af9e6b68d}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!PR@{PR}}
\index{PR@{PR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR}{PR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+W\+D\+G\+\_\+\+Type\+Def\+::\+PR}

I\+W\+DG Prescaler register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_i_w_d_g___type_def_aa3703eaa40e447dcacc69c0827595532}\label{struct_i_w_d_g___type_def_aa3703eaa40e447dcacc69c0827595532}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!RLR@{RLR}}
\index{RLR@{RLR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RLR}{RLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+W\+D\+G\+\_\+\+Type\+Def\+::\+R\+LR}

I\+W\+DG Reload register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_i_w_d_g___type_def_a9bbfbe921f2acfaf58251849bd0a511c}\label{struct_i_w_d_g___type_def_a9bbfbe921f2acfaf58251849bd0a511c}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!SR@{SR}}
\index{SR@{SR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+W\+D\+G\+\_\+\+Type\+Def\+::\+SR}

I\+W\+DG Status register, Address offset\+: 0x0C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/niels/\+Documents/\+Homework/\+Jaar\+\_\+3/\+Software Ontwikkeling/\+V\+G\+A\+\_\+\+Project/\+Cube\+I\+D\+E/\+Swont\+\_\+ide\+\_\+uart\+\_\+6.\+5/swont\+\_\+ide/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
