
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -199.14

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.32

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.32

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[502]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3462.66    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.45    1.18    1.62 ^ gen_regfile_ff.register_file_i.rf_reg_q[502]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.62   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[502]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.99    1.99   library removal time
                                  1.99   data required time
-----------------------------------------------------------------------------
                                  1.99   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.86    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.65    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[502]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3462.66    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.45    1.18    1.62 ^ gen_regfile_ff.register_file_i.rf_reg_q[502]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.62   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[502]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.29    1.91   library recovery time
                                  1.91   data required time
-----------------------------------------------------------------------------
                                  1.91   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   24.32    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   46.89    0.03    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.02    0.18 ^ _16526_/A (BUF_X2)
    10   41.09    0.04    0.06    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.02    0.26 ^ _16527_/A (BUF_X2)
    19   51.16    0.06    0.08    0.34 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.35 ^ _18242_/A (BUF_X2)
    10   21.53    0.03    0.05    0.40 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.03    0.00    0.41 ^ _18263_/A (BUF_X2)
    10   35.53    0.04    0.06    0.47 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.47 ^ _18344_/A (BUF_X2)
    10   27.99    0.03    0.06    0.53 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.53 ^ _18650_/S (MUX2_X1)
     1    1.11    0.01    0.06    0.59 v _18650_/Z (MUX2_X1)
                                         _12749_ (net)
                  0.01    0.00    0.59 v _18651_/B (MUX2_X1)
     1    1.95    0.01    0.06    0.65 v _18651_/Z (MUX2_X1)
                                         _12750_ (net)
                  0.01    0.00    0.65 v _18652_/B (MUX2_X1)
     1    3.31    0.01    0.06    0.71 v _18652_/Z (MUX2_X1)
                                         _12751_ (net)
                  0.01    0.00    0.71 v _18653_/B1 (AOI21_X2)
     8   28.76    0.08    0.09    0.80 ^ _18653_/ZN (AOI21_X2)
                                         _12752_ (net)
                  0.08    0.01    0.81 ^ _20410_/B (MUX2_X1)
     7   18.40    0.04    0.09    0.90 ^ _20410_/Z (MUX2_X1)
                                         _03790_ (net)
                  0.04    0.00    0.91 ^ _20957_/A (BUF_X2)
    10   19.93    0.02    0.05    0.95 ^ _20957_/Z (BUF_X2)
                                         _04127_ (net)
                  0.02    0.00    0.95 ^ _20984_/A1 (NAND2_X1)
     1    3.86    0.02    0.02    0.98 v _20984_/ZN (NAND2_X1)
                                         _14660_ (net)
                  0.02    0.00    0.98 v _30114_/A (FA_X1)
     1    3.70    0.02    0.12    1.10 ^ _30114_/S (FA_X1)
                                         _14664_ (net)
                  0.02    0.00    1.10 ^ _30115_/B (FA_X1)
     1    1.61    0.01    0.09    1.19 v _30115_/S (FA_X1)
                                         _14667_ (net)
                  0.01    0.00    1.19 v _21473_/A (INV_X1)
     1    3.32    0.01    0.02    1.21 ^ _21473_/ZN (INV_X1)
                                         _16068_ (net)
                  0.01    0.00    1.21 ^ _30512_/A (HA_X1)
     1    2.35    0.02    0.05    1.26 ^ _30512_/S (HA_X1)
                                         _16071_ (net)
                  0.02    0.00    1.26 ^ _21744_/A (INV_X1)
     1    4.00    0.01    0.01    1.27 v _21744_/ZN (INV_X1)
                                         _14669_ (net)
                  0.01    0.00    1.27 v _30116_/B (FA_X1)
     1    1.73    0.01    0.12    1.39 ^ _30116_/S (FA_X1)
                                         _14672_ (net)
                  0.01    0.00    1.39 ^ _21672_/A (INV_X1)
     1    2.83    0.01    0.01    1.40 v _21672_/ZN (INV_X1)
                                         _14675_ (net)
                  0.01    0.00    1.40 v _30117_/CI (FA_X1)
     1    1.82    0.01    0.11    1.51 ^ _30117_/S (FA_X1)
                                         _14677_ (net)
                  0.01    0.00    1.51 ^ _21156_/A (INV_X1)
     1    3.72    0.01    0.01    1.52 v _21156_/ZN (INV_X1)
                                         _14678_ (net)
                  0.01    0.00    1.52 v _30118_/A (FA_X1)
     1    1.59    0.01    0.09    1.62 v _30118_/S (FA_X1)
                                         _14681_ (net)
                  0.01    0.00    1.62 v _21474_/A (INV_X1)
     1    3.84    0.01    0.02    1.64 ^ _21474_/ZN (INV_X1)
                                         _16072_ (net)
                  0.01    0.00    1.64 ^ _30513_/A (HA_X1)
     2    4.16    0.03    0.06    1.70 ^ _30513_/S (HA_X1)
                                         _16074_ (net)
                  0.03    0.00    1.70 ^ _23369_/A (OAI21_X1)
     2    3.09    0.02    0.03    1.73 v _23369_/ZN (OAI21_X1)
                                         _05886_ (net)
                  0.02    0.00    1.73 v _23396_/A2 (AOI22_X1)
     2    4.72    0.04    0.05    1.78 ^ _23396_/ZN (AOI22_X1)
                                         _05912_ (net)
                  0.04    0.00    1.78 ^ _23474_/B2 (AOI21_X1)
     2    5.28    0.02    0.03    1.81 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.02    0.00    1.81 v _23570_/B2 (AOI21_X1)
     3    5.19    0.04    0.05    1.86 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.86 ^ _23655_/A4 (AND4_X1)
     2    3.65    0.02    0.07    1.93 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.93 ^ _23717_/A1 (NOR2_X1)
     1    1.57    0.01    0.01    1.94 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.94 v _23718_/B2 (AOI21_X1)
     3    9.18    0.05    0.07    2.01 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.01 ^ _23719_/B1 (AOI21_X1)
     1    2.54    0.02    0.02    2.03 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.03 v _23720_/B (XOR2_X1)
     1    4.01    0.03    0.05    2.08 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.08 ^ _23721_/A2 (NOR2_X1)
     1    2.45    0.03    0.02    2.10 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.10 v _23722_/A3 (NOR3_X1)
     2    9.65    0.08    0.12    2.21 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.08    0.00    2.22 ^ _23724_/B1 (OAI22_X1)
     1    1.72    0.02    0.03    2.25 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.25 v _23725_/B2 (AOI21_X1)
     4   16.78    0.09    0.11    2.35 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.36 ^ _23726_/A (BUF_X1)
    10   25.23    0.06    0.09    2.45 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.45 ^ _24579_/B2 (OAI21_X1)
     1    1.43    0.02    0.02    2.47 v _24579_/ZN (OAI21_X1)
                                         _01584_ (net)
                  0.02    0.00    2.47 v gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.47   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[502]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3462.66    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.45    1.18    1.62 ^ gen_regfile_ff.register_file_i.rf_reg_q[502]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.62   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[502]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.29    1.91   library recovery time
                                  1.91   data required time
-----------------------------------------------------------------------------
                                  1.91   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   24.32    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   46.89    0.03    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.02    0.18 ^ _16526_/A (BUF_X2)
    10   41.09    0.04    0.06    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.02    0.26 ^ _16527_/A (BUF_X2)
    19   51.16    0.06    0.08    0.34 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.35 ^ _18242_/A (BUF_X2)
    10   21.53    0.03    0.05    0.40 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.03    0.00    0.41 ^ _18263_/A (BUF_X2)
    10   35.53    0.04    0.06    0.47 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.47 ^ _18344_/A (BUF_X2)
    10   27.99    0.03    0.06    0.53 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.53 ^ _18650_/S (MUX2_X1)
     1    1.11    0.01    0.06    0.59 v _18650_/Z (MUX2_X1)
                                         _12749_ (net)
                  0.01    0.00    0.59 v _18651_/B (MUX2_X1)
     1    1.95    0.01    0.06    0.65 v _18651_/Z (MUX2_X1)
                                         _12750_ (net)
                  0.01    0.00    0.65 v _18652_/B (MUX2_X1)
     1    3.31    0.01    0.06    0.71 v _18652_/Z (MUX2_X1)
                                         _12751_ (net)
                  0.01    0.00    0.71 v _18653_/B1 (AOI21_X2)
     8   28.76    0.08    0.09    0.80 ^ _18653_/ZN (AOI21_X2)
                                         _12752_ (net)
                  0.08    0.01    0.81 ^ _20410_/B (MUX2_X1)
     7   18.40    0.04    0.09    0.90 ^ _20410_/Z (MUX2_X1)
                                         _03790_ (net)
                  0.04    0.00    0.91 ^ _20957_/A (BUF_X2)
    10   19.93    0.02    0.05    0.95 ^ _20957_/Z (BUF_X2)
                                         _04127_ (net)
                  0.02    0.00    0.95 ^ _20984_/A1 (NAND2_X1)
     1    3.86    0.02    0.02    0.98 v _20984_/ZN (NAND2_X1)
                                         _14660_ (net)
                  0.02    0.00    0.98 v _30114_/A (FA_X1)
     1    3.70    0.02    0.12    1.10 ^ _30114_/S (FA_X1)
                                         _14664_ (net)
                  0.02    0.00    1.10 ^ _30115_/B (FA_X1)
     1    1.61    0.01    0.09    1.19 v _30115_/S (FA_X1)
                                         _14667_ (net)
                  0.01    0.00    1.19 v _21473_/A (INV_X1)
     1    3.32    0.01    0.02    1.21 ^ _21473_/ZN (INV_X1)
                                         _16068_ (net)
                  0.01    0.00    1.21 ^ _30512_/A (HA_X1)
     1    2.35    0.02    0.05    1.26 ^ _30512_/S (HA_X1)
                                         _16071_ (net)
                  0.02    0.00    1.26 ^ _21744_/A (INV_X1)
     1    4.00    0.01    0.01    1.27 v _21744_/ZN (INV_X1)
                                         _14669_ (net)
                  0.01    0.00    1.27 v _30116_/B (FA_X1)
     1    1.73    0.01    0.12    1.39 ^ _30116_/S (FA_X1)
                                         _14672_ (net)
                  0.01    0.00    1.39 ^ _21672_/A (INV_X1)
     1    2.83    0.01    0.01    1.40 v _21672_/ZN (INV_X1)
                                         _14675_ (net)
                  0.01    0.00    1.40 v _30117_/CI (FA_X1)
     1    1.82    0.01    0.11    1.51 ^ _30117_/S (FA_X1)
                                         _14677_ (net)
                  0.01    0.00    1.51 ^ _21156_/A (INV_X1)
     1    3.72    0.01    0.01    1.52 v _21156_/ZN (INV_X1)
                                         _14678_ (net)
                  0.01    0.00    1.52 v _30118_/A (FA_X1)
     1    1.59    0.01    0.09    1.62 v _30118_/S (FA_X1)
                                         _14681_ (net)
                  0.01    0.00    1.62 v _21474_/A (INV_X1)
     1    3.84    0.01    0.02    1.64 ^ _21474_/ZN (INV_X1)
                                         _16072_ (net)
                  0.01    0.00    1.64 ^ _30513_/A (HA_X1)
     2    4.16    0.03    0.06    1.70 ^ _30513_/S (HA_X1)
                                         _16074_ (net)
                  0.03    0.00    1.70 ^ _23369_/A (OAI21_X1)
     2    3.09    0.02    0.03    1.73 v _23369_/ZN (OAI21_X1)
                                         _05886_ (net)
                  0.02    0.00    1.73 v _23396_/A2 (AOI22_X1)
     2    4.72    0.04    0.05    1.78 ^ _23396_/ZN (AOI22_X1)
                                         _05912_ (net)
                  0.04    0.00    1.78 ^ _23474_/B2 (AOI21_X1)
     2    5.28    0.02    0.03    1.81 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.02    0.00    1.81 v _23570_/B2 (AOI21_X1)
     3    5.19    0.04    0.05    1.86 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.86 ^ _23655_/A4 (AND4_X1)
     2    3.65    0.02    0.07    1.93 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.93 ^ _23717_/A1 (NOR2_X1)
     1    1.57    0.01    0.01    1.94 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.94 v _23718_/B2 (AOI21_X1)
     3    9.18    0.05    0.07    2.01 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.01 ^ _23719_/B1 (AOI21_X1)
     1    2.54    0.02    0.02    2.03 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.03 v _23720_/B (XOR2_X1)
     1    4.01    0.03    0.05    2.08 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.08 ^ _23721_/A2 (NOR2_X1)
     1    2.45    0.03    0.02    2.10 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.10 v _23722_/A3 (NOR3_X1)
     2    9.65    0.08    0.12    2.21 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.08    0.00    2.22 ^ _23724_/B1 (OAI22_X1)
     1    1.72    0.02    0.03    2.25 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.25 v _23725_/B2 (AOI21_X1)
     4   16.78    0.09    0.11    2.35 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.36 ^ _23726_/A (BUF_X1)
    10   25.23    0.06    0.09    2.45 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.45 ^ _24579_/B2 (OAI21_X1)
     1    1.43    0.02    0.02    2.47 v _24579_/ZN (OAI21_X1)
                                         _01584_ (net)
                  0.02    0.00    2.47 v gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.47   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.26   -0.06 (VIOLATED)
_17048_/Z                               0.20    0.22   -0.02 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_20147_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   46.62  -21.29 (VIOLATED)
_20440_/ZN                             10.47   26.08  -15.61 (VIOLATED)
_22176_/ZN                             23.23   38.79  -15.55 (VIOLATED)
_22217_/ZN                             23.23   37.85  -14.62 (VIOLATED)
_18417_/ZN                             26.02   40.46  -14.44 (VIOLATED)
_22344_/ZN                             23.23   37.23  -13.99 (VIOLATED)
_18429_/ZN                             26.02   39.25  -13.24 (VIOLATED)
_20328_/ZN                             16.02   29.18  -13.16 (VIOLATED)
_24776_/ZN                             16.02   28.80  -12.77 (VIOLATED)
_22284_/ZN                             23.23   35.56  -12.33 (VIOLATED)
_18225_/ZN                             26.02   38.17  -12.16 (VIOLATED)
_18215_/ZN                             26.02   38.15  -12.13 (VIOLATED)
_18977_/ZN                             26.02   37.69  -11.67 (VIOLATED)
_19553_/ZN                             26.02   37.20  -11.19 (VIOLATED)
_19183_/ZN                             26.70   37.05  -10.34 (VIOLATED)
_20319_/Z                              25.33   35.54  -10.21 (VIOLATED)
_18028_/ZN                             26.02   36.03  -10.01 (VIOLATED)
_20318_/Z                              25.33   35.26   -9.93 (VIOLATED)
_27522_/ZN                             23.23   33.06   -9.83 (VIOLATED)
_22073_/ZN                             23.23   33.03   -9.80 (VIOLATED)
_20147_/ZN                             10.47   20.19   -9.72 (VIOLATED)
_27512_/ZN                             23.23   32.88   -9.65 (VIOLATED)
_22911_/ZN                             10.47   19.61   -9.14 (VIOLATED)
_19370_/ZN                             26.02   34.91   -8.90 (VIOLATED)
_19924_/ZN                             25.33   33.98   -8.65 (VIOLATED)
_18055_/ZN                             28.99   37.56   -8.57 (VIOLATED)
_22089_/ZN                             23.23   31.40   -8.17 (VIOLATED)
_19731_/ZN                             26.02   34.14   -8.13 (VIOLATED)
_20890_/ZN                             16.02   24.14   -8.12 (VIOLATED)
_27504_/ZN                             23.23   31.07   -7.84 (VIOLATED)
_25831_/ZN                             10.47   17.34   -6.87 (VIOLATED)
_22133_/ZN                             23.23   30.09   -6.86 (VIOLATED)
_18615_/ZN                             28.99   35.11   -6.12 (VIOLATED)
_18603_/ZN                             26.02   31.93   -5.92 (VIOLATED)
_17600_/ZN                             16.02   21.30   -5.28 (VIOLATED)
_22868_/ZN                             10.47   15.56   -5.09 (VIOLATED)
_17619_/ZN                             16.02   20.76   -4.74 (VIOLATED)
_17534_/ZN                             13.81   18.41   -4.61 (VIOLATED)
_20352_/ZN                             16.02   20.60   -4.57 (VIOLATED)
_20148_/ZN                             10.47   14.89   -4.42 (VIOLATED)
_22052_/ZN                             23.23   27.34   -4.11 (VIOLATED)
_23147_/ZN                             25.33   28.71   -3.38 (VIOLATED)
_22363_/ZN                             26.05   28.65   -2.60 (VIOLATED)
_23367_/ZN                             16.02   17.53   -1.51 (VIOLATED)
_23322_/ZN                             10.47   11.65   -1.18 (VIOLATED)
_17229_/ZN                             16.02   17.09   -1.07 (VIOLATED)
_22831_/ZN                             10.47   11.26   -0.78 (VIOLATED)
_17917_/ZN                             25.33   25.84   -0.51 (VIOLATED)
_21836_/ZN                             10.47   10.86   -0.38 (VIOLATED)
_21844_/ZN                             10.47   10.81   -0.34 (VIOLATED)
_22301_/ZN                             10.47   10.78   -0.31 (VIOLATED)
_18471_/ZN                             25.33   25.48   -0.15 (VIOLATED)
_24996_/ZN                             26.70   26.84   -0.13 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.0643041729927063

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3239

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-21.286609649658203

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.8404

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 6

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 53

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1157

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1195

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.16 ^ _16525_/Z (BUF_X4)
   0.08    0.24 ^ _16526_/Z (BUF_X2)
   0.10    0.34 ^ _16527_/Z (BUF_X2)
   0.06    0.40 ^ _18242_/Z (BUF_X2)
   0.07    0.47 ^ _18263_/Z (BUF_X2)
   0.06    0.53 ^ _18344_/Z (BUF_X2)
   0.06    0.59 v _18650_/Z (MUX2_X1)
   0.06    0.65 v _18651_/Z (MUX2_X1)
   0.06    0.71 v _18652_/Z (MUX2_X1)
   0.09    0.80 ^ _18653_/ZN (AOI21_X2)
   0.10    0.90 ^ _20410_/Z (MUX2_X1)
   0.05    0.95 ^ _20957_/Z (BUF_X2)
   0.02    0.98 v _20984_/ZN (NAND2_X1)
   0.12    1.10 ^ _30114_/S (FA_X1)
   0.09    1.19 v _30115_/S (FA_X1)
   0.02    1.21 ^ _21473_/ZN (INV_X1)
   0.05    1.26 ^ _30512_/S (HA_X1)
   0.01    1.27 v _21744_/ZN (INV_X1)
   0.12    1.39 ^ _30116_/S (FA_X1)
   0.01    1.40 v _21672_/ZN (INV_X1)
   0.11    1.51 ^ _30117_/S (FA_X1)
   0.01    1.52 v _21156_/ZN (INV_X1)
   0.09    1.62 v _30118_/S (FA_X1)
   0.02    1.64 ^ _21474_/ZN (INV_X1)
   0.06    1.70 ^ _30513_/S (HA_X1)
   0.03    1.73 v _23369_/ZN (OAI21_X1)
   0.05    1.78 ^ _23396_/ZN (AOI22_X1)
   0.03    1.81 v _23474_/ZN (AOI21_X1)
   0.05    1.86 ^ _23570_/ZN (AOI21_X1)
   0.07    1.93 ^ _23655_/ZN (AND4_X1)
   0.01    1.94 v _23717_/ZN (NOR2_X1)
   0.07    2.01 ^ _23718_/ZN (AOI21_X1)
   0.02    2.03 v _23719_/ZN (AOI21_X1)
   0.05    2.08 ^ _23720_/Z (XOR2_X1)
   0.02    2.10 v _23721_/ZN (NOR2_X1)
   0.12    2.21 ^ _23722_/ZN (NOR3_X1)
   0.03    2.25 v _23724_/ZN (OAI22_X1)
   0.11    2.35 ^ _23725_/ZN (AOI21_X1)
   0.09    2.45 ^ _23726_/Z (BUF_X1)
   0.03    2.47 v _24579_/ZN (OAI21_X1)
   0.00    2.47 v gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/D (DFFR_X1)
           2.47   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[374]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.47   data arrival time
---------------------------------------------------------
          -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4724

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3167

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-12.809416

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.50e-03   1.56e-04   1.29e-02  16.4%
Combinational          2.99e-02   3.54e-02   4.29e-04   6.57e-02  83.2%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.73e-02   5.85e-04   7.90e-02 100.0%
                          52.1%      47.2%       0.7%
