// Seed: 2572622266
module module_0;
  wire id_2;
  tri1 id_3 = 1;
  tri0 id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_15;
  initial begin : id_16
    if (id_4) begin
      $display(id_8 ? id_3 == 1 : 1'h0);
    end
  end
  wire id_17;
  assign id_11 = 1'b0 == id_1[~1'b0];
  xor (
      id_1, id_10, id_12, id_13, id_15, id_17, id_18, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9
  );
  wor id_18 = 1;
  module_0();
  assign id_10 = id_7;
endmodule
