

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Fri May 24 20:37:29 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 17/10/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _LATDbits	set	3980
    48   000000                     _TRISDbits	set	3989
    49   000000                     _OSCCON	set	4051
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54   000846                     __pcinit:
    55                           	callstack 0
    56   000846                     start_initialization:
    57                           	callstack 0
    58   000846                     __initialization:
    59                           	callstack 0
    60   000846                     end_of_initialization:
    61                           	callstack 0
    62   000846                     __end_of__initialization:
    63                           	callstack 0
    64   000846  0100               	movlb	0
    65   000848  EF01  F004         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68   000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70   000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73   000001                     	ds	2
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 8 in file "Blink.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2, status,0
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          2       0       0       0       0       0       0       0       0
    97 ;;      Totals:         2       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        2 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107   000802                     __ptext0:
   108                           	callstack 0
   109   000802                     _main:
   110                           	callstack 31
   111   000802                     
   112                           ;Blink.c: 10:     OSCCON &= ~0b01110000;
   113   000802  0E8F               	movlw	143
   114   000804  16D3               	andwf	211,f,c	;volatile
   115                           
   116                           ;Blink.c: 11:     OSCCON |= 0b01100000;
   117   000806  0E60               	movlw	96
   118   000808  12D3               	iorwf	211,f,c	;volatile
   119   00080A                     
   120                           ;Blink.c: 14:     TRISDbits.TRISD0 = 0;
   121   00080A  9095               	bcf	149,0,c	;volatile
   122   00080C                     
   123                           ;Blink.c: 15:     LATDbits.LATD0=0;
   124   00080C  908C               	bcf	140,0,c	;volatile
   125   00080E                     l698:
   126                           
   127                           ;Blink.c: 18:         LATDbits.LATD0=1;
   128   00080E  808C               	bsf	140,0,c	;volatile
   129   000810                     
   130                           ;Blink.c: 19:         _delay((unsigned long)((500)*(4000000UL/4000.0)));
   131   000810  0E03               	movlw	3
   132   000812  6E02               	movwf	(??_main+1)^0,c
   133   000814  0E8A               	movlw	138
   134   000816  6E01               	movwf	??_main^0,c
   135   000818  0E56               	movlw	86
   136   00081A                     u17:
   137   00081A  2EE8               	decfsz	wreg,f,c
   138   00081C  D7FE               	bra	u17
   139   00081E  2E01               	decfsz	??_main^0,f,c
   140   000820  D7FC               	bra	u17
   141   000822  2E02               	decfsz	(??_main+1)^0,f,c
   142   000824  D7FA               	bra	u17
   143   000826                     
   144                           ;Blink.c: 20:         LATDbits.LATD0=0;
   145   000826  908C               	bcf	140,0,c	;volatile
   146   000828                     
   147                           ;Blink.c: 21:         _delay((unsigned long)((500)*(4000000UL/4000.0)));
   148   000828  0E03               	movlw	3
   149   00082A  6E02               	movwf	(??_main+1)^0,c
   150   00082C  0E8A               	movlw	138
   151   00082E  6E01               	movwf	??_main^0,c
   152   000830  0E56               	movlw	86
   153   000832                     u27:
   154   000832  2EE8               	decfsz	wreg,f,c
   155   000834  D7FE               	bra	u27
   156   000836  2E01               	decfsz	??_main^0,f,c
   157   000838  D7FC               	bra	u27
   158   00083A  2E02               	decfsz	(??_main+1)^0,f,c
   159   00083C  D7FA               	bra	u27
   160   00083E  EF07  F004         	goto	l698
   161   000842  EF00  F000         	goto	start
   162   000846                     __end_of_main:
   163                           	callstack 0
   164                           
   165                           	psect	smallconst
   166   000800                     __psmallconst:
   167                           	callstack 0
   168   000800  00                 	db	0
   169   000801  00                 	db	0	; dummy byte at the end
   170   000000                     
   171                           	psect	rparam
   172   000000                     
   173                           	psect	config
   174                           
   175                           ;Config register CONFIG1L @ 0x300000
   176                           ;	PLL Prescaler Selection bits
   177                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   178                           ;	System Clock Postscaler Selection bits
   179                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   180                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   181                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   182   300000                     	org	3145728
   183   300000  00                 	db	0
   184                           
   185                           ;Config register CONFIG1H @ 0x300001
   186                           ;	Oscillator Selection bits
   187                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   188                           ;	Fail-Safe Clock Monitor Enable bit
   189                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   190                           ;	Internal/External Oscillator Switchover bit
   191                           ;	IESO = OFF, Oscillator Switchover mode disabled
   192   300001                     	org	3145729
   193   300001  09                 	db	9
   194                           
   195                           ;Config register CONFIG2L @ 0x300002
   196                           ;	Power-up Timer Enable bit
   197                           ;	PWRT = ON, PWRT enabled
   198                           ;	Brown-out Reset Enable bits
   199                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   200                           ;	Brown-out Reset Voltage bits
   201                           ;	BORV = 3, Minimum setting 2.05V
   202                           ;	USB Voltage Regulator Enable bit
   203                           ;	VREGEN = OFF, USB voltage regulator disabled
   204   300002                     	org	3145730
   205   300002  18                 	db	24
   206                           
   207                           ;Config register CONFIG2H @ 0x300003
   208                           ;	Watchdog Timer Enable bit
   209                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   210                           ;	Watchdog Timer Postscale Select bits
   211                           ;	WDTPS = 32768, 1:32768
   212   300003                     	org	3145731
   213   300003  1E                 	db	30
   214                           
   215                           ; Padding undefined space
   216   300004                     	org	3145732
   217   300004  FF                 	db	255
   218                           
   219                           ;Config register CONFIG3H @ 0x300005
   220                           ;	CCP2 MUX bit
   221                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   222                           ;	PORTB A/D Enable bit
   223                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   224                           ;	Low-Power Timer 1 Oscillator Enable bit
   225                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   226                           ;	MCLR Pin Enable bit
   227                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   228   300005                     	org	3145733
   229   300005  01                 	db	1
   230                           
   231                           ;Config register CONFIG4L @ 0x300006
   232                           ;	Stack Full/Underflow Reset Enable bit
   233                           ;	STVREN = ON, Stack full/underflow will cause Reset
   234                           ;	Single-Supply ICSP Enable bit
   235                           ;	LVP = OFF, Single-Supply ICSP disabled
   236                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   237                           ;	ICPRT = OFF, ICPORT disabled
   238                           ;	Extended Instruction Set Enable bit
   239                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   240                           ;	Background Debugger Enable bit
   241                           ;	DEBUG = 0x1, unprogrammed default
   242   300006                     	org	3145734
   243   300006  81                 	db	129
   244                           
   245                           ; Padding undefined space
   246   300007                     	org	3145735
   247   300007  FF                 	db	255
   248                           
   249                           ;Config register CONFIG5L @ 0x300008
   250                           ;	Code Protection bit
   251                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   252                           ;	Code Protection bit
   253                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   254                           ;	Code Protection bit
   255                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   256                           ;	Code Protection bit
   257                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   258   300008                     	org	3145736
   259   300008  0F                 	db	15
   260                           
   261                           ;Config register CONFIG5H @ 0x300009
   262                           ;	Boot Block Code Protection bit
   263                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   264                           ;	Data EEPROM Code Protection bit
   265                           ;	CPD = OFF, Data EEPROM is not code-protected
   266   300009                     	org	3145737
   267   300009  C0                 	db	192
   268                           
   269                           ;Config register CONFIG6L @ 0x30000A
   270                           ;	Write Protection bit
   271                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   272                           ;	Write Protection bit
   273                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   274                           ;	Write Protection bit
   275                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   276                           ;	Write Protection bit
   277                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   278   30000A                     	org	3145738
   279   30000A  0F                 	db	15
   280                           
   281                           ;Config register CONFIG6H @ 0x30000B
   282                           ;	Configuration Register Write Protection bit
   283                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   284                           ;	Boot Block Write Protection bit
   285                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   286                           ;	Data EEPROM Write Protection bit
   287                           ;	WRTD = OFF, Data EEPROM is not write-protected
   288   30000B                     	org	3145739
   289   30000B  E0                 	db	224
   290                           
   291                           ;Config register CONFIG7L @ 0x30000C
   292                           ;	Table Read Protection bit
   293                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   294                           ;	Table Read Protection bit
   295                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   296                           ;	Table Read Protection bit
   297                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   298                           ;	Table Read Protection bit
   299                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   300   30000C                     	org	3145740
   301   30000C  0F                 	db	15
   302                           
   303                           ;Config register CONFIG7H @ 0x30000D
   304                           ;	Boot Block Table Read Protection bit
   305                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   306   30000D                     	org	3145741
   307   30000D  40                 	db	64
   308                           tosu	equ	0xFFF
   309                           tosh	equ	0xFFE
   310                           tosl	equ	0xFFD
   311                           stkptr	equ	0xFFC
   312                           pclatu	equ	0xFFB
   313                           pclath	equ	0xFFA
   314                           pcl	equ	0xFF9
   315                           tblptru	equ	0xFF8
   316                           tblptrh	equ	0xFF7
   317                           tblptrl	equ	0xFF6
   318                           tablat	equ	0xFF5
   319                           prodh	equ	0xFF4
   320                           prodl	equ	0xFF3
   321                           indf0	equ	0xFEF
   322                           postinc0	equ	0xFEE
   323                           postdec0	equ	0xFED
   324                           preinc0	equ	0xFEC
   325                           plusw0	equ	0xFEB
   326                           fsr0h	equ	0xFEA
   327                           fsr0l	equ	0xFE9
   328                           wreg	equ	0xFE8
   329                           indf1	equ	0xFE7
   330                           postinc1	equ	0xFE6
   331                           postdec1	equ	0xFE5
   332                           preinc1	equ	0xFE4
   333                           plusw1	equ	0xFE3
   334                           fsr1h	equ	0xFE2
   335                           fsr1l	equ	0xFE1
   336                           bsr	equ	0xFE0
   337                           indf2	equ	0xFDF
   338                           postinc2	equ	0xFDE
   339                           postdec2	equ	0xFDD
   340                           preinc2	equ	0xFDC
   341                           plusw2	equ	0xFDB
   342                           fsr2h	equ	0xFDA
   343                           fsr2l	equ	0xFD9
   344                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          2C      0       0      20        0.0%
BITBIGSFRlh         3D      0       0      21        0.0%
BITBIGSFRllh         8      0       0      22        0.0%
BITBIGSFRlll        2C      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Fri May 24 20:37:29 2024

                     u17 081A                       u27 0832                      l700 0810  
                    l702 0826                      l704 0828                      l692 0802  
                    l694 080A                      l696 080C                      l698 080E  
                    wreg 0FE8                     _main 0802                     start 0000  
           ___param_bank 0000                    ?_main 0001          __initialization 0846  
           __end_of_main 0846                   ??_main 0001            __activetblptr 0000  
                 _OSCCON 0FD3                   isa$std 0001             __mediumconst 0000  
             __accesstop 0060  __end_of__initialization 0846            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0800                  __pcinit 0846                  __ramtop 0800  
                __ptext0 0802     end_of_initialization 0846                _TRISDbits 0F95  
    start_initialization 0846              __smallconst 0800                 _LATDbits 0F8C  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
