

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Thu Apr  8 02:15:54 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Multiplexor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.667 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        4| 10.000 ns | 40.000 ns |    1|    4|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 4 5 8 
2 --> 8 
3 --> 8 
4 --> 8 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.66>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_7_V), !map !138"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_6_V), !map !144"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_5_V), !map !150"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_4_V), !map !156"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_3_V), !map !162"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_2_V), !map !168"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_1_V), !map !174"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_in_0_V), !map !180"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_7), !map !186"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_6), !map !190"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_5), !map !194"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_4), !map !198"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_3), !map !202"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_2), !map !206"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_1), !map !210"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_in_0), !map !214"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %leadone_in_V), !map !218"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %leadone_out_V), !map !224"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %leadone_ret), !map !228"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %mux_sel_onehot_V), !map !232"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %mux_sel0_V), !map !238"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %mux_sel1_V), !map !242"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %mux_s), !map !246"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mux_ret_V), !map !250"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %max_out), !map !254"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mode), !map !258"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mode_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mode)" [Multiplexor/top.cpp:3]   --->   Operation 36 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_s_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %mux_s)" [Multiplexor/top.cpp:3]   --->   Operation 37 'read' 'mux_s_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_sel1_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %mux_sel1_V)" [Multiplexor/top.cpp:3]   --->   Operation 38 'read' 'mux_sel1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_sel0_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %mux_sel0_V)" [Multiplexor/top.cpp:3]   --->   Operation 39 'read' 'mux_sel0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_sel_onehot_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mux_sel_onehot_V)" [Multiplexor/top.cpp:3]   --->   Operation 40 'read' 'mux_sel_onehot_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%din_tmp_V = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %leadone_in_V)" [Multiplexor/top.cpp:21]   --->   Operation 41 'read' 'din_tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %din_tmp_V to i16" [Multiplexor/top.cpp:37]   --->   Operation 42 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_0_V)" [Multiplexor/top.cpp:37]   --->   Operation 43 'read' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_1_V)" [Multiplexor/top.cpp:37]   --->   Operation 44 'read' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_2_V)" [Multiplexor/mux_binary.cpp:5->Multiplexor/top.cpp:41]   --->   Operation 45 'read' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_3_V)" [Multiplexor/mux_binary.cpp:5->Multiplexor/top.cpp:41]   --->   Operation 46 'read' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_V_5 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_4_V)" [Multiplexor/mux_binary.cpp:5->Multiplexor/top.cpp:41]   --->   Operation 47 'read' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_5_V)" [Multiplexor/mux_binary.cpp:5->Multiplexor/top.cpp:41]   --->   Operation 48 'read' 'tmp_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_V_7 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_6_V)" [Multiplexor/mux_binary.cpp:5->Multiplexor/top.cpp:41]   --->   Operation 49 'read' 'tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %mux_in_7_V)" [Multiplexor/mux_binary.cpp:5->Multiplexor/top.cpp:41]   --->   Operation 50 'read' 'tmp_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.36ns)   --->   "switch i32 %mode_read, label %10 [
    i32 0, label %1
    i32 1, label %2
    i32 2, label %3
    i32 3, label %4
    i32 4, label %5
    i32 5, label %6
    i32 6, label %_ifconv
    i32 7, label %7
    i32 8, label %_ifconv16
    i32 9, label %8
    i32 10, label %9
  ]" [Multiplexor/top.cpp:19]   --->   Operation 51 'switch' <Predicate = true> <Delay = 1.36>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%m0 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_0)" [Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 52 'read' 'm0' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%m1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_1)" [Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 53 'read' 'm1' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln8 = icmp sgt i32 %m0, %m1" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 54 'icmp' 'icmp_ln8' <Predicate = (mode_read == 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.69ns)   --->   "%m0_1 = select i1 %icmp_ln8, i32 %m0, i32 %m1" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 55 'select' 'm0_1' <Predicate = (mode_read == 10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%m0_2 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_2)" [Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 56 'read' 'm0_2' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%m1_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_3)" [Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 57 'read' 'm1_1' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln8_1 = icmp sgt i32 %m0_2, %m1_1" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 58 'icmp' 'icmp_ln8_1' <Predicate = (mode_read == 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.69ns)   --->   "%m1_2 = select i1 %icmp_ln8_1, i32 %m0_2, i32 %m1_1" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 59 'select' 'm1_2' <Predicate = (mode_read == 10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln8_2 = icmp sgt i32 %m0_1, %m1_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 60 'icmp' 'icmp_ln8_2' <Predicate = (mode_read == 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.69ns)   --->   "%m0_3 = select i1 %icmp_ln8_2, i32 %m0_1, i32 %m1_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 61 'select' 'm0_3' <Predicate = (mode_read == 10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%m0_4 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_4)" [Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 62 'read' 'm0_4' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%m1_3 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_5)" [Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 63 'read' 'm1_3' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln8_3 = icmp sgt i32 %m0_4, %m1_3" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 64 'icmp' 'icmp_ln8_3' <Predicate = (mode_read == 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.69ns)   --->   "%m0_5 = select i1 %icmp_ln8_3, i32 %m0_4, i32 %m1_3" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 65 'select' 'm0_5' <Predicate = (mode_read == 10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%m0_6 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_6)" [Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 66 'read' 'm0_6' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%m1_4 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_7)" [Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 67 'read' 'm1_4' <Predicate = (mode_read == 10)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln8_4 = icmp sgt i32 %m0_6, %m1_4" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 68 'icmp' 'icmp_ln8_4' <Predicate = (mode_read == 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.69ns)   --->   "%m1_5 = select i1 %icmp_ln8_4, i32 %m0_6, i32 %m1_4" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 69 'select' 'm1_5' <Predicate = (mode_read == 10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (2.47ns)   --->   "%icmp_ln8_5 = icmp sgt i32 %m0_5, %m1_5" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 70 'icmp' 'icmp_ln8_5' <Predicate = (mode_read == 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.69ns)   --->   "%m1_6 = select i1 %icmp_ln8_5, i32 %m0_5, i32 %m1_5" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 71 'select' 'm1_6' <Predicate = (mode_read == 10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.98ns)   --->   "%select_ln8 = select i1 %mux_s_read, i3 %mux_sel0_V_read, i3 %mux_sel1_V_read" [Multiplexor/mux_binary_opt.cpp:8->Multiplexor/top.cpp:57]   --->   Operation 72 'select' 'select_ln8' <Predicate = (mode_read == 9)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (2.47ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %tmp_V_1, i8 %tmp_V_2, i8 %tmp_V_3, i8 %tmp_V_4, i8 %tmp_V_5, i8 %tmp_V_6, i8 %tmp_V_7, i8 %tmp_V_8, i3 %select_ln8)" [Multiplexor/mux_binary_opt.cpp:11->Multiplexor/top.cpp:57]   --->   Operation 73 'mux' 'tmp_8' <Predicate = (mode_read == 9)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %tmp_8)" [Multiplexor/top.cpp:57]   --->   Operation 74 'write' <Predicate = (mode_read == 9)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:58]   --->   Operation 75 'br' <Predicate = (mode_read == 9)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.47ns)   --->   "%tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %tmp_V_1, i8 %tmp_V_2, i8 %tmp_V_3, i8 %tmp_V_4, i8 %tmp_V_5, i8 %tmp_V_6, i8 %tmp_V_7, i8 %tmp_V_8, i3 %mux_sel0_V_read)" [Multiplexor/mux_binary2onehot_opt.cpp:8->Multiplexor/top.cpp:53]   --->   Operation 76 'mux' 'tmp_6' <Predicate = (mode_read == 8)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (2.47ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %tmp_V_1, i8 %tmp_V_2, i8 %tmp_V_3, i8 %tmp_V_4, i8 %tmp_V_5, i8 %tmp_V_6, i8 %tmp_V_7, i8 %tmp_V_8, i3 %mux_sel1_V_read)" [Multiplexor/mux_binary2onehot_opt.cpp:10->Multiplexor/top.cpp:53]   --->   Operation 77 'mux' 'tmp_7' <Predicate = (mode_read == 8)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.24ns)   --->   "%tmp_V = select i1 %mux_s_read, i8 %tmp_6, i8 %tmp_7" [Multiplexor/mux_binary_opt.cpp:3->Multiplexor/top.cpp:57]   --->   Operation 78 'select' 'tmp_V' <Predicate = (mode_read == 8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %tmp_V)" [Multiplexor/top.cpp:53]   --->   Operation 79 'write' <Predicate = (mode_read == 8)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:54]   --->   Operation 80 'br' <Predicate = (mode_read == 8)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.55ns)   --->   "%icmp_ln879 = icmp eq i8 %mux_sel_onehot_V_rea, 1" [Multiplexor/mux_onehot_if.cpp:6->Multiplexor/top.cpp:49]   --->   Operation 81 'icmp' 'icmp_ln879' <Predicate = (mode_read == 7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.55ns)   --->   "%icmp_ln879_1 = icmp eq i8 %mux_sel_onehot_V_rea, 2" [Multiplexor/mux_onehot_if.cpp:8->Multiplexor/top.cpp:49]   --->   Operation 82 'icmp' 'icmp_ln879_1' <Predicate = (mode_read == 7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.55ns)   --->   "%icmp_ln879_2 = icmp eq i8 %mux_sel_onehot_V_rea, 4" [Multiplexor/mux_onehot_if.cpp:10->Multiplexor/top.cpp:49]   --->   Operation 83 'icmp' 'icmp_ln879_2' <Predicate = (mode_read == 7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.55ns)   --->   "%icmp_ln879_3 = icmp eq i8 %mux_sel_onehot_V_rea, 8" [Multiplexor/mux_onehot_if.cpp:12->Multiplexor/top.cpp:49]   --->   Operation 84 'icmp' 'icmp_ln879_3' <Predicate = (mode_read == 7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (1.55ns)   --->   "%icmp_ln879_4 = icmp eq i8 %mux_sel_onehot_V_rea, 16" [Multiplexor/mux_onehot_if.cpp:14->Multiplexor/top.cpp:49]   --->   Operation 85 'icmp' 'icmp_ln879_4' <Predicate = (mode_read == 7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (1.55ns)   --->   "%icmp_ln879_5 = icmp eq i8 %mux_sel_onehot_V_rea, 32" [Multiplexor/mux_onehot_if.cpp:16->Multiplexor/top.cpp:49]   --->   Operation 86 'icmp' 'icmp_ln879_5' <Predicate = (mode_read == 7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.55ns)   --->   "%icmp_ln879_6 = icmp eq i8 %mux_sel_onehot_V_rea, 64" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 87 'icmp' 'icmp_ln879_6' <Predicate = (mode_read == 7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (1.55ns)   --->   "%icmp_ln879_7 = icmp eq i8 %mux_sel_onehot_V_rea, -128" [Multiplexor/mux_onehot_if.cpp:20->Multiplexor/top.cpp:49]   --->   Operation 88 'icmp' 'icmp_ln879_7' <Predicate = (mode_read == 7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_7)   --->   "%xor_ln879 = xor i1 %icmp_ln879, true" [Multiplexor/mux_onehot_if.cpp:6->Multiplexor/top.cpp:49]   --->   Operation 89 'xor' 'xor_ln879' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_7)   --->   "%and_ln879 = and i1 %icmp_ln879_1, %xor_ln879" [Multiplexor/mux_onehot_if.cpp:8->Multiplexor/top.cpp:49]   --->   Operation 90 'and' 'and_ln879' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.97ns)   --->   "%or_ln879 = or i1 %icmp_ln879, %icmp_ln879_1" [Multiplexor/mux_onehot_if.cpp:8->Multiplexor/top.cpp:49]   --->   Operation 91 'or' 'or_ln879' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_1)   --->   "%xor_ln879_1 = xor i1 %or_ln879, true" [Multiplexor/mux_onehot_if.cpp:8->Multiplexor/top.cpp:49]   --->   Operation 92 'xor' 'xor_ln879_1' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln879_1 = and i1 %icmp_ln879_2, %xor_ln879_1" [Multiplexor/mux_onehot_if.cpp:10->Multiplexor/top.cpp:49]   --->   Operation 93 'and' 'and_ln879_1' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.97ns)   --->   "%or_ln879_1 = or i1 %or_ln879, %icmp_ln879_2" [Multiplexor/mux_onehot_if.cpp:10->Multiplexor/top.cpp:49]   --->   Operation 94 'or' 'or_ln879_1' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_9)   --->   "%xor_ln879_2 = xor i1 %or_ln879_1, true" [Multiplexor/mux_onehot_if.cpp:10->Multiplexor/top.cpp:49]   --->   Operation 95 'xor' 'xor_ln879_2' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_9)   --->   "%and_ln879_2 = and i1 %icmp_ln879_3, %xor_ln879_2" [Multiplexor/mux_onehot_if.cpp:12->Multiplexor/top.cpp:49]   --->   Operation 96 'and' 'and_ln879_2' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.97ns)   --->   "%or_ln879_2 = or i1 %or_ln879_1, %icmp_ln879_3" [Multiplexor/mux_onehot_if.cpp:12->Multiplexor/top.cpp:49]   --->   Operation 97 'or' 'or_ln879_2' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_3)   --->   "%xor_ln879_3 = xor i1 %or_ln879_2, true" [Multiplexor/mux_onehot_if.cpp:12->Multiplexor/top.cpp:49]   --->   Operation 98 'xor' 'xor_ln879_3' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln879_3 = and i1 %icmp_ln879_4, %xor_ln879_3" [Multiplexor/mux_onehot_if.cpp:14->Multiplexor/top.cpp:49]   --->   Operation 99 'and' 'and_ln879_3' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.97ns)   --->   "%or_ln879_3 = or i1 %or_ln879_2, %icmp_ln879_4" [Multiplexor/mux_onehot_if.cpp:14->Multiplexor/top.cpp:49]   --->   Operation 100 'or' 'or_ln879_3' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_5)   --->   "%xor_ln879_4 = xor i1 %or_ln879_3, true" [Multiplexor/mux_onehot_if.cpp:14->Multiplexor/top.cpp:49]   --->   Operation 101 'xor' 'xor_ln879_4' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_5)   --->   "%and_ln879_4 = and i1 %icmp_ln879_5, %xor_ln879_4" [Multiplexor/mux_onehot_if.cpp:16->Multiplexor/top.cpp:49]   --->   Operation 102 'and' 'and_ln879_4' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_5)   --->   "%or_ln879_4 = or i1 %or_ln879_3, %icmp_ln879_5" [Multiplexor/mux_onehot_if.cpp:16->Multiplexor/top.cpp:49]   --->   Operation 103 'or' 'or_ln879_4' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_5)   --->   "%xor_ln879_5 = xor i1 %or_ln879_4, true" [Multiplexor/mux_onehot_if.cpp:16->Multiplexor/top.cpp:49]   --->   Operation 104 'xor' 'xor_ln879_5' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln879_5 = and i1 %icmp_ln879_6, %xor_ln879_5" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 105 'and' 'and_ln879_5' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_4)   --->   "%select_ln879 = select i1 %and_ln879_5, i8 %tmp_V_7, i8 %tmp_V_6" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 106 'select' 'select_ln879' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln879_5 = or i1 %and_ln879_5, %and_ln879_4" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 107 'or' 'or_ln879_5' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln879_1 = select i1 %and_ln879_3, i8 %tmp_V_5, i8 %tmp_V_4" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 108 'select' 'select_ln879_1' <Predicate = (mode_read == 7)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_9)   --->   "%or_ln879_6 = or i1 %and_ln879_3, %and_ln879_2" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 109 'or' 'or_ln879_6' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_5)   --->   "%select_ln879_2 = select i1 %and_ln879_1, i8 %tmp_V_3, i8 %tmp_V_2" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 110 'select' 'select_ln879_2' <Predicate = (mode_read == 7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln879_7 = or i1 %and_ln879_1, %and_ln879" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 111 'or' 'or_ln879_7' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln879_3 = select i1 %icmp_ln879, i8 %tmp_V_1, i8 %tmp_V_8" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 112 'select' 'select_ln879_3' <Predicate = (mode_read == 7)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln879_4 = select i1 %or_ln879_5, i8 %select_ln879, i8 %select_ln879_1" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 113 'select' 'select_ln879_4' <Predicate = (mode_read == 7)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln879_9 = or i1 %or_ln879_5, %or_ln879_6" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 114 'or' 'or_ln879_9' <Predicate = (mode_read == 7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln879_5 = select i1 %or_ln879_7, i8 %select_ln879_2, i8 %select_ln879_3" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 115 'select' 'select_ln879_5' <Predicate = (mode_read == 7)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (1.55ns)   --->   "%icmp_ln6 = icmp eq i8 %mux_sel_onehot_V_rea, -128" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 116 'icmp' 'icmp_ln6' <Predicate = (mode_read == 6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (1.55ns)   --->   "%icmp_ln6_1 = icmp eq i8 %mux_sel_onehot_V_rea, 64" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 117 'icmp' 'icmp_ln6_1' <Predicate = (mode_read == 6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (1.55ns)   --->   "%icmp_ln6_2 = icmp eq i8 %mux_sel_onehot_V_rea, 32" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 118 'icmp' 'icmp_ln6_2' <Predicate = (mode_read == 6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (1.55ns)   --->   "%icmp_ln6_3 = icmp eq i8 %mux_sel_onehot_V_rea, 16" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 119 'icmp' 'icmp_ln6_3' <Predicate = (mode_read == 6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (1.55ns)   --->   "%icmp_ln6_4 = icmp eq i8 %mux_sel_onehot_V_rea, 8" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 120 'icmp' 'icmp_ln6_4' <Predicate = (mode_read == 6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (1.55ns)   --->   "%icmp_ln6_5 = icmp eq i8 %mux_sel_onehot_V_rea, 4" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 121 'icmp' 'icmp_ln6_5' <Predicate = (mode_read == 6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (1.55ns)   --->   "%icmp_ln6_6 = icmp eq i8 %mux_sel_onehot_V_rea, 2" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 122 'icmp' 'icmp_ln6_6' <Predicate = (mode_read == 6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (1.55ns)   --->   "%icmp_ln6_7 = icmp eq i8 %mux_sel_onehot_V_rea, 1" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 123 'icmp' 'icmp_ln6_7' <Predicate = (mode_read == 6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln6_4)   --->   "%select_ln6 = select i1 %icmp_ln6_7, i8 %tmp_V_1, i8 %tmp_V_2" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 124 'select' 'select_ln6' <Predicate = (mode_read == 6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.97ns)   --->   "%or_ln6 = or i1 %icmp_ln6_7, %icmp_ln6_6" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 125 'or' 'or_ln6' <Predicate = (mode_read == 6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln6_1 = select i1 %icmp_ln6_5, i8 %tmp_V_3, i8 %tmp_V_4" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 126 'select' 'select_ln6_1' <Predicate = (mode_read == 6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln6_4)   --->   "%or_ln6_1 = or i1 %icmp_ln6_5, %icmp_ln6_4" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 127 'or' 'or_ln6_1' <Predicate = (mode_read == 6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln6_5)   --->   "%select_ln6_2 = select i1 %icmp_ln6_3, i8 %tmp_V_5, i8 %tmp_V_6" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 128 'select' 'select_ln6_2' <Predicate = (mode_read == 6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.97ns)   --->   "%or_ln6_2 = or i1 %icmp_ln6_3, %icmp_ln6_2" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 129 'or' 'or_ln6_2' <Predicate = (mode_read == 6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln6_3 = select i1 %icmp_ln6_1, i8 %tmp_V_7, i8 %tmp_V_8" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 130 'select' 'select_ln6_3' <Predicate = (mode_read == 6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln6_7)   --->   "%or_ln6_3 = or i1 %icmp_ln6_1, %icmp_ln6" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 131 'or' 'or_ln6_3' <Predicate = (mode_read == 6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln6_4 = select i1 %or_ln6, i8 %select_ln6, i8 %select_ln6_1" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 132 'select' 'select_ln6_4' <Predicate = (mode_read == 6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln6_4 = or i1 %or_ln6, %or_ln6_1" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 133 'or' 'or_ln6_4' <Predicate = (mode_read == 6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln6_5 = select i1 %or_ln6_2, i8 %select_ln6_2, i8 %select_ln6_3" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 134 'select' 'select_ln6_5' <Predicate = (mode_read == 6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln6_7)   --->   "%or_ln6_5 = or i1 %or_ln6_2, %or_ln6_3" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 135 'or' 'or_ln6_5' <Predicate = (mode_read == 6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln6_6 = select i1 %or_ln6_4, i8 %select_ln6_4, i8 %select_ln6_5" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 136 'select' 'select_ln6_6' <Predicate = (mode_read == 6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln6_7)   --->   "%or_ln6_6 = or i1 %or_ln6_4, %or_ln6_5" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 137 'or' 'or_ln6_6' <Predicate = (mode_read == 6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln6_7 = select i1 %or_ln6_6, i8 %select_ln6_6, i8 0" [Multiplexor/mux_onehot.cpp:6->Multiplexor/top.cpp:45]   --->   Operation 138 'select' 'select_ln6_7' <Predicate = (mode_read == 6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %select_ln6_7)" [Multiplexor/top.cpp:45]   --->   Operation 139 'write' <Predicate = (mode_read == 6)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:46]   --->   Operation 140 'br' <Predicate = (mode_read == 6)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (2.47ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %tmp_V_1, i8 %tmp_V_2, i8 %tmp_V_3, i8 %tmp_V_4, i8 %tmp_V_5, i8 %tmp_V_6, i8 %tmp_V_7, i8 %tmp_V_8, i3 %mux_sel0_V_read)" [Multiplexor/mux_binary.cpp:5->Multiplexor/top.cpp:41]   --->   Operation 141 'mux' 'tmp_5' <Predicate = (mode_read == 5)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %tmp_5)" [Multiplexor/top.cpp:41]   --->   Operation 142 'write' <Predicate = (mode_read == 5)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:42]   --->   Operation 143 'br' <Predicate = (mode_read == 5)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.24ns)   --->   "%select_ln5 = select i1 %mux_s_read, i8 %tmp_V_2, i8 %tmp_V_1" [Multiplexor/mux_2to1.cpp:5->Multiplexor/top.cpp:37]   --->   Operation 144 'select' 'select_ln5' <Predicate = (mode_read == 4)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %select_ln5)" [Multiplexor/top.cpp:37]   --->   Operation 145 'write' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:38]   --->   Operation 146 'br' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (6.48ns)   --->   "%call_ret_i = call fastcc { i1, i5 } @"leading_ones<32>"(i32 %din_tmp_V)" [Multiplexor/leading_ones_template.cpp:7->Multiplexor/top.cpp:33]   --->   Operation 147 'call' 'call_ret_i' <Predicate = (mode_read == 3)> <Delay = 6.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_3 = extractvalue { i1, i5 } %call_ret_i, 0" [Multiplexor/top.cpp:33]   --->   Operation 148 'extractvalue' 'tmp_3' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%leadone_out_V_ret5 = extractvalue { i1, i5 } %call_ret_i, 1" [Multiplexor/top.cpp:33]   --->   Operation 149 'extractvalue' 'leadone_out_V_ret5' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i5P(i5* %leadone_out_V, i5 %leadone_out_V_ret5)" [Multiplexor/top.cpp:33]   --->   Operation 150 'write' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %leadone_ret, i1 %tmp_3)" [Multiplexor/top.cpp:33]   --->   Operation 151 'write' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:34]   --->   Operation 152 'br' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (2.47ns)   --->   "%flag = icmp ne i32 %din_tmp_V, 0" [Multiplexor/leading_ones_log2.cpp:16->Multiplexor/top.cpp:29]   --->   Operation 153 'icmp' 'flag' <Predicate = (mode_read == 2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %din_tmp_V, i32 16, i32 31)" [Multiplexor/leading_ones_log2.cpp:22->Multiplexor/top.cpp:29]   --->   Operation 154 'partselect' 'trunc_ln1' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (2.42ns)   --->   "%icmp_ln883 = icmp eq i16 %trunc_ln1, 0" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 155 'icmp' 'icmp_ln883' <Predicate = (mode_read == 2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.80ns)   --->   "%select_ln24 = select i1 %icmp_ln883, i16 %trunc_ln37, i16 %trunc_ln1" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 156 'select' 'select_ln24' <Predicate = (mode_read == 2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i16 %select_ln24 to i8" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 157 'trunc' 'trunc_ln24' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %select_ln24, i32 8, i32 15)" [Multiplexor/leading_ones_log2.cpp:21->Multiplexor/top.cpp:29]   --->   Operation 158 'partselect' 'trunc_ln3' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (1.55ns)   --->   "%icmp_ln883_1 = icmp eq i8 %trunc_ln3, 0" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 159 'icmp' 'icmp_ln883_1' <Predicate = (mode_read == 2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (1.24ns)   --->   "%select_ln24_2 = select i1 %icmp_ln883_1, i8 %trunc_ln24, i8 %trunc_ln3" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 160 'select' 'select_ln24_2' <Predicate = (mode_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i8 %select_ln24_2 to i4" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 161 'trunc' 'trunc_ln24_1' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln1503_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %select_ln24_2, i32 4, i32 7)" [Multiplexor/leading_ones_log2.cpp:21->Multiplexor/top.cpp:29]   --->   Operation 162 'partselect' 'trunc_ln1503_1' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %leadone_ret, i1 %flag)" [Multiplexor/top.cpp:29]   --->   Operation 163 'write' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 164 [2/2] (3.41ns)   --->   "%call_ret3 = call fastcc { i1, i5 } @leading_ones_brutefo(i32 %din_tmp_V)" [Multiplexor/top.cpp:25]   --->   Operation 164 'call' 'call_ret3' <Predicate = (mode_read == 1)> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 165 [2/2] (3.67ns)   --->   "%call_ret4 = call fastcc { i1, i5 } @leading_ones(i32 %din_tmp_V)" [Multiplexor/top.cpp:21]   --->   Operation 165 'call' 'call_ret4' <Predicate = (mode_read == 0)> <Delay = 3.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%max_in_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_0)" [Multiplexor/top.cpp:65]   --->   Operation 166 'read' 'max_in_0_read' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%max_in_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_1)" [Multiplexor/top.cpp:65]   --->   Operation 167 'read' 'max_in_1_read' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%max_in_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_2)" [Multiplexor/top.cpp:65]   --->   Operation 168 'read' 'max_in_2_read' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (2.47ns)   --->   "%icmp_ln14 = icmp sgt i32 %max_in_1_read, %max_in_0_read" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 169 'icmp' 'icmp_ln14' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln14_1)   --->   "%select_ln14 = select i1 %icmp_ln14, i32 %max_in_1_read, i32 %max_in_0_read" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 170 'select' 'select_ln14' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln14_1 = icmp sgt i32 %max_in_2_read, %select_ln14" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 171 'icmp' 'icmp_ln14_1' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i1 %icmp_ln14 to i2" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 172 'zext' 'zext_ln14' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.99ns)   --->   "%select_ln14_1 = select i1 %icmp_ln14_1, i2 -2, i2 %zext_ln14" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 173 'select' 'select_ln14_1' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.17>
ST_2 : Operation 174 [1/1] (2.47ns)   --->   "%icmp_ln8_6 = icmp sgt i32 %m0_3, %m1_6" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 174 'icmp' 'icmp_ln8_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.69ns)   --->   "%select_ln8_7 = select i1 %icmp_ln8_6, i32 %m0_3, i32 %m1_6" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61]   --->   Operation 175 'select' 'select_ln8_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %max_out, i32 %select_ln8_7)" [Multiplexor/top.cpp:61]   --->   Operation 176 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:62]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 1> <Delay = 2.49>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_7)   --->   "%or_ln879_8 = or i1 %icmp_ln879, %icmp_ln879_7" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 178 'or' 'or_ln879_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_7)   --->   "%or_ln879_10 = or i1 %or_ln879_7, %or_ln879_8" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 179 'or' 'or_ln879_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln879_6 = select i1 %or_ln879_9, i8 %select_ln879_4, i8 %select_ln879_5" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 180 'select' 'select_ln879_6' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_7)   --->   "%or_ln879_11 = or i1 %or_ln879_9, %or_ln879_10" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 181 'or' 'or_ln879_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln879_7 = select i1 %or_ln879_11, i8 %select_ln879_6, i8 0" [Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49]   --->   Operation 182 'select' 'select_ln879_7' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %mux_ret_V, i8 %select_ln879_7)" [Multiplexor/top.cpp:49]   --->   Operation 183 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:50]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 5.49>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_3)   --->   "%select_ln24_1 = select i1 %icmp_ln883, i5 0, i5 -16" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 185 'select' 'select_ln24_1' <Predicate = (mode_read == 2 & icmp_ln883_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_3)   --->   "%select_ln25 = select i1 %icmp_ln883, i5 8, i5 -8" [Multiplexor/leading_ones_log2.cpp:25->Multiplexor/top.cpp:29]   --->   Operation 186 'select' 'select_ln25' <Predicate = (mode_read == 2 & !icmp_ln883_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln24_3 = select i1 %icmp_ln883_1, i5 %select_ln24_1, i5 %select_ln25" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 187 'select' 'select_ln24_3' <Predicate = (mode_read == 2)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (1.30ns)   --->   "%icmp_ln883_2 = icmp eq i4 %trunc_ln1503_1, 0" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 188 'icmp' 'icmp_ln883_2' <Predicate = (mode_read == 2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (1.02ns)   --->   "%select_ln24_4 = select i1 %icmp_ln883_2, i4 %trunc_ln24_1, i4 %trunc_ln1503_1" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 189 'select' 'select_ln24_4' <Predicate = (mode_read == 2)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_5)   --->   "%or_ln24 = or i5 %select_ln24_3, 4" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 190 'or' 'or_ln24' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln24_5 = select i1 %icmp_ln883_2, i5 %select_ln24_3, i5 %or_ln24" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 191 'select' 'select_ln24_5' <Predicate = (mode_read == 2)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln1503_2 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln24_4, i32 2, i32 3)" [Multiplexor/leading_ones_log2.cpp:21->Multiplexor/top.cpp:29]   --->   Operation 192 'partselect' 'trunc_ln1503_2' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.95ns)   --->   "%icmp_ln883_3 = icmp eq i2 %trunc_ln1503_2, 0" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 193 'icmp' 'icmp_ln883_3' <Predicate = (mode_read == 2)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_6)   --->   "%or_ln24_1 = or i5 %select_ln24_5, 2" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 194 'or' 'or_ln24_1' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln24_6 = select i1 %icmp_ln883_3, i5 %select_ln24_5, i5 %or_ln24_1" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 195 'select' 'select_ln24_6' <Predicate = (mode_read == 2)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_2)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %select_ln24_4, i32 1)" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 196 'bitselect' 'tmp_4' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_2)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %select_ln24_4, i32 3)" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 197 'bitselect' 'tmp_9' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_2)   --->   "%select_ln24_7 = select i1 %icmp_ln883_3, i1 %tmp_4, i1 %tmp_9" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 198 'select' 'select_ln24_7' <Predicate = (mode_read == 2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_2)   --->   "%trunc_ln24_2 = trunc i5 %select_ln24_6 to i1" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 199 'trunc' 'trunc_ln24_2' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln24_2 = or i1 %trunc_ln24_2, %select_ln24_7" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 200 'or' 'or_ln24_2' <Predicate = (mode_read == 2)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_10 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %select_ln24_6, i32 1, i32 4)" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 201 'partselect' 'tmp_10' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_10, i1 %or_ln24_2)" [Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29]   --->   Operation 202 'bitconcatenate' 'ssdm_int_V_write_ass' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i5P(i5* %leadone_out_V, i5 %ssdm_int_V_write_ass)" [Multiplexor/top.cpp:29]   --->   Operation 203 'write' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:30]   --->   Operation 204 'br' <Predicate = (mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 205 [1/2] (1.21ns)   --->   "%call_ret3 = call fastcc { i1, i5 } @leading_ones_brutefo(i32 %din_tmp_V)" [Multiplexor/top.cpp:25]   --->   Operation 205 'call' 'call_ret3' <Predicate = (mode_read == 1)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_1 = extractvalue { i1, i5 } %call_ret3, 0" [Multiplexor/top.cpp:25]   --->   Operation 206 'extractvalue' 'tmp_1' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%leadone_out_V_ret2 = extractvalue { i1, i5 } %call_ret3, 1" [Multiplexor/top.cpp:25]   --->   Operation 207 'extractvalue' 'leadone_out_V_ret2' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i5P(i5* %leadone_out_V, i5 %leadone_out_V_ret2)" [Multiplexor/top.cpp:25]   --->   Operation 208 'write' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %leadone_ret, i1 %tmp_1)" [Multiplexor/top.cpp:25]   --->   Operation 209 'write' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:26]   --->   Operation 210 'br' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_4 : Operation 211 [1/2] (0.00ns)   --->   "%call_ret4 = call fastcc { i1, i5 } @leading_ones(i32 %din_tmp_V)" [Multiplexor/top.cpp:21]   --->   Operation 211 'call' 'call_ret4' <Predicate = (mode_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%tmp = extractvalue { i1, i5 } %call_ret4, 0" [Multiplexor/top.cpp:21]   --->   Operation 212 'extractvalue' 'tmp' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%leadone_out_V_ret4 = extractvalue { i1, i5 } %call_ret4, 1" [Multiplexor/top.cpp:21]   --->   Operation 213 'extractvalue' 'leadone_out_V_ret4' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i5P(i5* %leadone_out_V, i5 %leadone_out_V_ret4)" [Multiplexor/top.cpp:21]   --->   Operation 214 'write' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %leadone_ret, i1 %tmp)" [Multiplexor/top.cpp:21]   --->   Operation 215 'write' <Predicate = (mode_read == 0)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:22]   --->   Operation 216 'br' <Predicate = (mode_read == 0)> <Delay = 0.00>

State 5 <SV = 1> <Delay = 8.42>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%max_in_3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_3)" [Multiplexor/top.cpp:65]   --->   Operation 217 'read' 'max_in_3_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i2 %select_ln14_1 to i3" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 218 'zext' 'zext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (2.47ns)   --->   "%phi_ln14_1_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %max_in_0_read, i32 %max_in_1_read, i32 %max_in_2_read, i32 %max_in_2_read, i32 %max_in_2_read, i32 %max_in_2_read, i32 %max_in_2_read, i32 %max_in_2_read, i3 %zext_ln14_1)" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 219 'mux' 'phi_ln14_1_i' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (2.47ns)   --->   "%icmp_ln14_2 = icmp sgt i32 %max_in_3_read, %phi_ln14_1_i" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 220 'icmp' 'icmp_ln14_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.99ns)   --->   "%select_ln14_2 = select i1 %icmp_ln14_2, i2 -1, i2 %select_ln14_1" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 221 'select' 'select_ln14_2' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i2 %select_ln14_2 to i3" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 222 'zext' 'zext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (2.47ns)   --->   "%phi_ln14_2_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %max_in_0_read, i32 %max_in_1_read, i32 %max_in_2_read, i32 %max_in_3_read, i32 %max_in_3_read, i32 %max_in_3_read, i32 %max_in_3_read, i32 %max_in_3_read, i3 %zext_ln14_2)" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 223 'mux' 'phi_ln14_2_i' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 2> <Delay = 8.40>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%max_in_4_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_4)" [Multiplexor/top.cpp:65]   --->   Operation 224 'read' 'max_in_4_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%max_in_5_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_5)" [Multiplexor/top.cpp:65]   --->   Operation 225 'read' 'max_in_5_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (2.47ns)   --->   "%icmp_ln14_3 = icmp sgt i32 %max_in_4_read, %phi_ln14_2_i" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 226 'icmp' 'icmp_ln14_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.98ns)   --->   "%select_ln13 = select i1 %icmp_ln14_3, i3 -4, i3 %zext_ln14_2" [Multiplexor/max_algorithmic.cpp:13->Multiplexor/top.cpp:65]   --->   Operation 227 'select' 'select_ln13' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (2.47ns)   --->   "%phi_ln14_3_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %max_in_0_read, i32 %max_in_1_read, i32 %max_in_2_read, i32 %max_in_3_read, i32 %max_in_4_read, i32 %max_in_4_read, i32 %max_in_4_read, i32 %max_in_4_read, i3 %select_ln13)" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 228 'mux' 'phi_ln14_3_i' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (2.47ns)   --->   "%icmp_ln14_4 = icmp sgt i32 %max_in_5_read, %phi_ln14_3_i" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 229 'icmp' 'icmp_ln14_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 3> <Delay = 6.91>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%max_in_6_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_6)" [Multiplexor/top.cpp:65]   --->   Operation 230 'read' 'max_in_6_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.98ns)   --->   "%select_ln13_1 = select i1 %icmp_ln14_4, i3 -3, i3 %select_ln13" [Multiplexor/max_algorithmic.cpp:13->Multiplexor/top.cpp:65]   --->   Operation 231 'select' 'select_ln13_1' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (2.47ns)   --->   "%phi_ln14_4_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %max_in_0_read, i32 %max_in_1_read, i32 %max_in_2_read, i32 %max_in_3_read, i32 %max_in_4_read, i32 %max_in_5_read, i32 %max_in_5_read, i32 %max_in_5_read, i3 %select_ln13_1)" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 232 'mux' 'phi_ln14_4_i' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (2.47ns)   --->   "%icmp_ln14_5 = icmp sgt i32 %max_in_6_read, %phi_ln14_4_i" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 233 'icmp' 'icmp_ln14_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.98ns)   --->   "%select_ln14_3 = select i1 %icmp_ln14_5, i3 -2, i3 %select_ln13_1" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 234 'select' 'select_ln14_3' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 4> <Delay = 8.41>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%max_in_7_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %max_in_7)" [Multiplexor/top.cpp:65]   --->   Operation 235 'read' 'max_in_7_read' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (2.47ns)   --->   "%phi_ln14_5_i = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %max_in_0_read, i32 %max_in_1_read, i32 %max_in_2_read, i32 %max_in_3_read, i32 %max_in_4_read, i32 %max_in_5_read, i32 %max_in_6_read, i32 %max_in_6_read, i3 %select_ln14_3)" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 236 'mux' 'phi_ln14_5_i' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (2.47ns)   --->   "%icmp_ln14_6 = icmp sgt i32 %max_in_7_read, %phi_ln14_5_i" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 237 'icmp' 'icmp_ln14_6' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (0.98ns)   --->   "%select_ln13_2 = select i1 %icmp_ln14_6, i3 -1, i3 %select_ln14_3" [Multiplexor/max_algorithmic.cpp:13->Multiplexor/top.cpp:65]   --->   Operation 238 'select' 'select_ln13_2' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 239 [1/1] (2.47ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %max_in_0_read, i32 %max_in_1_read, i32 %max_in_2_read, i32 %max_in_3_read, i32 %max_in_4_read, i32 %max_in_5_read, i32 %max_in_6_read, i32 %max_in_7_read, i3 %select_ln13_2)" [Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65]   --->   Operation 239 'mux' 'tmp_2' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %max_out, i32 %tmp_2)" [Multiplexor/top.cpp:65]   --->   Operation 240 'write' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "br label %11" [Multiplexor/top.cpp:66]   --->   Operation 241 'br' <Predicate = (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4 & mode_read != 5 & mode_read != 6 & mode_read != 7 & mode_read != 8 & mode_read != 9 & mode_read != 10)> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "ret void" [Multiplexor/top.cpp:68]   --->   Operation 242 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.67ns
The critical path consists of the following:
	wire read on port 'mux_sel_onehot_V' (Multiplexor/top.cpp:3) [58]  (0 ns)
	'icmp' operation ('icmp_ln879_1', Multiplexor/mux_onehot_if.cpp:8->Multiplexor/top.cpp:49) [108]  (1.55 ns)
	'or' operation ('or_ln879', Multiplexor/mux_onehot_if.cpp:8->Multiplexor/top.cpp:49) [117]  (0.978 ns)
	'or' operation ('or_ln879_1', Multiplexor/mux_onehot_if.cpp:10->Multiplexor/top.cpp:49) [120]  (0.978 ns)
	'or' operation ('or_ln879_2', Multiplexor/mux_onehot_if.cpp:12->Multiplexor/top.cpp:49) [123]  (0.978 ns)
	'or' operation ('or_ln879_3', Multiplexor/mux_onehot_if.cpp:14->Multiplexor/top.cpp:49) [126]  (0.978 ns)
	'or' operation ('or_ln879_4', Multiplexor/mux_onehot_if.cpp:16->Multiplexor/top.cpp:49) [129]  (0 ns)
	'xor' operation ('xor_ln879_5', Multiplexor/mux_onehot_if.cpp:16->Multiplexor/top.cpp:49) [130]  (0 ns)
	'and' operation ('and_ln879_5', Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49) [131]  (0.978 ns)
	'or' operation ('or_ln879_5', Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49) [133]  (0.978 ns)
	'select' operation ('select_ln879_4', Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49) [140]  (1.25 ns)

 <State 2>: 3.17ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln8_6', Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61) [91]  (2.47 ns)
	'select' operation ('dout', Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:5->Multiplexor/top.cpp:61) [92]  (0.698 ns)

 <State 3>: 2.5ns
The critical path consists of the following:
	'select' operation ('select_ln879_6', Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49) [144]  (1.25 ns)
	'select' operation ('select_ln879_7', Multiplexor/mux_onehot_if.cpp:18->Multiplexor/top.cpp:49) [146]  (1.25 ns)

 <State 4>: 5.49ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln883_2', Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29) [204]  (1.3 ns)
	'select' operation ('select_ln24_4', Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29) [205]  (1.02 ns)
	'icmp' operation ('icmp_ln883_3', Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29) [209]  (0.959 ns)
	'select' operation ('select_ln24_6', Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29) [211]  (1.22 ns)
	'or' operation ('or_ln24_2', Multiplexor/leading_ones_log2.cpp:24->Multiplexor/top.cpp:29) [216]  (0.993 ns)

 <State 5>: 8.42ns
The critical path consists of the following:
	'mux' operation ('phi_ln14_1_i', Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65) [251]  (2.48 ns)
	'icmp' operation ('icmp_ln14_2', Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65) [252]  (2.47 ns)
	'select' operation ('select_ln14_2', Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65) [253]  (0.993 ns)
	'mux' operation ('phi_ln14_2_i', Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65) [255]  (2.48 ns)

 <State 6>: 8.41ns
The critical path consists of the following:
	wire read on port 'max_in_4' (Multiplexor/top.cpp:65) [241]  (0 ns)
	'icmp' operation ('icmp_ln14_3', Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65) [256]  (2.47 ns)
	'select' operation ('select_ln13', Multiplexor/max_algorithmic.cpp:13->Multiplexor/top.cpp:65) [257]  (0.98 ns)
	'mux' operation ('phi_ln14_3_i', Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65) [258]  (2.48 ns)
	'icmp' operation ('icmp_ln14_4', Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65) [259]  (2.47 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'select' operation ('select_ln13_1', Multiplexor/max_algorithmic.cpp:13->Multiplexor/top.cpp:65) [260]  (0.98 ns)
	'mux' operation ('phi_ln14_4_i', Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65) [261]  (2.48 ns)
	'icmp' operation ('icmp_ln14_5', Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65) [262]  (2.47 ns)
	'select' operation ('select_ln14_3', Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65) [263]  (0.98 ns)

 <State 8>: 8.41ns
The critical path consists of the following:
	'mux' operation ('phi_ln14_5_i', Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65) [264]  (2.48 ns)
	'icmp' operation ('icmp_ln14_6', Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65) [265]  (2.47 ns)
	'select' operation ('select_ln13_2', Multiplexor/max_algorithmic.cpp:13->Multiplexor/top.cpp:65) [266]  (0.98 ns)
	'mux' operation ('tmp_2', Multiplexor/max_algorithmic.cpp:14->Multiplexor/top.cpp:65) [267]  (2.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
