// Seed: 1497413215
module module_0;
  wor id_1;
  module_2(
      id_1
  );
  assign id_1 = 1;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1
);
  id_3(
      .id_0(1), .id_1(1), .id_2(""), .id_3(1), .id_4(1'h0), .id_5(id_0)
  ); id_4 :
  assert property (@(posedge id_4) id_3)
  else;
  module_0();
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  assign id_1 = (1);
  wire id_2 = id_2;
endmodule
