Power-delay optimization in VLSI microprocessors by wire spacing