Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/project/PIONEER_GUI/qsys/hardware/ --output-directory=D:/project/PIONEER_GUI/qsys/hardware/system_qsys/ --report-file=bsf:D:/project/PIONEER_GUI/qsys/hardware/system_qsys.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/project/PIONEER_GUI/qsys/hardware/system_qsys.qsys
Progress: Loading hardware/system_qsys.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 13.1]
Progress: Parameterizing module epcs_flash
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_bridge [altera_avalon_mm_bridge 13.1]
Progress: Parameterizing module sdram_bridge
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding mm_bridge_touch [avalon_mm_bridge 1.0]
Progress: Parameterizing module mm_bridge_touch
Progress: Adding mm_bridge_seg [avalon_mm_bridge 1.0]
Progress: Parameterizing module mm_bridge_seg
Progress: Adding mm_bridge_remote [avalon_mm_bridge 1.0]
Progress: Parameterizing module mm_bridge_remote
Progress: Adding mm_bridge_adda [avalon_mm_bridge 1.0]
Progress: Parameterizing module mm_bridge_adda
Progress: Adding pio_touch_int [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_touch_int
Progress: Adding pio_back [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_back
Progress: Adding pio_key [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_key
Progress: Adding pio_led [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_buzzer [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_buzzer
Progress: Adding uart [altera_avalon_uart 13.1]
Progress: Parameterizing module uart
Progress: Adding i2c_scl [altera_avalon_pio 13.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 13.1]
Progress: Parameterizing module i2c_sda
Progress: Adding pio_paint [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_paint
Progress: Adding pio_ov5640_en [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_ov5640_en
Progress: Adding pio_ov5640_id [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_ov5640_id
Progress: Adding alt_vip_cl_scl_0 [alt_vip_cl_scl 13.1]
Progress: Parameterizing module alt_vip_cl_scl_0
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system_qsys.epcs_flash: Dedicated AS interface is not supported, signals are exported to top level design.
Info: system_qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system_qsys.sysid: Time stamp will be automatically updated when this component is generated.
Info: system_qsys.pio_touch_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_qsys.pio_back: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_qsys.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_qsys.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_qsys.pio_paint: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_qsys.pio_ov5640_id: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/project/PIONEER_GUI/qsys/hardware/ --output-directory=D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:D:/project/PIONEER_GUI/qsys/hardware/system_qsys.html --report-file=sopcinfo:D:/project/PIONEER_GUI/qsys/hardware/system_qsys.sopcinfo --report-file=cmp:D:/project/PIONEER_GUI/qsys/hardware/system_qsys.cmp --report-file=qip:D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/system_qsys.qip --report-file=svd --report-file=regmap:D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/system_qsys.regmap --report-file=debuginfo:D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/system_qsys.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/project/PIONEER_GUI/qsys/hardware/system_qsys.qsys --language=VERILOG
Progress: Loading hardware/system_qsys.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 13.1]
Progress: Parameterizing module epcs_flash
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_bridge [altera_avalon_mm_bridge 13.1]
Progress: Parameterizing module sdram_bridge
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding mm_bridge_touch [avalon_mm_bridge 1.0]
Progress: Parameterizing module mm_bridge_touch
Progress: Adding mm_bridge_seg [avalon_mm_bridge 1.0]
Progress: Parameterizing module mm_bridge_seg
Progress: Adding mm_bridge_remote [avalon_mm_bridge 1.0]
Progress: Parameterizing module mm_bridge_remote
Progress: Adding mm_bridge_adda [avalon_mm_bridge 1.0]
Progress: Parameterizing module mm_bridge_adda
Progress: Adding pio_touch_int [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_touch_int
Progress: Adding pio_back [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_back
Progress: Adding pio_key [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_key
Progress: Adding pio_led [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_buzzer [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_buzzer
Progress: Adding uart [altera_avalon_uart 13.1]
Progress: Parameterizing module uart
Progress: Adding i2c_scl [altera_avalon_pio 13.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 13.1]
Progress: Parameterizing module i2c_sda
Progress: Adding pio_paint [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_paint
Progress: Adding pio_ov5640_en [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_ov5640_en
Progress: Adding pio_ov5640_id [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_ov5640_id
Progress: Adding alt_vip_cl_scl_0 [alt_vip_cl_scl 13.1]
Progress: Parameterizing module alt_vip_cl_scl_0
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system_qsys.epcs_flash: Dedicated AS interface is not supported, signals are exported to top level design.
Info: system_qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system_qsys.sysid: Time stamp will be automatically updated when this component is generated.
Info: system_qsys.pio_touch_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_qsys.pio_back: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_qsys.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_qsys.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_qsys.pio_paint: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_qsys.pio_ov5640_id: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_qsys: Generating system_qsys "system_qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 24 modules, 95 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 22 modules, 87 connections
Info: merlin_translator_transform: After transform: 45 modules, 179 connections
Info: merlin_domain_transform: After transform: 109 modules, 562 connections
Info: merlin_router_transform: After transform: 132 modules, 654 connections
Info: merlin_burst_transform: After transform: 133 modules, 658 connections
Info: merlin_network_to_switch_transform: After transform: 178 modules, 775 connections
Info: merlin_width_transform: After transform: 182 modules, 791 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 184 modules, 974 connections
Info: merlin_hierarchy_transform: After transform: 25 modules, 97 connections
Info: merlin_mm_transform: After transform: 25 modules, 97 connections
Info: merlin_interrupt_mapper_transform: After transform: 26 modules, 101 connections
Info: reset_adaptation_transform: After transform: 29 modules, 105 connections
Warning: system_qsys: "No matching role found for epcs_flash:epcs_control_port:endofpacket (endofpacket)"
Warning: system_qsys: "No matching role found for epcs_flash:epcs_control_port:dataavailable (dataavailable)"
Warning: system_qsys: "No matching role found for epcs_flash:epcs_control_port:readyfordata (readyfordata)"
Warning: system_qsys: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: system_qsys: "No matching role found for uart:s1:readyfordata (readyfordata)"
Info: nios2: Starting RTL generation for module 'system_qsys_nios2'
Info: nios2:   Generation command is [exec D:/altera/13.1/quartus/bin/eperlcmd.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_qsys_nios2 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0087_nios2_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0087_nios2_gen//system_qsys_nios2_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2: # 2018.11.07 20:27:21 (*) Starting Nios II generation
Info: nios2: # 2018.11.07 20:27:21 (*)   Checking for plaintext license.
Info: nios2: # 2018.11.07 20:27:22 (*)   Plaintext license not found.
Info: nios2: # 2018.11.07 20:27:22 (*)   No license required to generate encrypted Nios II/e.
Info: nios2: # 2018.11.07 20:27:22 (*)   Elaborating CPU configuration settings
Info: nios2: # 2018.11.07 20:27:22 (*)   Creating all objects for CPU
Info: nios2: # 2018.11.07 20:27:23 (*)   Generating RTL from CPU objects
Info: nios2: # 2018.11.07 20:27:23 (*)   Creating plain-text RTL
Info: nios2: # 2018.11.07 20:27:24 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'system_qsys_nios2'
Info: nios2: "system_qsys" instantiated altera_nios2_qsys "nios2"
Info: jtag_uart: Starting RTL generation for module 'system_qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_qsys_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0088_jtag_uart_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0088_jtag_uart_gen//system_qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'system_qsys_jtag_uart'
Info: jtag_uart: "system_qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: epcs_flash: Starting RTL generation for module 'system_qsys_epcs_flash'
Info: epcs_flash:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=system_qsys_epcs_flash --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0089_epcs_flash_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0089_epcs_flash_gen//system_qsys_epcs_flash_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_flash: Done RTL generation for module 'system_qsys_epcs_flash'
Info: epcs_flash: "system_qsys" instantiated altera_avalon_epcs_flash_controller "epcs_flash"
Info: sdram: Starting RTL generation for module 'system_qsys_sdram'
Info: sdram:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_qsys_sdram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0090_sdram_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0090_sdram_gen//system_qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'system_qsys_sdram'
Info: sdram: "system_qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_bridge: "system_qsys" instantiated altera_avalon_mm_bridge "sdram_bridge"
Info: sysid: "system_qsys" instantiated altera_avalon_sysid_qsys "sysid"
Info: mm_bridge_touch: "system_qsys" instantiated avalon_mm_bridge "mm_bridge_touch"
Info: pio_touch_int: Starting RTL generation for module 'system_qsys_pio_touch_int'
Info: pio_touch_int:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_qsys_pio_touch_int --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0093_pio_touch_int_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0093_pio_touch_int_gen//system_qsys_pio_touch_int_component_configuration.pl  --do_build_sim=0  ]
Info: pio_touch_int: Done RTL generation for module 'system_qsys_pio_touch_int'
Info: pio_touch_int: "system_qsys" instantiated altera_avalon_pio "pio_touch_int"
Info: pio_back: Starting RTL generation for module 'system_qsys_pio_back'
Info: pio_back:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_qsys_pio_back --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0094_pio_back_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0094_pio_back_gen//system_qsys_pio_back_component_configuration.pl  --do_build_sim=0  ]
Info: pio_back: Done RTL generation for module 'system_qsys_pio_back'
Info: pio_back: "system_qsys" instantiated altera_avalon_pio "pio_back"
Info: pio_key: Starting RTL generation for module 'system_qsys_pio_key'
Info: pio_key:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_qsys_pio_key --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0095_pio_key_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0095_pio_key_gen//system_qsys_pio_key_component_configuration.pl  --do_build_sim=0  ]
Info: pio_key: Done RTL generation for module 'system_qsys_pio_key'
Info: pio_key: "system_qsys" instantiated altera_avalon_pio "pio_key"
Info: pio_led: Starting RTL generation for module 'system_qsys_pio_led'
Info: pio_led:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_qsys_pio_led --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0096_pio_led_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0096_pio_led_gen//system_qsys_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'system_qsys_pio_led'
Info: pio_led: "system_qsys" instantiated altera_avalon_pio "pio_led"
Info: pio_buzzer: Starting RTL generation for module 'system_qsys_pio_buzzer'
Info: pio_buzzer:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_qsys_pio_buzzer --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0097_pio_buzzer_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0097_pio_buzzer_gen//system_qsys_pio_buzzer_component_configuration.pl  --do_build_sim=0  ]
Info: pio_buzzer: Done RTL generation for module 'system_qsys_pio_buzzer'
Info: pio_buzzer: "system_qsys" instantiated altera_avalon_pio "pio_buzzer"
Info: uart: Starting RTL generation for module 'system_qsys_uart'
Info: uart:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=system_qsys_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0098_uart_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0098_uart_gen//system_qsys_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'system_qsys_uart'
Info: uart: "system_qsys" instantiated altera_avalon_uart "uart"
Info: i2c_sda: Starting RTL generation for module 'system_qsys_i2c_sda'
Info: i2c_sda:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_qsys_i2c_sda --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0099_i2c_sda_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0099_i2c_sda_gen//system_qsys_i2c_sda_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_sda: Done RTL generation for module 'system_qsys_i2c_sda'
Info: i2c_sda: "system_qsys" instantiated altera_avalon_pio "i2c_sda"
Info: pio_paint: Starting RTL generation for module 'system_qsys_pio_paint'
Info: pio_paint:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_qsys_pio_paint --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0100_pio_paint_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0100_pio_paint_gen//system_qsys_pio_paint_component_configuration.pl  --do_build_sim=0  ]
Info: pio_paint: Done RTL generation for module 'system_qsys_pio_paint'
Info: pio_paint: "system_qsys" instantiated altera_avalon_pio "pio_paint"
Info: pio_ov5640_id: Starting RTL generation for module 'system_qsys_pio_ov5640_id'
Info: pio_ov5640_id:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_qsys_pio_ov5640_id --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0101_pio_ov5640_id_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7842_3404089333294127891.dir/0101_pio_ov5640_id_gen//system_qsys_pio_ov5640_id_component_configuration.pl  --do_build_sim=0  ]
Info: pio_ov5640_id: Done RTL generation for module 'system_qsys_pio_ov5640_id'
Info: pio_ov5640_id: "system_qsys" instantiated altera_avalon_pio "pio_ov5640_id"
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 31 connections
Info: No custom instruction connections, skipping transform 
Info: alt_vip_cl_scl_0: "system_qsys" instantiated alt_vip_cl_scl "alt_vip_cl_scl_0"
Info: pipeline_bridge_swap_transform: After transform: 162 modules, 546 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 162 modules, 546 connections
Info: mm_interconnect_0: "system_qsys" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "system_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system_qsys" instantiated altera_reset_controller "rst_controller"
Info: video_in: "alt_vip_cl_scl_0" instantiated alt_vip_video_input_bridge "video_in"
Info: user_packet_demux: "alt_vip_cl_scl_0" instantiated alt_vip_packet_demux "user_packet_demux"
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_pkg.sv
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv
Info: line_buffer: "alt_vip_cl_scl_0" instantiated alt_vip_line_buffer "line_buffer"
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_pkg.sv
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv
Info: scaler_core: "alt_vip_cl_scl_0" instantiated alt_vip_scaler_alg_core "scaler_core"
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_pkg.sv
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv
Info: user_packet_mux: "alt_vip_cl_scl_0" instantiated alt_vip_packet_mux "user_packet_mux"
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_pkg.sv
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv
Info: video_out: "alt_vip_cl_scl_0" instantiated alt_vip_video_output_bridge "video_out"
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_pkg.sv
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv
Info: scheduler: "alt_vip_cl_scl_0" instantiated alt_vip_scaler_scheduler "scheduler"
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_pkg.sv
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv
Info: kernel_creator: "alt_vip_cl_scl_0" instantiated alt_vip_scaler_kernel_creator "kernel_creator"
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_pkg.sv
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/alt_vip_common_event_packet_encode.sv
Info: nios2_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_instruction_master_translator"
Info: nios2_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_jtag_debug_module_translator"
Info: nios2_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "mm_interconnect_0" instantiated altera_merlin_router "id_router_003"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_002"
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/project/PIONEER_GUI/qsys/hardware/system_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: system_qsys: Done "system_qsys" with 54 modules, 99 files, 2669071 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
