---
cores:
  # io_core:
  #   type: io

  #   inputs:
  #     # x_dir: 16
  #     # y_dir: 16
  #     # angle: 16
  #     polar_0: 32
  #     polar_1: 32
  #     polar_2: 32
  #     polar_3: 32

  my_logic_analyzer:
    type: logic_analyzer
    sample_depth: 4096
    trigger_loc: 1000

    probes:
      translate_valid: 1
      polar_0: 32
      polar_1: 32
      polar_2: 32
      polar_3: 32

    triggers:
      - translate_valid RISING

uart:
  port: "/dev/cu.usbserial-88742923012B1"
  baudrate: 115200
  clock_freq: 100000000
