<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sd_ddr_vga.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sd_ddr_vga.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sd_ddr_vga.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sd_ddr_vga.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sd_ddr_vga.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sd_ddr_vga.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GUIDERESULTS_REPORT" xil_pn:name="sd_ddr_vga.grf" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_IMPACT_MISC" xil_pn:name="sd_ddr_vga.mcs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sd_ddr_vga.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sd_ddr_vga.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sd_ddr_vga.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sd_ddr_vga.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sd_ddr_vga.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sd_ddr_vga.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sd_ddr_vga.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sd_ddr_vga.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_IMPACT_MISC" xil_pn:name="sd_ddr_vga.prm"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sd_ddr_vga.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sd_ddr_vga.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sd_ddr_vga.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sd_ddr_vga.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sd_ddr_vga.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sd_ddr_vga.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sd_ddr_vga.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sd_ddr_vga.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sd_ddr_vga.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sd_ddr_vga_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sd_ddr_vga_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sd_ddr_vga_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sd_ddr_vga_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sd_ddr_vga_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sd_ddr_vga_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sd_ddr_vga_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sd_ddr_vga_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sd_ddr_vga_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sd_ddr_vga_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sd_ddr_vga_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sd_ddr_vga_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sd_ddr_vga_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sd_ddr_vga_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sd_ddr_vga_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1429331294" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1429331294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429331294" xil_pn:name="TRAN_schematicsToHdl" xil_pn:start_ts="1429331294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1502199464" xil_pn:in_ck="2740126434246713483" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6772391424000103438" xil_pn:start_ts="1502199463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/conv_bias1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/conv_bias1.v"/>
      <outfile xil_pn:name="ipcore_dir/conv_bias2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/conv_bias2.v"/>
      <outfile xil_pn:name="ipcore_dir/conv_weight1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/conv_weight1.v"/>
      <outfile xil_pn:name="ipcore_dir/conv_weight2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/conv_weight2.v"/>
      <outfile xil_pn:name="ipcore_dir/conv_weight2_1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/conv_weight2_1.v"/>
      <outfile xil_pn:name="ipcore_dir/conv_weight2_2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/conv_weight2_2.v"/>
      <outfile xil_pn:name="ipcore_dir/image_24x24.ngc"/>
      <outfile xil_pn:name="ipcore_dir/image_24x24.v"/>
      <outfile xil_pn:name="ipcore_dir/shift_ram_10.ngc"/>
      <outfile xil_pn:name="ipcore_dir/shift_ram_10.v"/>
      <outfile xil_pn:name="ipcore_dir/shift_ram_24.ngc"/>
      <outfile xil_pn:name="ipcore_dir/shift_ram_24.v"/>
      <outfile xil_pn:name="ipcore_dir/weight_108x10.ngc"/>
      <outfile xil_pn:name="ipcore_dir/weight_108x10.v"/>
    </transform>
    <transform xil_pn:end_ts="1429331294" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1429331294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429331294" xil_pn:name="TRAN_xawsTohdl" xil_pn:start_ts="1429331294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429331294" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1429331294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429331294" xil_pn:name="TRAN_platgen" xil_pn:start_ts="1429331294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1502199492" xil_pn:in_ck="6850102008527455962" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3868162599440864749" xil_pn:start_ts="1502199464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sd_ddr_vga.ngc"/>
      <outfile xil_pn:name="sd_ddr_vga.ngr"/>
      <outfile xil_pn:name="sd_ddr_vga.prj"/>
      <outfile xil_pn:name="sd_ddr_vga.stx"/>
      <outfile xil_pn:name="sd_ddr_vga.syr"/>
      <outfile xil_pn:name="sd_ddr_vga.xst"/>
      <outfile xil_pn:name="sd_ddr_vga_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1499510920" xil_pn:in_ck="5674821646094332581" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8767927656280438543" xil_pn:start_ts="1499510920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1502199500" xil_pn:in_ck="2012086862311866383" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1735396099918764627" xil_pn:start_ts="1502199492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sd_ddr_vga.bld"/>
      <outfile xil_pn:name="sd_ddr_vga.ngd"/>
      <outfile xil_pn:name="sd_ddr_vga_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1502199579" xil_pn:in_ck="-1643425205863154183" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-398923363910175968" xil_pn:start_ts="1502199500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="sd_ddr_vga.pcf"/>
      <outfile xil_pn:name="sd_ddr_vga_map.map"/>
      <outfile xil_pn:name="sd_ddr_vga_map.mrp"/>
      <outfile xil_pn:name="sd_ddr_vga_map.ncd"/>
      <outfile xil_pn:name="sd_ddr_vga_map.ngm"/>
      <outfile xil_pn:name="sd_ddr_vga_map.xrpt"/>
      <outfile xil_pn:name="sd_ddr_vga_summary.xml"/>
      <outfile xil_pn:name="sd_ddr_vga_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1502199622" xil_pn:in_ck="-165196641911987822" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1502199579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="sd_ddr_vga.grf"/>
      <outfile xil_pn:name="sd_ddr_vga.ncd"/>
      <outfile xil_pn:name="sd_ddr_vga.pad"/>
      <outfile xil_pn:name="sd_ddr_vga.par"/>
      <outfile xil_pn:name="sd_ddr_vga.ptwx"/>
      <outfile xil_pn:name="sd_ddr_vga.unroutes"/>
      <outfile xil_pn:name="sd_ddr_vga.xpi"/>
      <outfile xil_pn:name="sd_ddr_vga_pad.csv"/>
      <outfile xil_pn:name="sd_ddr_vga_pad.txt"/>
      <outfile xil_pn:name="sd_ddr_vga_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1502199644" xil_pn:in_ck="8135210497760480784" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="97434230493978268" xil_pn:start_ts="1502199622">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sd_ddr_vga.bgn"/>
      <outfile xil_pn:name="sd_ddr_vga.bit"/>
      <outfile xil_pn:name="sd_ddr_vga.drc"/>
      <outfile xil_pn:name="sd_ddr_vga.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1502199749" xil_pn:in_ck="8135210497760467930" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1502199747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
      <outfile xil_pn:name="sd_ddr_vga.mcs"/>
      <outfile xil_pn:name="sd_ddr_vga.prm"/>
    </transform>
    <transform xil_pn:end_ts="1502199900" xil_pn:in_ck="8135210497760467930" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="1735396099918764627" xil_pn:start_ts="1502199900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1502199622" xil_pn:in_ck="-1643425205863154315" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1502199613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="sd_ddr_vga.twr"/>
      <outfile xil_pn:name="sd_ddr_vga.twx"/>
    </transform>
  </transforms>

</generated_project>
