Analysis & Synthesis report for toplevel
Fri Mar 11 15:42:23 2022
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 19. Source assignments for SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 20. Source assignments for SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated
 21. Source assignments for SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 22. Source assignments for SoC:inst1|SoC_cmd_xbar_demux:cmd_xbar_demux
 23. Source assignments for SoC:inst1|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001
 24. Source assignments for SoC:inst1|SoC_rsp_xbar_demux:rsp_xbar_demux
 25. Source assignments for SoC:inst1|SoC_rsp_xbar_demux:rsp_xbar_demux_001
 26. Source assignments for SoC:inst1|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002
 27. Source assignments for SoC:inst1|SoC_rsp_xbar_demux_002:rsp_xbar_demux_003
 28. Source assignments for SoC:inst1|SoC_rsp_xbar_demux_002:rsp_xbar_demux_004
 29. Source assignments for SoC:inst1|SoC_rsp_xbar_demux_002:rsp_xbar_demux_005
 30. Parameter Settings for User Entity Instance: SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo
 31. Parameter Settings for User Entity Instance: SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo
 32. Parameter Settings for User Entity Instance: SoC:inst1|SoC_onchip_mem:onchip_mem
 33. Parameter Settings for User Entity Instance: SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram
 34. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0
 35. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring
 36. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0
 37. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_0
 38. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_1
 39. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_2
 40. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_3
 41. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_4
 42. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_5
 43. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_6
 44. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_7
 45. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1
 46. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_0
 47. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_1
 48. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_2
 49. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_3
 50. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_4
 51. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_5
 52. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_6
 53. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_7
 54. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2
 55. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_0
 56. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_1
 57. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_2
 58. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_3
 59. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_4
 60. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_5
 61. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_6
 62. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_7
 63. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3
 64. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_0
 65. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_1
 66. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_2
 67. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_3
 68. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_4
 69. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_5
 70. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_6
 71. Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_7
 72. Parameter Settings for User Entity Instance: SoC:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator
 73. Parameter Settings for User Entity Instance: SoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0
 74. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_master_translator:cpu_instruction_master_translator
 75. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_master_translator:cpu_data_master_translator
 76. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
 77. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_translator:onchip_mem_s1_translator
 78. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_translator:timer_0_s1_translator
 79. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 80. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_translator:high_res_timer_s1_translator
 81. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_translator:sysid_control_slave_translator
 82. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
 83. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
 84. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
 85. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 86. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 87. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent
 88. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 89. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 90. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent
 91. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 94. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:high_res_timer_s1_translator_avalon_universal_slave_0_agent
 97. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:high_res_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
100. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: SoC:inst1|SoC_addr_router:addr_router|SoC_addr_router_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: SoC:inst1|SoC_addr_router_001:addr_router_001|SoC_addr_router_001_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: SoC:inst1|SoC_id_router:id_router|SoC_id_router_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: SoC:inst1|SoC_id_router:id_router_001|SoC_id_router_default_decode:the_default_decode
106. Parameter Settings for User Entity Instance: SoC:inst1|SoC_id_router_002:id_router_002|SoC_id_router_002_default_decode:the_default_decode
107. Parameter Settings for User Entity Instance: SoC:inst1|SoC_id_router_002:id_router_003|SoC_id_router_002_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: SoC:inst1|SoC_id_router_002:id_router_004|SoC_id_router_002_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: SoC:inst1|SoC_id_router_002:id_router_005|SoC_id_router_002_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_traffic_limiter:limiter
111. Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller
112. Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
113. Parameter Settings for User Entity Instance: SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
114. Parameter Settings for User Entity Instance: SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
115. Parameter Settings for User Entity Instance: SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
116. Parameter Settings for User Entity Instance: SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
117. Parameter Settings for User Entity Instance: SoC:inst1|SoC_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
118. Parameter Settings for User Entity Instance: SoC:inst1|SoC_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
119. Parameter Settings for User Entity Instance: SoC:inst1|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
120. Parameter Settings for User Entity Instance: SoC:inst1|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
121. scfifo Parameter Settings by Entity Instance
122. altsyncram Parameter Settings by Entity Instance
123. Port Connectivity Checks: "SoC:inst1|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
124. Port Connectivity Checks: "SoC:inst1|SoC_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
125. Port Connectivity Checks: "SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
126. Port Connectivity Checks: "SoC:inst1|altera_reset_controller:rst_controller"
127. Port Connectivity Checks: "SoC:inst1|SoC_id_router_002:id_router_002|SoC_id_router_002_default_decode:the_default_decode"
128. Port Connectivity Checks: "SoC:inst1|SoC_id_router:id_router|SoC_id_router_default_decode:the_default_decode"
129. Port Connectivity Checks: "SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
130. Port Connectivity Checks: "SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
131. Port Connectivity Checks: "SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
132. Port Connectivity Checks: "SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
133. Port Connectivity Checks: "SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
134. Port Connectivity Checks: "SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
135. Port Connectivity Checks: "SoC:inst1|altera_merlin_slave_translator:sysid_control_slave_translator"
136. Port Connectivity Checks: "SoC:inst1|altera_merlin_slave_translator:high_res_timer_s1_translator"
137. Port Connectivity Checks: "SoC:inst1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
138. Port Connectivity Checks: "SoC:inst1|altera_merlin_slave_translator:timer_0_s1_translator"
139. Port Connectivity Checks: "SoC:inst1|altera_merlin_slave_translator:onchip_mem_s1_translator"
140. Port Connectivity Checks: "SoC:inst1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
141. Port Connectivity Checks: "SoC:inst1|altera_merlin_master_translator:cpu_data_master_translator"
142. Port Connectivity Checks: "SoC:inst1|altera_merlin_master_translator:cpu_instruction_master_translator"
143. Port Connectivity Checks: "SoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"
144. Port Connectivity Checks: "SoC:inst1|SoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect"
145. Port Connectivity Checks: "SoC:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator"
146. Port Connectivity Checks: "SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic"
147. Port Connectivity Checks: "SoC:inst1|SoC_jtag_uart:jtag_uart"
148. Port Connectivity Checks: "SoC:inst1|SoC_cpu:cpu"
149. Elapsed Time Per Partition
150. Analysis & Synthesis Messages
151. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 11 15:42:23 2022     ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; toplevel                                  ;
; Top-level Entity Name              ; toplevel                                  ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 3,405                                     ;
;     Total combinational functions  ; 2,987                                     ;
;     Dedicated logic registers      ; 1,812                                     ;
; Total registers                    ; 1812                                      ;
; Total pins                         ; 1                                         ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 2,143,232                                 ;
; Embedded Multiplier 9-bit elements ; 4                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; toplevel           ; toplevel           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                             ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                     ; Library ;
+------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; SoC/synthesis/SoC.v                                                          ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v                                                          ; SoC     ;
; SoC/synthesis/submodules/SoC_irq_mapper.sv                                   ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_irq_mapper.sv                                   ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_arbitrator.sv                         ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv                         ; SoC     ;
; SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv                             ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv                             ; SoC     ;
; SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv                                 ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv                                 ; SoC     ;
; SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv                           ; SoC     ;
; SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv                               ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv                               ; SoC     ;
; SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv                                 ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv                                 ; SoC     ;
; SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv                           ; SoC     ;
; SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv                               ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv                               ; SoC     ;
; SoC/synthesis/submodules/altera_reset_controller.v                           ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_reset_controller.v                           ; SoC     ;
; SoC/synthesis/submodules/altera_reset_synchronizer.v                         ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_reset_synchronizer.v                         ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv                    ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv                    ; SoC     ;
; SoC/synthesis/submodules/SoC_id_router_002.sv                                ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_002.sv                                ; SoC     ;
; SoC/synthesis/submodules/SoC_id_router.sv                                    ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router.sv                                    ; SoC     ;
; SoC/synthesis/submodules/SoC_addr_router_001.sv                              ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router_001.sv                              ; SoC     ;
; SoC/synthesis/submodules/SoC_addr_router.sv                                  ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router.sv                                  ; SoC     ;
; SoC/synthesis/submodules/altera_avalon_sc_fifo.v                             ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_sc_fifo.v                             ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_slave_agent.sv                        ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv                        ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv                 ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_master_agent.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_master_agent.sv                       ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_slave_translator.sv                   ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv                   ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_master_translator.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_master_translator.sv                  ; SoC     ;
; SoC/synthesis/submodules/altera_customins_slave_translator.sv                ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_customins_slave_translator.sv                ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu_custom_instruction_master_multi_xconnect.sv ; yes             ; User SystemVerilog HDL File        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_custom_instruction_master_multi_xconnect.sv ; SoC     ;
; SoC/synthesis/submodules/altera_customins_master_translator.v                ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_customins_master_translator.v                ; SoC     ;
; SoC/synthesis/submodules/CRC_Custom_Instruction.v                            ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Custom_Instruction.v                            ; SoC     ;
; SoC/synthesis/submodules/CRC_Component.v                                     ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Component.v                                     ; SoC     ;
; SoC/synthesis/submodules/SoC_onchip_mem.v                                    ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_onchip_mem.v                                    ; SoC     ;
; SoC/synthesis/submodules/SoC_jtag_uart.v                                     ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v                                     ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu.v                                           ; yes             ; Encrypted User Verilog HDL File    ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v                                           ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v                  ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v                  ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v                     ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v                     ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v                 ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v                 ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu_mult_cell.v                                 ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_mult_cell.v                                 ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v                            ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v                            ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu_test_bench.v                                ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_test_bench.v                                ; SoC     ;
; SoC/synthesis/submodules/SoC_sysid.v                                         ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sysid.v                                         ; SoC     ;
; SoC/synthesis/submodules/SoC_high_res_timer.v                                ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_high_res_timer.v                                ; SoC     ;
; SoC/synthesis/submodules/SoC_timer_0.v                                       ; yes             ; User Verilog HDL File              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_timer_0.v                                       ; SoC     ;
; toplevel.bdf                                                                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/toplevel.bdf                                                                 ;         ;
; altsyncram.tdf                                                               ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                    ;         ;
; stratix_ram_block.inc                                                        ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                             ;         ;
; lpm_mux.inc                                                                  ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                       ;         ;
; lpm_decode.inc                                                               ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                    ;         ;
; aglobal121.inc                                                               ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                                                                    ;         ;
; a_rdenreg.inc                                                                ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                     ;         ;
; altrom.inc                                                                   ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc                                                                        ;         ;
; altram.inc                                                                   ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc                                                                        ;         ;
; altdpram.inc                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                                                                      ;         ;
; db/altsyncram_cjd1.tdf                                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/altsyncram_cjd1.tdf                                                       ;         ;
; db/altsyncram_sig1.tdf                                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/altsyncram_sig1.tdf                                                       ;         ;
; db/altsyncram_p8g1.tdf                                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/altsyncram_p8g1.tdf                                                       ;         ;
; db/altsyncram_q8g1.tdf                                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/altsyncram_q8g1.tdf                                                       ;         ;
; altmult_add.tdf                                                              ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/altmult_add.tdf                                                                   ;         ;
; stratix_mac_mult.inc                                                         ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_mac_mult.inc                                                              ;         ;
; stratix_mac_out.inc                                                          ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_mac_out.inc                                                               ;         ;
; db/mult_add_75u2.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/mult_add_75u2.tdf                                                         ;         ;
; db/ded_mult_ks81.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/ded_mult_ks81.tdf                                                         ;         ;
; db/dffpipe_93c.tdf                                                           ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/dffpipe_93c.tdf                                                           ;         ;
; db/mult_add_95u2.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/mult_add_95u2.tdf                                                         ;         ;
; db/altsyncram_ji72.tdf                                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/altsyncram_ji72.tdf                                                       ;         ;
; db/altsyncram_0a02.tdf                                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/altsyncram_0a02.tdf                                                       ;         ;
; altera_std_synchronizer.v                                                    ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                         ;         ;
; sld_virtual_jtag_basic.v                                                     ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                          ;         ;
; scfifo.tdf                                                                   ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf                                                                        ;         ;
; a_regfifo.inc                                                                ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                     ;         ;
; a_dpfifo.inc                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                      ;         ;
; a_i2fifo.inc                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                      ;         ;
; a_fffifo.inc                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                      ;         ;
; a_f2fifo.inc                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                      ;         ;
; db/scfifo_jr21.tdf                                                           ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/scfifo_jr21.tdf                                                           ;         ;
; db/a_dpfifo_q131.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/a_dpfifo_q131.tdf                                                         ;         ;
; db/a_fefifo_7cf.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/a_fefifo_7cf.tdf                                                          ;         ;
; db/cntr_do7.tdf                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/cntr_do7.tdf                                                              ;         ;
; db/dpram_nl21.tdf                                                            ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/dpram_nl21.tdf                                                            ;         ;
; db/altsyncram_r1m1.tdf                                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/altsyncram_r1m1.tdf                                                       ;         ;
; db/cntr_1ob.tdf                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/cntr_1ob.tdf                                                              ;         ;
; alt_jtag_atlantic.v                                                          ; yes             ; Encrypted Megafunction             ; c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                               ;         ;
; db/altsyncram_k8c1.tdf                                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/altsyncram_k8c1.tdf                                                       ;         ;
; db/decode_rsa.tdf                                                            ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/decode_rsa.tdf                                                            ;         ;
; db/mux_oob.tdf                                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/mux_oob.tdf                                                               ;         ;
; sld_hub.vhd                                                                  ; yes             ; Encrypted Megafunction             ; c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                       ;         ;
; sld_jtag_hub.vhd                                                             ; yes             ; Encrypted Megafunction             ; c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                  ;         ;
; sld_rom_sr.vhd                                                               ; yes             ; Encrypted Megafunction             ; c:/altera/12.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                    ;         ;
; lpm_add_sub.tdf                                                              ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                   ;         ;
; addcore.inc                                                                  ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/addcore.inc                                                                       ;         ;
; look_add.inc                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/look_add.inc                                                                      ;         ;
; bypassff.inc                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc                                                                      ;         ;
; altshift.inc                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/altshift.inc                                                                      ;         ;
; alt_stratix_add_sub.inc                                                      ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                           ;         ;
; db/add_sub_qvi.tdf                                                           ; yes             ; Auto-Generated Megafunction        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/add_sub_qvi.tdf                                                           ;         ;
+------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 3,405   ;
;                                             ;         ;
; Total combinational functions               ; 2987    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 1623    ;
;     -- 3 input functions                    ; 915     ;
;     -- <=2 input functions                  ; 449     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 2717    ;
;     -- arithmetic mode                      ; 270     ;
;                                             ;         ;
; Total registers                             ; 1812    ;
;     -- Dedicated logic registers            ; 1812    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 1       ;
; Total memory bits                           ; 2143232 ;
; Embedded Multiplier 9-bit elements          ; 4       ;
; Maximum fan-out                             ; 2047    ;
; Total fan-out                               ; 24459   ;
; Average fan-out                             ; 4.68    ;
+---------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                        ; Library Name ;
+--------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |toplevel                                                                                                    ; 2987 (1)          ; 1812 (0)     ; 2143232     ; 4            ; 0       ; 2         ; 1    ; 0            ; |toplevel                                                                                                                                                                                                                                                                  ;              ;
;    |SoC:inst1|                                                                                               ; 2828 (0)          ; 1715 (0)     ; 2143232     ; 4            ; 0       ; 2         ; 0    ; 0            ; |toplevel|SoC:inst1                                                                                                                                                                                                                                                        ;              ;
;       |CRC_Custom_Instruction:crc_custom_0|                                                                  ; 315 (0)           ; 65 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0                                                                                                                                                                                                                    ;              ;
;          |CRC_Component:wrapper_wiring|                                                                      ; 315 (118)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring                                                                                                                                                                                       ;              ;
;             |XOR_Shift_Block:cascade_block0|                                                                 ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0                                                                                                                                                        ;              ;
;                |XOR_Shift:bit_0|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_0                                                                                                                                        ;              ;
;                |XOR_Shift:bit_1|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_1                                                                                                                                        ;              ;
;                |XOR_Shift:bit_2|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_2                                                                                                                                        ;              ;
;                |XOR_Shift:bit_3|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_3                                                                                                                                        ;              ;
;                |XOR_Shift:bit_4|                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_4                                                                                                                                        ;              ;
;                |XOR_Shift:bit_5|                                                                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_5                                                                                                                                        ;              ;
;                |XOR_Shift:bit_6|                                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_6                                                                                                                                        ;              ;
;                |XOR_Shift:bit_7|                                                                             ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_7                                                                                                                                        ;              ;
;             |XOR_Shift_Block:cascade_block1|                                                                 ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1                                                                                                                                                        ;              ;
;                |XOR_Shift:bit_0|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_0                                                                                                                                        ;              ;
;                |XOR_Shift:bit_1|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_1                                                                                                                                        ;              ;
;                |XOR_Shift:bit_2|                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_2                                                                                                                                        ;              ;
;                |XOR_Shift:bit_3|                                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_3                                                                                                                                        ;              ;
;                |XOR_Shift:bit_4|                                                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_4                                                                                                                                        ;              ;
;                |XOR_Shift:bit_5|                                                                             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_5                                                                                                                                        ;              ;
;                |XOR_Shift:bit_6|                                                                             ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_6                                                                                                                                        ;              ;
;                |XOR_Shift:bit_7|                                                                             ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_7                                                                                                                                        ;              ;
;             |XOR_Shift_Block:cascade_block2|                                                                 ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2                                                                                                                                                        ;              ;
;                |XOR_Shift:bit_0|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_0                                                                                                                                        ;              ;
;                |XOR_Shift:bit_1|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_1                                                                                                                                        ;              ;
;                |XOR_Shift:bit_2|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_2                                                                                                                                        ;              ;
;                |XOR_Shift:bit_3|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_3                                                                                                                                        ;              ;
;                |XOR_Shift:bit_4|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_4                                                                                                                                        ;              ;
;                |XOR_Shift:bit_5|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_5                                                                                                                                        ;              ;
;                |XOR_Shift:bit_6|                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_6                                                                                                                                        ;              ;
;                |XOR_Shift:bit_7|                                                                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_7                                                                                                                                        ;              ;
;             |XOR_Shift_Block:cascade_block3|                                                                 ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3                                                                                                                                                        ;              ;
;                |XOR_Shift:bit_0|                                                                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_0                                                                                                                                        ;              ;
;                |XOR_Shift:bit_1|                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_1                                                                                                                                        ;              ;
;                |XOR_Shift:bit_2|                                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_2                                                                                                                                        ;              ;
;                |XOR_Shift:bit_3|                                                                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_3                                                                                                                                        ;              ;
;                |XOR_Shift:bit_4|                                                                             ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_4                                                                                                                                        ;              ;
;                |XOR_Shift:bit_5|                                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_5                                                                                                                                        ;              ;
;                |XOR_Shift:bit_6|                                                                             ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_6                                                                                                                                        ;              ;
;                |XOR_Shift:bit_7|                                                                             ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_7                                                                                                                                        ;              ;
;       |SoC_addr_router:addr_router|                                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_addr_router:addr_router                                                                                                                                                                                                                            ;              ;
;       |SoC_addr_router_001:addr_router_001|                                                                  ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_addr_router_001:addr_router_001                                                                                                                                                                                                                    ;              ;
;       |SoC_cmd_xbar_demux:cmd_xbar_demux|                                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                      ;              ;
;       |SoC_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                              ;              ;
;       |SoC_cmd_xbar_mux:cmd_xbar_mux_001|                                                                    ; 60 (56)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                      ;              ;
;          |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                         ;              ;
;       |SoC_cmd_xbar_mux:cmd_xbar_mux|                                                                        ; 53 (49)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                          ;              ;
;          |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                             ;              ;
;       |SoC_cpu:cpu|                                                                                          ; 1576 (1246)       ; 1155 (970)   ; 45056       ; 4            ; 0       ; 2         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu                                                                                                                                                                                                                                            ;              ;
;          |SoC_cpu_ic_data_module:SoC_cpu_ic_data|                                                            ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data                                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                      ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                           ;              ;
;                |altsyncram_cjd1:auto_generated|                                                              ; 1 (1)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                            ;              ;
;          |SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag                                                                                                                                                                                                       ;              ;
;             |altsyncram:the_altsyncram|                                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                             ;              ;
;                |altsyncram_sig1:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_sig1:auto_generated                                                                                                                                              ;              ;
;          |SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell                                                                                                                                                                                                    ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                 ;              ;
;                |mult_add_75u2:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated                                                                                                                                    ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                            ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                 ;              ;
;                |mult_add_95u2:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated                                                                                                                                    ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                            ;              ;
;          |SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|                                                           ; 227 (30)          ; 184 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci                                                                                                                                                                                                    ;              ;
;             |SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|                        ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper                                                                                                                            ;              ;
;                |SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|                       ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|                             ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy                                                                       ;              ;
;             |SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|                                          ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg                                                                                                                                              ;              ;
;             |SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break|                                            ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break                                                                                                                                                ;              ;
;             |SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|                                            ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug                                                                                                                                                ;              ;
;             |SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|                                                  ; 54 (54)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem                                                                                                                                                      ;              ;
;                |SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_ji72:auto_generated|                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ji72:auto_generated          ;              ;
;          |SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ;              ;
;                |altsyncram_p8g1:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p8g1:auto_generated                                                                                                                            ;              ;
;          |SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ;              ;
;                |altsyncram_q8g1:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q8g1:auto_generated                                                                                                                            ;              ;
;          |SoC_cpu_test_bench:the_SoC_cpu_test_bench|                                                         ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_test_bench:the_SoC_cpu_test_bench                                                                                                                                                                                                  ;              ;
;          |lpm_add_sub:Add8|                                                                                  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|lpm_add_sub:Add8                                                                                                                                                                                                                           ;              ;
;             |add_sub_qvi:auto_generated|                                                                     ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu:cpu|lpm_add_sub:Add8|add_sub_qvi:auto_generated                                                                                                                                                                                                ;              ;
;       |SoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect|        ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect                                                                                                                                                          ;              ;
;       |SoC_high_res_timer:high_res_timer|                                                                    ; 117 (117)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_high_res_timer:high_res_timer                                                                                                                                                                                                                      ;              ;
;       |SoC_jtag_uart:jtag_uart|                                                                              ; 142 (36)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart                                                                                                                                                                                                                                ;              ;
;          |SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r                                                                                                                                                                              ;              ;
;             |scfifo:rfifo|                                                                                   ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                 ;              ;
;                |scfifo_jr21:auto_generated|                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                      ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                 ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                               ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                         ;              ;
;                         |cntr_do7:count_usedw|                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                    ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                           ;              ;
;                      |cntr_1ob:wr_ptr|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                 ;              ;
;                      |dpram_nl21:FIFOram|                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                              ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                  ;              ;
;          |SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w                                                                                                                                                                              ;              ;
;             |scfifo:wfifo|                                                                                   ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                 ;              ;
;                |scfifo_jr21:auto_generated|                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                      ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                 ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                               ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                         ;              ;
;                         |cntr_do7:count_usedw|                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                    ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                           ;              ;
;                      |cntr_1ob:wr_ptr|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                 ;              ;
;                      |dpram_nl21:FIFOram|                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                              ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                  ;              ;
;          |alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|                                                 ; 55 (55)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic                                                                                                                                                                              ;              ;
;       |SoC_onchip_mem:onchip_mem|                                                                            ; 137 (1)           ; 3 (0)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_onchip_mem:onchip_mem                                                                                                                                                                                                                              ;              ;
;          |altsyncram:the_altsyncram|                                                                         ; 136 (0)           ; 3 (0)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                    ;              ;
;             |altsyncram_k8c1:auto_generated|                                                                 ; 136 (0)           ; 3 (3)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated                                                                                                                                                                     ;              ;
;                |decode_rsa:decode3|                                                                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|decode_rsa:decode3                                                                                                                                                  ;              ;
;                |mux_oob:mux2|                                                                                ; 128 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|mux_oob:mux2                                                                                                                                                        ;              ;
;       |SoC_rsp_xbar_demux:rsp_xbar_demux_001|                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                  ;              ;
;       |SoC_rsp_xbar_demux:rsp_xbar_demux|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                      ;              ;
;       |SoC_rsp_xbar_mux:rsp_xbar_mux|                                                                        ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                          ;              ;
;       |SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                  ;              ;
;       |SoC_timer_0:timer_0|                                                                                  ; 123 (123)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|SoC_timer_0:timer_0                                                                                                                                                                                                                                    ;              ;
;       |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                         ;              ;
;       |altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                             ;              ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                   ;              ;
;       |altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                 ;              ;
;       |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                           ;              ;
;       |altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                    ;              ;
;       |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                  ;              ;
;       |altera_merlin_master_translator:cpu_data_master_translator|                                           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                             ;              ;
;       |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                              ;              ;
;       |altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                      ;              ;
;       |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                ;              ;
;       |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                      ; 14 (14)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                        ;              ;
;       |altera_merlin_slave_translator:high_res_timer_s1_translator|                                          ; 8 (8)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_merlin_slave_translator:high_res_timer_s1_translator                                                                                                                                                                                            ;              ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                  ;              ;
;       |altera_merlin_slave_translator:onchip_mem_s1_translator|                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                ;              ;
;       |altera_merlin_slave_translator:sysid_control_slave_translator|                                        ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                          ;              ;
;       |altera_merlin_slave_translator:timer_0_s1_translator|                                                 ; 8 (8)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                   ;              ;
;       |altera_merlin_traffic_limiter:limiter|                                                                ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                  ;              ;
;       |altera_reset_controller:rst_controller|                                                               ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_reset_controller:rst_controller                                                                                                                                                                                                                 ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                      ;              ;
;    |sld_hub:auto_hub|                                                                                        ; 158 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_hub:auto_hub                                                                                                                                                                                                                                                 ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                         ; 157 (116)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                    ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                           ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                            ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                         ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                          ;              ;
+--------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------+
; Name                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------+
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                                ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_sig1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; SoC_cpu_ic_tag_ram.mif              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ji72:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192    ; SoC_cpu_ociram_default_contents.mif ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p8g1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; SoC_cpu_rf_ram_a.mif                ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q8g1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; SoC_cpu_rf_ram_b.mif                ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                ;
; SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Single Port      ; 65536        ; 32           ; --           ; --           ; 2097152 ; SoC_onchip_mem.hex                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                          ; IP Include File                                                                                                                  ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Altera ; qsys                               ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1                                                                                                      ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v                                                          ;
; Altera ; altera_merlin_router               ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_addr_router:addr_router                                                                          ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router.sv                                  ;
; Altera ; altera_merlin_router               ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_addr_router_001:addr_router_001                                                                  ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router_001.sv                              ;
; Altera ; altera_merlin_demultiplexer        ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_cmd_xbar_demux:cmd_xbar_demux                                                                    ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv                               ;
; Altera ; altera_merlin_demultiplexer        ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001                                                            ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv                           ;
; Altera ; altera_merlin_multiplexer          ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux                                                                        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv                                 ;
; Altera ; altera_merlin_multiplexer          ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux_001                                                                    ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv                                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |toplevel|SoC:inst1|SoC_cpu:cpu                                                                                          ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v                                           ;
; Altera ; altera_customins_slave_translator  ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_customins_slave_translator.sv                ;
; Altera ; altera_customins_xconnect          ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_custom_instruction_master_multi_xconnect.sv ;
; Altera ; altera_customins_master_translator ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator                          ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_customins_master_translator.v                ;
; Altera ; altera_merlin_master_translator    ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_master_translator:cpu_data_master_translator                                           ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_master_translator.sv                  ;
; Altera ; altera_merlin_master_agent         ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_master_agent.sv                       ;
; Altera ; altera_merlin_master_translator    ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_master_translator:cpu_instruction_master_translator                                    ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_master_translator.sv                  ;
; Altera ; altera_merlin_master_agent         ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent         ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_master_agent.sv                       ;
; Altera ; altera_merlin_slave_translator     ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                      ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv                   ;
; Altera ; altera_merlin_slave_agent          ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent            ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv                        ;
; Altera ; altera_avalon_sc_fifo              ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo       ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_sc_fifo.v                             ;
; Altera ; altera_avalon_timer                ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_high_res_timer:high_res_timer                                                                    ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_high_res_timer.v                                ;
; Altera ; altera_merlin_slave_translator     ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_slave_translator:high_res_timer_s1_translator                                          ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv                   ;
; Altera ; altera_merlin_slave_agent          ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_slave_agent:high_res_timer_s1_translator_avalon_universal_slave_0_agent                ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv                        ;
; Altera ; altera_avalon_sc_fifo              ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo           ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_sc_fifo.v                             ;
; Altera ; altera_merlin_router               ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_id_router:id_router                                                                              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router.sv                                    ;
; Altera ; altera_merlin_router               ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_id_router:id_router_001                                                                          ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router.sv                                    ;
; Altera ; altera_merlin_router               ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_id_router_002:id_router_002                                                                      ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_002.sv                                ;
; Altera ; altera_merlin_router               ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_id_router_002:id_router_003                                                                      ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_002.sv                                ;
; Altera ; altera_merlin_router               ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_id_router_002:id_router_004                                                                      ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_002.sv                                ;
; Altera ; altera_merlin_router               ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_id_router_002:id_router_005                                                                      ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_002.sv                                ;
; Altera ; altera_irq_mapper                  ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_irq_mapper:irq_mapper                                                                            ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_irq_mapper.sv                                   ;
; Altera ; altera_avalon_jtag_uart            ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart                                                                              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v                                     ;
; Altera ; altera_merlin_slave_translator     ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv                   ;
; Altera ; altera_merlin_slave_agent          ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent      ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv                        ;
; Altera ; altera_avalon_sc_fifo              ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_sc_fifo.v                             ;
; Altera ; altera_merlin_traffic_limiter      ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_traffic_limiter:limiter                                                                ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv                    ;
; Altera ; altera_avalon_onchip_memory2       ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_onchip_mem:onchip_mem                                                                            ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_onchip_mem.v                                    ;
; Altera ; altera_merlin_slave_translator     ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_slave_translator:onchip_mem_s1_translator                                              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv                   ;
; Altera ; altera_merlin_slave_agent          ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent                    ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv                        ;
; Altera ; altera_avalon_sc_fifo              ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo               ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_sc_fifo.v                             ;
; Altera ; altera_merlin_demultiplexer        ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_rsp_xbar_demux:rsp_xbar_demux                                                                    ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv                               ;
; Altera ; altera_merlin_demultiplexer        ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_rsp_xbar_demux:rsp_xbar_demux_001                                                                ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv                               ;
; Altera ; altera_merlin_demultiplexer        ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002                                                            ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv                           ;
; Altera ; altera_merlin_demultiplexer        ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_rsp_xbar_demux_002:rsp_xbar_demux_003                                                            ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv                           ;
; Altera ; altera_merlin_demultiplexer        ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_rsp_xbar_demux_002:rsp_xbar_demux_004                                                            ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv                           ;
; Altera ; altera_merlin_demultiplexer        ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_rsp_xbar_demux_002:rsp_xbar_demux_005                                                            ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv                           ;
; Altera ; altera_merlin_multiplexer          ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_rsp_xbar_mux:rsp_xbar_mux                                                                        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv                                 ;
; Altera ; altera_merlin_multiplexer          ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv                             ;
; Altera ; altera_reset_controller            ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_reset_controller:rst_controller                                                               ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_reset_controller.v                           ;
; Altera ; altera_avalon_sysid_qsys           ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_sysid:sysid                                                                                      ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sysid.v                                         ;
; Altera ; altera_merlin_slave_translator     ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_slave_translator:sysid_control_slave_translator                                        ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv                   ;
; Altera ; altera_merlin_slave_agent          ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent              ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv                        ;
; Altera ; altera_avalon_sc_fifo              ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo         ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_sc_fifo.v                             ;
; Altera ; altera_avalon_timer                ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|SoC_timer_0:timer_0                                                                                  ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_timer_0.v                                       ;
; Altera ; altera_merlin_slave_translator     ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_slave_translator:timer_0_s1_translator                                                 ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv                   ;
; Altera ; altera_merlin_slave_agent          ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent                       ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv                        ;
; Altera ; altera_avalon_sc_fifo              ; 12.1    ; N/A          ; N/A          ; |toplevel|SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                  ; C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_sc_fifo.v                             ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace|itm[0..35]                                                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[2..4,6..8,11,13,15..20,22..24,26..28,31]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_translator:high_res_timer_s1_translator|av_chipselect_pre                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_translator:onchip_mem_s1_translator|av_chipselect_pre                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_chipselect_pre                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cpu:cpu|E_control_reg_rddata[3..15,17..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_traffic_limiter:limiter|last_dest_id[1,2]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                        ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                        ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                        ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                        ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                        ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[3]                                                                               ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[0]                                                                               ;
; SoC:inst1|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                  ; Merged with SoC:inst1|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                ; Merged with SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                ;
; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                ; Merged with SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                ;
; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                  ; Merged with SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                  ; Merged with SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                        ; Merged with SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                        ;
; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                        ; Merged with SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                        ;
; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                         ; Merged with SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                         ;
; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                         ; Merged with SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                         ;
; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                      ; Merged with SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                      ;
; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                      ; Merged with SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                      ;
; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                      ; Merged with SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                      ;
; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                      ; Merged with SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                      ;
; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                      ; Merged with SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                      ;
; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                              ; Merged with SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                              ;
; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                              ; Merged with SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                              ;
; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                              ; Merged with SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                              ;
; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                              ; Merged with SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                              ;
; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                              ; Merged with SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                              ;
; SoC:inst1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,1,5,9,10,12,14,21,25,29]                                                                                               ; Merged with SoC:inst1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                      ;
; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                ; Merged with SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                ;
; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                ; Merged with SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                ;
; SoC:inst1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                 ; Merged with SoC:inst1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                 ;
; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                  ; Merged with SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                  ; Merged with SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                  ;
; SoC:inst1|altera_merlin_slave_agent:high_res_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                   ; Merged with SoC:inst1|altera_merlin_slave_agent:high_res_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                   ;
; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                        ; Merged with SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                        ;
; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                        ; Merged with SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                        ;
; SoC:inst1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                         ; Merged with SoC:inst1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                         ;
; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                         ; Merged with SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                         ;
; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                         ; Merged with SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                         ;
; SoC:inst1|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                          ; Merged with SoC:inst1|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                      ; Merged with SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                      ;
; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                      ; Merged with SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                      ;
; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                      ; Merged with SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                      ;
; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                      ; Merged with SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                      ;
; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                      ; Merged with SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                      ;
; SoC:inst1|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                       ; Merged with SoC:inst1|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                       ;
; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                              ; Merged with SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                              ;
; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                              ; Merged with SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                              ;
; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                              ; Merged with SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                              ;
; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                              ; Merged with SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                              ;
; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                              ; Merged with SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                              ;
; SoC:inst1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                               ; Merged with SoC:inst1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                               ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ; Merged with SoC:inst1|SoC_cpu:cpu|clr_break_line                                                                                                                                                                             ;
; SoC:inst1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                             ; Merged with SoC:inst1|SoC_cpu:cpu|clr_break_line                                                                                                                                                                             ;
; SoC:inst1|altera_merlin_slave_translator:high_res_timer_s1_translator|waitrequest_reset_override                                                                                                                 ; Merged with SoC:inst1|SoC_cpu:cpu|clr_break_line                                                                                                                                                                             ;
; SoC:inst1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                       ; Merged with SoC:inst1|SoC_cpu:cpu|clr_break_line                                                                                                                                                                             ;
; SoC:inst1|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                                                                                                     ; Merged with SoC:inst1|SoC_cpu:cpu|clr_break_line                                                                                                                                                                             ;
; SoC:inst1|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                               ; Merged with SoC:inst1|SoC_cpu:cpu|clr_break_line                                                                                                                                                                             ;
; SoC:inst1|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                        ; Merged with SoC:inst1|SoC_cpu:cpu|clr_break_line                                                                                                                                                                             ;
; SoC:inst1|SoC_cpu:cpu|E_logic_op[1]                                                                                                                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|E_compare_op[1]                                                                                                                                                                            ;
; SoC:inst1|SoC_cpu:cpu|E_logic_op[0]                                                                                                                                                                              ; Merged with SoC:inst1|SoC_cpu:cpu|E_compare_op[0]                                                                                                                                                                            ;
; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break|trigger_state                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_agent:high_res_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_agent:high_res_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize.011 ; Merged with SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize.001 ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Total Number of Removed Registers = 307                                                                                                                                                                          ;                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND              ; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk|dbrk_break,                                                                                      ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break|trigbrktype                                                                                    ;
; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                              ; Stuck at GND              ; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                               ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                 ;
; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                ; Stuck at GND              ; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                                 ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|altera_merlin_slave_agent:high_res_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                   ;
; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                      ; Stuck at GND              ; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                       ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                         ;
; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                       ; Stuck at GND              ; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                                        ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                    ; Stuck at GND              ; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                                     ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                       ;
; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                            ; Stuck at GND              ; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                             ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                               ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND              ; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break|trigger_state                                                                                  ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                       ; Stuck at GND              ; SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                         ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                      ; Stuck at GND              ; SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                        ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                ; Stuck at GND              ; SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                  ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                              ; Stuck at GND              ; SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                            ; Stuck at GND              ; SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                    ; Stuck at GND              ; SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                      ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|DRsize.101 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1812  ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 347   ;
; Number of registers using Asynchronous Clear ; 1577  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1157  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; SoC:inst1|SoC_high_res_timer:high_res_timer|internal_counter[0]                                                                     ; 3       ;
; SoC:inst1|SoC_high_res_timer:high_res_timer|internal_counter[4]                                                                     ; 3       ;
; SoC:inst1|SoC_high_res_timer:high_res_timer|internal_counter[5]                                                                     ; 3       ;
; SoC:inst1|SoC_timer_0:timer_0|internal_counter[0]                                                                                   ; 3       ;
; SoC:inst1|SoC_timer_0:timer_0|internal_counter[1]                                                                                   ; 3       ;
; SoC:inst1|SoC_timer_0:timer_0|internal_counter[2]                                                                                   ; 3       ;
; SoC:inst1|SoC_timer_0:timer_0|internal_counter[3]                                                                                   ; 3       ;
; SoC:inst1|SoC_timer_0:timer_0|internal_counter[6]                                                                                   ; 3       ;
; SoC:inst1|SoC_timer_0:timer_0|internal_counter[8]                                                                                   ; 3       ;
; SoC:inst1|SoC_timer_0:timer_0|internal_counter[9]                                                                                   ; 3       ;
; SoC:inst1|SoC_timer_0:timer_0|internal_counter[14]                                                                                  ; 3       ;
; SoC:inst1|SoC_timer_0:timer_0|internal_counter[15]                                                                                  ; 3       ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|count[9]                                        ; 11      ;
; SoC:inst1|SoC_cpu:cpu|hbreak_enabled                                                                                                ; 38      ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|t_dav                                                                                             ; 3       ;
; SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1494    ;
; SoC:inst1|SoC_cpu:cpu|clr_break_line                                                                                                ; 24      ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|av_waitrequest                                                                                    ; 5       ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst2                                            ; 3       ;
; SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                            ; 2       ;
; SoC:inst1|SoC_cpu:cpu|M_pipe_flush                                                                                                  ; 9       ;
; SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                        ; 2       ;
; SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; SoC:inst1|SoC_cpu:cpu|M_wr_dst_reg                                                                                                  ; 67      ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[16] ; 2       ;
; SoC:inst1|SoC_cpu:cpu|ic_tag_clr_valid_bits                                                                                         ; 1       ;
; SoC:inst1|SoC_cpu:cpu|M_pipe_flush_waddr[16]                                                                                        ; 1       ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[2]  ; 2       ;
; SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]  ; 2       ;
; SoC:inst1|SoC_timer_0:timer_0|period_l_register[15]                                                                                 ; 2       ;
; SoC:inst1|SoC_timer_0:timer_0|period_l_register[14]                                                                                 ; 2       ;
; SoC:inst1|SoC_timer_0:timer_0|period_l_register[9]                                                                                  ; 2       ;
; SoC:inst1|SoC_timer_0:timer_0|period_l_register[8]                                                                                  ; 2       ;
; SoC:inst1|SoC_timer_0:timer_0|period_l_register[6]                                                                                  ; 2       ;
; SoC:inst1|SoC_high_res_timer:high_res_timer|period_l_register[5]                                                                    ; 2       ;
; SoC:inst1|SoC_high_res_timer:high_res_timer|period_l_register[4]                                                                    ; 2       ;
; SoC:inst1|SoC_timer_0:timer_0|period_l_register[3]                                                                                  ; 2       ;
; SoC:inst1|SoC_timer_0:timer_0|period_l_register[2]                                                                                  ; 2       ;
; SoC:inst1|SoC_timer_0:timer_0|period_l_register[1]                                                                                  ; 2       ;
; SoC:inst1|SoC_high_res_timer:high_res_timer|period_l_register[0]                                                                    ; 2       ;
; SoC:inst1|SoC_timer_0:timer_0|period_l_register[0]                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                        ; 3       ;
; Total number of inverted registers = 45                                                                                             ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|SoC:inst1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toplevel|SoC:inst1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[0]                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|SoC:inst1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|SoC:inst1|altera_merlin_slave_translator:high_res_timer_s1_translator|wait_latency_counter[0]                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|SoC:inst1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|E_src1_prelim[12]                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|E_src2_prelim[17]                                                                                                                                                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|E_src2_imm[19]                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|av_ld_data_aligned_or_div[7]                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|D_iw[31]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                              ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[20]                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|F_pc[17]                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toplevel|SoC:inst1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[3]                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|M_st_data[26]                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[2]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[16] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonAReg[8]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break|break_readreg[1]                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                       ;
; 10:1               ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |toplevel|SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|crc_value[3]                                                                                                                      ;
; 7:1                ; 17 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_cpu:cpu|M_pipe_flush_waddr[2]                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |toplevel|SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |toplevel|SoC:inst1|SoC_cpu:cpu|E_logic_result[7]                                                                                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |toplevel|SoC:inst1|SoC_cpu:cpu|F_ic_tag_rd_addr_nxt[4]                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |toplevel|SoC:inst1|SoC_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |toplevel|SoC:inst1|SoC_addr_router_001:addr_router_001|src_channel[0]                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |toplevel|SoC:inst1|SoC_cpu:cpu|M_wr_data_unfiltered[4]                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------+
; Assignment      ; Value ; From ; To                                    ;
+-----------------+-------+------+---------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                 ;
+-----------------+-------+------+---------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_rsp_xbar_demux_002:rsp_xbar_demux_004 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_rsp_xbar_demux_002:rsp_xbar_demux_005 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_onchip_mem:onchip_mem ;
+----------------+-----------------------+-----------------------------------------+
; Parameter Name ; Value                 ; Type                                    ;
+----------------+-----------------------+-----------------------------------------+
; INIT_FILE      ; ../SoC_onchip_mem.hex ; String                                  ;
+----------------+-----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; SoC_onchip_mem.hex   ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 65536                ; Signed Integer                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_k8c1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0 ;
+-------------------+------------------------------------+-----------------------------------+
; Parameter Name    ; Value                              ; Type                              ;
+-------------------+------------------------------------+-----------------------------------+
; crc_width         ; 32                                 ; Signed Integer                    ;
; polynomial_inital ; 0011111111111111111111111111111111 ; Unsigned Binary                   ;
; polynomial        ; 0000000100110000010001110110110111 ; Unsigned Binary                   ;
; reflected_input   ; 1                                  ; Signed Integer                    ;
; reflected_output  ; 1                                  ; Signed Integer                    ;
; xor_output        ; 0011111111111111111111111111111111 ; Unsigned Binary                   ;
+-------------------+------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring ;
+-------------------+------------------------------------+----------------------------------------------------------------+
; Parameter Name    ; Value                              ; Type                                                           ;
+-------------------+------------------------------------+----------------------------------------------------------------+
; crc_width         ; 32                                 ; Signed Integer                                                 ;
; polynomial_inital ; 0011111111111111111111111111111111 ; Unsigned Binary                                                ;
; polynomial        ; 0000000100110000010001110110110111 ; Unsigned Binary                                                ;
; reflected_input   ; 1                                  ; Signed Integer                                                 ;
; reflected_output  ; 1                                  ; Signed Integer                                                 ;
; xor_output        ; 0011111111111111111111111111111111 ; Unsigned Binary                                                ;
+-------------------+------------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_7 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_7 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_7 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_7 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                               ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 0     ; Signed Integer                                                                                     ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 3     ; Signed Integer                                                                                                      ;
; USE_DONE         ; 1     ; Signed Integer                                                                                                      ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                     ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                              ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                        ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                     ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                      ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_translator:high_res_timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                            ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                              ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                  ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                  ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                  ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                  ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                  ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                  ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                  ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                           ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                           ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                           ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                           ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                           ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                           ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                           ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                           ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                           ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                           ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                           ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                           ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                           ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                    ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:high_res_timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                           ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:high_res_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_addr_router:addr_router|SoC_addr_router_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 1     ; Signed Integer                                                                                             ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_addr_router_001:addr_router_001|SoC_addr_router_001_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 1     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_id_router:id_router|SoC_id_router_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                       ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_id_router:id_router_001|SoC_id_router_default_decode:the_default_decode ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                           ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_id_router_002:id_router_002|SoC_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_id_router_002:id_router_003|SoC_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_id_router_002:id_router_004|SoC_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_id_router_002:id_router_005|SoC_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+----------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                     ;
+---------------------------+-------+----------------------------------------------------------+
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                           ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                           ;
; ST_DATA_W                 ; 93    ; Signed Integer                                           ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                           ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                           ;
; VALID_WIDTH               ; 6     ; Signed Integer                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                           ;
+---------------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller ;
+-------------------------+----------+----------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                     ;
+-------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                   ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                           ;
+-------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                     ;
; SCHEME         ; round-robin ; String                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                         ;
; SCHEME         ; round-robin ; String                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                          ;
; SCHEME         ; no-arb ; String                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                ;
; Entity Instance            ; SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                     ;
;     -- lpm_width           ; 8                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
; Entity Instance            ; SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                     ;
;     -- lpm_width           ; 8                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 1                                                             ;
; Entity Instance                           ; SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                   ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                 ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_reset_controller:rst_controller" ;
+------------+-------+----------+----------------------------------------------+
; Port       ; Type  ; Severity ; Details                                      ;
+------------+-------+----------+----------------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                 ;
+------------+-------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_id_router_002:id_router_002|SoC_id_router_002_default_decode:the_default_decode"        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_id_router:id_router|SoC_id_router_default_decode:the_default_decode"                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------+
; av_write              ; Output ; Info     ; Explicitly unconnected                                  ;
; av_read               ; Output ; Info     ; Explicitly unconnected                                  ;
; av_writedata          ; Output ; Info     ; Explicitly unconnected                                  ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                  ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                  ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                            ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                            ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                  ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                  ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                            ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                  ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                  ;
+-----------------------+--------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_merlin_slave_translator:high_res_timer_s1_translator" ;
+-----------------------+--------+----------+-------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                               ;
+-----------------------+--------+----------+-------------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                                ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                          ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                          ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                          ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                ;
+-----------------------+--------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                         ;
+-----------------------+--------+----------+-----------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                          ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                          ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                          ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                          ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                    ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                          ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                          ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                          ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                    ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                          ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                          ;
+-----------------------+--------+----------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_merlin_slave_translator:timer_0_s1_translator" ;
+-----------------------+--------+----------+------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                        ;
+-----------------------+--------+----------+------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                         ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                         ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                         ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                         ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                         ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                   ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                   ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                         ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                         ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                         ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                   ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                         ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                         ;
+-----------------------+--------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+-----------------------+--------+----------+---------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                           ;
+-----------------------+--------+----------+---------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                            ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                            ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                            ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                            ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                      ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                      ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                            ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                            ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                      ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                            ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                            ;
+-----------------------+--------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                                    ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                    ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                    ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                              ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                              ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                    ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                    ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                    ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                              ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_merlin_master_translator:cpu_data_master_translator" ;
+-----------------------+--------+----------+------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                              ;
+-----------------------+--------+----------+------------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                         ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                         ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                         ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                         ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                               ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                         ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                               ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                         ;
+-----------------------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+-----------------------+--------+----------+-------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                                ;
; av_byteenable         ; Input  ; Info     ; Stuck at VCC                                                ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                                ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                                ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                                ;
; av_write              ; Input  ; Info     ; Stuck at GND                                                ;
; av_writedata          ; Input  ; Info     ; Stuck at GND                                                ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                                ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                                ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                      ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------+
; ci_master_datab    ; Output ; Info     ; Explicitly unconnected                                                               ;
; ci_master_readra   ; Output ; Info     ; Explicitly unconnected                                                               ;
; ci_master_readrb   ; Output ; Info     ; Explicitly unconnected                                                               ;
; ci_master_writerc  ; Output ; Info     ; Explicitly unconnected                                                               ;
; ci_master_a        ; Output ; Info     ; Explicitly unconnected                                                               ;
; ci_master_b        ; Output ; Info     ; Explicitly unconnected                                                               ;
; ci_master_c        ; Output ; Info     ; Explicitly unconnected                                                               ;
; ci_master_ipending ; Output ; Info     ; Explicitly unconnected                                                               ;
; ci_master_estatus  ; Output ; Info     ; Explicitly unconnected                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect" ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                      ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------+
; ci_slave_ipending ; Input ; Info     ; Explicitly unconnected                                                                       ;
; ci_slave_estatus  ; Input ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator" ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                             ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; ci_slave_result         ; Output ; Info     ; Explicitly unconnected                                              ;
; comb_ci_master_result   ; Input  ; Info     ; Explicitly unconnected                                              ;
; ci_slave_dataa          ; Input  ; Info     ; Stuck at GND                                                        ;
; ci_slave_datab          ; Input  ; Info     ; Stuck at GND                                                        ;
; ci_slave_n              ; Input  ; Info     ; Stuck at GND                                                        ;
; ci_slave_readra         ; Input  ; Info     ; Stuck at GND                                                        ;
; ci_slave_readrb         ; Input  ; Info     ; Stuck at GND                                                        ;
; ci_slave_writerc        ; Input  ; Info     ; Stuck at GND                                                        ;
; ci_slave_a              ; Input  ; Info     ; Stuck at GND                                                        ;
; ci_slave_b              ; Input  ; Info     ; Stuck at GND                                                        ;
; ci_slave_c              ; Input  ; Info     ; Stuck at GND                                                        ;
; ci_slave_ipending       ; Input  ; Info     ; Stuck at GND                                                        ;
; ci_slave_estatus        ; Input  ; Info     ; Stuck at GND                                                        ;
; comb_ci_master_dataa    ; Output ; Info     ; Explicitly unconnected                                              ;
; comb_ci_master_datab    ; Output ; Info     ; Explicitly unconnected                                              ;
; comb_ci_master_n        ; Output ; Info     ; Explicitly unconnected                                              ;
; comb_ci_master_readra   ; Output ; Info     ; Explicitly unconnected                                              ;
; comb_ci_master_readrb   ; Output ; Info     ; Explicitly unconnected                                              ;
; comb_ci_master_writerc  ; Output ; Info     ; Explicitly unconnected                                              ;
; comb_ci_master_a        ; Output ; Info     ; Explicitly unconnected                                              ;
; comb_ci_master_b        ; Output ; Info     ; Explicitly unconnected                                              ;
; comb_ci_master_c        ; Output ; Info     ; Explicitly unconnected                                              ;
; comb_ci_master_ipending ; Output ; Info     ; Explicitly unconnected                                              ;
; comb_ci_master_estatus  ; Output ; Info     ; Explicitly unconnected                                              ;
+-------------------------+--------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic"                                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_jtag_uart:jtag_uart"                                                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_cpu:cpu"                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; M_ci_multi_estatus  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; M_ci_multi_ipending ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; M_ci_multi_status   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Fri Mar 11 15:42:07 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CRC -c toplevel
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v
    Info (12023): Found entity 1: SoC
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv
    Info (12023): Found entity 1: SoC_irq_mapper
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: SoC_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux.sv
    Info (12023): Found entity 1: SoC_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: SoC_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux.sv
    Info (12023): Found entity 1: SoC_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_mux.sv
    Info (12023): Found entity 1: SoC_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: SoC_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux.sv
    Info (12023): Found entity 1: SoC_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_002.sv
    Info (12023): Found entity 1: SoC_id_router_002_default_decode
    Info (12023): Found entity 2: SoC_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router.sv
    Info (12023): Found entity 1: SoC_id_router_default_decode
    Info (12023): Found entity 2: SoC_id_router
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_001.sv
    Info (12023): Found entity 1: SoC_addr_router_001_default_decode
    Info (12023): Found entity 2: SoC_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router.sv
    Info (12023): Found entity 1: SoC_addr_router_default_decode
    Info (12023): Found entity 2: SoC_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: SoC_cpu_custom_instruction_master_multi_xconnect
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/crc_custom_instruction.v
    Info (12023): Found entity 1: CRC_Custom_Instruction
Info (12021): Found 3 design units, including 3 entities, in source file soc/synthesis/submodules/crc_component.v
    Info (12023): Found entity 1: CRC_Component
    Info (12023): Found entity 2: XOR_Shift_Block
    Info (12023): Found entity 3: XOR_Shift
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_mem.v
    Info (12023): Found entity 1: SoC_onchip_mem
Info (12021): Found 7 design units, including 7 entities, in source file soc/synthesis/submodules/soc_jtag_uart.v
    Info (12023): Found entity 1: SoC_jtag_uart_log_module
    Info (12023): Found entity 2: SoC_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 3: SoC_jtag_uart_scfifo_w
    Info (12023): Found entity 4: SoC_jtag_uart_drom_module
    Info (12023): Found entity 5: SoC_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 6: SoC_jtag_uart_scfifo_r
    Info (12023): Found entity 7: SoC_jtag_uart
Info (12021): Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu.v
    Info (12023): Found entity 1: SoC_cpu_ic_data_module
    Info (12023): Found entity 2: SoC_cpu_ic_tag_module
    Info (12023): Found entity 3: SoC_cpu_register_bank_a_module
    Info (12023): Found entity 4: SoC_cpu_register_bank_b_module
    Info (12023): Found entity 5: SoC_cpu_nios2_oci_debug
    Info (12023): Found entity 6: SoC_cpu_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 7: SoC_cpu_nios2_ocimem
    Info (12023): Found entity 8: SoC_cpu_nios2_avalon_reg
    Info (12023): Found entity 9: SoC_cpu_nios2_oci_break
    Info (12023): Found entity 10: SoC_cpu_nios2_oci_xbrk
    Info (12023): Found entity 11: SoC_cpu_nios2_oci_dbrk
    Info (12023): Found entity 12: SoC_cpu_nios2_oci_itrace
    Info (12023): Found entity 13: SoC_cpu_nios2_oci_td_mode
    Info (12023): Found entity 14: SoC_cpu_nios2_oci_dtrace
    Info (12023): Found entity 15: SoC_cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 16: SoC_cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 17: SoC_cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 18: SoC_cpu_nios2_oci_fifo
    Info (12023): Found entity 19: SoC_cpu_nios2_oci_pib
    Info (12023): Found entity 20: SoC_cpu_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 21: SoC_cpu_nios2_oci_im
    Info (12023): Found entity 22: SoC_cpu_nios2_performance_monitors
    Info (12023): Found entity 23: SoC_cpu_nios2_oci
    Info (12023): Found entity 24: SoC_cpu
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: SoC_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: SoC_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: SoC_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_mult_cell.v
    Info (12023): Found entity 1: SoC_cpu_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_oci_test_bench.v
    Info (12023): Found entity 1: SoC_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_test_bench.v
    Info (12023): Found entity 1: SoC_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid.v
    Info (12023): Found entity 1: SoC_sysid
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_high_res_timer.v
    Info (12023): Found entity 1: SoC_high_res_timer
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer_0.v
    Info (12023): Found entity 1: SoC_timer_0
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.bdf
    Info (12023): Found entity 1: toplevel
Info (12127): Elaborating entity "toplevel" for the top level hierarchy
Info (12128): Elaborating entity "SoC" for hierarchy "SoC:inst1"
Info (12128): Elaborating entity "SoC_timer_0" for hierarchy "SoC:inst1|SoC_timer_0:timer_0"
Info (12128): Elaborating entity "SoC_high_res_timer" for hierarchy "SoC:inst1|SoC_high_res_timer:high_res_timer"
Info (12128): Elaborating entity "SoC_sysid" for hierarchy "SoC:inst1|SoC_sysid:sysid"
Info (12128): Elaborating entity "SoC_cpu" for hierarchy "SoC:inst1|SoC_cpu:cpu"
Info (12128): Elaborating entity "SoC_cpu_test_bench" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_test_bench:the_SoC_cpu_test_bench"
Info (12128): Elaborating entity "SoC_cpu_ic_data_module" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info (12128): Elaborating entity "SoC_cpu_ic_tag_module" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "SoC_cpu_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sig1.tdf
    Info (12023): Found entity 1: altsyncram_sig1
Info (12128): Elaborating entity "altsyncram_sig1" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_sig1:auto_generated"
Info (12128): Elaborating entity "SoC_cpu_register_bank_a_module" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "SoC_cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p8g1.tdf
    Info (12023): Found entity 1: altsyncram_p8g1
Info (12128): Elaborating entity "altsyncram_p8g1" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p8g1:auto_generated"
Info (12128): Elaborating entity "SoC_cpu_register_bank_b_module" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "SoC_cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q8g1.tdf
    Info (12023): Found entity 1: altsyncram_q8g1
Info (12128): Elaborating entity "altsyncram_q8g1" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q8g1:auto_generated"
Info (12128): Elaborating entity "SoC_cpu_mult_cell" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell"
Info (12128): Elaborating entity "altmult_add" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_75u2.tdf
    Info (12023): Found entity 1: mult_add_75u2
Info (12128): Elaborating entity "mult_add_75u2" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf
    Info (12023): Found entity 1: ded_mult_ks81
Info (12128): Elaborating entity "ded_mult_ks81" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result"
Info (12128): Elaborating entity "altmult_add" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_95u2.tdf
    Info (12023): Found entity 1: mult_add_95u2
Info (12128): Elaborating entity "mult_add_95u2" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_mult_cell:the_SoC_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_debug" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "SoC_cpu_nios2_ocimem" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem"
Info (12128): Elaborating entity "SoC_cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "SoC_cpu_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ji72.tdf
    Info (12023): Found entity 1: altsyncram_ji72
Info (12128): Elaborating entity "altsyncram_ji72" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ji72:auto_generated"
Info (12128): Elaborating entity "SoC_cpu_nios2_avalon_reg" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_break" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_xbrk" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_dbrk" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_itrace" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_dtrace" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_td_mode" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_fifo" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_compute_tm_count" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_nios2_oci_compute_tm_count:SoC_cpu_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_fifowp_inc" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_nios2_oci_fifowp_inc:SoC_cpu_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_fifocount_inc" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_nios2_oci_fifocount_inc:SoC_cpu_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "SoC_cpu_oci_test_bench" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_oci_test_bench:the_SoC_cpu_oci_test_bench"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_pib" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_im" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im"
Info (12128): Elaborating entity "SoC_cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info (12023): Found entity 1: altsyncram_0a02
Info (12128): Elaborating entity "altsyncram_0a02" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated"
Info (12128): Elaborating entity "SoC_cpu_jtag_debug_module_wrapper" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "SoC_cpu_jtag_debug_module_tck" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "SoC_cpu_jtag_debug_module_sysclk" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "SoC_jtag_uart" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "SoC_jtag_uart_scfifo_w" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "SoC_jtag_uart_scfifo_r" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "SoC_onchip_mem" for hierarchy "SoC:inst1|SoC_onchip_mem:onchip_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "SoC_onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "65536"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k8c1.tdf
    Info (12023): Found entity 1: altsyncram_k8c1
Info (12128): Elaborating entity "altsyncram_k8c1" for hierarchy "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa
Info (12128): Elaborating entity "decode_rsa" for hierarchy "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|decode_rsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oob.tdf
    Info (12023): Found entity 1: mux_oob
Info (12128): Elaborating entity "mux_oob" for hierarchy "SoC:inst1|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|mux_oob:mux2"
Info (12128): Elaborating entity "CRC_Custom_Instruction" for hierarchy "SoC:inst1|CRC_Custom_Instruction:crc_custom_0"
Info (12128): Elaborating entity "CRC_Component" for hierarchy "SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring"
Warning (10230): Verilog HDL assignment warning at CRC_Component.v(114): truncated value with size 34 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at CRC_Component.v(163): truncated value with size 34 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at CRC_Component.v(219): truncated value with size 34 to match size of target (32)
Info (12128): Elaborating entity "XOR_Shift_Block" for hierarchy "SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0"
Info (12128): Elaborating entity "XOR_Shift" for hierarchy "SoC:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_0"
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "SoC:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator"
Info (12128): Elaborating entity "SoC_cpu_custom_instruction_master_multi_xconnect" for hierarchy "SoC:inst1|SoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect"
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "SoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(123): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(129): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SoC:inst1|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SoC:inst1|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst1|altera_merlin_slave_translator:onchip_mem_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst1|altera_merlin_slave_translator:timer_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst1|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SoC:inst1|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SoC:inst1|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "SoC:inst1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "SoC:inst1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SoC:inst1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "SoC_addr_router" for hierarchy "SoC:inst1|SoC_addr_router:addr_router"
Info (12128): Elaborating entity "SoC_addr_router_default_decode" for hierarchy "SoC:inst1|SoC_addr_router:addr_router|SoC_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_addr_router_001" for hierarchy "SoC:inst1|SoC_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "SoC_addr_router_001_default_decode" for hierarchy "SoC:inst1|SoC_addr_router_001:addr_router_001|SoC_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_id_router" for hierarchy "SoC:inst1|SoC_id_router:id_router"
Info (12128): Elaborating entity "SoC_id_router_default_decode" for hierarchy "SoC:inst1|SoC_id_router:id_router|SoC_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_id_router_002" for hierarchy "SoC:inst1|SoC_id_router_002:id_router_002"
Info (12128): Elaborating entity "SoC_id_router_002_default_decode" for hierarchy "SoC:inst1|SoC_id_router_002:id_router_002|SoC_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "SoC:inst1|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SoC:inst1|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "SoC_cmd_xbar_demux" for hierarchy "SoC:inst1|SoC_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "SoC_cmd_xbar_demux_001" for hierarchy "SoC:inst1|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "SoC_cmd_xbar_mux" for hierarchy "SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SoC:inst1|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "SoC_rsp_xbar_demux" for hierarchy "SoC:inst1|SoC_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "SoC_rsp_xbar_demux_002" for hierarchy "SoC:inst1|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "SoC_rsp_xbar_mux" for hierarchy "SoC:inst1|SoC_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC:inst1|SoC_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "SoC_rsp_xbar_mux_001" for hierarchy "SoC:inst1|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC:inst1|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SoC:inst1|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "SoC_irq_mapper" for hierarchy "SoC:inst1|SoC_irq_mapper:irq_mapper"
Warning (12020): Port "address_b" on the entity instantiation of "SoC_cpu_traceram_lpm_dram_bdp_component" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored.
Warning (12020): Port "jdo" on the entity instantiation of "the_SoC_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[35]"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "SoC:inst1|SoC_cpu:cpu|Add8"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_cpu:cpu|lpm_add_sub:Add8"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_cpu:cpu|lpm_add_sub:Add8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info (12023): Found entity 1: add_sub_qvi
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 83 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/output_files/toplevel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4088 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 3662 logic cells
    Info (21064): Implemented 416 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 462 megabytes
    Info: Processing ended: Fri Mar 11 15:42:23 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/output_files/toplevel.map.smsg.


