{
  "Top": "lab_1",
  "RtlTop": "lab_1",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -version=1.1.3"
    ]},
  "Args": {
    "A": {
      "index": "0",
      "type": {
        "dataType": "ap_int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["A_V"]
      }
    },
    "B": {
      "index": "1",
      "type": {
        "dataType": "ap_int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["B_V"]
      }
    },
    "C": {
      "index": "2",
      "type": {
        "dataType": "ap_int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["C_V"]
      }
    },
    "Y": {
      "index": "3",
      "type": {
        "dataType": "ap_int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["Y_V"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "1",
    "II": "x",
    "Latency": "0",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lab_1",
    "Version": "1.1",
    "DisplayName": "Lab_1",
    "Revision": "3",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/lab1.cpp"],
    "Vhdl": [
      "impl\/vhdl\/lab_1_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/lab_1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lab_1_AXILiteS_s_axi.v",
      "impl\/verilog\/lab_1.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/lab_1_v1_1\/data\/lab_1.mdd",
      "impl\/misc\/drivers\/lab_1_v1_1\/data\/lab_1.tcl",
      "impl\/misc\/drivers\/lab_1_v1_1\/src\/Makefile",
      "impl\/misc\/drivers\/lab_1_v1_1\/src\/xlab_1.c",
      "impl\/misc\/drivers\/lab_1_v1_1\/src\/xlab_1.h",
      "impl\/misc\/drivers\/lab_1_v1_1\/src\/xlab_1_hw.h",
      "impl\/misc\/drivers\/lab_1_v1_1\/src\/xlab_1_linux.c",
      "impl\/misc\/drivers\/lab_1_v1_1\/src\/xlab_1_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/Samarth\/Desktop\/IIIT_Intern\/pynq_impl\/abcd\/solution1\/.autopilot\/db\/lab_1.design.xml",
    "DebugDir": "C:\/Users\/Samarth\/Desktop\/IIIT_Intern\/pynq_impl\/abcd\/solution1\/.debug",
    "ProtoInst": ["C:\/Users\/Samarth\/Desktop\/IIIT_Intern\/pynq_impl\/abcd\/solution1\/.debug\/lab_1.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x10",
          "name": "A_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of A_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of A_V"
            }]
        },
        {
          "offset": "0x18",
          "name": "B_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of B_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of B_V"
            }]
        },
        {
          "offset": "0x20",
          "name": "C_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of C_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of C_V"
            }]
        },
        {
          "offset": "0x28",
          "name": "Y_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of Y_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Y_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Y_V"
            }]
        },
        {
          "offset": "0x2c",
          "name": "Y_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of Y_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Y_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Y_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "lab_1"},
    "Info": {"lab_1": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"lab_1": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.371"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "182",
          "LUT": "360",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "lab_1",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-13 14:45:55 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
