
---------- Begin Simulation Statistics ----------
final_tick                               572574790097500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41750                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879028                       # Number of bytes of host memory used
host_op_rate                                    93842                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   239.52                       # Real time elapsed on the host
host_tick_rate                               31215611                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007477                       # Number of seconds simulated
sim_ticks                                  7476843750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        81176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        166871                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35140                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40237                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28166                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35140                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6974                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45735                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5126                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329224                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1547344                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       469292                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14859564                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.512643                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.704985                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     10170844     68.45%     68.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       688113      4.63%     73.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       833151      5.61%     78.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       261654      1.76%     80.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       564543      3.80%     84.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       260451      1.75%     86.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       335595      2.26%     88.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       197869      1.33%     89.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1547344     10.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14859564                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.495366                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.495366                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      11066975                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108806                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           746566                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2481902                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6089                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        619603                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786190                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1499                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367728                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45735                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084111                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13803404                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           114                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10474012                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12178                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003058                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1111762                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33292                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.700431                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14921255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.561890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.019663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11442331     76.68%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           104839      0.70%     77.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           215925      1.45%     78.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           170044      1.14%     79.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           177109      1.19%     81.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           141791      0.95%     82.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           219632      1.47%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            73314      0.49%     84.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2376270     15.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14921255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989433                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173066                       # number of floating regfile writes
system.switch_cpus.idleCycles                   32412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          840                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37005                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.546370                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10306391                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367728                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          314329                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789715                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            2                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2419038                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042615                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7938663                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4656                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23123896                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3112                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3672978                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6089                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3681467                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29559                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       581345                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138628                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167429                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          149                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28894957                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22920575                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606036                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17511398                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.532773                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22963562                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21285852                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345098                       # number of integer regfile writes
system.switch_cpus.ipc                       0.668732                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.668732                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41141      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237448     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2695      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47747      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476993     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002306     17.30%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       762108      3.30%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94626      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7178144     31.04%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273251      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23128557                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22504594                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44071816                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21444525                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671143                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1039694                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044953                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             542      0.05%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       122408     11.77%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       263111     25.31%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89793      8.64%     45.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11623      1.12%     46.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       497833     47.88%     94.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        54384      5.23%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1622516                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     18146712                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1476050                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1937046                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038756                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23128557                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          470                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       272898                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14921255                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.550041                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.438287                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9525983     63.84%     63.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       689172      4.62%     68.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       719653      4.82%     73.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       637008      4.27%     77.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       893071      5.99%     83.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       704951      4.72%     88.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       773030      5.18%     93.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       473260      3.17%     96.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       505127      3.39%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14921255                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.546681                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084111                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        24361                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        95972                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789715                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2419038                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10614131                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14953667                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4056392                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         117420                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1028797                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2153870                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         15932                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67938793                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064961                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906678                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2810990                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4643525                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6089                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7018867                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515792                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040346                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168893                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3802746                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36192161                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954784                       # The number of ROB writes
system.switch_cpus.timesIdled                     340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113434                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        53957                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228172                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          53957                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              60344                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25597                       # Transaction distribution
system.membus.trans_dist::CleanEvict            55579                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25351                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25351                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         60344                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       252566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       252566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 252566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7122688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7122688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7122688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             85695                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   85695    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               85695                       # Request fanout histogram
system.membus.reqLayer2.occupancy           285076500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          474553500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7476843750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83066                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        72538                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          140046                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31672                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31672                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82670                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       342002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10322112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10354880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           99266                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1638208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           214004                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.252131                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.434237                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 160047     74.79%     74.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  53957     25.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             214004                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          161140500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171508500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            591499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           33                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        29010                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29043                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           33                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        29010                       # number of overall hits
system.l2.overall_hits::total                   29043                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          361                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        85329                       # number of demand (read+write) misses
system.l2.demand_misses::total                  85695                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          361                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        85329                       # number of overall misses
system.l2.overall_misses::total                 85695                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     28473500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   8649729500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8678203000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     28473500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   8649729500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8678203000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114339                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114738                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114339                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114738                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.916244                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.746281                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.746875                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.916244                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.746281                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.746875                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78873.961219                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101369.165231                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101268.487076                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78873.961219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101369.165231                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101268.487076                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25597                       # number of writebacks
system.l2.writebacks::total                     25597                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        85329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             85690                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        85329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            85690                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     24863500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   7796439500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7821303000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     24863500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   7796439500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7821303000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.916244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.746281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.746832                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.916244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.746281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.746832                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68873.961219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91369.165231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91274.396079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68873.961219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91369.165231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91274.396079                       # average overall mshr miss latency
system.l2.replacements                          99266                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46941                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46941                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46941                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46941                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        35867                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         35867                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         6321                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6321                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        25350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25351                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2483748500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2483748500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31672                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.800417                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.800423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97978.244576                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97974.379709                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        25350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2230248500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2230248500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.800417                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.800392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87978.244576                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87978.244576                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     28473500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28473500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.916244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.916667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78873.961219                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78439.393939                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     24863500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24863500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.916244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.911616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68873.961219                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68873.961219                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        22689                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22689                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        59979                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           59981                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6165981000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6165981000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82670                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.725541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.725547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102802.330816                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102798.902986                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        59979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5566191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5566191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.725541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.725523                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92802.330816                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92802.330816                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3977.945633                       # Cycle average of tags in use
system.l2.tags.total_refs                      159761                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     99266                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.609423                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     303.706036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.098724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.251305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    14.121535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3659.768033                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.074147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.893498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971178                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1915                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1635                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1016050                       # Number of tag accesses
system.l2.tags.data_accesses                  1016050                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5461056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5484480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1638208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1638208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        85329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               85695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        25597                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25597                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             25679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3090074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    730395897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             733528770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3090074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3107193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      219104218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            219104218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      219104218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            25679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3090074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    730395897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            952632988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     25597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     85296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000194962250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1530                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1530                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              174988                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24073                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       85690                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25597                       # Number of write requests accepted
system.mem_ctrls.readBursts                     85690                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25597                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     33                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1552                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2665177000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  428285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4271245750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31114.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49864.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    11644                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18045                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 85690                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25597                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   47941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.301055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.773278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    72.563201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        68994     84.61%     84.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8467     10.38%     95.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2674      3.28%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          909      1.11%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          314      0.39%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           99      0.12%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           44      0.05%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           27      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81540                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.982353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.689324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     66.944129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1518     99.22%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      0.59%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.13%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1530                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.718954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.683793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.109785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1045     68.30%     68.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      1.70%     70.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              318     20.78%     90.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              127      8.30%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.85%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1530                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5482048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1637120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5484160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1638208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       733.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    733.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    219.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7476762500                       # Total gap between requests
system.mem_ctrls.avgGap                      67184.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5458944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1637120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3090073.936612624675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 730113425.200305938721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 218958701.658035844564                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        85329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25597                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     10013250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4261232500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 177505855500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27737.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49938.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6934635.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    26.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            294546420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            156539955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           311975160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           68058360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     590054400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3352735440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         47725440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4821635175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.875744                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     97150250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    249600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7130083250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            287706300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            152904345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           299615820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           65469240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     590054400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3354419220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         46272960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4796442285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.506289                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     93510000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    249600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7133723500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7476833500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083707                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083719                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083707                       # number of overall hits
system.cpu.icache.overall_hits::total         1083719                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            406                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          404                       # number of overall misses
system.cpu.icache.overall_misses::total           406                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     30372500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30372500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     30372500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30372500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084111                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084125                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084111                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084125                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75179.455446                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74809.113300                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75179.455446                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74809.113300                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     29424000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29424000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     29424000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29424000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 74680.203046                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74680.203046                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 74680.203046                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74680.203046                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083707                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083719                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           406                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     30372500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30372500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084125                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75179.455446                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74809.113300                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     29424000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29424000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 74680.203046                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74680.203046                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003621                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.801724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003595                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168646                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168646                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9270836                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9270839                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9284788                       # number of overall hits
system.cpu.dcache.overall_hits::total         9284791                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       168184                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         168187                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       171594                       # number of overall misses
system.cpu.dcache.overall_misses::total        171597                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12900952187                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12900952187                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12900952187                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12900952187                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9439020                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9439026                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9456382                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9456388                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017818                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017818                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018146                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018146                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 76707.369233                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76706.000981                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 75183.002826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75181.688415                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1908817                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30066                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.487561                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46941                       # number of writebacks
system.cpu.dcache.writebacks::total             46941                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        55131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        55131                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55131                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114339                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114339                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9018054687                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9018054687                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9133726687                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9133726687                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011977                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011977                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012091                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012091                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79768.380202                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79768.380202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79882.863126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79882.863126                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113318                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7050934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7050936                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       136489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        136491                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10269715000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10269715000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7187423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7187427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018990                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018990                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 75242.070790                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75240.968269                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        55107                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55107                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6418746000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6418746000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78871.814406                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78871.814406                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219903                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31696                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2631237187                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2631237187                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251597                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83017.421896                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83014.802720                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31671                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31671                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2599308687                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2599308687                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82072.201288                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82072.201288                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13952                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13952                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3410                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3410                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.196406                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.196406                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    115672000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    115672000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89947.122862                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89947.122862                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572574790097500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.013256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8689484                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113318                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.682292                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.013254                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          630                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19027118                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19027118                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572597062961000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61471                       # Simulator instruction rate (inst/s)
host_mem_usage                                 907484                       # Number of bytes of host memory used
host_op_rate                                   136858                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   650.72                       # Real time elapsed on the host
host_tick_rate                               34228119                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022273                       # Number of seconds simulated
sim_ticks                                 22272863500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       271329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        542875                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       558354                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           27                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15937                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       577867                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       442485                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       558354                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       115869                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          621480                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28000                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5844                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2649467                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2442639                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        16142                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4638042                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1813399                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     44139513                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.508376                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.704723                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     30272314     68.58%     68.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2024174      4.59%     73.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2384967      5.40%     78.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       947679      2.15%     80.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1612013      3.65%     84.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       740263      1.68%     86.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       952277      2.16%     88.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       567784      1.29%     89.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4638042     10.51%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     44139513                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.484858                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.484858                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      32838194                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69046800                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2231733                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7395920                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          32010                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1886819                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22205934                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5154                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6684241                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1766                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              621480                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3134700                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              41099803                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3003                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          114                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31849949                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          305                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1412                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           64020                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.013952                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3251032                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       470485                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.714994                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     44384676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.574503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.016485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         33830868     76.22%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           308717      0.70%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           617880      1.39%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           746318      1.68%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           530763      1.20%     81.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           423865      0.95%     82.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           655642      1.48%     83.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           240836      0.54%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7029787     15.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     44384676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102059261                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54710966                       # number of floating regfile writes
system.switch_cpus.idleCycles                  161051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        25062                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           525856                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.543128                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29314435                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6684241                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          924412                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22234069                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           43                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          585                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6842698                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68675780                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22630194                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        51236                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68739775                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           8368                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10624010                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          32010                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10648629                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        82815                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1623897                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          153                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          787                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       469200                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       513200                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          787                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         9514                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15548                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85616006                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68144879                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.610058                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52230697                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.529774                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68276495                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63451825                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6233646                       # number of integer regfile writes
system.switch_cpus.ipc                       0.673465                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.673465                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134523      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12201930     17.74%     17.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14874      0.02%     17.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           398      0.00%     17.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       281518      0.41%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          816      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143153      0.21%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5144      0.01%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5353      0.01%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           68      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241516     22.16%     40.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           21      0.00%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145341     16.20%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2354930      3.42%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311973      0.45%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20287604     29.49%     90.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6374040      9.27%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68791013                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64059885                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125513030                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61084307                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61890645                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2904904                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042228                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           20417      0.70%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            725      0.02%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       344233     11.85%     12.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       730572     25.15%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         241759      8.32%     46.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34955      1.20%     47.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1380581     47.53%     94.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       151298      5.21%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7501509                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     59363525                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7060572                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8882680                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68664164                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68791013                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11616                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2096778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4951                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10650                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1291687                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     44384676                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.549882                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.432820                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     28228309     63.60%     63.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2168522      4.89%     68.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2128226      4.79%     73.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1894219      4.27%     77.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2660421      5.99%     83.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2156579      4.86%     88.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2265673      5.10%     93.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1397051      3.15%     96.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1485676      3.35%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     44384676                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.544279                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3134935                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   364                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        70756                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       284270                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22234069                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6842698                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31032027                       # number of misc regfile reads
system.switch_cpus.numCycles                 44545727                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13247781                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         451696                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3098861                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        5711850                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        120310                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199573737                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68866572                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63904140                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8379545                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13134800                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          32010                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      19626034                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2173660                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102316041                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63510898                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          445                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           35                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11491551                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           38                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            107694188                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137030314                       # The number of ROB writes
system.switch_cpus.timesIdled                    1864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       351029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       189019                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702290                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         189019                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  22272863500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             199685                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        78864                       # Transaction distribution
system.membus.trans_dist::CleanEvict           192465                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71861                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71861                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        199685                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       814421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       814421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 814421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22426240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22426240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22426240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            271546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  271546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              271546                       # Request fanout histogram
system.membus.reqLayer2.occupancy           910733000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1495681250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  22272863500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22272863500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  22272863500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22272863500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259775                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       218006                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2929                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          456121                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91486                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3161                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256614                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       389760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31183488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31573248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          326027                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5047296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           677288                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.279084                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.448549                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 488268     72.09%     72.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 189020     27.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             677288                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          493216000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522150000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4742498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  22272863500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1153                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        78562                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79715                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1153                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        78562                       # number of overall hits
system.l2.overall_hits::total                   79715                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2008                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       269538                       # number of demand (read+write) misses
system.l2.demand_misses::total                 271546                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2008                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       269538                       # number of overall misses
system.l2.overall_misses::total                271546                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    166307000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  26678556000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26844863000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    166307000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  26678556000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26844863000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3161                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348100                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351261                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3161                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348100                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351261                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.635242                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.774312                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.773060                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.635242                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.774312                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.773060                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82822.211155                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 98978.830443                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98859.357162                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82822.211155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 98978.830443                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98859.357162                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               78864                       # number of writebacks
system.l2.writebacks::total                     78864                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       269538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            271546                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       269538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           271546                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    146227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  23983176000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24129403000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    146227000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  23983176000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24129403000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.635242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.774312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.773060                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.635242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.774312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.773060                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72822.211155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 88978.830443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88859.357162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72822.211155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 88978.830443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88859.357162                       # average overall mshr miss latency
system.l2.replacements                         326027                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       139142                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           139142                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       139142                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       139142                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2928                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2928                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2928                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2928                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       134321                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        134321                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        19625                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19625                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        71861                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               71861                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7074049500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7074049500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.785486                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.785486                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98440.732804                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98440.732804                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        71861                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71861                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6355439500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6355439500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.785486                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.785486                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88440.732804                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88440.732804                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1153                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1153                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2008                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2008                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    166307000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    166307000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3161                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3161                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.635242                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.635242                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82822.211155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82822.211155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2008                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2008                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    146227000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    146227000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.635242                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.635242                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72822.211155                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72822.211155                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        58937                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             58937                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       197677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          197677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  19604506500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19604506500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.770328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.770328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 99174.443663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99174.443663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       197677                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       197677                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  17627736500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17627736500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.770328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.770328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89174.443663                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89174.443663                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22272863500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      600512                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    330123                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.819055                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     352.881580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    14.518092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3728.600328                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.086153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.910303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          464                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1637                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1518                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3135183                       # Number of tag accesses
system.l2.tags.data_accesses                  3135183                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22272863500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       128512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     17250432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17378944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       128512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        128512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5047296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5047296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       269538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              271546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        78864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              78864                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      5769891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    774504455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             780274346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5769891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5769891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      226611904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226611904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      226611904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5769891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    774504455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1006886250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     78864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    269364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000380804500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4739                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4739                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              559425                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              74218                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      271546                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78864                       # Number of write requests accepted
system.mem_ctrls.readBursts                    271546                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78864                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    174                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7802560500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1356860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12890785500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28752.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47502.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    60135                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   53841                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 22.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                271546                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78864                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  147793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       236245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     94.877233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.349561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   110.307538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       198717     84.11%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23490      9.94%     94.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8007      3.39%     97.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2702      1.14%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          832      0.35%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          363      0.15%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          202      0.09%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           93      0.04%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1839      0.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       236245                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.255750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.199052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.612188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           3674     77.53%     77.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1015     21.42%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           12      0.25%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            4      0.08%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.02%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.04%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.04%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            4      0.08%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.02%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.04%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.06%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            4      0.08%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.02%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.04%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.02%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4739                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.639375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.606725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.071986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3387     71.47%     71.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               62      1.31%     72.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              984     20.76%     93.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              245      5.17%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               47      0.99%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4739                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17367808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5046656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17378944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5047296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       779.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       226.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    780.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22272784500                       # Total gap between requests
system.mem_ctrls.avgGap                      63562.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       128512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     17239296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5046656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5769891.240073374473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 774004474.099165558815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 226583169.245391368866                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       269538                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     63555750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  12827229750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 541229030750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31651.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47589.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6862814.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    32.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            830824680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            441582405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           957331200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          206200440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1757870400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9794984310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        304371840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14293165275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        641.730026                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    707908500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    743600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  20821355000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            856000320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            454967370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           980264880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          205417440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1757870400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9783664680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        313904160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14352089250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.375576                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    733355750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    743600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20795907750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29749697000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572597062961000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4214759                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4214771                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4214759                       # number of overall hits
system.cpu.icache.overall_hits::total         4214771                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4051                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4053                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4051                       # number of overall misses
system.cpu.icache.overall_misses::total          4053                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    240775500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    240775500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    240775500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    240775500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4218810                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4218824                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4218810                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4218824                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000960                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000961                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000960                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000961                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 59436.065169                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59406.735751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 59436.065169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59406.735751                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1223                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.590909                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3045                       # number of writebacks
system.cpu.icache.writebacks::total              3045                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          496                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          496                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          496                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          496                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3555                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3555                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3555                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3555                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    212689000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    212689000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    212689000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    212689000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000843                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000843                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000843                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000843                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 59828.129395                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59828.129395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 59828.129395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59828.129395                       # average overall mshr miss latency
system.cpu.icache.replacements                   3045                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4214759                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4214771                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4051                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4053                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    240775500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    240775500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4218810                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4218824                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000960                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000961                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 59436.065169                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59406.735751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          496                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          496                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    212689000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    212689000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000843                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000843                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 59828.129395                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59828.129395                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572597062961000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.017829                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4218328                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3557                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1185.922969                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000075                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.017754                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000035                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000035                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8441205                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8441205                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572597062961000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572597062961000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572597062961000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572597062961000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572597062961000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572597062961000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572597062961000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35424183                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35424186                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35479863                       # number of overall hits
system.cpu.dcache.overall_hits::total        35479866                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       874102                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         874105                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       887638                       # number of overall misses
system.cpu.dcache.overall_misses::total        887641                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  63659386783                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  63659386783                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  63659386783                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  63659386783                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36298285                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36298291                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36367501                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36367507                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024081                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024081                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024407                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024408                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 72828.327567                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72828.077614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 71717.734913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71717.492526                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7356181                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            114433                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.283738                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       186083                       # number of writebacks
system.cpu.dcache.writebacks::total            186083                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       416789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       416789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       416789                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       416789                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462439                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  36720252784                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36720252784                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  37178672284                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  37178672284                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012599                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012599                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012716                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012716                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80295.667921                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80295.667921                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80396.922154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80396.922154                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461418                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     26966339                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26966341                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       750849                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        750851                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  53514547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  53514547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27717188                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27717192                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.027090                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027090                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 71272.050039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71271.860196                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       416693                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       416693                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334156                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334156                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  26700007500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26700007500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012056                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012056                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79902.822334                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79902.822334                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457844                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123253                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123254                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10144839283                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10144839283                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82309.065767                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82308.397967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           96                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           96                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10020245284                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10020245284                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81361.557069                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81361.557069                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        55680                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         55680                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        13536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        13536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69216                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69216                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.195562                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.195562                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    458419500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    458419500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074058                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074058                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89430.257511                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89430.257511                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572597062961000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.053087                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35942308                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462442                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.722845                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.053085                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000052                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000052                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          564                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          334                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73197456                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73197456                       # Number of data accesses

---------- End Simulation Statistics   ----------
