0.7
2020.2
Nov 18 2020
09:47:47
D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Multiplier_4bit/Lab2_111060013_Multiplier_4bit.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Multiplier_4bit/Lab2_111060013_Multiplier_4bit.v,1696649183,verilog,,D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Multiplier_4bit/Lab2_111060013_Multiplier_4bit_t.v,,And;Full_Adder;Majority;Multiplier_4bit;Multiplier_4x1;Not;Or;Ripple_Carry_Adder;Xor,,,,,,,,
D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Multiplier_4bit/Lab2_111060013_Multiplier_4bit_t.v,1696649985,verilog,,,,Lab2_111060013_Multiplier_4bit_t,,,,,,,,
