$date
	Fri Oct 19 01:02:07 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$scope module f $end
$var wire 1 " c $end
$var wire 1 ! s $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 % z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#5
0"
0!
0%
0$
0#
#10
1!
1%
#15
0%
1$
#20
1"
0!
1%
#25
0"
1!
0%
0$
1#
#30
0!
1"
1%
#35
0%
1$
#40
1!
1%
#45
