Protel Design System Design Rule Check
PCB File : \\Mac\Google Drive\academic\UfG\LINOBYTE\repo\Electronics\linobyte-word\LB-word-PCB.PcbDoc
Date     : 5/1/2018
Time     : 1:13:24 PM

Processing Rule : Clearance Constraint (Gap=0.15mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.15mm) (Max=1.5mm) (Preferred=0.2mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.175mm) (Conductor Width=0.2mm) (Air Gap=0.2mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.15mm) (((ObjectKind = 'Pad') OR (ObjectKind = 'Via')) And (Layer = 'MultiLayer') And (HoleDiameter <= AsMM(0.45)))
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.175mm) (((ObjectKind = 'Pad') OR (ObjectKind = 'Via')) And (Layer = 'MultiLayer') And (HoleDiameter > AsMM(0.45)))
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.25mm) (Max=6mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.35mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.08mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.2mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C2_Char5-1(227.75mm,47.25mm) on Top Layer And Text "FB1_Char5" (225.819mm,47.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.2mm) Between Pad C2_Char5-1(227.75mm,47.25mm) on Top Layer And Text "Q2_Char5" (220.082mm,47.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.2mm) Between Pad C2_Char5-1(227.75mm,47.25mm) on Top Layer And Text "R8_Char5" (223.038mm,47.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C2_Char5-1(227.75mm,47.25mm) on Top Layer And Track (226.8mm,46.85mm)(227.2mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad C2_Char5-1(227.75mm,47.25mm) on Top Layer And Track (226.8mm,47.65mm)(227.2mm,47.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C2_Char6-1(277.75mm,47.25mm) on Top Layer And Text "FB1_Char6" (275.819mm,47.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.2mm) Between Pad C2_Char6-1(277.75mm,47.25mm) on Top Layer And Text "Q2_Char6" (270.082mm,47.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.2mm) Between Pad C2_Char6-1(277.75mm,47.25mm) on Top Layer And Text "R8_Char6" (273.038mm,47.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C2_Char6-1(277.75mm,47.25mm) on Top Layer And Track (276.8mm,46.85mm)(277.2mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad C2_Char6-1(277.75mm,47.25mm) on Top Layer And Track (276.8mm,47.65mm)(277.2mm,47.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C2_Char7-1(327.75mm,47.25mm) on Top Layer And Text "FB1_Char7" (325.819mm,47.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.2mm) Between Pad C2_Char7-1(327.75mm,47.25mm) on Top Layer And Text "Q2_Char7" (320.082mm,47.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.2mm) Between Pad C2_Char7-1(327.75mm,47.25mm) on Top Layer And Text "R8_Char7" (323.038mm,47.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C2_Char7-1(327.75mm,47.25mm) on Top Layer And Track (326.8mm,46.85mm)(327.2mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad C2_Char7-1(327.75mm,47.25mm) on Top Layer And Track (326.8mm,47.65mm)(327.2mm,47.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C2_Char8-1(377.75mm,47.25mm) on Top Layer And Text "FB1_Char8" (375.819mm,47.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.2mm) Between Pad C2_Char8-1(377.75mm,47.25mm) on Top Layer And Text "Q2_Char8" (370.082mm,47.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.2mm) Between Pad C2_Char8-1(377.75mm,47.25mm) on Top Layer And Text "R8_Char8" (373.038mm,47.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C2_Char8-1(377.75mm,47.25mm) on Top Layer And Track (376.8mm,46.85mm)(377.2mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad C2_Char8-1(377.75mm,47.25mm) on Top Layer And Track (376.8mm,47.65mm)(377.2mm,47.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C3_Char6-1(268.777mm,42mm) on Top Layer And Text "TP16_Char6" (262.903mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C3_Char7-1(318.777mm,42mm) on Top Layer And Text "TP16_Char7" (312.903mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C3_Char8-1(368.777mm,42mm) on Top Layer And Text "TP16_Char8" (362.903mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4_Char5-1(220.5mm,47.3mm) on Top Layer And Text "F1_Char5" (215.075mm,47.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4_Char5-1(220.5mm,47.3mm) on Top Layer And Text "Q2_Char5" (220.082mm,47.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C4_Char5-1(220.5mm,47.3mm) on Top Layer And Track (221.05mm,46.9mm)(221.45mm,46.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.2mm) Between Pad C4_Char5-1(220.5mm,47.3mm) on Top Layer And Track (221.05mm,47.7mm)(221.45mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4_Char6-1(270.5mm,47.3mm) on Top Layer And Text "F1_Char6" (265.075mm,47.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4_Char6-1(270.5mm,47.3mm) on Top Layer And Text "Q2_Char6" (270.082mm,47.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C4_Char6-1(270.5mm,47.3mm) on Top Layer And Track (271.05mm,46.9mm)(271.45mm,46.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.2mm) Between Pad C4_Char6-1(270.5mm,47.3mm) on Top Layer And Track (271.05mm,47.7mm)(271.45mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.2mm) Between Pad C4_Char6-2(272mm,47.3mm) on Top Layer And Text "F1_Char6" (265.075mm,47.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4_Char6-2(272mm,47.3mm) on Top Layer And Text "Q2_Char6" (270.082mm,47.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C4_Char6-2(272mm,47.3mm) on Top Layer And Track (271.05mm,46.9mm)(271.45mm,46.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad C4_Char6-2(272mm,47.3mm) on Top Layer And Track (271.05mm,47.7mm)(271.45mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4_Char7-1(320.5mm,47.3mm) on Top Layer And Text "F1_Char7" (315.075mm,47.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4_Char7-1(320.5mm,47.3mm) on Top Layer And Text "Q2_Char7" (320.082mm,47.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C4_Char7-1(320.5mm,47.3mm) on Top Layer And Track (321.05mm,46.9mm)(321.45mm,46.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.2mm) Between Pad C4_Char7-1(320.5mm,47.3mm) on Top Layer And Track (321.05mm,47.7mm)(321.45mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.2mm) Between Pad C4_Char7-2(322mm,47.3mm) on Top Layer And Text "F1_Char7" (315.075mm,47.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4_Char7-2(322mm,47.3mm) on Top Layer And Text "Q2_Char7" (320.082mm,47.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C4_Char7-2(322mm,47.3mm) on Top Layer And Track (321.05mm,46.9mm)(321.45mm,46.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad C4_Char7-2(322mm,47.3mm) on Top Layer And Track (321.05mm,47.7mm)(321.45mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4_Char8-1(370.5mm,47.3mm) on Top Layer And Text "F1_Char8" (365.075mm,47.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4_Char8-1(370.5mm,47.3mm) on Top Layer And Text "Q2_Char8" (370.082mm,47.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C4_Char8-1(370.5mm,47.3mm) on Top Layer And Track (371.05mm,46.9mm)(371.45mm,46.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.2mm) Between Pad C4_Char8-1(370.5mm,47.3mm) on Top Layer And Track (371.05mm,47.7mm)(371.45mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.2mm) Between Pad C4_Char8-2(372mm,47.3mm) on Top Layer And Text "F1_Char8" (365.075mm,47.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C4_Char8-2(372mm,47.3mm) on Top Layer And Text "Q2_Char8" (370.082mm,47.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C4_Char8-2(372mm,47.3mm) on Top Layer And Track (371.05mm,46.9mm)(371.45mm,46.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad C4_Char8-2(372mm,47.3mm) on Top Layer And Track (371.05mm,47.7mm)(371.45mm,47.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad C5_Char6-1(266.5mm,47.25mm) on Top Layer And Text "F1_Char6" (265.075mm,47.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C5_Char6-1(266.5mm,47.25mm) on Top Layer And Track (267.05mm,46.85mm)(267.45mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.2mm) Between Pad C5_Char6-1(266.5mm,47.25mm) on Top Layer And Track (267.05mm,47.65mm)(267.45mm,47.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad C5_Char7-1(316.5mm,47.25mm) on Top Layer And Text "F1_Char7" (315.075mm,47.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C5_Char7-1(316.5mm,47.25mm) on Top Layer And Track (317.05mm,46.85mm)(317.45mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.2mm) Between Pad C5_Char7-1(316.5mm,47.25mm) on Top Layer And Track (317.05mm,47.65mm)(317.45mm,47.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad C5_Char8-1(366.5mm,47.25mm) on Top Layer And Text "F1_Char8" (365.075mm,47.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C5_Char8-1(366.5mm,47.25mm) on Top Layer And Track (367.05mm,46.85mm)(367.45mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.2mm) Between Pad C5_Char8-1(366.5mm,47.25mm) on Top Layer And Track (367.05mm,47.65mm)(367.45mm,47.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C7_Char6-1(279.5mm,42.75mm) on Top Layer And Text "TP15_Char6" (270.653mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C7_Char6-1(279.5mm,42.75mm) on Top Layer And Track (280.05mm,42.35mm)(280.45mm,42.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.2mm) Between Pad C7_Char6-1(279.5mm,42.75mm) on Top Layer And Track (280.05mm,43.15mm)(280.45mm,43.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C7_Char7-1(329.5mm,42.75mm) on Top Layer And Text "TP15_Char7" (320.653mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C7_Char7-1(329.5mm,42.75mm) on Top Layer And Track (330.05mm,42.35mm)(330.45mm,42.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.2mm) Between Pad C7_Char7-1(329.5mm,42.75mm) on Top Layer And Track (330.05mm,43.15mm)(330.45mm,43.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C7_Char8-1(379.5mm,42.75mm) on Top Layer And Text "TP15_Char8" (370.653mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C7_Char8-1(379.5mm,42.75mm) on Top Layer And Track (380.05mm,42.35mm)(380.45mm,42.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.2mm) Between Pad C7_Char8-1(379.5mm,42.75mm) on Top Layer And Track (380.05mm,43.15mm)(380.45mm,43.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char6-1(282.5mm,47.25mm) on Top Layer And Text "F2_Char6" (279.18mm,47.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char6-1(282.5mm,47.25mm) on Top Layer And Text "FB1_Char6" (275.819mm,47.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char6-1(282.5mm,47.25mm) on Top Layer And Text "FB3_Char6" (279.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char6-1(282.5mm,47.25mm) on Top Layer And Text "Q3_Char6" (282.074mm,47.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char6-1(282.5mm,47.25mm) on Top Layer And Text "R8_Char6" (273.038mm,47.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C8_Char6-1(282.5mm,47.25mm) on Top Layer And Track (283.05mm,46.85mm)(283.45mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.2mm) Between Pad C8_Char6-1(282.5mm,47.25mm) on Top Layer And Track (283.05mm,47.65mm)(283.45mm,47.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.2mm) Between Pad C8_Char6-2(284mm,47.25mm) on Top Layer And Text "F2_Char6" (279.18mm,47.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.2mm) Between Pad C8_Char6-2(284mm,47.25mm) on Top Layer And Text "FB1_Char6" (275.819mm,47.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char6-2(284mm,47.25mm) on Top Layer And Text "Q3_Char6" (282.074mm,47.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char6-2(284mm,47.25mm) on Top Layer And Text "R8_Char6" (273.038mm,47.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C8_Char6-2(284mm,47.25mm) on Top Layer And Track (283.05mm,46.85mm)(283.45mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad C8_Char6-2(284mm,47.25mm) on Top Layer And Track (283.05mm,47.65mm)(283.45mm,47.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char7-1(332.5mm,47.25mm) on Top Layer And Text "F2_Char7" (329.18mm,47.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char7-1(332.5mm,47.25mm) on Top Layer And Text "FB1_Char7" (325.819mm,47.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char7-1(332.5mm,47.25mm) on Top Layer And Text "FB3_Char7" (329.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char7-1(332.5mm,47.25mm) on Top Layer And Text "Q3_Char7" (332.074mm,47.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char7-1(332.5mm,47.25mm) on Top Layer And Text "R8_Char7" (323.038mm,47.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C8_Char7-1(332.5mm,47.25mm) on Top Layer And Track (333.05mm,46.85mm)(333.45mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.2mm) Between Pad C8_Char7-1(332.5mm,47.25mm) on Top Layer And Track (333.05mm,47.65mm)(333.45mm,47.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.2mm) Between Pad C8_Char7-2(334mm,47.25mm) on Top Layer And Text "F2_Char7" (329.18mm,47.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.2mm) Between Pad C8_Char7-2(334mm,47.25mm) on Top Layer And Text "FB1_Char7" (325.819mm,47.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char7-2(334mm,47.25mm) on Top Layer And Text "Q3_Char7" (332.074mm,47.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char7-2(334mm,47.25mm) on Top Layer And Text "R8_Char7" (323.038mm,47.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C8_Char7-2(334mm,47.25mm) on Top Layer And Track (333.05mm,46.85mm)(333.45mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad C8_Char7-2(334mm,47.25mm) on Top Layer And Track (333.05mm,47.65mm)(333.45mm,47.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char8-1(382.5mm,47.25mm) on Top Layer And Text "F2_Char8" (379.18mm,47.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char8-1(382.5mm,47.25mm) on Top Layer And Text "FB1_Char8" (375.819mm,47.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char8-1(382.5mm,47.25mm) on Top Layer And Text "FB3_Char8" (379.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char8-1(382.5mm,47.25mm) on Top Layer And Text "Q3_Char8" (382.074mm,47.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char8-1(382.5mm,47.25mm) on Top Layer And Text "R8_Char8" (373.038mm,47.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C8_Char8-1(382.5mm,47.25mm) on Top Layer And Track (383.05mm,46.85mm)(383.45mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.2mm) Between Pad C8_Char8-1(382.5mm,47.25mm) on Top Layer And Track (383.05mm,47.65mm)(383.45mm,47.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.2mm) Between Pad C8_Char8-2(384mm,47.25mm) on Top Layer And Text "F2_Char8" (379.18mm,47.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.2mm) Between Pad C8_Char8-2(384mm,47.25mm) on Top Layer And Text "FB1_Char8" (375.819mm,47.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char8-2(384mm,47.25mm) on Top Layer And Text "Q3_Char8" (382.074mm,47.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C8_Char8-2(384mm,47.25mm) on Top Layer And Text "R8_Char8" (373.038mm,47.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C8_Char8-2(384mm,47.25mm) on Top Layer And Track (383.05mm,46.85mm)(383.45mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad C8_Char8-2(384mm,47.25mm) on Top Layer And Track (383.05mm,47.65mm)(383.45mm,47.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C9_Char6-1(281mm,47.25mm) on Top Layer And Text "F2_Char6" (279.18mm,47.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C9_Char6-1(281mm,47.25mm) on Top Layer And Text "FB1_Char6" (275.819mm,47.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C9_Char6-1(281mm,47.25mm) on Top Layer And Text "FB3_Char6" (279.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C9_Char6-1(281mm,47.25mm) on Top Layer And Text "Q2_Char6" (270.082mm,47.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C9_Char6-1(281mm,47.25mm) on Top Layer And Text "R8_Char6" (273.038mm,47.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C9_Char6-1(281mm,47.25mm) on Top Layer And Track (280.05mm,46.85mm)(280.45mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad C9_Char6-1(281mm,47.25mm) on Top Layer And Track (280.05mm,47.65mm)(280.45mm,47.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C9_Char7-1(331mm,47.25mm) on Top Layer And Text "F2_Char7" (329.18mm,47.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C9_Char7-1(331mm,47.25mm) on Top Layer And Text "FB1_Char7" (325.819mm,47.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C9_Char7-1(331mm,47.25mm) on Top Layer And Text "FB3_Char7" (329.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C9_Char7-1(331mm,47.25mm) on Top Layer And Text "Q2_Char7" (320.082mm,47.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C9_Char7-1(331mm,47.25mm) on Top Layer And Text "R8_Char7" (323.038mm,47.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C9_Char7-1(331mm,47.25mm) on Top Layer And Track (330.05mm,46.85mm)(330.45mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad C9_Char7-1(331mm,47.25mm) on Top Layer And Track (330.05mm,47.65mm)(330.45mm,47.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C9_Char8-1(381mm,47.25mm) on Top Layer And Text "F2_Char8" (379.18mm,47.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C9_Char8-1(381mm,47.25mm) on Top Layer And Text "FB1_Char8" (375.819mm,47.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C9_Char8-1(381mm,47.25mm) on Top Layer And Text "FB3_Char8" (379.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C9_Char8-1(381mm,47.25mm) on Top Layer And Text "Q2_Char8" (370.082mm,47.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad C9_Char8-1(381mm,47.25mm) on Top Layer And Text "R8_Char8" (373.038mm,47.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad C9_Char8-1(381mm,47.25mm) on Top Layer And Track (380.05mm,46.85mm)(380.45mm,46.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad C9_Char8-1(381mm,47.25mm) on Top Layer And Track (380.05mm,47.65mm)(380.45mm,47.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad F1_Char5-2(215.723mm,45mm) on Top Layer And Text "C3_Char5" (215.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad F1_Char6-1(268.777mm,45mm) on Top Layer And Text "C3_Char6" (265.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad F1_Char6-2(265.723mm,45mm) on Top Layer And Text "C3_Char6" (265.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad F1_Char7-1(318.777mm,45mm) on Top Layer And Text "C3_Char7" (315.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad F1_Char7-2(315.723mm,45mm) on Top Layer And Text "C3_Char7" (315.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad F1_Char8-1(368.777mm,45mm) on Top Layer And Text "C3_Char8" (365.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad F1_Char8-2(365.723mm,45mm) on Top Layer And Text "C3_Char8" (365.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad F2_Char6-2(279.55mm,45.75mm) on Top Layer And Text "C7_Char6" (279.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.2mm) Between Pad F2_Char6-2(279.55mm,45.75mm) on Top Layer And Text "FB2_Char6" (270.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.2mm) Between Pad F2_Char6-2(279.55mm,45.75mm) on Top Layer And Text "FB3_Char6" (279.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad F2_Char7-2(329.55mm,45.75mm) on Top Layer And Text "C7_Char7" (329.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.2mm) Between Pad F2_Char7-2(329.55mm,45.75mm) on Top Layer And Text "FB2_Char7" (320.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.2mm) Between Pad F2_Char7-2(329.55mm,45.75mm) on Top Layer And Text "FB3_Char7" (329.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad F2_Char8-2(379.55mm,45.75mm) on Top Layer And Text "C7_Char8" (379.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.2mm) Between Pad F2_Char8-2(379.55mm,45.75mm) on Top Layer And Text "FB2_Char8" (370.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.2mm) Between Pad F2_Char8-2(379.55mm,45.75mm) on Top Layer And Text "FB3_Char8" (379.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB1_Char5-1(226.2mm,45.75mm) on Top Layer And Text "C3_Char5" (215.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB1_Char5-1(226.2mm,45.75mm) on Top Layer And Text "FB2_Char5" (220.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.2mm) Between Pad FB1_Char5-1(226.2mm,45.75mm) on Top Layer And Track (226.9mm,45.45mm)(227.1mm,45.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad FB1_Char5-1(226.2mm,45.75mm) on Top Layer And Track (226.9mm,46.05mm)(227.1mm,46.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB1_Char6-1(276.2mm,45.75mm) on Top Layer And Text "C3_Char6" (265.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB1_Char6-1(276.2mm,45.75mm) on Top Layer And Text "FB2_Char6" (270.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.2mm) Between Pad FB1_Char6-1(276.2mm,45.75mm) on Top Layer And Track (276.9mm,45.45mm)(277.1mm,45.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad FB1_Char6-1(276.2mm,45.75mm) on Top Layer And Track (276.9mm,46.05mm)(277.1mm,46.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB1_Char6-2(277.8mm,45.75mm) on Top Layer And Text "FB2_Char6" (270.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad FB1_Char6-2(277.8mm,45.75mm) on Top Layer And Track (276.9mm,45.45mm)(277.1mm,45.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad FB1_Char6-2(277.8mm,45.75mm) on Top Layer And Track (276.9mm,46.05mm)(277.1mm,46.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB1_Char7-1(326.2mm,45.75mm) on Top Layer And Text "C3_Char7" (315.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB1_Char7-1(326.2mm,45.75mm) on Top Layer And Text "FB2_Char7" (320.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad FB1_Char7-1(326.2mm,45.75mm) on Top Layer And Track (326.9mm,45.45mm)(327.1mm,45.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad FB1_Char7-1(326.2mm,45.75mm) on Top Layer And Track (326.9mm,46.05mm)(327.1mm,46.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB1_Char7-2(327.8mm,45.75mm) on Top Layer And Text "FB2_Char7" (320.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad FB1_Char7-2(327.8mm,45.75mm) on Top Layer And Track (326.9mm,45.45mm)(327.1mm,45.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad FB1_Char7-2(327.8mm,45.75mm) on Top Layer And Track (326.9mm,46.05mm)(327.1mm,46.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB1_Char8-1(376.2mm,45.75mm) on Top Layer And Text "C3_Char8" (365.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB1_Char8-1(376.2mm,45.75mm) on Top Layer And Text "FB2_Char8" (370.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.2mm) Between Pad FB1_Char8-1(376.2mm,45.75mm) on Top Layer And Track (376.9mm,45.45mm)(377.1mm,45.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad FB1_Char8-1(376.2mm,45.75mm) on Top Layer And Track (376.9mm,46.05mm)(377.1mm,46.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB1_Char8-2(377.8mm,45.75mm) on Top Layer And Text "FB2_Char8" (370.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad FB1_Char8-2(377.8mm,45.75mm) on Top Layer And Track (376.9mm,45.45mm)(377.1mm,45.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad FB1_Char8-2(377.8mm,45.75mm) on Top Layer And Track (376.9mm,46.05mm)(377.1mm,46.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad FB2_Char5-1(220.45mm,42.75mm) on Top Layer And Text "TP15_Char5" (220.653mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.2mm) Between Pad FB2_Char5-1(220.45mm,42.75mm) on Top Layer And Text "TP16_Char5" (212.903mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad FB2_Char5-1(220.45mm,42.75mm) on Top Layer And Track (221.15mm,42.45mm)(221.35mm,42.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad FB2_Char5-1(220.45mm,42.75mm) on Top Layer And Track (221.15mm,43.05mm)(221.35mm,43.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad FB2_Char6-1(270.45mm,42.75mm) on Top Layer And Text "TP15_Char6" (270.653mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.2mm) Between Pad FB2_Char6-1(270.45mm,42.75mm) on Top Layer And Text "TP16_Char6" (262.903mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad FB2_Char6-1(270.45mm,42.75mm) on Top Layer And Track (271.15mm,42.45mm)(271.35mm,42.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad FB2_Char6-1(270.45mm,42.75mm) on Top Layer And Track (271.15mm,43.05mm)(271.35mm,43.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB2_Char6-2(272.05mm,42.75mm) on Top Layer And Text "TP15_Char6" (270.653mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB2_Char6-2(272.05mm,42.75mm) on Top Layer And Text "TP16_Char6" (262.903mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad FB2_Char6-2(272.05mm,42.75mm) on Top Layer And Track (271.15mm,42.45mm)(271.35mm,42.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad FB2_Char6-2(272.05mm,42.75mm) on Top Layer And Track (271.15mm,43.05mm)(271.35mm,43.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad FB2_Char7-1(320.45mm,42.75mm) on Top Layer And Text "TP15_Char7" (320.653mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.2mm) Between Pad FB2_Char7-1(320.45mm,42.75mm) on Top Layer And Text "TP16_Char7" (312.903mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.2mm) Between Pad FB2_Char7-1(320.45mm,42.75mm) on Top Layer And Track (321.15mm,42.45mm)(321.35mm,42.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad FB2_Char7-1(320.45mm,42.75mm) on Top Layer And Track (321.15mm,43.05mm)(321.35mm,43.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB2_Char7-2(322.05mm,42.75mm) on Top Layer And Text "TP15_Char7" (320.653mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB2_Char7-2(322.05mm,42.75mm) on Top Layer And Text "TP16_Char7" (312.903mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad FB2_Char7-2(322.05mm,42.75mm) on Top Layer And Track (321.15mm,42.45mm)(321.35mm,42.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad FB2_Char7-2(322.05mm,42.75mm) on Top Layer And Track (321.15mm,43.05mm)(321.35mm,43.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.2mm) Between Pad FB2_Char8-1(370.45mm,42.75mm) on Top Layer And Text "TP15_Char8" (370.653mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.2mm) Between Pad FB2_Char8-1(370.45mm,42.75mm) on Top Layer And Text "TP16_Char8" (362.903mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad FB2_Char8-1(370.45mm,42.75mm) on Top Layer And Track (371.15mm,42.45mm)(371.35mm,42.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad FB2_Char8-1(370.45mm,42.75mm) on Top Layer And Track (371.15mm,43.05mm)(371.35mm,43.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB2_Char8-2(372.05mm,42.75mm) on Top Layer And Text "TP15_Char8" (370.653mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB2_Char8-2(372.05mm,42.75mm) on Top Layer And Text "TP16_Char8" (362.903mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad FB2_Char8-2(372.05mm,42.75mm) on Top Layer And Track (371.15mm,42.45mm)(371.35mm,42.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad FB2_Char8-2(372.05mm,42.75mm) on Top Layer And Track (371.15mm,43.05mm)(371.35mm,43.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB3_Char5-1(229.4mm,44.25mm) on Top Layer And Text "C7_Char5" (229.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad FB3_Char5-1(229.4mm,44.25mm) on Top Layer And Text "FB2_Char5" (220.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB3_Char5-1(229.4mm,44.25mm) on Top Layer And Text "TP15_Char5" (220.653mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad FB3_Char5-1(229.4mm,44.25mm) on Top Layer And Track (230.1mm,43.95mm)(230.3mm,43.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad FB3_Char5-1(229.4mm,44.25mm) on Top Layer And Track (230.1mm,44.55mm)(230.3mm,44.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB3_Char6-1(279.4mm,44.25mm) on Top Layer And Text "C7_Char6" (279.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad FB3_Char6-1(279.4mm,44.25mm) on Top Layer And Text "FB2_Char6" (270.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB3_Char6-1(279.4mm,44.25mm) on Top Layer And Text "TP15_Char6" (270.653mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad FB3_Char6-1(279.4mm,44.25mm) on Top Layer And Track (280.1mm,43.95mm)(280.3mm,43.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad FB3_Char6-1(279.4mm,44.25mm) on Top Layer And Track (280.1mm,44.55mm)(280.3mm,44.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB3_Char6-2(281mm,44.25mm) on Top Layer And Text "C7_Char6" (279.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB3_Char6-2(281mm,44.25mm) on Top Layer And Text "FB2_Char6" (270.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad FB3_Char6-2(281mm,44.25mm) on Top Layer And Track (280.1mm,43.95mm)(280.3mm,43.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad FB3_Char6-2(281mm,44.25mm) on Top Layer And Track (280.1mm,44.55mm)(280.3mm,44.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB3_Char7-1(329.4mm,44.25mm) on Top Layer And Text "C7_Char7" (329.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad FB3_Char7-1(329.4mm,44.25mm) on Top Layer And Text "FB2_Char7" (320.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB3_Char7-1(329.4mm,44.25mm) on Top Layer And Text "TP15_Char7" (320.653mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad FB3_Char7-1(329.4mm,44.25mm) on Top Layer And Track (330.1mm,43.95mm)(330.3mm,43.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad FB3_Char7-1(329.4mm,44.25mm) on Top Layer And Track (330.1mm,44.55mm)(330.3mm,44.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB3_Char7-2(331mm,44.25mm) on Top Layer And Text "C7_Char7" (329.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB3_Char7-2(331mm,44.25mm) on Top Layer And Text "FB2_Char7" (320.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad FB3_Char7-2(331mm,44.25mm) on Top Layer And Track (330.1mm,43.95mm)(330.3mm,43.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad FB3_Char7-2(331mm,44.25mm) on Top Layer And Track (330.1mm,44.55mm)(330.3mm,44.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB3_Char8-1(379.4mm,44.25mm) on Top Layer And Text "C7_Char8" (379.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.2mm) Between Pad FB3_Char8-1(379.4mm,44.25mm) on Top Layer And Text "FB2_Char8" (370.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB3_Char8-1(379.4mm,44.25mm) on Top Layer And Text "TP15_Char8" (370.653mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad FB3_Char8-1(379.4mm,44.25mm) on Top Layer And Track (380.1mm,43.95mm)(380.3mm,43.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.2mm) Between Pad FB3_Char8-1(379.4mm,44.25mm) on Top Layer And Track (380.1mm,44.55mm)(380.3mm,44.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB3_Char8-2(381mm,44.25mm) on Top Layer And Text "C7_Char8" (379.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad FB3_Char8-2(381mm,44.25mm) on Top Layer And Text "FB2_Char8" (370.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad FB3_Char8-2(381mm,44.25mm) on Top Layer And Track (380.1mm,43.95mm)(380.3mm,43.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad FB3_Char8-2(381mm,44.25mm) on Top Layer And Track (380.1mm,44.55mm)(380.3mm,44.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char5-D(220.325mm,45mm) on Top Layer And Text "C3_Char5" (215.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char5-D(220.325mm,45mm) on Top Layer And Text "FB2_Char5" (220.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.2mm) Between Pad Q2_Char5-D(222.175mm,44.35mm) on Top Layer And Text "C3_Char5" (215.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char5-D(222.175mm,44.35mm) on Top Layer And Text "FB2_Char5" (220.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char5-G(222.275mm,45.75mm) on Top Layer And Text "C3_Char5" (215.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char5-G(222.275mm,45.75mm) on Top Layer And Text "FB2_Char5" (220.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char5-S(221.15mm,45.717mm) on Top Layer And Text "C3_Char5" (215.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char5-S(221.15mm,45.717mm) on Top Layer And Text "FB2_Char5" (220.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.2mm) Between Pad Q2_Char6-D(270.325mm,44.35mm) on Top Layer And Text "C3_Char6" (265.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char6-D(270.325mm,44.35mm) on Top Layer And Text "FB2_Char6" (270.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char6-D(270.325mm,45mm) on Top Layer And Text "C3_Char6" (265.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char6-D(270.325mm,45mm) on Top Layer And Text "FB2_Char6" (270.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.2mm) Between Pad Q2_Char6-D(272.175mm,44.35mm) on Top Layer And Text "C3_Char6" (265.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char6-D(272.175mm,44.35mm) on Top Layer And Text "FB2_Char6" (270.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char6-D(272.175mm,45mm) on Top Layer And Text "C3_Char6" (265.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char6-D(272.175mm,45mm) on Top Layer And Text "FB2_Char6" (270.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char6-G(272.275mm,45.75mm) on Top Layer And Text "C3_Char6" (265.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char6-G(272.275mm,45.75mm) on Top Layer And Text "FB2_Char6" (270.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char6-S(271.15mm,45.717mm) on Top Layer And Text "C3_Char6" (265.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char6-S(271.15mm,45.717mm) on Top Layer And Text "FB2_Char6" (270.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.2mm) Between Pad Q2_Char7-D(320.325mm,44.35mm) on Top Layer And Text "C3_Char7" (315.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char7-D(320.325mm,44.35mm) on Top Layer And Text "FB2_Char7" (320.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char7-D(320.325mm,45mm) on Top Layer And Text "C3_Char7" (315.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char7-D(320.325mm,45mm) on Top Layer And Text "FB2_Char7" (320.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.2mm) Between Pad Q2_Char7-D(322.175mm,44.35mm) on Top Layer And Text "C3_Char7" (315.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char7-D(322.175mm,44.35mm) on Top Layer And Text "FB2_Char7" (320.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char7-D(322.175mm,45mm) on Top Layer And Text "C3_Char7" (315.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char7-D(322.175mm,45mm) on Top Layer And Text "FB2_Char7" (320.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char7-G(322.275mm,45.75mm) on Top Layer And Text "C3_Char7" (315.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char7-G(322.275mm,45.75mm) on Top Layer And Text "FB2_Char7" (320.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char7-S(321.15mm,45.717mm) on Top Layer And Text "C3_Char7" (315.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char7-S(321.15mm,45.717mm) on Top Layer And Text "FB2_Char7" (320.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.2mm) Between Pad Q2_Char8-D(370.325mm,44.35mm) on Top Layer And Text "C3_Char8" (365.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char8-D(370.325mm,44.35mm) on Top Layer And Text "FB2_Char8" (370.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char8-D(370.325mm,45mm) on Top Layer And Text "C3_Char8" (365.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char8-D(370.325mm,45mm) on Top Layer And Text "FB2_Char8" (370.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.2mm) Between Pad Q2_Char8-D(372.175mm,44.35mm) on Top Layer And Text "C3_Char8" (365.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char8-D(372.175mm,44.35mm) on Top Layer And Text "FB2_Char8" (370.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char8-D(372.175mm,45mm) on Top Layer And Text "C3_Char8" (365.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char8-D(372.175mm,45mm) on Top Layer And Text "FB2_Char8" (370.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char8-G(372.275mm,45.75mm) on Top Layer And Text "C3_Char8" (365.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char8-G(372.275mm,45.75mm) on Top Layer And Text "FB2_Char8" (370.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char8-S(371.15mm,45.717mm) on Top Layer And Text "C3_Char8" (365.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q2_Char8-S(371.15mm,45.717mm) on Top Layer And Text "FB2_Char8" (370.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char5-D(232.325mm,45mm) on Top Layer And Text "FB2_Char5" (220.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char5-G(234.275mm,45.75mm) on Top Layer And Text "C7_Char5" (229.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char5-G(234.275mm,45.75mm) on Top Layer And Text "FB3_Char5" (229.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char6-D(282.325mm,44.35mm) on Top Layer And Text "C7_Char6" (279.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char6-D(282.325mm,44.35mm) on Top Layer And Text "FB2_Char6" (270.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char6-D(282.325mm,45mm) on Top Layer And Text "FB2_Char6" (270.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char6-D(284.175mm,44.35mm) on Top Layer And Text "C7_Char6" (279.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad Q3_Char6-D(284.175mm,45mm) on Top Layer And Text "C7_Char6" (279.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char6-G(284.275mm,45.75mm) on Top Layer And Text "C7_Char6" (279.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char6-G(284.275mm,45.75mm) on Top Layer And Text "FB3_Char6" (279.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char6-S(283.15mm,45.717mm) on Top Layer And Text "C7_Char6" (279.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char6-S(283.15mm,45.717mm) on Top Layer And Text "FB2_Char6" (270.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char6-S(283.15mm,45.717mm) on Top Layer And Text "FB3_Char6" (279.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char7-D(332.325mm,44.35mm) on Top Layer And Text "C7_Char7" (329.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char7-D(332.325mm,44.35mm) on Top Layer And Text "FB2_Char7" (320.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char7-D(332.325mm,45mm) on Top Layer And Text "FB2_Char7" (320.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char7-D(334.175mm,44.35mm) on Top Layer And Text "C7_Char7" (329.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad Q3_Char7-D(334.175mm,45mm) on Top Layer And Text "C7_Char7" (329.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char7-G(334.275mm,45.75mm) on Top Layer And Text "C7_Char7" (329.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char7-G(334.275mm,45.75mm) on Top Layer And Text "FB3_Char7" (329.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char7-S(333.15mm,45.717mm) on Top Layer And Text "C7_Char7" (329.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char7-S(333.15mm,45.717mm) on Top Layer And Text "FB2_Char7" (320.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char7-S(333.15mm,45.717mm) on Top Layer And Text "FB3_Char7" (329.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char8-D(382.325mm,44.35mm) on Top Layer And Text "C7_Char8" (379.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char8-D(382.325mm,44.35mm) on Top Layer And Text "FB2_Char8" (370.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char8-D(382.325mm,45mm) on Top Layer And Text "FB2_Char8" (370.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char8-D(384.175mm,44.35mm) on Top Layer And Text "C7_Char8" (379.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad Q3_Char8-D(384.175mm,45mm) on Top Layer And Text "C7_Char8" (379.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char8-G(384.275mm,45.75mm) on Top Layer And Text "C7_Char8" (379.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char8-G(384.275mm,45.75mm) on Top Layer And Text "FB3_Char8" (379.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char8-S(383.15mm,45.717mm) on Top Layer And Text "C7_Char8" (379.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char8-S(383.15mm,45.717mm) on Top Layer And Text "FB2_Char8" (370.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad Q3_Char8-S(383.15mm,45.717mm) on Top Layer And Text "FB3_Char8" (379.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad R8_Char6-1(273.5mm,44mm) on Top Layer And Track (273.8mm,44.7mm)(273.8mm,44.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R8_Char6-2(273.5mm,45.6mm) on Top Layer And Text "C3_Char6" (265.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R8_Char6-2(273.5mm,45.6mm) on Top Layer And Text "FB2_Char6" (270.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad R8_Char6-2(273.5mm,45.6mm) on Top Layer And Track (273.2mm,44.7mm)(273.2mm,44.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad R8_Char6-2(273.5mm,45.6mm) on Top Layer And Track (273.8mm,44.7mm)(273.8mm,44.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.2mm) Between Pad R8_Char7-1(323.5mm,44mm) on Top Layer And Text "C3_Char7" (315.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R8_Char7-1(323.5mm,44mm) on Top Layer And Text "FB2_Char7" (320.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R8_Char7-1(323.5mm,44mm) on Top Layer And Text "TP15_Char7" (320.653mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.2mm) Between Pad R8_Char7-1(323.5mm,44mm) on Top Layer And Track (323.2mm,44.7mm)(323.2mm,44.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad R8_Char7-1(323.5mm,44mm) on Top Layer And Track (323.8mm,44.7mm)(323.8mm,44.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R8_Char7-2(323.5mm,45.6mm) on Top Layer And Text "C3_Char7" (315.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R8_Char7-2(323.5mm,45.6mm) on Top Layer And Text "FB2_Char7" (320.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad R8_Char7-2(323.5mm,45.6mm) on Top Layer And Track (323.2mm,44.7mm)(323.2mm,44.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad R8_Char7-2(323.5mm,45.6mm) on Top Layer And Track (323.8mm,44.7mm)(323.8mm,44.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.2mm) Between Pad R8_Char8-1(373.5mm,44mm) on Top Layer And Text "C3_Char8" (365.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R8_Char8-1(373.5mm,44mm) on Top Layer And Text "FB2_Char8" (370.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R8_Char8-1(373.5mm,44mm) on Top Layer And Text "TP15_Char8" (370.653mm,42.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.2mm) Between Pad R8_Char8-1(373.5mm,44mm) on Top Layer And Track (373.2mm,44.7mm)(373.2mm,44.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad R8_Char8-1(373.5mm,44mm) on Top Layer And Track (373.8mm,44.7mm)(373.8mm,44.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R8_Char8-2(373.5mm,45.6mm) on Top Layer And Text "C3_Char8" (365.079mm,44.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R8_Char8-2(373.5mm,45.6mm) on Top Layer And Text "FB2_Char8" (370.091mm,44.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad R8_Char8-2(373.5mm,45.6mm) on Top Layer And Track (373.2mm,44.7mm)(373.2mm,44.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad R8_Char8-2(373.5mm,45.6mm) on Top Layer And Track (373.8mm,44.7mm)(373.8mm,44.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R9_Char6-2(285.5mm,45.8mm) on Top Layer And Text "C7_Char6" (279.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R9_Char6-2(285.5mm,45.8mm) on Top Layer And Text "FB3_Char6" (279.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad R9_Char6-2(285.5mm,45.8mm) on Top Layer And Track (285.2mm,44.9mm)(285.2mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad R9_Char6-2(285.5mm,45.8mm) on Top Layer And Track (285.8mm,44.9mm)(285.8mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R9_Char7-2(335.5mm,45.8mm) on Top Layer And Text "C7_Char7" (329.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R9_Char7-2(335.5mm,45.8mm) on Top Layer And Text "FB3_Char7" (329.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad R9_Char7-2(335.5mm,45.8mm) on Top Layer And Track (335.2mm,44.9mm)(335.2mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad R9_Char7-2(335.5mm,45.8mm) on Top Layer And Track (335.8mm,44.9mm)(335.8mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R9_Char8-2(385.5mm,45.8mm) on Top Layer And Text "C7_Char8" (379.075mm,44.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad R9_Char8-2(385.5mm,45.8mm) on Top Layer And Text "FB3_Char8" (379.03mm,45.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.2mm) Between Pad R9_Char8-2(385.5mm,45.8mm) on Top Layer And Track (385.2mm,44.9mm)(385.2mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad R9_Char8-2(385.5mm,45.8mm) on Top Layer And Track (385.8mm,44.9mm)(385.8mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U7-1(240mm,14.1mm) on Top Layer And Text "R26" (239.438mm,13.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U7-2(240.5mm,14.1mm) on Top Layer And Text "R26" (239.438mm,13.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U7-20(239.1mm,15mm) on Top Layer And Text "R26" (239.438mm,13.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U7-4(241.5mm,14.1mm) on Top Layer And Text "R26" (239.438mm,13.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U7-5(242mm,14.1mm) on Top Layer And Text "R26" (239.438mm,13.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.2mm) Between Pad U7-6(242.9mm,15mm) on Top Layer And Text "R26" (239.438mm,13.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.2mm) Between Pad U8-15(228mm,17.8mm) on Top Layer And Text "C28" (224.471mm,18.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U8-2(228.5mm,14mm) on Top Layer And Text "R27" (227.417mm,13.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U8-20(227.1mm,14.9mm) on Top Layer And Text "R27" (227.417mm,13.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U8-3(229mm,14mm) on Top Layer And Text "R27" (227.417mm,13.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U8-4(229.5mm,14mm) on Top Layer And Text "R27" (227.417mm,13.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U8-5(230mm,14mm) on Top Layer And Text "R27" (227.417mm,13.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad U8-PAD(229mm,15.9mm) on Top Layer And Text "R27" (227.417mm,13.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char5-1(222.5mm,51mm) on Top Layer And Text "C4_Char5" (220.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char5-1(222.5mm,51mm) on Top Layer And Text "C5_Char5" (216.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad X1_Char5-1(222.5mm,51mm) on Top Layer And Track (222.45mm,48.8mm)(222.45mm,49.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char5-11(227.5mm,51mm) on Top Layer And Text "C2_Char5" (225.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad X1_Char5-11(227.5mm,51mm) on Top Layer And Text "C4_Char5" (220.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char5-11(227.5mm,51mm) on Top Layer And Text "C5_Char5" (216.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char5-13(228.5mm,51mm) on Top Layer And Text "C2_Char5" (225.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char5-13(228.5mm,51mm) on Top Layer And Text "C4_Char5" (220.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.2mm) Between Pad X1_Char5-15(229.5mm,51mm) on Top Layer And Text "C4_Char5" (220.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char5-15(229.5mm,51mm) on Top Layer And Text "C9_Char5" (229.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char5-17(230.5mm,51mm) on Top Layer And Text "C2_Char5" (225.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.2mm) Between Pad X1_Char5-17(230.5mm,51mm) on Top Layer And Text "C4_Char5" (220.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.2mm) Between Pad X1_Char5-17(230.5mm,51mm) on Top Layer And Text "C9_Char5" (229.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char5-19(231.5mm,51mm) on Top Layer And Text "C2_Char5" (225.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char5-19(231.5mm,51mm) on Top Layer And Text "C4_Char5" (220.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char5-19(231.5mm,51mm) on Top Layer And Text "C9_Char5" (229.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad X1_Char5-3(223.5mm,51mm) on Top Layer And Text "C5_Char5" (216.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.2mm) Between Pad X1_Char5-5(224.5mm,51mm) on Top Layer And Text "C4_Char5" (220.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char5-5(224.5mm,51mm) on Top Layer And Text "C5_Char5" (216.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad X1_Char5-7(225.5mm,51mm) on Top Layer And Text "C2_Char5" (225.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char5-7(225.5mm,51mm) on Top Layer And Text "C4_Char5" (220.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.2mm) Between Pad X1_Char5-7(225.5mm,51mm) on Top Layer And Text "C5_Char5" (216.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char5-9(226.5mm,51mm) on Top Layer And Text "C2_Char5" (225.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char5-9(226.5mm,51mm) on Top Layer And Text "C4_Char5" (220.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad X1_Char5-9(226.5mm,51mm) on Top Layer And Text "C5_Char5" (216.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-1(272.5mm,51mm) on Top Layer And Text "C4_Char6" (270.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-1(272.5mm,51mm) on Top Layer And Text "C5_Char6" (266.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad X1_Char6-1(272.5mm,51mm) on Top Layer And Track (272.45mm,48.8mm)(272.45mm,49.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-11(277.5mm,51mm) on Top Layer And Text "C2_Char6" (275.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad X1_Char6-11(277.5mm,51mm) on Top Layer And Text "C4_Char6" (270.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-11(277.5mm,51mm) on Top Layer And Text "C5_Char6" (266.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-12(278mm,51mm) on Top Layer And Text "C2_Char6" (275.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-12(278mm,51mm) on Top Layer And Text "C4_Char6" (270.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.008mm < 0.2mm) Between Pad X1_Char6-12(278mm,51mm) on Top Layer And Text "C5_Char6" (266.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.008mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-13(278.5mm,51mm) on Top Layer And Text "C2_Char6" (275.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-13(278.5mm,51mm) on Top Layer And Text "C4_Char6" (270.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.2mm) Between Pad X1_Char6-15(279.5mm,51mm) on Top Layer And Text "C4_Char6" (270.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-15(279.5mm,51mm) on Top Layer And Text "C9_Char6" (279.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad X1_Char6-16(280mm,51mm) on Top Layer And Text "C2_Char6" (275.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-16(280mm,51mm) on Top Layer And Text "C4_Char6" (270.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-16(280mm,51mm) on Top Layer And Text "C9_Char6" (279.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-17(280.5mm,51mm) on Top Layer And Text "C2_Char6" (275.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.2mm) Between Pad X1_Char6-17(280.5mm,51mm) on Top Layer And Text "C4_Char6" (270.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.2mm) Between Pad X1_Char6-17(280.5mm,51mm) on Top Layer And Text "C9_Char6" (279.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-19(281.5mm,51mm) on Top Layer And Text "C2_Char6" (275.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-19(281.5mm,51mm) on Top Layer And Text "C4_Char6" (270.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-19(281.5mm,51mm) on Top Layer And Text "C9_Char6" (279.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-20(282mm,51mm) on Top Layer And Text "C2_Char6" (275.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.2mm) Between Pad X1_Char6-20(282mm,51mm) on Top Layer And Text "C4_Char6" (270.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.2mm) Between Pad X1_Char6-20(282mm,51mm) on Top Layer And Text "C8_Char6" (282.086mm,49.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.2mm) Between Pad X1_Char6-20(282mm,51mm) on Top Layer And Text "C9_Char6" (279.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad X1_Char6-3(273.5mm,51mm) on Top Layer And Text "C5_Char6" (266.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-4(274mm,51mm) on Top Layer And Text "C5_Char6" (266.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.2mm) Between Pad X1_Char6-5(274.5mm,51mm) on Top Layer And Text "C4_Char6" (270.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-5(274.5mm,51mm) on Top Layer And Text "C5_Char6" (266.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad X1_Char6-7(275.5mm,51mm) on Top Layer And Text "C2_Char6" (275.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-7(275.5mm,51mm) on Top Layer And Text "C4_Char6" (270.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.2mm) Between Pad X1_Char6-7(275.5mm,51mm) on Top Layer And Text "C5_Char6" (266.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-8(276mm,51mm) on Top Layer And Text "C2_Char6" (275.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.2mm) Between Pad X1_Char6-8(276mm,51mm) on Top Layer And Text "C4_Char6" (270.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-8(276mm,51mm) on Top Layer And Text "C5_Char6" (266.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-9(276.5mm,51mm) on Top Layer And Text "C2_Char6" (275.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char6-9(276.5mm,51mm) on Top Layer And Text "C4_Char6" (270.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.2mm) Between Pad X1_Char6-9(276.5mm,51mm) on Top Layer And Text "C5_Char6" (266.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-1(322.5mm,51mm) on Top Layer And Text "C4_Char7" (320.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-1(322.5mm,51mm) on Top Layer And Text "C5_Char7" (316.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad X1_Char7-1(322.5mm,51mm) on Top Layer And Track (322.45mm,48.8mm)(322.45mm,49.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-11(327.5mm,51mm) on Top Layer And Text "C2_Char7" (325.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad X1_Char7-11(327.5mm,51mm) on Top Layer And Text "C4_Char7" (320.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-11(327.5mm,51mm) on Top Layer And Text "C5_Char7" (316.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-12(328mm,51mm) on Top Layer And Text "C2_Char7" (325.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-12(328mm,51mm) on Top Layer And Text "C4_Char7" (320.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.008mm < 0.2mm) Between Pad X1_Char7-12(328mm,51mm) on Top Layer And Text "C5_Char7" (316.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.008mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-13(328.5mm,51mm) on Top Layer And Text "C2_Char7" (325.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-13(328.5mm,51mm) on Top Layer And Text "C4_Char7" (320.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.2mm) Between Pad X1_Char7-15(329.5mm,51mm) on Top Layer And Text "C4_Char7" (320.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-15(329.5mm,51mm) on Top Layer And Text "C9_Char7" (329.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad X1_Char7-16(330mm,51mm) on Top Layer And Text "C2_Char7" (325.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-16(330mm,51mm) on Top Layer And Text "C4_Char7" (320.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-16(330mm,51mm) on Top Layer And Text "C9_Char7" (329.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-17(330.5mm,51mm) on Top Layer And Text "C2_Char7" (325.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad X1_Char7-17(330.5mm,51mm) on Top Layer And Text "C4_Char7" (320.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.2mm) Between Pad X1_Char7-17(330.5mm,51mm) on Top Layer And Text "C9_Char7" (329.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-19(331.5mm,51mm) on Top Layer And Text "C2_Char7" (325.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-19(331.5mm,51mm) on Top Layer And Text "C4_Char7" (320.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-19(331.5mm,51mm) on Top Layer And Text "C9_Char7" (329.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-20(332mm,51mm) on Top Layer And Text "C2_Char7" (325.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.2mm) Between Pad X1_Char7-20(332mm,51mm) on Top Layer And Text "C4_Char7" (320.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.2mm) Between Pad X1_Char7-20(332mm,51mm) on Top Layer And Text "C8_Char7" (332.086mm,49.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.2mm) Between Pad X1_Char7-20(332mm,51mm) on Top Layer And Text "C9_Char7" (329.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad X1_Char7-3(323.5mm,51mm) on Top Layer And Text "C5_Char7" (316.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-4(324mm,51mm) on Top Layer And Text "C5_Char7" (316.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.2mm) Between Pad X1_Char7-5(324.5mm,51mm) on Top Layer And Text "C4_Char7" (320.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-5(324.5mm,51mm) on Top Layer And Text "C5_Char7" (316.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad X1_Char7-7(325.5mm,51mm) on Top Layer And Text "C2_Char7" (325.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-7(325.5mm,51mm) on Top Layer And Text "C4_Char7" (320.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.2mm) Between Pad X1_Char7-7(325.5mm,51mm) on Top Layer And Text "C5_Char7" (316.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-8(326mm,51mm) on Top Layer And Text "C2_Char7" (325.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.2mm) Between Pad X1_Char7-8(326mm,51mm) on Top Layer And Text "C4_Char7" (320.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-8(326mm,51mm) on Top Layer And Text "C5_Char7" (316.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-9(326.5mm,51mm) on Top Layer And Text "C2_Char7" (325.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char7-9(326.5mm,51mm) on Top Layer And Text "C4_Char7" (320.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.2mm) Between Pad X1_Char7-9(326.5mm,51mm) on Top Layer And Text "C5_Char7" (316.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-1(372.5mm,51mm) on Top Layer And Text "C4_Char8" (370.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-1(372.5mm,51mm) on Top Layer And Text "C5_Char8" (366.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad X1_Char8-1(372.5mm,51mm) on Top Layer And Track (372.45mm,48.8mm)(372.45mm,49.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-11(377.5mm,51mm) on Top Layer And Text "C2_Char8" (375.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad X1_Char8-11(377.5mm,51mm) on Top Layer And Text "C4_Char8" (370.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-11(377.5mm,51mm) on Top Layer And Text "C5_Char8" (366.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-12(378mm,51mm) on Top Layer And Text "C2_Char8" (375.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-12(378mm,51mm) on Top Layer And Text "C4_Char8" (370.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.008mm < 0.2mm) Between Pad X1_Char8-12(378mm,51mm) on Top Layer And Text "C5_Char8" (366.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.008mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-13(378.5mm,51mm) on Top Layer And Text "C2_Char8" (375.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-13(378.5mm,51mm) on Top Layer And Text "C4_Char8" (370.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.2mm) Between Pad X1_Char8-15(379.5mm,51mm) on Top Layer And Text "C4_Char8" (370.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-15(379.5mm,51mm) on Top Layer And Text "C9_Char8" (379.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad X1_Char8-16(380mm,51mm) on Top Layer And Text "C2_Char8" (375.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-16(380mm,51mm) on Top Layer And Text "C4_Char8" (370.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-16(380mm,51mm) on Top Layer And Text "C9_Char8" (379.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-17(380.5mm,51mm) on Top Layer And Text "C2_Char8" (375.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Pad X1_Char8-17(380.5mm,51mm) on Top Layer And Text "C4_Char8" (370.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.2mm) Between Pad X1_Char8-17(380.5mm,51mm) on Top Layer And Text "C9_Char8" (379.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-19(381.5mm,51mm) on Top Layer And Text "C2_Char8" (375.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-19(381.5mm,51mm) on Top Layer And Text "C4_Char8" (370.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-19(381.5mm,51mm) on Top Layer And Text "C9_Char8" (379.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-20(382mm,51mm) on Top Layer And Text "C2_Char8" (375.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.2mm) Between Pad X1_Char8-20(382mm,51mm) on Top Layer And Text "C4_Char8" (370.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.2mm) Between Pad X1_Char8-20(382mm,51mm) on Top Layer And Text "C8_Char8" (382.086mm,49.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.2mm) Between Pad X1_Char8-20(382mm,51mm) on Top Layer And Text "C9_Char8" (379.073mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad X1_Char8-3(373.5mm,51mm) on Top Layer And Text "C5_Char8" (366.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-4(374mm,51mm) on Top Layer And Text "C5_Char8" (366.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.2mm) Between Pad X1_Char8-5(374.5mm,51mm) on Top Layer And Text "C4_Char8" (370.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-5(374.5mm,51mm) on Top Layer And Text "C5_Char8" (366.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.2mm) Between Pad X1_Char8-7(375.5mm,51mm) on Top Layer And Text "C2_Char8" (375.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-7(375.5mm,51mm) on Top Layer And Text "C4_Char8" (370.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.2mm) Between Pad X1_Char8-7(375.5mm,51mm) on Top Layer And Text "C5_Char8" (366.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-8(376mm,51mm) on Top Layer And Text "C2_Char8" (375.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.2mm) Between Pad X1_Char8-8(376mm,51mm) on Top Layer And Text "C4_Char8" (370.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-8(376mm,51mm) on Top Layer And Text "C5_Char8" (366.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-9(376.5mm,51mm) on Top Layer And Text "C2_Char8" (375.823mm,49.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad X1_Char8-9(376.5mm,51mm) on Top Layer And Text "C4_Char8" (370.077mm,49.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.2mm) Between Pad X1_Char8-9(376.5mm,51mm) on Top Layer And Text "C5_Char8" (366.07mm,49.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
Rule Violations :497

Processing Rule : Silk to Silk (Clearance=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (OnLayer('Mid1') or OnLayer('Mid2'))
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.25mm) Between Board Edge And Track (285.75mm,99.5mm)(286.25mm,99.5mm) on Top Layer 
Rule Violations :1

Processing Rule : Room U_LB-word-charsBuffer (Bounding Region = (275.5mm, 36.25mm, 293.5mm, 49mm) (InComponentClass('U_LB-word-charsBuffer'))
Rule Violations :0

Processing Rule : Room U_LB-word-decoder (Bounding Region = (218.5mm, 37mm, 242.5mm, 52.25mm) (InComponentClass('U_LB-word-decoder'))
Rule Violations :0

Processing Rule : Room U_LB-word-powerOR (Bounding Region = (26mm, 33.25mm, 52.75mm, 60.25mm) (InComponentClass('U_LB-word-powerOR'))
Rule Violations :0

Processing Rule : Room Char1 (Bounding Region = (35.5mm, 62.5mm, 65.5mm, 91.5mm) (InComponentClass('Char1'))
Rule Violations :0

Processing Rule : Room U_LB-word-PSU-3V (Bounding Region = (83.25mm, 35.25mm, 99.5mm, 57mm) (InComponentClass('U_LB-word-PSU-3V'))
Rule Violations :0

Processing Rule : Room U_LB-word-MCU (Bounding Region = (153.75mm, 33.25mm, 207.5mm, 56.5mm) (InComponentClass('U_LB-word-MCU'))
Rule Violations :0

Processing Rule : Room U_LB-word-PSU-24V (Bounding Region = (58.25mm, 33.5mm, 81.25mm, 57mm) (InComponentClass('U_LB-word-PSU-24V'))
Rule Violations :0

Processing Rule : Room U_LB-word-oscillator (Bounding Region = (104.75mm, 31.5mm, 136.25mm, 58.25mm) (InComponentClass('U_LB-word-oscillator'))
   Violation between Room Definition: Between Room U_LB-word-oscillator (Bounding Region = (104.75mm, 31.5mm, 136.25mm, 58.25mm) (InComponentClass('U_LB-word-oscillator')) And SMT Small Component C26 (107.25mm,32.25mm) on Top Layer 
   Violation between Room Definition: Between Room U_LB-word-oscillator (Bounding Region = (104.75mm, 31.5mm, 136.25mm, 58.25mm) (InComponentClass('U_LB-word-oscillator')) And SMT Small Component FB4-Ferrite Bead (109.25mm,31.5mm) on Top Layer 
Rule Violations :2

Processing Rule : Room Char2 (Bounding Region = (87.75mm, 62.5mm, 117.75mm, 91.5mm) (InComponentClass('Char2'))
Rule Violations :0

Processing Rule : Room Char6 (Bounding Region = (287.75mm, 62.5mm, 317.75mm, 91.5mm) (InComponentClass('Char6'))
Rule Violations :0

Processing Rule : Room Char7 (Bounding Region = (337.75mm, 62.5mm, 367.75mm, 91.5mm) (InComponentClass('Char7'))
Rule Violations :0

Processing Rule : Room Char5 (Bounding Region = (237.75mm, 62.5mm, 267.75mm, 91.5mm) (InComponentClass('Char5'))
Rule Violations :0

Processing Rule : Room Char3 (Bounding Region = (137.75mm, 62.5mm, 167.75mm, 91.5mm) (InComponentClass('Char3'))
Rule Violations :0

Processing Rule : Room Char4 (Bounding Region = (187.75mm, 62.5mm, 217.75mm, 91.5mm) (InComponentClass('Char4'))
Rule Violations :0

Processing Rule : Room LB-word-topLevel (Bounding Region = (140.25mm, 31.75mm, 148.75mm, 46mm) (InComponentClass('LB-word-topLevel'))
Rule Violations :0

Processing Rule : Room Char8 (Bounding Region = (387.75mm, 62.5mm, 417.75mm, 91.5mm) (InComponentClass('Char8'))
Rule Violations :0

Processing Rule : Room U_LB-word-gpioExpanders (Bounding Region = (249.25mm, 34.5mm, 269.5mm, 44.5mm) (InComponentClass('U_LB-word-gpioExpanders'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25mm) (Prefered=12.5mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:03