#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Aug 29 12:23:49 2022
# Process ID: 25145
# Current directory: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1
# Command line: vivado -log bd_3a92_vsc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_3a92_vsc_0.tcl
# Log file: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/bd_3a92_vsc_0.vds
# Journal file: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/vivado.jou
# Running On: benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation, OS: Linux, CPU Frequency: 2599.999 MHz, CPU Physical cores: 6, Host memory: 33229 MB
#-----------------------------------------------------------
source bd_3a92_vsc_0.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3131.324 ; gain = 0.023 ; free physical = 12304 ; free virtual = 21216
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/vivado_bsp/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/FPGAProject/ip_repo/sobel_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'benchmarker' on host 'benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation' (Linux_x86_64 version 5.15.0-46-generic) on Mon Aug 29 12:24:20 CEST 2022
INFO: [HLS 200-10] On os Ubuntu 20.04.2 LTS
INFO: [HLS 200-10] In directory '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1'
Sourcing Tcl script '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_vscaler 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/v_vscaler_config.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/v_vscaler_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/v_vscaler.cpp 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/v_vscaler.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/v_vscaler.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/v_vscaler.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 5.625 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5.625ns.
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_dataflow -default_channel fifo 
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix bd_3a92_vsc_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 1.1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 749.598 MB.
INFO: [HLS 200-10] Analyzing design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/v_vscaler.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:106:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:106:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/v_vscaler.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_io.h:162:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_io.h:228:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_undistort.h:380:35)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 53.22 seconds. CPU system time: 1.71 seconds. Elapsed time: 57.51 seconds; current allocated memory: 777.383 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:748:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:808:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:804:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:800:7)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<6, 1920, ap_uint<24>, 0>::insert_top_row(ap_uint<24>, int)' into 'hls::LineBuffer<6, 1920, ap_uint<24>, 0>::insert_bottom(ap_uint<24>, int)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:874:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:166:18)
INFO: [HLS 214-131] Inlining function 'vscale_polyphase(short (*) [6], hls::Scalar<3, ap_uint<8> >*, unsigned char, hls::Scalar<3, ap_uint<8> >*)' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:326:5)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:301:22)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<6, 1920, ap_uint<24>, 0>::insert_bottom(ap_uint<24>, int)' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:294:14)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<6, 1920, ap_uint<24>, 0>::getval(int, int)' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264:41)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<6, 1920, ap_uint<24>, 0>::LineBuffer()' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:167:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:166:26)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:842:18)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:85:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:748:18)
INFO: [HLS 214-210] Disaggregating variable 'PixArrayVal' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:301:22)
INFO: [HLS 214-210] Disaggregating variable 'LineBuf' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169:18)
INFO: [HLS 214-210] Disaggregating variable 'PixArray' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:167:18)
INFO: [HLS 214-210] Disaggregating variable 'OutPix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:166:26)
INFO: [HLS 214-210] Disaggregating variable 'SrcPix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:166:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:842:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_919_3' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:919:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_921_4' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:921:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_262_1' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:262:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_265_2' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:265:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_267_3' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:267:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_278_4' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:278:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_285_5' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:285:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_287_6' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:287:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_298_7' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:298:23)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_core.h:182:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_306_8' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:306:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_308_9' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:308:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_338_1' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:338:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_340_2' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:340:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_347_3' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:347:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_789_1' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:789:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_791_2' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:791:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_919_3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:919:22) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:840:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_921_4' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:921:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:840:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_1' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:262:20) in function 'vscale_core_polyphase' completely with a factor of 6 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_265_2' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:265:23) in function 'vscale_core_polyphase' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_267_3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:267:24) in function 'vscale_core_polyphase' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_278_4' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:278:23) in function 'vscale_core_polyphase' completely with a factor of 5 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_285_5' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:285:24) in function 'vscale_core_polyphase' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_287_6' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:287:25) in function 'vscale_core_polyphase' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_298_7' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:298:23) in function 'vscale_core_polyphase' completely with a factor of 5 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_306_8' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:306:24) in function 'vscale_core_polyphase' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_308_9' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:308:25) in function 'vscale_core_polyphase' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_core.h:182:5) in function 'vscale_core_polyphase' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_338_1' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:338:20) in function 'vscale_core_polyphase' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_340_2' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:340:21) in function 'vscale_core_polyphase' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_347_3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:347:22) in function 'vscale_core_polyphase' completely with a factor of 6 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_789_1' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:789:22) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:745:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_791_2' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:791:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:745:0)
INFO: [HLS 214-248] Applying array_partition to 'PixArray': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:167:18)
INFO: [HLS 214-248] Applying array_partition to 'FiltCoeff': Complete partitioning on dimension 2. (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:168:6)
INFO: [HLS 214-248] Applying array_partition to 'LineBuf': Complete partitioning on dimension 1. (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169:18)
INFO: [HLS 214-248] Applying array_partition to 'PixArrayVal': Complete partitioning on dimension 1.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'OutYUV' with compact=bit mode in 24-bits (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:103:18)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'SrcYUV' with compact=bit mode in 24-bits (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:101:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<24>s.i24' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<3>s.i3' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.a3s_struct.ap_uint<8>s' into '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_uint<3>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.08 seconds. CPU system time: 0.57 seconds. Elapsed time: 6.65 seconds; current allocated memory: 777.383 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 777.383 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 781.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 798.215 MB.
INFO: [XFORM 203-510] Pipelining loop 'loop_init_coeff_tap' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:207) in function 'vscale_core_polyphase' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2160 to 1080 for loop 'loop_height' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:769:9) in function 'AXIvideo2MultiPixStream'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'v_vscaler' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:59:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'v_vscaler' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:59:1), detected/extracted 4 process function(s): 
	 'Block_entry4_proc'
	 'AXIvideo2MultiPixStream'
	 'vscale_core_polyphase'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:200:6) to (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252:3) in function 'vscale_core_polyphase'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:797:2) to (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:772:3) in function 'AXIvideo2MultiPixStream'... converting 13 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 836.559 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_init_coeff_phase' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:204:11) in function 'vscale_core_polyphase'.
INFO: [HLS 200-472] Inferring partial write operation for 'FiltCoeff' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:209:20)
INFO: [HLS 200-472] Inferring partial write operation for 'LineBuf.val.V' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:798:17)
INFO: [HLS 200-472] Inferring partial write operation for 'LineBuf.val.V.5' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:315:24)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V.5' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V.4' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V.3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V.2' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V.1' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V.5' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V.4' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V.3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V.2' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V.1' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V.5' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V.4' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V.3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V.2' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V.1' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V.5' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V.4' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V.3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V.2' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V.1' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:169).
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AXIvideo2MultiPixStream has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process vscale_core_polyphase has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.63 seconds; current allocated memory: 970.590 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_vscaler' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	14	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 972.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 972.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 972.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 972.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	12	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 972.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 972.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	39	6	2	2	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
WARNING: [HLS 200-871] Estimated clock period (5.132ns) exceeds the target (target clock period: 5.625ns, clock uncertainty: 1.51875ns, effective delay budget: 4.10625ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'AXIvideo2MultiPixStream_Pipeline_loop_width' consists of the following:	'alloca' operation ('j') [17]  (0 ns)
	'load' operation ('j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:772) on local variable 'j' [41]  (0 ns)
	'add' operation ('j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:772) [44]  (1.64 ns)
	'store' operation ('j_write_ln772', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:772) of variable 'j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:772 on local variable 'j' [72]  (1.59 ns)
	blocking operation 1.9 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 973.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 973.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	15	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 973.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 973.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	41	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [HLS 200-871] Estimated clock period (4.154ns) exceeds the target (target clock period: 5.625ns, clock uncertainty: 1.51875ns, effective delay budget: 4.10625ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'AXIvideo2MultiPixStream' consists of the following:	'phi' operation ('axi.last.V') with incoming values : ('axi_last_V_loc_load') ('axi_last_V_4_loc_load') [46]  (0 ns)
	'call' operation ('_ln750', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:750) to 'AXIvideo2MultiPixStream_Pipeline_loop_width' [59]  (4.15 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 974.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 974.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('select_ln204', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:204)
   b  'bitconcatenate' operation ('tmp', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:209)
   c  'bitconcatenate' operation ('tmp_1', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:209)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	43	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_init_coeff_phase_loop_init_coeff_tap'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'loop_init_coeff_phase_loop_init_coeff_tap'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 975.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 975.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vscale_core_polyphase_Pipeline_loop_width_for_procpix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_17) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_5'
   b  'phi' operation ('PixArrayVal.val.V') with incoming values : ('PixArrayVal.val.V') ('PixArray.val.V', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145)
   c  'add' operation ('sum_32', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349)
  DSP Expression: sum_17 = sum_32 + sext_ln1540_5 * zext_ln1540_11
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_16) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_4'
   b  'phi' operation ('PixArrayVal.val.V') with incoming values : ('PixArrayVal.val.V')
   c  'add' operation ('sum_31', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349)
  DSP Expression: sum_32 = sext_ln349_11 + sext_ln1540_4 * zext_ln1540_10
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_15) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_3'
   b  'phi' operation ('PixArrayVal.val.V') with incoming values : ('PixArrayVal.val.V')
   c  'add' operation ('sum_30', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349)
  DSP Expression: sum_31 = sum_30 + sext_ln1540_3 * zext_ln1540_9
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_14) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_2'
   b  'phi' operation ('PixArrayVal.val.V') with incoming values : ('PixArrayVal.val.V')
   c  'add' operation ('sum_29', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349)
  DSP Expression: sum_30 = sext_ln349_10 + sext_ln1540_2 * zext_ln1540_8
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_13) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_1'
   b  'phi' operation ('PixArray.val.V') with incoming values : ('PixArrayVal.val.V') ('PixArray.val.V')
   c  'add' operation ('sum_28', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349)
  DSP Expression: sum_29 = sext_ln349_9 + sext_ln1540_1 * zext_ln1540_7
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_12) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff'
   b  'phi' operation ('PixArray.val.V') with incoming values : ('PixArray.val.V')
   c  constant 2048
  DSP Expression: sum_28 = sext_ln1540 * zext_ln1540_6 + 2048
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_11) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_5'
   b  'phi' operation ('PixArrayVal.val.V') with incoming values : ('PixArrayVal.val.V') ('PixArray.val.V', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145)
   c  'add' operation ('sum_27', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349)
  DSP Expression: sum_11 = sum_27 + sext_ln1540_5 * zext_ln1540_5
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_10) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_4'
   b  'phi' operation ('PixArrayVal.val.V') with incoming values : ('PixArrayVal.val.V')
   c  'add' operation ('sum_26', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349)
  DSP Expression: sum_27 = sext_ln349_7 + sext_ln1540_4 * zext_ln1540_4
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_9) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_3'
   b  'phi' operation ('PixArrayVal.val.V') with incoming values : ('PixArrayVal.val.V')
   c  'add' operation ('sum_25', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349)
  DSP Expression: sum_26 = sum_25 + sext_ln1540_3 * zext_ln1540_3
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_2'
   b  'phi' operation ('PixArrayVal.val.V') with incoming values : ('PixArrayVal.val.V')
   c  'add' operation ('sum_24', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349)
  DSP Expression: sum_25 = sext_ln349_6 + sext_ln1540_2 * zext_ln1540_2
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_7) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_1'
   b  'phi' operation ('PixArray.val.V') with incoming values : ('PixArrayVal.val.V') ('PixArray.val.V')
   c  'add' operation ('sum_23', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349)
  DSP Expression: sum_24 = sext_ln349_5 + sext_ln1540_1 * zext_ln1540_1
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff'
   b  'phi' operation ('PixArray.val.V') with incoming values : ('PixArray.val.V')
   c  constant 2048
  DSP Expression: sum_23 = sext_ln1540 * zext_ln1540 + 2048
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_5) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_5'
   b  'phi' operation ('PixArrayVal.val.V') with incoming values : ('PixArrayVal.val.V') ('PixArray.val.V', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145)
   c  'add' operation ('sum_22', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349)
  DSP Expression: sum = sum_22 + sext_ln1540_5 * zext_ln232_5
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_4'
   b  'phi' operation ('PixArrayVal.val.V') with incoming values : ('PixArrayVal.val.V')
   c  'add' operation ('sum_21', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349)
  DSP Expression: sum_22 = sext_ln349_3 + sext_ln1540_4 * zext_ln232_4
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_3'
   b  'phi' operation ('PixArrayVal.val.V') with incoming values : ('PixArrayVal.val.V')
   c  'add' operation ('sum_20', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349)
  DSP Expression: sum_21 = sum_20 + sext_ln1540_3 * zext_ln232_3
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_2'
   b  'phi' operation ('PixArrayVal.val.V') with incoming values : ('PixArrayVal.val.V')
   c  'add' operation ('sum_19', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349)
  DSP Expression: sum_20 = sext_ln349_2 + sext_ln1540_2 * zext_ln232_2
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_1'
   b  'phi' operation ('PixArray.val.V') with incoming values : ('PixArrayVal.val.V') ('PixArray.val.V')
   c  'add' operation ('sum_18', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349)
  DSP Expression: sum_19 = sext_ln349_1 + sext_ln1540_1 * zext_ln232_1
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff'
   b  'phi' operation ('PixArray.val.V') with incoming values : ('PixArray.val.V')
   c  constant 2048
  DSP Expression: sum_18 = sext_ln1540 * zext_ln232 + 2048
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	3	132	12	4	4	3	3	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_width_for_procpix'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 12 with current asap = 0, alap = 12
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 10 with current asap = 0, alap = 10
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 8 with current asap = 0, alap = 8
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 6 with current asap = 0, alap = 6
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 4 with current asap = 0, alap = 4
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 2 with current asap = 0, alap = 2
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'loop_width_for_procpix'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 977.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 977.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vscale_core_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	4	58	8	2	2	2	2	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 978.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 978.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	32	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_895_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_895_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 979.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 994.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	23	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 994.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 994.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vscaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	5	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO HwReg_LineRate_channel (from Block_entry4_proc_U0 to vscale_core_polyphase_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO ColorMode_vcr_channel (from Block_entry4_proc_U0 to MultiPixStream2AXIvideo_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO HwReg_HeightOut_c15_channel (from Block_entry4_proc_U0 to vscale_core_polyphase_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 994.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 994.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 994.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 994.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 994.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 994.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 994.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 994.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap' pipeline 'loop_init_coeff_phase_loop_init_coeff_tap' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 994.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vscale_core_polyphase_Pipeline_loop_width_for_procpix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vscale_core_polyphase_Pipeline_loop_width_for_procpix' pipeline 'loop_width_for_procpix' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_12ns_24_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_24s_25_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_25s_26_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_26s_26_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_26s_27_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_27s_27_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vscale_core_polyphase_Pipeline_loop_width_for_procpix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 998.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vscale_core_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vscale_core_polyphase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1003.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2' pipeline 'VITIS_LOOP_895_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1006.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1007.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vscaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/HeightIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/Width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/HeightOut' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/LineRate' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/ColorMode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/vfltCoeff' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_vscaler' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HeightIn', 'Width', 'HeightOut', 'LineRate', 'ColorMode', 'vfltCoeff' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vscaler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1009.590 MB.
INFO: [RTMG 210-278] Implementing memory 'bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColorMode_channel_U(bd_3a92_vsc_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_LineRate_channel_U(bd_3a92_vsc_0_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ColorMode_vcr_channel_U(bd_3a92_vsc_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_HeightIn_c12_channel_U(bd_3a92_vsc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Width_c14_channel_U(bd_3a92_vsc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_HeightOut_c15_channel_U(bd_3a92_vsc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SrcYUV_U(bd_3a92_vsc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_HeightIn_c_U(bd_3a92_vsc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Width_c13_U(bd_3a92_vsc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OutYUV_U(bd_3a92_vsc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Width_c_U(bd_3a92_vsc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_HeightOut_c_U(bd_3a92_vsc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXIvideo2MultiPixStream_U0_U(bd_3a92_vsc_0_start_for_AXIvideo2MultiPixStream_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(bd_3a92_vsc_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.44 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.51 seconds; current allocated memory: 1012.211 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.35 seconds; current allocated memory: 1020.777 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_vscaler with prefix bd_3a92_vsc_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_vscaler with prefix bd_3a92_vsc_0_.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 194.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 75.8 seconds. CPU system time: 2.85 seconds. Elapsed time: 81.26 seconds; current allocated memory: 272.879 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3169.336 ; gain = 0.023 ; free physical = 3183 ; free virtual = 12716
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Aug 29 12:26:07 2022...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 22.88 seconds. CPU system time: 1.48 seconds. Elapsed time: 23.87 seconds; current allocated memory: 6.457 MB.
INFO: [HLS 200-112] Total CPU user time: 106.89 seconds. Total CPU system time: 5.67 seconds. Total elapsed time: 111.46 seconds; peak allocated memory: 1.005 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Aug 29 12:26:11 2022...
compile_c: Time (s): cpu = 00:01:50 ; elapsed = 00:01:55 . Memory (MB): peak = 3131.324 ; gain = 0.000 ; free physical = 4280 ; free virtual = 13813
Command: synth_design -top bd_3a92_vsc_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/bd_3a92_vsc_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27142
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3139.324 ; gain = 8.000 ; free physical = 3212 ; free virtual = 12747
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/synth/bd_3a92_vsc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_v_vscaler' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_v_vscaler.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_CTRL_s_axi' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_CTRL_s_axi_ram' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_CTRL_s_axi.v:570]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_CTRL_s_axi_ram' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_CTRL_s_axi.v:570]
INFO: [Synth 8-155] case statement is not full and has no default [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_CTRL_s_axi.v:274]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_CTRL_s_axi' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_Block_entry4_proc' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_Block_entry4_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_Block_entry4_proc' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_Block_entry4_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_AXIvideo2MultiPixStream' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_reg_unsigned_short_s' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_reg_unsigned_short_s' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_regslice_both' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_regslice_both' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_regslice_both__parameterized0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_regslice_both__parameterized0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_regslice_both__parameterized1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_regslice_both__parameterized1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_AXIvideo2MultiPixStream' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_vscale_core_polyphase' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_vscale_core_polyphase.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_vscale_core_polyphase' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_vscale_core_polyphase.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_MultiPixStream2AXIvideo' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_MultiPixStream2AXIvideo' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_fifo_w8_d2_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_fifo_w8_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_fifo_w8_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_fifo_w8_d2_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_fifo_w8_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_fifo_w8_d2_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_fifo_w8_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_fifo_w32_d2_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_fifo_w32_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_fifo_w32_d2_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_fifo_w32_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_fifo_w32_d2_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_fifo_w32_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_fifo_w32_d2_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_fifo_w32_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_fifo_w11_d2_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_fifo_w11_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_fifo_w11_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_fifo_w11_d2_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_fifo_w11_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_fifo_w11_d2_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_fifo_w11_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_fifo_w24_d16_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_fifo_w24_d16_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_fifo_w24_d16_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_fifo_w24_d16_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_fifo_w24_d16_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_fifo_w24_d16_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_fifo_w24_d16_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_start_for_AXIvideo2MultiPixStream_U0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_start_for_AXIvideo2MultiPixStream_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_start_for_AXIvideo2MultiPixStream_U0_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_start_for_AXIvideo2MultiPixStream_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_start_for_AXIvideo2MultiPixStream_U0_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_start_for_AXIvideo2MultiPixStream_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_start_for_AXIvideo2MultiPixStream_U0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_start_for_AXIvideo2MultiPixStream_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_start_for_MultiPixStream2AXIvideo_U0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_start_for_MultiPixStream2AXIvideo_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_vsc_0_start_for_MultiPixStream2AXIvideo_U0_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_start_for_MultiPixStream2AXIvideo_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_start_for_MultiPixStream2AXIvideo_U0_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_start_for_MultiPixStream2AXIvideo_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_start_for_MultiPixStream2AXIvideo_U0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_start_for_MultiPixStream2AXIvideo_U0.v:43]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0_v_vscaler' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_v_vscaler.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_vsc_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/synth/bd_3a92_vsc_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_CTRL_s_axi.v:354]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln204_1_reg_348_pp0_iter3_reg_reg' and it is trimmed from '7' to '6' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap.v:302]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln204_1_reg_348_pp0_iter2_reg_reg' and it is trimmed from '7' to '6' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap.v:301]
WARNING: [Synth 8-7129] Port ap_rst in module bd_3a92_vsc_0_reg_unsigned_short_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[4] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[3] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[2] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[1] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[0] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[4] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[3] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[2] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[1] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[0] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[4] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[3] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[2] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[1] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[0] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[4] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[3] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[2] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[1] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[0] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_num_data_valid[1] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_num_data_valid[0] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_fifo_cap[1] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_fifo_cap[0] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Width_num_data_valid[1] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Width_num_data_valid[0] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Width_fifo_cap[1] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Width_fifo_cap[0] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ColorMode_num_data_valid[1] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ColorMode_num_data_valid[0] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ColorMode_fifo_cap[1] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ColorMode_fifo_cap[0] in module bd_3a92_vsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_num_data_valid[4] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_num_data_valid[3] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_num_data_valid[2] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_num_data_valid[1] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_num_data_valid[0] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_fifo_cap[4] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_fifo_cap[3] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_fifo_cap[2] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_fifo_cap[1] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_fifo_cap[0] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[4] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[3] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[2] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[1] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[0] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[4] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[3] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[2] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[1] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[0] in module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_3a92_vsc_0_vscale_core_polyphase_LineBuf_val_V_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_3a92_vsc_0_vscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_num_data_valid[4] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_num_data_valid[3] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_num_data_valid[2] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_num_data_valid[1] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_num_data_valid[0] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_fifo_cap[4] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_fifo_cap[3] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_fifo_cap[2] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_fifo_cap[1] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port SrcYUV_fifo_cap[0] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port HeightIn_num_data_valid[1] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port HeightIn_num_data_valid[0] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port HeightIn_fifo_cap[1] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port HeightIn_fifo_cap[0] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port Width_num_data_valid[1] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port Width_num_data_valid[0] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port Width_fifo_cap[1] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port Width_fifo_cap[0] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port HeightOut_num_data_valid[1] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port HeightOut_num_data_valid[0] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port HeightOut_fifo_cap[1] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port HeightOut_fifo_cap[0] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port LineRate_num_data_valid[1] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port LineRate_num_data_valid[0] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port LineRate_fifo_cap[1] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port LineRate_fifo_cap[0] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[4] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[3] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[2] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[1] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_num_data_valid[0] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[4] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[3] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[2] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[1] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port OutYUV_fifo_cap[0] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_Width_c_num_data_valid[1] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_Width_c_num_data_valid[0] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_Width_c_fifo_cap[1] in module bd_3a92_vsc_0_vscale_core_polyphase is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3139.324 ; gain = 8.000 ; free physical = 7846 ; free virtual = 17391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3139.324 ; gain = 8.000 ; free physical = 7825 ; free virtual = 17370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3139.324 ; gain = 8.000 ; free physical = 7825 ; free virtual = 17370
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3139.324 ; gain = 0.000 ; free physical = 7723 ; free virtual = 17268
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/bd_3a92_vsc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/bd_3a92_vsc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/bd_3a92_vsc_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/bd_3a92_vsc_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.230 ; gain = 0.000 ; free physical = 7183 ; free virtual = 16727
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3215.230 ; gain = 0.000 ; free physical = 7357 ; free virtual = 16901
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 6806 ; free virtual = 16354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 6807 ; free virtual = 16355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 6829 ; free virtual = 16377
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln204_1_reg_348_pp0_iter1_reg_reg' and it is trimmed from '7' to '6' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap.v:293]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 8130 ; free virtual = 17683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 7     
	   2 Input    9 Bit       Adders := 1     
	   4 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 21    
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 12    
	               27 Bit    Registers := 6     
	               26 Bit    Registers := 6     
	               25 Bit    Registers := 3     
	               24 Bit    Registers := 21    
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 18    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 42    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 133   
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 29    
	                1 Bit    Registers := 217   
+---RAMs : 
	              45K Bit	(1920 X 24 bit)          RAMs := 6     
	               6K Bit	(192 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	  10 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 11    
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 9     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 59    
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   2 Input    6 Bit        Muxes := 7     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 14    
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 15    
	   2 Input    2 Bit        Muxes := 19    
	   2 Input    1 Bit        Muxes := 165   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_17_reg_1837_reg' and it is trimmed from '27' to '20' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix.v:1765]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_11_reg_1821_reg' and it is trimmed from '27' to '20' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix.v:1764]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_reg_1805_reg' and it is trimmed from '27' to '20' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix.v:1766]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1.v:32]
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A2*B'')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U77/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_18_reg_1582_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U80/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_19_reg_1639_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U83/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_20_reg_1696_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U86/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_21_reg_1738_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U89/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_22_reg_1790_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U92/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A2*B'')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U78/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_23_reg_1587_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U81/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_24_reg_1644_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U84/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_25_reg_1701_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U87/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_26_reg_1743_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U90/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_27_reg_1795_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U93/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A2*B'')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_12ns_24_4_1_U79/bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_28_reg_1592_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_29_reg_1649_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_25s_26_4_1_U85/bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_30_reg_1706_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_26_4_1_U88/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_31_reg_1748_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_26s_27_4_1_U91/bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/sum_32_reg_1800_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/m is absorbed into DSP grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104/ap_phi_reg_pp0_iter2_p_Val2_s_reg_173_reg' and it is trimmed from '9' to '8' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog/bd_3a92_vsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2.v:208]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 7882 ; free virtual = 17459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | CTRL_s_axi_U/int_vfltCoeff/mem_reg                 | 192 x 32(READ_FIRST)   | W | R | 192 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | vscale_core_polyphase_U0/LineBuf_val_V_U/ram_reg   | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst        | vscale_core_polyphase_U0/LineBuf_val_V_1_U/ram_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst        | vscale_core_polyphase_U0/LineBuf_val_V_2_U/ram_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst        | vscale_core_polyphase_U0/LineBuf_val_V_3_U/ram_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst        | vscale_core_polyphase_U0/LineBuf_val_V_4_U/ram_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst        | vscale_core_polyphase_U0/LineBuf_val_V_5_U/ram_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------------------+----------------+----------------------+----------------+
|Module Name | RTL Object                                     | Inference      | Size (Depth x Width) | Primitives     | 
+------------+------------------------------------------------+----------------+----------------------+----------------+
|inst        | vscale_core_polyphase_U0/FiltCoeff_U/ram_reg   | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst        | vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst        | vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst        | vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst        | vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst        | vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
+------------+------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_3a92_vsc_0_vscale_core_polyphase | (C:0x800)+(A2*B'')' | 18     | 17     | 13     | -      | 24     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')'    | 18     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')'    | 18     | 17     | 25     | -      | 26     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')'    | 18     | 17     | 26     | -      | 26     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')'    | 18     | 17     | 26     | -      | 27     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')'    | 18     | 17     | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C:0x800)+(A2*B'')' | 18     | 17     | 13     | -      | 24     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')'    | 18     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')'    | 18     | 17     | 25     | -      | 26     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')'    | 18     | 17     | 26     | -      | 26     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')'    | 18     | 17     | 26     | -      | 27     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')'    | 18     | 17     | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C:0x800)+(A2*B'')' | 18     | 17     | 13     | -      | 24     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')'    | 18     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')'    | 18     | 17     | 25     | -      | 26     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')'    | 18     | 17     | 26     | -      | 26     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')'    | 18     | 17     | 26     | -      | 27     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')'    | 18     | 17     | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
+------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 8797 ; free virtual = 18407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 6850 ; free virtual = 16392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | CTRL_s_axi_U/int_vfltCoeff/mem_reg                 | 192 x 32(READ_FIRST)   | W | R | 192 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | vscale_core_polyphase_U0/LineBuf_val_V_U/ram_reg   | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst        | vscale_core_polyphase_U0/LineBuf_val_V_1_U/ram_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst        | vscale_core_polyphase_U0/LineBuf_val_V_2_U/ram_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst        | vscale_core_polyphase_U0/LineBuf_val_V_3_U/ram_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst        | vscale_core_polyphase_U0/LineBuf_val_V_4_U/ram_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst        | vscale_core_polyphase_U0/LineBuf_val_V_5_U/ram_reg | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+------------------------------------------------+----------------+----------------------+----------------+
|Module Name | RTL Object                                     | Inference      | Size (Depth x Width) | Primitives     | 
+------------+------------------------------------------------+----------------+----------------------+----------------+
|inst        | vscale_core_polyphase_U0/FiltCoeff_U/ram_reg   | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst        | vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst        | vscale_core_polyphase_U0/FiltCoeff_2_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst        | vscale_core_polyphase_U0/FiltCoeff_3_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst        | vscale_core_polyphase_U0/FiltCoeff_4_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst        | vscale_core_polyphase_U0/FiltCoeff_5_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
+------------+------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_vfltCoeff/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_vfltCoeff/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_3_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_3_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_4_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_4_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 8118 ; free virtual = 17661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 8274 ; free virtual = 17817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 8267 ; free virtual = 17810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 7814 ; free virtual = 17357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 7807 ; free virtual = 17350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 7684 ; free virtual = 17227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 7669 ; free virtual = 17212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|bd_3a92_vsc_0_v_vscaler | vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_1_reg_348_pp0_iter3_reg_reg[5] | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|bd_3a92_vsc_0_v_vscaler | vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/select_ln204_reg_343_pp0_iter3_reg_reg[2]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bd_3a92_vsc_0_v_vscaler | vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/ap_loop_exit_ready_pp0_iter3_reg_reg        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_3a92_vsc_0_v_vscaler | vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/icmp_ln252_reg_1317_pp0_iter5_reg_reg[0]                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_3a92_vsc_0_v_vscaler | vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_44_reg_490_pp0_iter7_reg_reg[7]                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_vsc_0_v_vscaler | vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_45_reg_460_pp0_iter9_reg_reg[7]                 | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_vsc_0_v_vscaler | vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_46_reg_429_pp0_iter11_reg_reg[7]                | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_vsc_0_v_vscaler | vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_33_reg_480_pp0_iter7_reg_reg[7]                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_vsc_0_v_vscaler | vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_36_reg_450_pp0_iter9_reg_reg[7]                 | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_vsc_0_v_vscaler | vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_39_reg_418_pp0_iter11_reg_reg[7]                | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_vsc_0_v_vscaler | vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_34_reg_470_pp0_iter7_reg_reg[7]                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_vsc_0_v_vscaler | vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_37_reg_440_pp0_iter9_reg_reg[7]                 | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_vsc_0_v_vscaler | vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/PixArray_val_V_40_reg_407_pp0_iter11_reg_reg[7]                | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_vsc_0_v_vscaler | vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/ap_loop_exit_ready_pp0_iter16_reg_reg                          | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_3a92_vsc_0_vscale_core_polyphase | (C+(A'*B'')')'   | 8      | 18     | 12     | -      | 24     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C+(A'*B'')')'   | 8      | 18     | 12     | -      | 24     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C+(A'*B'')')'   | 8      | 18     | 12     | -      | 24     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 26     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 26     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 26     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 26     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 26     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 26     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 27     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 27     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 27     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 27     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 27     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_vsc_0_vscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 27     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
+------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    47|
|2     |DSP48E1  |    18|
|4     |LUT1     |    21|
|5     |LUT2     |   110|
|6     |LUT3     |   336|
|7     |LUT4     |   413|
|8     |LUT5     |   380|
|9     |LUT6     |   248|
|10    |MUXF7    |     1|
|11    |RAM64X1S |    96|
|12    |RAMB18E1 |     6|
|14    |RAMB36E1 |     7|
|17    |SRL16E   |   131|
|18    |FDRE     |  2052|
|19    |FDSE     |    42|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 7656 ; free virtual = 17199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 178 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 3215.230 ; gain = 8.000 ; free physical = 7588 ; free virtual = 17131
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 7586 ; free virtual = 17129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3215.230 ; gain = 0.000 ; free physical = 7498 ; free virtual = 17041
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.230 ; gain = 0.000 ; free physical = 7345 ; free virtual = 16891
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 96 instances

Synth Design complete, checksum: e7e9874d
INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:05 . Memory (MB): peak = 3215.230 ; gain = 83.906 ; free physical = 8495 ; free virtual = 18041
INFO: [Common 17-1381] The checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/bd_3a92_vsc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_3a92_vsc_0, cache-ID = ddd10e50750f2057
INFO: [Common 17-1381] The checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/bd_3a92_vsc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_3a92_vsc_0_utilization_synth.rpt -pb bd_3a92_vsc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 29 12:27:19 2022...
