
bin/firmware.elf:     file format elf32-littlearm


Disassembly of section .flashonly:

00000000 <__interrupt_vector_table>:
   0:	20000300 	andcs	r0, r0, r0, lsl #6
   4:	000000d1 	ldrdeq	r0, [r0], -r1
   8:	000000f6 	strdeq	r0, [r0], -r6
   c:	000000f8 	strdeq	r0, [r0], -r8
	...
  2c:	000000fa 	strdeq	r0, [r0], -sl
	...
  38:	000000fc 	strdeq	r0, [r0], -ip
  3c:	000000fe 	strdeq	r0, [r0], -lr
	...
  54:	00000100 	andeq	r0, r0, r0, lsl #2
  58:	00000100 	andeq	r0, r0, r0, lsl #2
  5c:	00000100 	andeq	r0, r0, r0, lsl #2
  60:	00000100 	andeq	r0, r0, r0, lsl #2
  64:	00000000 	andeq	r0, r0, r0
  68:	00000100 	andeq	r0, r0, r0, lsl #2
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000100 	andeq	r0, r0, r0, lsl #2
	...
  7c:	00000100 	andeq	r0, r0, r0, lsl #2
  80:	00000100 	andeq	r0, r0, r0, lsl #2
  84:	00000100 	andeq	r0, r0, r0, lsl #2
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000100 	andeq	r0, r0, r0, lsl #2
  90:	00000100 	andeq	r0, r0, r0, lsl #2
  94:	00000100 	andeq	r0, r0, r0, lsl #2
  98:	00000100 	andeq	r0, r0, r0, lsl #2
  9c:	00000100 	andeq	r0, r0, r0, lsl #2
  a0:	00000100 	andeq	r0, r0, r0, lsl #2
  a4:	00000100 	andeq	r0, r0, r0, lsl #2
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00000100 	andeq	r0, r0, r0, lsl #2
  b0:	00000100 	andeq	r0, r0, r0, lsl #2
  b4:	00000100 	andeq	r0, r0, r0, lsl #2
	...
  c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  cc:	fffeffff 			; <UNDEFINED> instruction: 0xfffeffff

000000d0 <Reset_Handler>:
  d0:	480c      	ldr	r0, [pc, #48]	; (104 <ACMP0_IRQHandler+0x4>)
  d2:	490d      	ldr	r1, [pc, #52]	; (108 <ACMP0_IRQHandler+0x8>)
  d4:	8001      	strh	r1, [r0, #0]
  d6:	490d      	ldr	r1, [pc, #52]	; (10c <ACMP0_IRQHandler+0xc>)
  d8:	8001      	strh	r1, [r0, #0]
  da:	480d      	ldr	r0, [pc, #52]	; (110 <ACMP0_IRQHandler+0x10>)
  dc:	2120      	movs	r1, #32
  de:	7001      	strb	r1, [r0, #0]
  e0:	2000      	movs	r0, #0
  e2:	2100      	movs	r1, #0
  e4:	2200      	movs	r2, #0
  e6:	2300      	movs	r3, #0
  e8:	2400      	movs	r4, #0
  ea:	2500      	movs	r5, #0
  ec:	2600      	movs	r6, #0
  ee:	2700      	movs	r7, #0
  f0:	4808      	ldr	r0, [pc, #32]	; (114 <ACMP0_IRQHandler+0x14>)
  f2:	4780      	blx	r0
  f4:	e7fe      	b.n	f4 <Reset_Handler+0x24>

000000f6 <NMI_Handler>:
  f6:	e7fe      	b.n	f6 <NMI_Handler>

000000f8 <HardFault_Handler>:
  f8:	e7fe      	b.n	f8 <HardFault_Handler>

000000fa <SVC_Handler>:
  fa:	e7fe      	b.n	fa <SVC_Handler>

000000fc <PendSV_Handler>:
  fc:	e7fe      	b.n	fc <PendSV_Handler>

000000fe <SysTick_Handler>:
  fe:	e7fe      	b.n	fe <SysTick_Handler>

00000100 <ACMP0_IRQHandler>:
 100:	e7fe      	b.n	100 <ACMP0_IRQHandler>
 102:	20020000 	andcs	r0, r2, r0
 106:	20c54005 	sbccs	r4, r5, r5
 10a:	28d90000 	ldmcs	r9, {}^	; <UNPREDICTABLE>
 10e:	20000000 	andcs	r0, r0, r0
 112:	01194005 	tsteq	r9, r5
	...

00000118 <startup>:
 118:	b508      	push	{r3, lr}
 11a:	4b05      	ldr	r3, [pc, #20]	; (130 <startup+0x18>)
 11c:	4a05      	ldr	r2, [pc, #20]	; (134 <startup+0x1c>)
 11e:	4293      	cmp	r3, r2
 120:	d202      	bcs.n	128 <startup+0x10>
 122:	2200      	movs	r2, #0
 124:	c304      	stmia	r3!, {r2}
 126:	e7f9      	b.n	11c <startup+0x4>
 128:	f000 f806 	bl	138 <main>
 12c:	bd08      	pop	{r3, pc}
 12e:	46c0      	nop			; (mov r8, r8)
 130:	1fffff00 	svcne	0x00ffff00
 134:	1fffff00 	svcne	0x00ffff00

00000138 <main>:
 138:	2000      	movs	r0, #0
 13a:	2204      	movs	r2, #4
 13c:	2180      	movs	r1, #128	; 0x80
 13e:	4b0f      	ldr	r3, [pc, #60]	; (17c <main+0x44>)
 140:	0289      	lsls	r1, r1, #10
 142:	7058      	strb	r0, [r3, #1]
 144:	701a      	strb	r2, [r3, #0]
 146:	4b0e      	ldr	r3, [pc, #56]	; (180 <main+0x48>)
 148:	b082      	sub	sp, #8
 14a:	699a      	ldr	r2, [r3, #24]
 14c:	430a      	orrs	r2, r1
 14e:	619a      	str	r2, [r3, #24]
 150:	695a      	ldr	r2, [r3, #20]
 152:	430a      	orrs	r2, r1
 154:	615a      	str	r2, [r3, #20]
 156:	685a      	ldr	r2, [r3, #4]
 158:	430a      	orrs	r2, r1
 15a:	605a      	str	r2, [r3, #4]
 15c:	9001      	str	r0, [sp, #4]
 15e:	9a01      	ldr	r2, [sp, #4]
 160:	3201      	adds	r2, #1
 162:	9201      	str	r2, [sp, #4]
 164:	9901      	ldr	r1, [sp, #4]
 166:	4a07      	ldr	r2, [pc, #28]	; (184 <main+0x4c>)
 168:	4291      	cmp	r1, r2
 16a:	d9f8      	bls.n	15e <main+0x26>
 16c:	2180      	movs	r1, #128	; 0x80
 16e:	68da      	ldr	r2, [r3, #12]
 170:	0289      	lsls	r1, r1, #10
 172:	430a      	orrs	r2, r1
 174:	60da      	str	r2, [r3, #12]
 176:	2200      	movs	r2, #0
 178:	9201      	str	r2, [sp, #4]
 17a:	e7f0      	b.n	15e <main+0x26>
 17c:	40064000 	andmi	r4, r6, r0
 180:	400ff000 	andmi	pc, pc, r0
 184:	001a286d 	andseq	r2, sl, sp, ror #16

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000191 	muleq	r0, r1, r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000009a 	muleq	r0, sl, r0
  10:	00012401 	andeq	r2, r1, r1, lsl #8
  14:	00004700 	andeq	r4, r0, r0, lsl #14
  18:	00002000 	andeq	r2, r0, r0
	...
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	00000023 	andeq	r0, r0, r3, lsr #32
  2c:	2f050202 	svccs	0x00050202
  30:	02000001 	andeq	r0, r0, #1
  34:	01150504 	tsteq	r5, r4, lsl #10
  38:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
  3c:	00011005 	andeq	r1, r1, r5
  40:	00050300 	andeq	r0, r5, r0, lsl #6
  44:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
  48:	0000004c 	andeq	r0, r0, ip, asr #32
  4c:	21080102 	tstcs	r8, r2, lsl #2
  50:	02000000 	andeq	r0, r0, #0
  54:	00340702 	eorseq	r0, r4, r2, lsl #14
  58:	42030000 	andmi	r0, r3, #0
  5c:	02000001 	andeq	r0, r0, #1
  60:	00006534 	andeq	r6, r0, r4, lsr r5
  64:	07040200 	streq	r0, [r4, -r0, lsl #4]
  68:	00000088 	andeq	r0, r0, r8, lsl #1
  6c:	83070802 	movwhi	r0, #30722	; 0x7802
  70:	04000000 	streq	r0, [r0], #-0
  74:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  78:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
  7c:	00008d07 	andeq	r8, r0, r7, lsl #26
  80:	07040200 	streq	r0, [r4, -r0, lsl #4]
  84:	00000107 	andeq	r0, r0, r7, lsl #2
  88:	00008d05 	andeq	r8, r0, r5, lsl #26
  8c:	005a0600 	subseq	r0, sl, r0, lsl #12
  90:	41060000 	mrsmi	r0, (UNDEF: 6)
  94:	07000000 	streq	r0, [r0, -r0]
  98:	0498031c 	ldreq	r0, [r8], #796	; 0x31c
  9c:	000000fc 	strdeq	r0, [r0], -ip
  a0:	00002f08 	andeq	r2, r0, r8, lsl #30
  a4:	04990300 	ldreq	r0, [r9], #768	; 0x300
  a8:	0000008d 	andeq	r0, r0, sp, lsl #1
  ac:	00740800 	rsbseq	r0, r4, r0, lsl #16
  b0:	9a030000 	bls	c00b8 <main+0xbff80>
  b4:	00008d04 	andeq	r8, r0, r4, lsl #26
  b8:	50080400 	andpl	r0, r8, r0, lsl #8
  bc:	03000001 	movweq	r0, #1
  c0:	008d049b 	umulleq	r0, sp, fp, r4
  c4:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
  c8:	0000014b 	andeq	r0, r0, fp, asr #2
  cc:	8d049c03 	stchi	12, cr9, [r4, #-12]
  d0:	0c000000 	stceq	0, cr0, [r0], {-0}
  d4:	00000d08 	andeq	r0, r0, r8, lsl #26
  d8:	049d0300 	ldreq	r0, [sp], #768	; 0x300
  dc:	00000088 	andeq	r0, r0, r8, lsl #1
  e0:	00000810 	andeq	r0, r0, r0, lsl r8
  e4:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
  e8:	00008d04 	andeq	r8, r0, r4, lsl #26
  ec:	1c081400 	cfstrsne	mvf1, [r8], {-0}
  f0:	03000000 	movweq	r0, #0
  f4:	008d049f 	umulleq	r0, sp, pc, r4	; <UNPREDICTABLE>
  f8:	00180000 	andseq	r0, r8, r0
  fc:	00007909 	andeq	r7, r0, r9, lsl #18
 100:	04a00300 	strteq	r0, [r0], #768	; 0x300
 104:	00000097 	muleq	r0, r7, r0
 108:	77030507 	strvc	r0, [r3, -r7, lsl #10]
 10c:	00014d05 	andeq	r4, r1, r5, lsl #26
 110:	31430a00 	cmpcc	r3, r0, lsl #20
 114:	05780300 	ldrbeq	r0, [r8, #-768]!	; 0xfffffd00
 118:	00000092 	muleq	r0, r2, r0
 11c:	32430a00 	subcc	r0, r3, #0, 20
 120:	05790300 	ldrbeq	r0, [r9, #-768]!	; 0xfffffd00
 124:	00000092 	muleq	r0, r2, r0
 128:	33430a01 	movtcc	r0, #14849	; 0x3a01
 12c:	057a0300 	ldrbeq	r0, [sl, #-768]!	; 0xfffffd00
 130:	00000092 	muleq	r0, r2, r0
 134:	34430a02 	strbcc	r0, [r3], #-2562	; 0xfffff5fe
 138:	057b0300 	ldrbeq	r0, [fp, #-768]!	; 0xfffffd00
 13c:	00000092 	muleq	r0, r2, r0
 140:	00530a03 	subseq	r0, r3, r3, lsl #20
 144:	92057c03 	andls	r7, r5, #768	; 0x300
 148:	04000000 	streq	r0, [r0], #-0
 14c:	01390900 	teqeq	r9, r0, lsl #18
 150:	7d030000 	stcvc	0, cr0, [r3, #-0]
 154:	00010805 	andeq	r0, r1, r5, lsl #16
 158:	00120b00 	andseq	r0, r2, r0, lsl #22
 15c:	10010000 	andne	r0, r1, r0
 160:	006f0c01 	rsbeq	r0, pc, r1, lsl #24
 164:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
 168:	00000073 	andeq	r0, r0, r3, ror r0
 16c:	00000138 	andeq	r0, r0, r8, lsr r1
 170:	00000050 	andeq	r0, r0, r0, asr r0
 174:	1e0d9c01 	cdpne	12, 0, cr9, cr13, cr1, {0}
 178:	01000001 	tsteq	r0, r1
 17c:	00008d22 	andeq	r8, r0, r2, lsr #26
 180:	7c910200 	lfmvc	f0, 4, [r1], {0}
 184:	0001590e 	andeq	r5, r1, lr, lsl #18
 188:	00013800 	andeq	r3, r1, r0, lsl #16
 18c:	00000000 	andeq	r0, r0, r0
 190:	001b0100 	andseq	r0, fp, r0, lsl #2
 194:	0000db00 	andeq	sp, r0, r0, lsl #22
 198:	c2000400 	andgt	r0, r0, #0, 8
 19c:	04000000 	streq	r0, [r0], #-0
 1a0:	00009a01 	andeq	r9, r0, r1, lsl #20
 1a4:	01550100 	cmpeq	r5, r0, lsl #2
 1a8:	00470000 	subeq	r0, r7, r0
 1ac:	01180000 	tsteq	r8, r0
 1b0:	00200000 	eoreq	r0, r0, r0
 1b4:	00a70000 	adceq	r0, r7, r0
 1b8:	01020000 	mrseq	r0, (UNDEF: 2)
 1bc:	00002306 	andeq	r2, r0, r6, lsl #6
 1c0:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
 1c4:	0000012f 	andeq	r0, r0, pc, lsr #2
 1c8:	15050402 	strne	r0, [r5, #-1026]	; 0xfffffbfe
 1cc:	02000001 	andeq	r0, r0, #1
 1d0:	01100508 	tsteq	r0, r8, lsl #10
 1d4:	01020000 	mrseq	r0, (UNDEF: 2)
 1d8:	00002108 	andeq	r2, r0, r8, lsl #2
 1dc:	07020200 	streq	r0, [r2, -r0, lsl #4]
 1e0:	00000034 	andeq	r0, r0, r4, lsr r0
 1e4:	00014203 	andeq	r4, r1, r3, lsl #4
 1e8:	5a340200 	bpl	d009f0 <main+0xd008b8>
 1ec:	02000000 	andeq	r0, r0, #0
 1f0:	00880704 	addeq	r0, r8, r4, lsl #14
 1f4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 1f8:	00008307 	andeq	r8, r0, r7, lsl #6
 1fc:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
 200:	00746e69 	rsbseq	r6, r4, r9, ror #28
 204:	8d070402 	cfstrshi	mvf0, [r7, #-8]
 208:	05000000 	streq	r0, [r0, #-0]
 20c:	0000017c 	andeq	r0, r0, ip, ror r1
 210:	01181001 	tsteq	r8, r1
 214:	00200000 	eoreq	r0, r0, r0
 218:	9c010000 	stcls	0, cr0, [r1], {-0}
 21c:	000000b5 	strheq	r0, [r0], -r5
 220:	00016306 	andeq	r6, r1, r6, lsl #6
 224:	b5130100 	ldrlt	r0, [r3, #-256]	; 0xffffff00
 228:	00000000 	andeq	r0, r0, r0
 22c:	07000000 	streq	r0, [r0, -r0]
 230:	0000006f 	andeq	r0, r0, pc, rrx
 234:	00681701 	rsbeq	r1, r8, r1, lsl #14
 238:	00ab0000 	adceq	r0, fp, r0
 23c:	00080000 	andeq	r0, r8, r0
 240:	00012c09 	andeq	r2, r1, r9, lsl #24
 244:	0000d100 	andeq	sp, r0, r0, lsl #2
 248:	040a0000 	streq	r0, [sl], #-0
 24c:	0000004f 	andeq	r0, r0, pc, asr #32
 250:	0001710b 	andeq	r7, r1, fp, lsl #2
 254:	4f0e0100 	svcmi	0x000e0100
 258:	0b000000 	bleq	260 <main+0x128>
 25c:	00000168 	andeq	r0, r0, r8, ror #2
 260:	004f0e01 	subeq	r0, pc, r1, lsl #28
 264:	6f0c0000 	svcvs	0x000c0000
 268:	01000000 	mrseq	r0, (UNDEF: 0)
 26c:	00006817 	andeq	r6, r0, r7, lsl r8
 270:	00000800 	andeq	r0, r0, r0, lsl #16

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <main+0x2bff74>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <main+0x380af0>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  2c:	0b0b0024 	bleq	2c00c4 <main+0x2bff8c>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	26050000 	strcs	r0, [r5], -r0
  38:	00134900 	andseq	r4, r3, r0, lsl #18
  3c:	00350600 	eorseq	r0, r5, r0, lsl #12
  40:	00001349 	andeq	r1, r0, r9, asr #6
  44:	0b011307 	bleq	44c68 <main+0x44b30>
  48:	3b0b3a0b 	blcc	2ce87c <main+0x2ce744>
  4c:	00130105 	andseq	r0, r3, r5, lsl #2
  50:	000d0800 	andeq	r0, sp, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <main+0xe83730>
  58:	1349053b 	movtne	r0, #38203	; 0x953b
  5c:	00000b38 	andeq	r0, r0, r8, lsr fp
  60:	03001609 	movweq	r1, #1545	; 0x609
  64:	3b0b3a0e 	blcc	2ce8a4 <main+0x2ce76c>
  68:	00134905 	andseq	r4, r3, r5, lsl #18
  6c:	000d0a00 	andeq	r0, sp, r0, lsl #20
  70:	0b3a0803 	bleq	e82084 <main+0xe81f4c>
  74:	1349053b 	movtne	r0, #38203	; 0x953b
  78:	00000b38 	andeq	r0, r0, r8, lsr fp
  7c:	03002e0b 	movweq	r2, #3595	; 0xe0b
  80:	3b0b3a0e 	blcc	2ce8c0 <main+0x2ce788>
  84:	2019270b 	andscs	r2, r9, fp, lsl #14
  88:	0c00000b 	stceq	0, cr0, [r0], {11}
  8c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  90:	0b3a0e03 	bleq	e838a4 <main+0xe8376c>
  94:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  98:	06120111 			; <UNDEFINED> instruction: 0x06120111
  9c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  a0:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
  a4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  a8:	0b3b0b3a 	bleq	ec2d98 <main+0xec2c60>
  ac:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  b0:	1d0e0000 	stcne	0, cr0, [lr, #-0]
  b4:	52133100 	andspl	r3, r3, #0, 2
  b8:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
  bc:	000b590b 	andeq	r5, fp, fp, lsl #18
  c0:	11010000 	mrsne	r0, (UNDEF: 1)
  c4:	130e2501 	movwne	r2, #58625	; 0xe501
  c8:	1b0e030b 	blne	380cfc <main+0x380bc4>
  cc:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
  d0:	00171006 	andseq	r1, r7, r6
  d4:	00240200 	eoreq	r0, r4, r0, lsl #4
  d8:	0b3e0b0b 	bleq	f82d0c <main+0xf82bd4>
  dc:	00000e03 	andeq	r0, r0, r3, lsl #28
  e0:	03001603 	movweq	r1, #1539	; 0x603
  e4:	3b0b3a0e 	blcc	2ce924 <main+0x2ce7ec>
  e8:	0013490b 	andseq	r4, r3, fp, lsl #18
  ec:	00240400 	eoreq	r0, r4, r0, lsl #8
  f0:	0b3e0b0b 	bleq	f82d24 <main+0xf82bec>
  f4:	00000803 	andeq	r0, r0, r3, lsl #16
  f8:	3f012e05 	svccc	0x00012e05
  fc:	3a0e0319 	bcc	380d68 <main+0x380c30>
 100:	110b3b0b 	tstne	fp, fp, lsl #22
 104:	40061201 	andmi	r1, r6, r1, lsl #4
 108:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 10c:	00001301 	andeq	r1, r0, r1, lsl #6
 110:	03003406 	movweq	r3, #1030	; 0x406
 114:	3b0b3a0e 	blcc	2ce954 <main+0x2ce81c>
 118:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 11c:	07000017 	smladeq	r0, r7, r0, r0
 120:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 124:	0b3a0e03 	bleq	e83938 <main+0xe83800>
 128:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 12c:	1301193c 	movwne	r1, #6460	; 0x193c
 130:	18080000 	stmdane	r8, {}	; <UNPREDICTABLE>
 134:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 138:	00018289 	andeq	r8, r1, r9, lsl #5
 13c:	13310111 	teqne	r1, #1073741828	; 0x40000004
 140:	0f0a0000 	svceq	0x000a0000
 144:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 148:	0b000013 	bleq	19c <main+0x64>
 14c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 150:	0b3b0b3a 	bleq	ec2e40 <main+0xec2d08>
 154:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 158:	0000193c 	andeq	r1, r0, ip, lsr r9
 15c:	3f012e0c 	svccc	0x00012e0c
 160:	3a0e0319 	bcc	380dcc <main+0x380c94>
 164:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 168:	00193c13 	andseq	r3, r9, r3, lsl ip
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00000138 	andeq	r0, r0, r8, lsr r1
  14:	00000050 	andeq	r0, r0, r0, asr r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01950002 	orrseq	r0, r5, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000118 	andeq	r0, r0, r8, lsl r1
  34:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000138 	andeq	r0, r0, r8, lsr r1
   4:	0000013c 	andeq	r0, r0, ip, lsr r1
   8:	0000013e 	andeq	r0, r0, lr, lsr r1
   c:	00000140 	andeq	r0, r0, r0, asr #2
  10:	00000142 	andeq	r0, r0, r2, asr #2
  14:	00000146 	andeq	r0, r0, r6, asr #2
	...
  20:	00000138 	andeq	r0, r0, r8, lsr r1
  24:	00000188 	andeq	r0, r0, r8, lsl #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a3 	andeq	r0, r0, r3, lsr #1
   4:	006f0002 	rsbeq	r0, pc, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	2f006372 	svccs	0x00006372
  20:	2f727375 	svccs	0x00727375
  24:	2f62696c 	svccs	0x0062696c
  28:	2f636367 	svccs	0x00636367
  2c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  30:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  34:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  38:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
  3c:	2f332e39 	svccs	0x00332e39
  40:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  44:	00656475 	rsbeq	r6, r5, r5, ror r4
  48:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  4c:	00656475 	rsbeq	r6, r5, r5, ror r4
  50:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
  54:	00632e6e 	rsbeq	r2, r3, lr, ror #28
  58:	73000001 	movwvc	r0, #1
  5c:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  60:	63672d74 	cmnvs	r7, #116, 26	; 0x1d00
  64:	00682e63 	rsbeq	r2, r8, r3, ror #28
  68:	4d000002 	stcmi	0, cr0, [r0, #-8]
  6c:	3430454b 	ldrtcc	r4, [r0], #-1355	; 0xfffffab5
  70:	682e345a 	stmdavs	lr!, {r1, r3, r4, r6, sl, ip, sp}
  74:	00000300 	andeq	r0, r0, r0, lsl #6
  78:	02050000 	andeq	r0, r5, #0
  7c:	00000138 	andeq	r0, r0, r8, lsr r1
  80:	03011803 	movweq	r1, #6147	; 0x1803
  84:	0321017a 			; <UNDEFINED> instruction: 0x0321017a
  88:	7403200b 	strvc	r2, [r3], #-11
  8c:	200c0320 	andcs	r0, ip, r0, lsr #6
  90:	21207403 			; <UNDEFINED> instruction: 0x21207403
  94:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
  98:	3d26207a 	stccc	0, cr2, [r6, #-488]!	; 0xfffffe18
  9c:	3d243d3d 	stccc	13, cr3, [r4, #-244]!	; 0xffffff0c
  a0:	0902594b 	stmdbeq	r2, {r0, r1, r3, r6, r8, fp, ip, lr}
  a4:	81010100 	mrshi	r0, (UNDEF: 17)
  a8:	02000000 	andeq	r0, r0, #0
  ac:	00005d00 	andeq	r5, r0, r0, lsl #26
  b0:	fb010200 	blx	408ba <main+0x40782>
  b4:	01000d0e 	tsteq	r0, lr, lsl #26
  b8:	00010101 	andeq	r0, r1, r1, lsl #2
  bc:	00010000 	andeq	r0, r1, r0
  c0:	72730100 	rsbsvc	r0, r3, #0, 2
  c4:	752f0063 	strvc	r0, [pc, #-99]!	; 69 <_bss_size+0x69>
  c8:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; ffffff04 <_top_stack+0xdffffc04>
  cc:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  d0:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  d4:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  d8:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  dc:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  e0:	392e342f 	stmdbcc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
  e4:	692f332e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, r9, ip, sp}	; <UNPREDICTABLE>
  e8:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  ec:	00006564 	andeq	r6, r0, r4, ror #10
  f0:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  f4:	2e707574 	mrccs	5, 3, r7, cr0, cr4, {3}
  f8:	00010063 	andeq	r0, r1, r3, rrx
  fc:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 100:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
 104:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
 108:	00020068 	andeq	r0, r2, r8, rrx
 10c:	05000000 	streq	r0, [r0, #-0]
 110:	00011802 	andeq	r1, r1, r2, lsl #16
 114:	01100300 	tsteq	r0, r0, lsl #6
 118:	04020023 	streq	r0, [r2], #-35	; 0xffffffdd
 11c:	00200601 	eoreq	r0, r0, r1, lsl #12
 120:	06030402 	streq	r0, [r3], -r2, lsl #8
 124:	022f3e3d 	eoreq	r3, pc, #976	; 0x3d0
 128:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	52444450 	subpl	r4, r4, #80, 8	; 0x50000000
   4:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
   8:	745f3874 	ldrbvc	r3, [pc], #-2164	; 10 <_bss_size+0x10>
   c:	49445000 	stmdbmi	r4, {ip, lr}^
  10:	63690052 	cmnvs	r9, #82	; 0x52
  14:	65735f73 	ldrbvs	r5, [r3, #-3955]!	; 0xfffff08d
  18:	00707574 	rsbseq	r7, r0, r4, ror r5
  1c:	52444950 	subpl	r4, r4, #80, 18	; 0x140000
  20:	736e7500 	cmnvc	lr, #0, 10
  24:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  28:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  2c:	50007261 	andpl	r7, r0, r1, ror #4
  30:	00524f44 	subseq	r4, r2, r4, asr #30
  34:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  38:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  3c:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  40:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  44:	2f00746e 	svccs	0x0000746e
  48:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  4c:	7878782f 	ldmdavc	r8!, {r0, r1, r2, r3, r5, fp, ip, sp, lr}^
  50:	6f72702f 	svcvs	0x0072702f
  54:	7463656a 	strbtvc	r6, [r3], #-1386	; 0xfffffa96
  58:	72612f73 	rsbvc	r2, r1, #460	; 0x1cc
  5c:	656b6d6d 	strbvs	r6, [fp, #-3437]!	; 0xfffff293
  60:	7665645f 			; <UNDEFINED> instruction: 0x7665645f
  64:	69662f31 	stmdbvs	r6!, {r0, r4, r5, r8, r9, sl, fp, sp}^
  68:	61776d72 	cmnvs	r7, r2, ror sp
  6c:	6d006572 	cfstr32vs	mvfx6, [r0, #-456]	; 0xfffffe38
  70:	006e6961 	rsbeq	r6, lr, r1, ror #18
  74:	524f5350 	subpl	r5, pc, #80, 6	; 0x40000001
  78:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  7c:	79545f4f 	ldmdbvc	r4, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
  80:	6c006570 	cfstr32vs	mvfx6, [r0], {112}	; 0x70
  84:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  88:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  8c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  90:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  94:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  98:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  9c:	20432055 	subcs	r2, r3, r5, asr r0
  a0:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  a4:	30322033 	eorscc	r2, r2, r3, lsr r0
  a8:	35303531 	ldrcc	r3, [r0, #-1329]!	; 0xfffffacf
  ac:	28203932 	stmdacs	r0!, {r1, r4, r5, r8, fp, ip, sp}
  b0:	72657270 	rsbvc	r7, r5, #112, 4
  b4:	61656c65 	cmnvs	r5, r5, ror #24
  b8:	20296573 	eorcs	r6, r9, r3, ror r5
  bc:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
  c0:	20626d75 	rsbcs	r6, r2, r5, ror sp
  c4:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  c8:	6f633d75 	svcvs	0x00633d75
  cc:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
  d0:	70306d2d 	eorsvc	r6, r0, sp, lsr #26
  d4:	2073756c 	rsbscs	r7, r3, ip, ror #10
  d8:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
  dc:	2d20734f 	stccs	3, cr7, [r0, #-316]!	; 0xfffffec4
  e0:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; ffffff50 <_top_stack+0xdffffc50>
  e4:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
  e8:	2d206e6f 	stccs	14, cr6, [r0, #-444]!	; 0xfffffe44
  ec:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
  f0:	61747365 	cmnvs	r4, r5, ror #6
  f4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  f8:	662d2067 	strtvs	r2, [sp], -r7, rrx
  fc:	622d6f6e 	eorvs	r6, sp, #440	; 0x1b8
 100:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
 104:	73006e69 	movwvc	r6, #3689	; 0xe69
 108:	74657a69 	strbtvc	r7, [r5], #-2665	; 0xfffff597
 10c:	00657079 	rsbeq	r7, r5, r9, ror r0
 110:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 114:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 118:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 11c:	6f730074 	svcvs	0x00730074
 120:	00726146 	rsbseq	r6, r2, r6, asr #2
 124:	2f637273 	svccs	0x00637273
 128:	6e69616d 	powvsez	f6, f1, #5.0
 12c:	7300632e 	movwvc	r6, #814	; 0x32e
 130:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 134:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 138:	53434900 	movtpl	r4, #14592	; 0x3900
 13c:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 140:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
 144:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 148:	5000745f 	andpl	r7, r0, pc, asr r4
 14c:	00524f54 	subseq	r4, r2, r4, asr pc
 150:	524f4350 	subpl	r4, pc, #80, 6	; 0x40000001
 154:	63727300 	cmnvs	r2, #0, 6
 158:	6174732f 	cmnvs	r4, pc, lsr #6
 15c:	70757472 	rsbsvc	r7, r5, r2, ror r4
 160:	6400632e 	strvs	r6, [r0], #-814	; 0xfffffcd2
 164:	00747365 	rsbseq	r7, r4, r5, ror #6
 168:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
 16c:	7373625f 	cmnvc	r3, #-268435451	; 0xf0000005
 170:	74735f00 	ldrbtvc	r5, [r3], #-3840	; 0xfffff100
 174:	5f747261 	svcpl	0x00747261
 178:	00737362 	rsbseq	r7, r3, r2, ror #6
 17c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 180:	00707574 	rsbseq	r7, r0, r4, ror r5

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <main+0x10d0bec>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	392e343a 	stmdbcc	lr!, {r1, r3, r4, r5, sl, ip, sp}
   c:	732b332e 			; <UNDEFINED> instruction: 0x732b332e
  10:	33326e76 	teqcc	r2, #1888	; 0x760
  14:	37373131 			; <UNDEFINED> instruction: 0x37373131
  18:	2029312d 	eorcs	r3, r9, sp, lsr #2
  1c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  20:	30322033 	eorscc	r2, r2, r3, lsr r0
  24:	35303531 	ldrcc	r3, [r0, #-1329]!	; 0xfffffacf
  28:	28203932 	stmdacs	r0!, {r1, r4, r5, r8, fp, ip, sp}
  2c:	72657270 	rsbvc	r7, r5, #112, 4
  30:	61656c65 	cmnvs	r5, r5, ror #24
  34:	00296573 	eoreq	r6, r9, r3, ror r5

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002f41 	andeq	r2, r0, r1, asr #30
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000025 	andeq	r0, r0, r5, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	002b304d 	eoreq	r3, fp, sp, asr #32
  1c:	4d070c06 	stcmi	12, cr0, [r7, #-24]	; 0xffffffe8
  20:	04120109 	ldreq	r0, [r2], #-265	; 0xfffffef7
  24:	01150114 	tsteq	r5, r4, lsl r1
  28:	01180317 	tsteq	r8, r7, lsl r3
  2c:	041e011a 	ldreq	r0, [lr], #-282	; 0xfffffee6

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000010 	andeq	r0, r0, r0, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	00000138 	andeq	r0, r0, r8, lsr r1
  1c:	00000050 	andeq	r0, r0, r0, asr r0
  20:	00080e49 	andeq	r0, r8, r9, asr #28
  24:	0000000c 	andeq	r0, r0, ip
  28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  2c:	7c020001 	stcvc	0, cr0, [r2], {1}
  30:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  34:	00000018 	andeq	r0, r0, r8, lsl r0
  38:	00000024 	andeq	r0, r0, r4, lsr #32
  3c:	00000118 	andeq	r0, r0, r8, lsl r1
  40:	00000020 	andeq	r0, r0, r0, lsr #32
  44:	40080e41 	andmi	r0, r8, r1, asr #28
  48:	8e400283 	cdphi	2, 4, cr0, cr0, cr3, {4}
  4c:	00000001 	andeq	r0, r0, r1

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000004 	andeq	r0, r0, r4
   4:	00000013 	andeq	r0, r0, r3, lsl r0
   8:	00530001 	subseq	r0, r3, r1
   c:	00000000 	andeq	r0, r0, r0
  10:	Address 0x0000000000000010 is out of bounds.

