Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Sep 21 08:19:42 2023
| Host         : ECE419-GV259R3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dig_clock_top_timing_summary_routed.rpt -pb dig_clock_top_timing_summary_routed.pb -rpx dig_clock_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dig_clock_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.529        0.000                      0                  288        0.204        0.000                      0                  288        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.529        0.000                      0                  288        0.204        0.000                      0                  288        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_sec0/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.173ns (24.666%)  route 3.583ns (75.334%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     5.323    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  U_clock/U_per/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  U_clock/U_per/q_reg[14]/Q
                         net (fo=2, routed)           0.854     6.633    U_clock/U_per/q_reg[14]
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.124     6.757 r  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.802     7.559    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     7.683 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=8, routed)           0.681     8.363    U_clock/U_sec0/enb_s0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.150     8.513 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=6, routed)           0.614     9.128    U_clock/U_sec0/E[0]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.319     9.447 r  U_clock/U_sec0/q[3]_i_1/O
                         net (fo=4, routed)           0.632    10.078    U_clock/U_sec0/q[3]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  U_clock/U_sec0/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.597    15.020    U_clock/U_sec0/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  U_clock/U_sec0/q_reg[0]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.636    14.607    U_clock/U_sec0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_sec0/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.173ns (24.666%)  route 3.583ns (75.334%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     5.323    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  U_clock/U_per/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  U_clock/U_per/q_reg[14]/Q
                         net (fo=2, routed)           0.854     6.633    U_clock/U_per/q_reg[14]
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.124     6.757 r  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.802     7.559    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     7.683 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=8, routed)           0.681     8.363    U_clock/U_sec0/enb_s0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.150     8.513 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=6, routed)           0.614     9.128    U_clock/U_sec0/E[0]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.319     9.447 r  U_clock/U_sec0/q[3]_i_1/O
                         net (fo=4, routed)           0.632    10.078    U_clock/U_sec0/q[3]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  U_clock/U_sec0/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.597    15.020    U_clock/U_sec0/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  U_clock/U_sec0/q_reg[1]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.636    14.607    U_clock/U_sec0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_sec0/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.173ns (24.666%)  route 3.583ns (75.334%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     5.323    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  U_clock/U_per/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  U_clock/U_per/q_reg[14]/Q
                         net (fo=2, routed)           0.854     6.633    U_clock/U_per/q_reg[14]
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.124     6.757 r  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.802     7.559    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     7.683 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=8, routed)           0.681     8.363    U_clock/U_sec0/enb_s0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.150     8.513 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=6, routed)           0.614     9.128    U_clock/U_sec0/E[0]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.319     9.447 r  U_clock/U_sec0/q[3]_i_1/O
                         net (fo=4, routed)           0.632    10.078    U_clock/U_sec0/q[3]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  U_clock/U_sec0/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.597    15.020    U_clock/U_sec0/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  U_clock/U_sec0/q_reg[2]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.636    14.607    U_clock/U_sec0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_sec0/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.173ns (24.666%)  route 3.583ns (75.334%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     5.323    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  U_clock/U_per/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  U_clock/U_per/q_reg[14]/Q
                         net (fo=2, routed)           0.854     6.633    U_clock/U_per/q_reg[14]
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.124     6.757 r  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.802     7.559    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     7.683 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=8, routed)           0.681     8.363    U_clock/U_sec0/enb_s0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.150     8.513 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=6, routed)           0.614     9.128    U_clock/U_sec0/E[0]
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.319     9.447 r  U_clock/U_sec0/q[3]_i_1/O
                         net (fo=4, routed)           0.632    10.078    U_clock/U_sec0/q[3]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  U_clock/U_sec0/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.597    15.020    U_clock/U_sec0/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  U_clock/U_sec0/q_reg[3]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.636    14.607    U_clock/U_sec0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_sec1/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.180ns (25.932%)  route 3.370ns (74.068%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     5.323    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  U_clock/U_per/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  U_clock/U_per/q_reg[14]/Q
                         net (fo=2, routed)           0.854     6.633    U_clock/U_per/q_reg[14]
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.124     6.757 r  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.802     7.559    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     7.683 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=8, routed)           0.681     8.363    U_clock/U_sec0/enb_s0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.150     8.513 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=6, routed)           0.487     9.000    U_clock/U_sec1/E[0]
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.326     9.326 r  U_clock/U_sec1/q[3]_i_1__2/O
                         net (fo=4, routed)           0.547     9.873    U_clock/U_sec1/q[3]_i_1__2_n_0
    SLICE_X2Y84          FDRE                                         r  U_clock/U_sec1/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.599    15.022    U_clock/U_sec1/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  U_clock/U_sec1/q_reg[0]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.737    U_clock/U_sec1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_sec1/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.180ns (25.932%)  route 3.370ns (74.068%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     5.323    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  U_clock/U_per/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  U_clock/U_per/q_reg[14]/Q
                         net (fo=2, routed)           0.854     6.633    U_clock/U_per/q_reg[14]
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.124     6.757 r  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.802     7.559    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     7.683 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=8, routed)           0.681     8.363    U_clock/U_sec0/enb_s0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.150     8.513 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=6, routed)           0.487     9.000    U_clock/U_sec1/E[0]
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.326     9.326 r  U_clock/U_sec1/q[3]_i_1__2/O
                         net (fo=4, routed)           0.547     9.873    U_clock/U_sec1/q[3]_i_1__2_n_0
    SLICE_X2Y84          FDRE                                         r  U_clock/U_sec1/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.599    15.022    U_clock/U_sec1/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  U_clock/U_sec1/q_reg[1]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.737    U_clock/U_sec1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_sec1/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.180ns (25.932%)  route 3.370ns (74.068%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     5.323    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  U_clock/U_per/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  U_clock/U_per/q_reg[14]/Q
                         net (fo=2, routed)           0.854     6.633    U_clock/U_per/q_reg[14]
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.124     6.757 r  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.802     7.559    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     7.683 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=8, routed)           0.681     8.363    U_clock/U_sec0/enb_s0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.150     8.513 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=6, routed)           0.487     9.000    U_clock/U_sec1/E[0]
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.326     9.326 r  U_clock/U_sec1/q[3]_i_1__2/O
                         net (fo=4, routed)           0.547     9.873    U_clock/U_sec1/q[3]_i_1__2_n_0
    SLICE_X2Y84          FDRE                                         r  U_clock/U_sec1/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.599    15.022    U_clock/U_sec1/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  U_clock/U_sec1/q_reg[2]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.737    U_clock/U_sec1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_sec1/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.180ns (25.671%)  route 3.417ns (74.329%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     5.323    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  U_clock/U_per/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  U_clock/U_per/q_reg[14]/Q
                         net (fo=2, routed)           0.854     6.633    U_clock/U_per/q_reg[14]
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.124     6.757 r  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.802     7.559    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     7.683 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=8, routed)           0.681     8.363    U_clock/U_sec0/enb_s0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.150     8.513 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=6, routed)           0.487     9.000    U_clock/U_sec1/E[0]
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.326     9.326 r  U_clock/U_sec1/q[3]_i_1__2/O
                         net (fo=4, routed)           0.593     9.919    U_clock/U_sec1/q[3]_i_1__2_n_0
    SLICE_X4Y84          FDRE                                         r  U_clock/U_sec1/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.597    15.020    U_clock/U_sec1/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  U_clock/U_sec1/q_reg[3]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y84          FDRE (Setup_fdre_C_R)       -0.429    14.814    U_clock/U_sec1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_min0/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.952ns (21.763%)  route 3.422ns (78.237%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     5.323    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  U_clock/U_per/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  U_clock/U_per/q_reg[14]/Q
                         net (fo=2, routed)           0.854     6.633    U_clock/U_per/q_reg[14]
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.124     6.757 r  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.802     7.559    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     7.683 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=8, routed)           0.485     8.168    U_clock/min_pulse/enb_s0
    SLICE_X5Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.292 r  U_clock/min_pulse/q[3]_i_2__0/O
                         net (fo=5, routed)           0.453     8.745    U_clock/U_min0/E[0]
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.869 r  U_clock/U_min0/q[3]_i_1__0/O
                         net (fo=4, routed)           0.828     9.697    U_clock/U_min0/q[3]_i_1__0_n_0
    SLICE_X1Y85          FDRE                                         r  U_clock/U_min0/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.600    15.023    U_clock/U_min0/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  U_clock/U_min0/q_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    U_clock/U_min0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_min0/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.952ns (21.763%)  route 3.422ns (78.237%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     5.323    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  U_clock/U_per/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  U_clock/U_per/q_reg[14]/Q
                         net (fo=2, routed)           0.854     6.633    U_clock/U_per/q_reg[14]
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.124     6.757 r  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.802     7.559    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124     7.683 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=8, routed)           0.485     8.168    U_clock/min_pulse/enb_s0
    SLICE_X5Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.292 r  U_clock/min_pulse/q[3]_i_2__0/O
                         net (fo=5, routed)           0.453     8.745    U_clock/U_min0/E[0]
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.869 r  U_clock/U_min0/q[3]_i_1__0/O
                         net (fo=4, routed)           0.828     9.697    U_clock/U_min0/q[3]_i_1__0_n_0
    SLICE_X1Y85          FDRE                                         r  U_clock/U_min0/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.600    15.023    U_clock/U_min0/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  U_clock/U_min0/q_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    U_clock/U_min0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_clock/hr/pb_q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/hr/pb_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.599     1.518    U_clock/hr/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  U_clock/hr/pb_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_clock/hr/pb_q2_reg/Q
                         net (fo=2, routed)           0.151     1.811    U_clock/hr/pb_q2
    SLICE_X6Y84          LUT3 (Prop_lut3_I0_O)        0.045     1.856 r  U_clock/hr/pb_debounced_i_1/O
                         net (fo=1, routed)           0.000     1.856    U_clock/hr/pb_debounced_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  U_clock/hr/pb_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.868     2.033    U_clock/hr/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  U_clock/hr/pb_debounced_reg/C
                         clock pessimism             -0.501     1.531    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.120     1.651    U_clock/hr/pb_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_clock/U_min1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_min1/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.003%)  route 0.143ns (42.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.599     1.518    U_clock/U_min1/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  U_clock/U_min1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_clock/U_min1/q_reg[0]/Q
                         net (fo=7, routed)           0.143     1.803    U_clock/U_min1/Q[0]
    SLICE_X4Y86          LUT3 (Prop_lut3_I0_O)        0.049     1.852 r  U_clock/U_min1/q[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.852    U_clock/U_min1/p_0_in__2[2]
    SLICE_X4Y86          FDRE                                         r  U_clock/U_min1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.869     2.034    U_clock/U_min1/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  U_clock/U_min1/q_reg[2]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.107     1.638    U_clock/U_min1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_clock/U_min1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_min1/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.046%)  route 0.142ns (42.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.599     1.518    U_clock/U_min1/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  U_clock/U_min1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_clock/U_min1/q_reg[0]/Q
                         net (fo=7, routed)           0.142     1.802    U_clock/U_min1/Q[0]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.048     1.850 r  U_clock/U_min1/q[3]_i_3__2/O
                         net (fo=1, routed)           0.000     1.850    U_clock/U_min1/p_0_in__2[3]
    SLICE_X4Y86          FDRE                                         r  U_clock/U_min1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.869     2.034    U_clock/U_min1/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  U_clock/U_min1/q_reg[3]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.105     1.636    U_clock/U_min1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_clock/U_min1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_min1/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.599     1.518    U_clock/U_min1/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  U_clock/U_min1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_clock/U_min1/q_reg[0]/Q
                         net (fo=7, routed)           0.143     1.803    U_clock/U_min1/Q[0]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.045     1.848 r  U_clock/U_min1/q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.848    U_clock/U_min1/p_0_in__2[1]
    SLICE_X4Y86          FDRE                                         r  U_clock/U_min1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.869     2.034    U_clock/U_min1/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  U_clock/U_min1/q_reg[1]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.092     1.623    U_clock/U_min1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_clock/min_pulse/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/min_pulse/dq2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.150%)  route 0.163ns (49.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.598     1.517    U_clock/min_pulse/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  U_clock/min_pulse/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  U_clock/min_pulse/dq1_reg/Q
                         net (fo=3, routed)           0.163     1.844    U_clock/min_pulse/dq1
    SLICE_X5Y83          FDRE                                         r  U_clock/min_pulse/dq2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.867     2.032    U_clock/min_pulse/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  U_clock/min_pulse/dq2_reg/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.070     1.601    U_clock/min_pulse/dq2_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_clock/U_min0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_min0/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.600%)  route 0.177ns (48.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.600     1.519    U_clock/U_min0/clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  U_clock/U_min0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  U_clock/U_min0/q_reg[0]/Q
                         net (fo=7, routed)           0.177     1.838    U_clock/U_min0/Q[0]
    SLICE_X1Y85          LUT3 (Prop_lut3_I0_O)        0.048     1.886 r  U_clock/U_min0/q[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.886    U_clock/U_min0/p_0_in__1[2]
    SLICE_X1Y85          FDRE                                         r  U_clock/U_min0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.872     2.037    U_clock/U_min0/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  U_clock/U_min0/q_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.107     1.641    U_clock/U_min0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_clock/U_min0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_min0/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.591%)  route 0.178ns (48.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.600     1.519    U_clock/U_min0/clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  U_clock/U_min0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  U_clock/U_min0/q_reg[0]/Q
                         net (fo=7, routed)           0.178     1.839    U_clock/U_min0/Q[0]
    SLICE_X1Y85          LUT4 (Prop_lut4_I1_O)        0.049     1.888 r  U_clock/U_min0/q[3]_i_3__1/O
                         net (fo=1, routed)           0.000     1.888    U_clock/U_min0/p_0_in__1[3]
    SLICE_X1Y85          FDRE                                         r  U_clock/U_min0/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.872     2.037    U_clock/U_min0/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  U_clock/U_min0/q_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.104     1.638    U_clock/U_min0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_clock/hr/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/hr/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.601     1.520    U_clock/hr/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  U_clock/hr/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  U_clock/hr/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.770    U_clock/hr/count_reg_n_0_[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  U_clock/hr/count_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.878    U_clock/hr/count_reg[0]_i_3_n_4
    SLICE_X5Y88          FDRE                                         r  U_clock/hr/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.872     2.037    U_clock/hr/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  U_clock/hr/count_reg[3]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    U_clock/hr/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_clock/hr/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/hr/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.601     1.520    U_clock/hr/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  U_clock/hr/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  U_clock/hr/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.770    U_clock/hr/count_reg_n_0_[7]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  U_clock/hr/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    U_clock/hr/count_reg[4]_i_1_n_4
    SLICE_X5Y89          FDRE                                         r  U_clock/hr/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.872     2.037    U_clock/hr/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  U_clock/hr/count_reg[7]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    U_clock/hr/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_clock/min/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/min/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.600     1.519    U_clock/min/clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  U_clock/min/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  U_clock/min/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.769    U_clock/min/count_reg_n_0_[11]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  U_clock/min/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.877    U_clock/min/count_reg[8]_i_1__0_n_4
    SLICE_X7Y87          FDRE                                         r  U_clock/min/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.870     2.035    U_clock/min/clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  U_clock/min/count_reg[11]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    U_clock/min/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     U_clock/U_min0/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     U_clock/U_min0/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     U_clock/U_min0/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     U_clock/U_min0/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     U_clock/U_min1/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     U_clock/U_min1/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     U_clock/U_min1/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     U_clock/U_min1/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     U_clock/U_per/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     U_clock/U_per/q_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     U_clock/U_per/q_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     U_clock/U_per/q_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U_clock/U_sec0/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U_clock/U_sec0/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U_clock/U_sec0/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U_clock/U_sec0/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     U_clock/hr/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     U_clock/hr/pb_debounced_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     U_clock/hr/pb_q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     U_clock/U_min0/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     U_clock/U_per/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     U_clock/U_per/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     U_clock/U_per/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     U_clock/U_per/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     U_clock/U_per/q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     U_clock/U_per/q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     U_clock/U_per/q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U_clock/U_sec0/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U_clock/U_sec0/q_reg[1]/C



