#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Feb 21 04:39:02 2018
# Process ID: 4410
# Current directory: /home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1
# Command line: vivado -log KC705_Gen2x8If128.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_Gen2x8If128.tcl -notrace
# Log file: /home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/KC705_Gen2x8If128.vdi
# Journal file: /home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source KC705_Gen2x8If128.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/PCIeGen2x8If128/ip/PCIeGen2x8If128/PCIeGen2x8If128.dcp' for cell 'PCIeGen2x8If128_i'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/c_strm/c_strm.dcp' for cell 'chnl_user_app/procUnitWrapper/c_strm'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/dst_stream/dst_stream.dcp' for cell 'chnl_user_app/procUnitWrapper/dst_strm'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/edge_strm/edge_strm.dcp' for cell 'chnl_user_app/procUnitWrapper/edge_strm'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/metadata_strm/metadata_strm.dcp' for cell 'chnl_user_app/procUnitWrapper/metadata_strm'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/node_in_strm/node_in_strm.dcp' for cell 'chnl_user_app/procUnitWrapper/node_in_strm'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/node_out_strm/node_out_strm.dcp' for cell 'chnl_user_app/procUnitWrapper/node_out_strm'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/procUnit/procUnit.dcp' for cell 'chnl_user_app/procUnitWrapper/procUnit'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/src_stream/src_stream.dcp' for cell 'chnl_user_app/procUnitWrapper/src_strm'
INFO: [Project 1-454] Reading design checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/wt_rom/wt_rom.dcp' for cell 'chnl_user_app/procUnitWrapper/wt_rom'
INFO: [Netlist 29-17] Analyzing 1518 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/node_out_strm/node_out_strm/node_out_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/node_out_strm/U0'
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/node_out_strm/node_out_strm/node_out_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/node_out_strm/U0'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/metadata_strm/metadata_strm/metadata_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/metadata_strm/U0'
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/metadata_strm/metadata_strm/metadata_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/metadata_strm/U0'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/PCIeGen2x8If128/ip/PCIeGen2x8If128/source/PCIeGen2x8If128-PCIE_X0Y0.xdc] for cell 'PCIeGen2x8If128_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/PCIeGen2x8If128/ip/PCIeGen2x8If128/source/PCIeGen2x8If128-PCIE_X0Y0.xdc:122]
INFO: [Timing 38-2] Deriving generated clocks [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/PCIeGen2x8If128/ip/PCIeGen2x8If128/source/PCIeGen2x8If128-PCIE_X0Y0.xdc:122]
create_generated_clock: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2013.762 ; gain = 575.656 ; free physical = 1123 ; free virtual = 7513
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/PCIeGen2x8If128/ip/PCIeGen2x8If128/source/PCIeGen2x8If128-PCIE_X0Y0.xdc] for cell 'PCIeGen2x8If128_i/inst'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/node_in_strm/node_in_strm/node_in_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/node_in_strm/U0'
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/node_in_strm/node_in_strm/node_in_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/node_in_strm/U0'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/edge_strm/edge_strm/edge_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/edge_strm/U0'
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/edge_strm/edge_strm/edge_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/edge_strm/U0'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/src_stream/src_stream/src_stream.xdc] for cell 'chnl_user_app/procUnitWrapper/src_strm/U0'
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/src_stream/src_stream/src_stream.xdc] for cell 'chnl_user_app/procUnitWrapper/src_strm/U0'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/dst_stream/dst_stream/dst_stream.xdc] for cell 'chnl_user_app/procUnitWrapper/dst_strm/U0'
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/dst_stream/dst_stream/dst_stream.xdc] for cell 'chnl_user_app/procUnitWrapper/dst_strm/U0'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/c_strm/c_strm/c_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/c_strm/U0'
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/c_strm/c_strm/c_strm.xdc] for cell 'chnl_user_app/procUnitWrapper/c_strm/U0'
Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[0]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[1]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[2]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[3]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[4]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[5]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[6]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[7]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[8]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[9]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[10]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[11]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[12]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[13]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[14]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[15]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[16]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[17]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[18]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[19]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[20]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[21]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[22]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[23]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[24]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[25]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[26]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[27]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[28]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[29]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[30]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[31]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[32]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[33]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[34]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[35]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[36]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[37]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[38]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[39]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[40]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[41]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[42]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[43]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[44]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[45]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[46]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[47]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[48]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[49]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[50]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[51]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[52]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[53]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[54]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[55]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[56]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[57]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[58]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[59]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[60]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[61]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[62]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/monitor_counter[63]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[0]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[1]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[2]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[3]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[4]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[5]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[6]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[7]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[8]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[9]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[10]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[11]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[12]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[13]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[14]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[15]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[16]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[17]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[18]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[19]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[20]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[21]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[22]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[23]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[24]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[25]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[26]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[27]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[28]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[29]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[30]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[31]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[32]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[33]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[34]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'chnl_user_app/perf_measure/msg_mon/clk_counter[35]'. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc:120]
Finished Parsing XDC File [/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/constrs_1/imports/constr/KC705_Gen2x8If128.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/node_out_strm/node_out_strm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/metadata_strm/metadata_strm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/PCIeGen2x8If128/ip/PCIeGen2x8If128/PCIeGen2x8If128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/node_in_strm/node_in_strm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/wt_rom/wt_rom.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/edge_strm/edge_strm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/src_stream/src_stream.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/dst_stream/dst_stream.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/c_strm/c_strm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.srcs/sources_1/ip/procUnit/procUnit.dcp'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'PCIeGen2x8If128_i/inst/inst/phy_lnk_up_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'PCIeGen2x8If128_i/inst/inst/phy_lnk_up_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'PCIeGen2x8If128_i/inst/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'PCIeGen2x8If128_i/inst/inst/pl_received_hot_rst_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 45 instances

link_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 2016.766 ; gain = 1003.805 ; free physical = 1180 ; free virtual = 7497
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2056.785 ; gain = 32.020 ; free physical = 1179 ; free virtual = 7497
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hls/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:2.0", from Vivado IP cache entry "81f2fb964943cdc6".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "a327cf8c944f3f01".
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2076.781 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7466
Phase 1 Generate And Synthesize Debug Cores | Checksum: 9ff1d849

Time (s): cpu = 00:02:04 ; elapsed = 00:02:04 . Memory (MB): peak = 2076.781 ; gain = 19.996 ; free physical = 1221 ; free virtual = 7466
Implement Debug Cores | Checksum: 11241d72d
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 19 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 10716ea3d

Time (s): cpu = 00:02:22 ; elapsed = 00:02:18 . Memory (MB): peak = 2124.781 ; gain = 67.996 ; free physical = 1179 ; free virtual = 7424

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 17 load pin(s).
INFO: [Opt 31-10] Eliminated 3160 cells.
Phase 3 Constant propagation | Checksum: 14c0ffcb5

Time (s): cpu = 00:02:34 ; elapsed = 00:02:31 . Memory (MB): peak = 2124.781 ; gain = 67.996 ; free physical = 1178 ; free virtual = 7423

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 7153 unconnected nets.
INFO: [Opt 31-120] Instance chnl_user_app/procUnitWrapper/wt_rom (wt_rom) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-11] Eliminated 1964 unconnected cells.
Phase 4 Sweep | Checksum: 10efe3292

Time (s): cpu = 00:02:42 ; elapsed = 00:02:39 . Memory (MB): peak = 2124.781 ; gain = 67.996 ; free physical = 1178 ; free virtual = 7423

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: 1244106af

Time (s): cpu = 00:02:50 ; elapsed = 00:02:47 . Memory (MB): peak = 2124.781 ; gain = 67.996 ; free physical = 1177 ; free virtual = 7423

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2124.781 ; gain = 0.000 ; free physical = 1177 ; free virtual = 7423
Ending Logic Optimization Task | Checksum: 1244106af

Time (s): cpu = 00:02:51 ; elapsed = 00:02:47 . Memory (MB): peak = 2124.781 ; gain = 67.996 ; free physical = 1177 ; free virtual = 7423

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 144 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 60 Total Ports: 288
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 14a1bd52a

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 601 ; free virtual = 6852
Ending Power Optimization Task | Checksum: 14a1bd52a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 2794.039 ; gain = 669.258 ; free physical = 601 ; free virtual = 6852
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 100 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:56 ; elapsed = 00:03:26 . Memory (MB): peak = 2794.039 ; gain = 777.273 ; free physical = 601 ; free virtual = 6852
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 599 ; free virtual = 6852
INFO: [Common 17-1381] The checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/KC705_Gen2x8If128_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 589 ; free virtual = 6851
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/KC705_Gen2x8If128_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 581 ; free virtual = 6847
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[5] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[3][0]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[3][1]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[3][2]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[3][3]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/src_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/RSTRAMARSTRAM (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[10] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[6]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[10] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[6]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[11] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[7]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[11] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[7]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[12] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[8]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[12] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[8]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[4] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[0]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[4] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[0]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[5] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[1]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[5] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[1]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[6] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[2]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[6] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[2]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[7] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[3]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[7] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[3]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[8] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[4]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[8] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[4]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[9] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[5]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[9] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[5]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRBWRADDR[12] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[8]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRBWRADDR[12] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[8]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 582 ; free virtual = 6848
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 580 ; free virtual = 6847

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1__1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[2].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__3' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[2].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[3].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1__4' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[3].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[3].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__5' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[3].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1148aed2b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 576 ; free virtual = 6846

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 19515d4f3

Time (s): cpu = 00:03:05 ; elapsed = 00:01:27 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 572 ; free virtual = 6846

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 19515d4f3

Time (s): cpu = 00:03:05 ; elapsed = 00:01:27 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 572 ; free virtual = 6846
Phase 1 Placer Initialization | Checksum: 19515d4f3

Time (s): cpu = 00:03:06 ; elapsed = 00:01:27 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 572 ; free virtual = 6846

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 143089bf4

Time (s): cpu = 00:04:49 ; elapsed = 00:02:23 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 570 ; free virtual = 6845

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 143089bf4

Time (s): cpu = 00:04:50 ; elapsed = 00:02:24 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 570 ; free virtual = 6845

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 154d69c31

Time (s): cpu = 00:05:16 ; elapsed = 00:02:37 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 569 ; free virtual = 6845

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15814115c

Time (s): cpu = 00:05:17 ; elapsed = 00:02:38 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 569 ; free virtual = 6845

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 185b7c4ab

Time (s): cpu = 00:05:18 ; elapsed = 00:02:39 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 569 ; free virtual = 6845

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1770ac888

Time (s): cpu = 00:05:25 ; elapsed = 00:02:42 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 570 ; free virtual = 6846

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 14ab9250a

Time (s): cpu = 00:05:28 ; elapsed = 00:02:45 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 569 ; free virtual = 6845

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 18a6e90dd

Time (s): cpu = 00:05:56 ; elapsed = 00:03:12 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 568 ; free virtual = 6844

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 12d248f15

Time (s): cpu = 00:05:59 ; elapsed = 00:03:15 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 567 ; free virtual = 6844

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 19c08712e

Time (s): cpu = 00:06:01 ; elapsed = 00:03:16 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 567 ; free virtual = 6844

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 29356ecdf

Time (s): cpu = 00:06:15 ; elapsed = 00:03:22 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 567 ; free virtual = 6844
Phase 3 Detail Placement | Checksum: 29356ecdf

Time (s): cpu = 00:06:16 ; elapsed = 00:03:23 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 567 ; free virtual = 6844

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.243. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11b72066f

Time (s): cpu = 00:07:31 ; elapsed = 00:04:19 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 566 ; free virtual = 6844
Phase 4.1 Post Commit Optimization | Checksum: 11b72066f

Time (s): cpu = 00:07:32 ; elapsed = 00:04:20 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 566 ; free virtual = 6844

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11b72066f

Time (s): cpu = 00:07:33 ; elapsed = 00:04:21 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 566 ; free virtual = 6844

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11b72066f

Time (s): cpu = 00:07:34 ; elapsed = 00:04:22 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 566 ; free virtual = 6844

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ff177ee9

Time (s): cpu = 00:07:35 ; elapsed = 00:04:22 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 566 ; free virtual = 6844
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ff177ee9

Time (s): cpu = 00:07:35 ; elapsed = 00:04:23 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 566 ; free virtual = 6844
Ending Placer Task | Checksum: 736e5a96

Time (s): cpu = 00:07:35 ; elapsed = 00:04:23 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 566 ; free virtual = 6844
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 149 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:50 ; elapsed = 00:04:31 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 566 ; free virtual = 6844
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 503 ; free virtual = 6844
INFO: [Common 17-1381] The checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/KC705_Gen2x8If128_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 549 ; free virtual = 6843
report_io: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 547 ; free virtual = 6841
report_utilization: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 547 ; free virtual = 6841
report_control_sets: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 546 ; free virtual = 6841
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 29bada8b ConstDB: 0 ShapeSum: 49b3800b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b0a52ecc

Time (s): cpu = 00:01:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 491 ; free virtual = 6788

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b0a52ecc

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 491 ; free virtual = 6788

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b0a52ecc

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 490 ; free virtual = 6788

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b0a52ecc

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 490 ; free virtual = 6788
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f3cb64e0

Time (s): cpu = 00:01:56 ; elapsed = 00:00:59 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 488 ; free virtual = 6788
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.174 | TNS=-0.956 | WHS=-0.498 | THS=-2231.315|

Phase 2 Router Initialization | Checksum: 51006828

Time (s): cpu = 00:02:20 ; elapsed = 00:01:08 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 489 ; free virtual = 6788

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16fc58bd7

Time (s): cpu = 00:03:25 ; elapsed = 00:01:28 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 489 ; free virtual = 6788

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3470
 Number of Nodes with overlaps = 215
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: c3a09844

Time (s): cpu = 00:04:47 ; elapsed = 00:02:01 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 489 ; free virtual = 6788
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.135 | TNS=-0.840 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 18cc85e7f

Time (s): cpu = 00:04:51 ; elapsed = 00:02:03 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 489 ; free virtual = 6788

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1ccc39131

Time (s): cpu = 00:04:54 ; elapsed = 00:02:07 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 489 ; free virtual = 6788
Phase 4.1.2 GlobIterForTiming | Checksum: 148fa5f56

Time (s): cpu = 00:04:59 ; elapsed = 00:02:12 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 489 ; free virtual = 6788
Phase 4.1 Global Iteration 0 | Checksum: 148fa5f56

Time (s): cpu = 00:05:00 ; elapsed = 00:02:12 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 489 ; free virtual = 6788

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1c31a573d

Time (s): cpu = 00:05:58 ; elapsed = 00:03:03 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 576 ; free virtual = 6875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.065 | TNS=-0.126 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1aed7ef9e

Time (s): cpu = 00:06:01 ; elapsed = 00:03:05 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 576 ; free virtual = 6875

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: ee2f4974

Time (s): cpu = 00:06:04 ; elapsed = 00:03:08 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 576 ; free virtual = 6875
Phase 4.2.2 GlobIterForTiming | Checksum: 142d8e59c

Time (s): cpu = 00:06:07 ; elapsed = 00:03:11 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 576 ; free virtual = 6875
Phase 4.2 Global Iteration 1 | Checksum: 142d8e59c

Time (s): cpu = 00:06:07 ; elapsed = 00:03:11 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 576 ; free virtual = 6875

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 15a833c93

Time (s): cpu = 00:06:31 ; elapsed = 00:03:32 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 574 ; free virtual = 6873
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.084 | TNS=-0.227 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d6d3999b

Time (s): cpu = 00:06:31 ; elapsed = 00:03:32 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 574 ; free virtual = 6873
Phase 4 Rip-up And Reroute | Checksum: 1d6d3999b

Time (s): cpu = 00:06:31 ; elapsed = 00:03:32 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 574 ; free virtual = 6873

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bc1dee04

Time (s): cpu = 00:06:37 ; elapsed = 00:03:35 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 574 ; free virtual = 6873
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.052 | TNS=-0.100 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1ccdb6c81

Time (s): cpu = 00:06:41 ; elapsed = 00:03:37 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 564 ; free virtual = 6863

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ccdb6c81

Time (s): cpu = 00:06:41 ; elapsed = 00:03:37 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 564 ; free virtual = 6863
Phase 5 Delay and Skew Optimization | Checksum: 1ccdb6c81

Time (s): cpu = 00:06:41 ; elapsed = 00:03:37 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 564 ; free virtual = 6863

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 158614ed1

Time (s): cpu = 00:06:50 ; elapsed = 00:03:41 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 564 ; free virtual = 6863
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.049 | TNS=-0.052 | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d5764e20

Time (s): cpu = 00:06:50 ; elapsed = 00:03:41 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 564 ; free virtual = 6863
Phase 6 Post Hold Fix | Checksum: 1d5764e20

Time (s): cpu = 00:06:50 ; elapsed = 00:03:41 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 564 ; free virtual = 6863

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.77414 %
  Global Horizontal Routing Utilization  = 3.95866 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
Phase 7 Route finalize | Checksum: 14845f6c0

Time (s): cpu = 00:06:52 ; elapsed = 00:03:42 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 564 ; free virtual = 6863

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14845f6c0

Time (s): cpu = 00:06:52 ; elapsed = 00:03:42 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 564 ; free virtual = 6863

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y7/GTNORTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y1/GTNORTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y6/GTNORTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y5/GTNORTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y4/GTNORTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y3/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y0/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y2/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y1/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin PCIeGen2x8If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y0/GTREFCLK1
Phase 9 Depositing Routes | Checksum: 180160b3e

Time (s): cpu = 00:06:57 ; elapsed = 00:03:47 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 563 ; free virtual = 6863

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.049 | TNS=-0.052 | WHS=0.032  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 180160b3e

Time (s): cpu = 00:06:58 ; elapsed = 00:03:48 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 563 ; free virtual = 6863
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:05 ; elapsed = 00:03:50 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 563 ; free virtual = 6863

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 150 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:20 ; elapsed = 00:03:58 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 563 ; free virtual = 6862
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 482 ; free virtual = 6861
INFO: [Common 17-1381] The checkpoint '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/KC705_Gen2x8If128_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 541 ; free virtual = 6862
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/KC705_Gen2x8If128_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 2794.039 ; gain = 0.000 ; free physical = 524 ; free virtual = 6845
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/KC705_Gen2x8If128_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:01:01 ; elapsed = 00:00:24 . Memory (MB): peak = 2859.879 ; gain = 65.840 ; free physical = 381 ; free virtual = 6703
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2893.551 ; gain = 33.672 ; free physical = 344 ; free virtual = 6669
Command: report_power -file KC705_Gen2x8If128_power_routed.rpt -pb KC705_Gen2x8If128_power_summary_routed.pb -rpx KC705_Gen2x8If128_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
119 Infos, 151 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2972.957 ; gain = 79.406 ; free physical = 273 ; free virtual = 6608
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2972.957 ; gain = 0.000 ; free physical = 272 ; free virtual = 6608
Command: write_bitstream -force -no_partial_bitfile KC705_Gen2x8If128.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPREG-4) DSP48E1_PregDynOpmodeZmuxP: - The DSP48E1 cell chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_reg is a gated clock net sourced by a combinational pin riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1/O, cell riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_reg is a gated clock net sourced by a combinational pin riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__0/O, cell riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_reg is a gated clock net sourced by a combinational pin riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1__1/O, cell riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_reg is a gated clock net sourced by a combinational pin riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__2/O, cell riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net riffa/riffa_inst/channels[2].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_reg is a gated clock net sourced by a combinational pin riffa/riffa_inst/channels[2].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__3/O, cell riffa/riffa_inst/channels[2].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net riffa/riffa_inst/channels[3].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_reg is a gated clock net sourced by a combinational pin riffa/riffa_inst/channels[3].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1__4/O, cell riffa/riffa_inst/channels[3].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net riffa/riffa_inst/channels[3].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_reg is a gated clock net sourced by a combinational pin riffa/riffa_inst/channels[3].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__5/O, cell riffa/riffa_inst/channels[3].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}

WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__0 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}

WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1__1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}

WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__2 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}

WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT riffa/riffa_inst/channels[2].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__3 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    riffa/riffa_inst/channels[2].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}

WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT riffa/riffa_inst/channels[3].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1__4 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    riffa/riffa_inst/channels[3].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}

WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT riffa/riffa_inst/channels[3].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_1__5 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    riffa/riffa_inst/channels[3].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}

WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[5] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[3][0]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[3][1]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[3][2]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[3][3]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (chnl_user_app/procUnitWrapper/src_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/RSTRAMARSTRAM (net: chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]) which is driven by a register (chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[10] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[6]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[10] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[6]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[11] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[7]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[11] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[7]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[12] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[8]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[12] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[8]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[4] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[0]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[4] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[0]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[5] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[1]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[5] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[1]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[6] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[2]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[6] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[2]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[7] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[3]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[7] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[3]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[8] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[4]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[8] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[4]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[9] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[5]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRARDADDR[9] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[5]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRBWRADDR[12] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[8]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg has an input control pin chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/ram_reg/ADDRBWRADDR[12] (net: chnl_user_app/procUnitWrapper/procUnit/inst/node_out_bram_U/top_node_out_bram_ram_U/node_out_bram_address0[8]) which is driven by a register (chnl_user_app/procUnitWrapper/procUnit/inst/ap_CS_fsm_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 117 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/RUNTEST, dbg_hub/inst/TCK, dbg_hub/inst/TMS, dbg_hub/inst/UPDATE_temp_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, chnl_user_app/procUnitWrapper/node_out_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, chnl_user_app/procUnitWrapper/c_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, chnl_user_app/procUnitWrapper/node_in_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, chnl_user_app/procUnitWrapper/edge_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, chnl_user_app/procUnitWrapper/src_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, chnl_user_app/procUnitWrapper/metadata_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, chnl_user_app/procUnitWrapper/dst_strm/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1] (the first 15 of 77 listed).
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - chnl_user_app/procUnitWrapper/procUnit/inst/top_fadd_32ns_32nbkb_U1/top_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 65 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./KC705_Gen2x8If128.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/yuzou/gcn_fpga_exp1/gcn_fpga_hw/gcn_fpga_hw.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Feb 21 04:55:39 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 216 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:51 ; elapsed = 00:01:41 . Memory (MB): peak = 3441.508 ; gain = 468.551 ; free physical = 141 ; free virtual = 6122
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file KC705_Gen2x8If128.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Feb 21 04:55:39 2018...
