set default_proj_name "default_project_name"
if { [llength $argv] == 0} {
    set proj_name $default_proj_name
} elseif { [llength $argv] == 1 } {
    set proj_name [lindex $argv 0]
} else {
    puts "wrong number of tclargs."
    exit 1
}

puts "Creating a project \"${proj_name}\""

set root_dir [pwd]
set proj_dir $root_dir/$proj_name
set src_dir $root_dir/../hdl
set ip_dir $root_dir/../ip
set ip_repo $root_dir/../iprepo
set constraints_dir $root_dir/../constraints

#Check if iprepo is available
if { [file isdirectory $ip_repo] } {
	set lib_dir "$ip_repo"
} else {
	puts "iprepo directory could not be found."
	exit 1
}
# Create project
create_project -force $proj_name $proj_dir

# Set project properties
set obj [get_projects $proj_name]
set_property part {${FPGA_PART}} $obj
set_property "target_language" "Verilog" $obj

set_property IP_REPO_PATHS $lib_dir [current_fileset]
update_ip_catalog

# Add sources
add_files $src_dir/common
add_files -norecurse $src_dir/${FPGA_FAMILY}
add_files $src_dir/${FPGA_FAMILY}/${DEVICE_NAME}
set_property top tcp_ip_top [current_fileset]

add_files $ip_dir/SmartCamCtl.dcp
add_files -fileset constrs_1 $constraints_dir/${DEVICE_NAME}.xdc

#create ip directory
file mkdir $ip_dir/${DEVICE_NAME}

set device_ip_dir $ip_dir/${DEVICE_NAME}


#Create IPs

#Network interface
source ${CMAKE_SOURCE_DIR}/scripts/network_${FPGA_FAMILY}.tcl

#AXI Infrastructure: FIFOs, Register slices, Interconnect
source ${CMAKE_SOURCE_DIR}/scripts/axi_infrastructure.tcl

#Network stack
source ${CMAKE_SOURCE_DIR}/scripts/network_stack.tcl

#VIOs
source ${CMAKE_SOURCE_DIR}/scripts/common.tcl

#Memory interface
source ${CMAKE_SOURCE_DIR}/scripts/dram_${FPGA_FAMILY}.tcl


#start_gui
