Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon May 06 21:06:46 2019
| Host         : DESKTOP-SF94RGQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2 -file C:/Users/yc/Desktop/cpu417/time_report.txt
| Design       : sccomp_dataflow
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: sccpu/pc1/data_reg[10]/C (HIGH)

sccpu/InstructionDecoder1/M2_reg[0]/G
sccpu/InstructionDecoder1/M2_reg[2]/G
sccpu/InstructionDecoder1/M3_reg[0]/G
sccpu/InstructionDecoder1/M3_reg[1]/G
sccpu/InstructionDecoder1/M4_reg/G
sccpu/InstructionDecoder1/M5_reg[0]/G
sccpu/InstructionDecoder1/M5_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[0]/G
sccpu/InstructionDecoder1/aluc_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[2]/G
sccpu/InstructionDecoder1/aluc_reg[3]/G

 There are 11 register/latch pins with no clock driven by root clock pin: sccpu/pc1/data_reg[11]/C (HIGH)

sccpu/InstructionDecoder1/M2_reg[0]/G
sccpu/InstructionDecoder1/M2_reg[2]/G
sccpu/InstructionDecoder1/M3_reg[0]/G
sccpu/InstructionDecoder1/M3_reg[1]/G
sccpu/InstructionDecoder1/M4_reg/G
sccpu/InstructionDecoder1/M5_reg[0]/G
sccpu/InstructionDecoder1/M5_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[0]/G
sccpu/InstructionDecoder1/aluc_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[2]/G
sccpu/InstructionDecoder1/aluc_reg[3]/G

 There are 11 register/latch pins with no clock driven by root clock pin: sccpu/pc1/data_reg[12]/C (HIGH)

sccpu/InstructionDecoder1/M2_reg[0]/G
sccpu/InstructionDecoder1/M2_reg[2]/G
sccpu/InstructionDecoder1/M3_reg[0]/G
sccpu/InstructionDecoder1/M3_reg[1]/G
sccpu/InstructionDecoder1/M4_reg/G
sccpu/InstructionDecoder1/M5_reg[0]/G
sccpu/InstructionDecoder1/M5_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[0]/G
sccpu/InstructionDecoder1/aluc_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[2]/G
sccpu/InstructionDecoder1/aluc_reg[3]/G

 There are 11 register/latch pins with no clock driven by root clock pin: sccpu/pc1/data_reg[2]/C (HIGH)

sccpu/InstructionDecoder1/M2_reg[0]/G
sccpu/InstructionDecoder1/M2_reg[2]/G
sccpu/InstructionDecoder1/M3_reg[0]/G
sccpu/InstructionDecoder1/M3_reg[1]/G
sccpu/InstructionDecoder1/M4_reg/G
sccpu/InstructionDecoder1/M5_reg[0]/G
sccpu/InstructionDecoder1/M5_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[0]/G
sccpu/InstructionDecoder1/aluc_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[2]/G
sccpu/InstructionDecoder1/aluc_reg[3]/G

 There are 11 register/latch pins with no clock driven by root clock pin: sccpu/pc1/data_reg[3]/C (HIGH)

sccpu/InstructionDecoder1/M2_reg[0]/G
sccpu/InstructionDecoder1/M2_reg[2]/G
sccpu/InstructionDecoder1/M3_reg[0]/G
sccpu/InstructionDecoder1/M3_reg[1]/G
sccpu/InstructionDecoder1/M4_reg/G
sccpu/InstructionDecoder1/M5_reg[0]/G
sccpu/InstructionDecoder1/M5_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[0]/G
sccpu/InstructionDecoder1/aluc_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[2]/G
sccpu/InstructionDecoder1/aluc_reg[3]/G

 There are 11 register/latch pins with no clock driven by root clock pin: sccpu/pc1/data_reg[4]/C (HIGH)

sccpu/InstructionDecoder1/M2_reg[0]/G
sccpu/InstructionDecoder1/M2_reg[2]/G
sccpu/InstructionDecoder1/M3_reg[0]/G
sccpu/InstructionDecoder1/M3_reg[1]/G
sccpu/InstructionDecoder1/M4_reg/G
sccpu/InstructionDecoder1/M5_reg[0]/G
sccpu/InstructionDecoder1/M5_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[0]/G
sccpu/InstructionDecoder1/aluc_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[2]/G
sccpu/InstructionDecoder1/aluc_reg[3]/G

 There are 11 register/latch pins with no clock driven by root clock pin: sccpu/pc1/data_reg[5]/C (HIGH)

sccpu/InstructionDecoder1/M2_reg[0]/G
sccpu/InstructionDecoder1/M2_reg[2]/G
sccpu/InstructionDecoder1/M3_reg[0]/G
sccpu/InstructionDecoder1/M3_reg[1]/G
sccpu/InstructionDecoder1/M4_reg/G
sccpu/InstructionDecoder1/M5_reg[0]/G
sccpu/InstructionDecoder1/M5_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[0]/G
sccpu/InstructionDecoder1/aluc_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[2]/G
sccpu/InstructionDecoder1/aluc_reg[3]/G

 There are 11 register/latch pins with no clock driven by root clock pin: sccpu/pc1/data_reg[6]/C (HIGH)

sccpu/InstructionDecoder1/M2_reg[0]/G
sccpu/InstructionDecoder1/M2_reg[2]/G
sccpu/InstructionDecoder1/M3_reg[0]/G
sccpu/InstructionDecoder1/M3_reg[1]/G
sccpu/InstructionDecoder1/M4_reg/G
sccpu/InstructionDecoder1/M5_reg[0]/G
sccpu/InstructionDecoder1/M5_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[0]/G
sccpu/InstructionDecoder1/aluc_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[2]/G
sccpu/InstructionDecoder1/aluc_reg[3]/G

 There are 11 register/latch pins with no clock driven by root clock pin: sccpu/pc1/data_reg[7]/C (HIGH)

sccpu/InstructionDecoder1/M2_reg[0]/G
sccpu/InstructionDecoder1/M2_reg[2]/G
sccpu/InstructionDecoder1/M3_reg[0]/G
sccpu/InstructionDecoder1/M3_reg[1]/G
sccpu/InstructionDecoder1/M4_reg/G
sccpu/InstructionDecoder1/M5_reg[0]/G
sccpu/InstructionDecoder1/M5_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[0]/G
sccpu/InstructionDecoder1/aluc_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[2]/G
sccpu/InstructionDecoder1/aluc_reg[3]/G

 There are 11 register/latch pins with no clock driven by root clock pin: sccpu/pc1/data_reg[8]/C (HIGH)

sccpu/InstructionDecoder1/M2_reg[0]/G
sccpu/InstructionDecoder1/M2_reg[2]/G
sccpu/InstructionDecoder1/M3_reg[0]/G
sccpu/InstructionDecoder1/M3_reg[1]/G
sccpu/InstructionDecoder1/M4_reg/G
sccpu/InstructionDecoder1/M5_reg[0]/G
sccpu/InstructionDecoder1/M5_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[0]/G
sccpu/InstructionDecoder1/aluc_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[2]/G
sccpu/InstructionDecoder1/aluc_reg[3]/G

 There are 11 register/latch pins with no clock driven by root clock pin: sccpu/pc1/data_reg[9]/C (HIGH)

sccpu/InstructionDecoder1/M2_reg[0]/G
sccpu/InstructionDecoder1/M2_reg[2]/G
sccpu/InstructionDecoder1/M3_reg[0]/G
sccpu/InstructionDecoder1/M3_reg[1]/G
sccpu/InstructionDecoder1/M4_reg/G
sccpu/InstructionDecoder1/M5_reg[0]/G
sccpu/InstructionDecoder1/M5_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[0]/G
sccpu/InstructionDecoder1/aluc_reg[1]/G
sccpu/InstructionDecoder1/aluc_reg[2]/G
sccpu/InstructionDecoder1/aluc_reg[3]/G


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

sccpu/InstructionDecoder1/M2_reg[0]/CLR
sccpu/InstructionDecoder1/M2_reg[0]/D
sccpu/InstructionDecoder1/M2_reg[2]/D
sccpu/InstructionDecoder1/M2_reg[2]/PRE
sccpu/InstructionDecoder1/M3_reg[0]/CLR
sccpu/InstructionDecoder1/M3_reg[0]/D
sccpu/InstructionDecoder1/M3_reg[1]/CLR
sccpu/InstructionDecoder1/M3_reg[1]/D
sccpu/InstructionDecoder1/M4_reg/CLR
sccpu/InstructionDecoder1/M4_reg/D
sccpu/InstructionDecoder1/M5_reg[0]/CLR
sccpu/InstructionDecoder1/M5_reg[0]/D
sccpu/InstructionDecoder1/M5_reg[1]/CLR
sccpu/InstructionDecoder1/M5_reg[1]/D
sccpu/InstructionDecoder1/aluc_reg[0]/CLR
sccpu/InstructionDecoder1/aluc_reg[0]/D
sccpu/InstructionDecoder1/aluc_reg[1]/CLR
sccpu/InstructionDecoder1/aluc_reg[1]/D
sccpu/InstructionDecoder1/aluc_reg[2]/CLR
sccpu/InstructionDecoder1/aluc_reg[2]/D
sccpu/InstructionDecoder1/aluc_reg[3]/CLR
sccpu/InstructionDecoder1/aluc_reg[3]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.244        0.000                      0                 8319        0.287        0.000                      0                 8319       48.750        0.000                       0                  1569  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            36.244        0.000                      0                 7263        0.287        0.000                      0                 7263       48.750        0.000                       0                  1569  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pin            clk_pin                 48.763        0.000                      0                 1056       50.358        0.000                      0                 1056  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       36.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dmem1/dram1/data_reg_0_255_0_0/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        13.636ns  (logic 2.833ns (20.776%)  route 10.803ns (79.224%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 52.965 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 f  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.664 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    55.396    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.520 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.252    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.376 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.041    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.165 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.707    sccpu/cpu_ref/spo[10]
                                                                      r  sccpu/cpu_ref/data[10]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.831 r  sccpu/cpu_ref/data[10]_i_10/O
                         net (fo=1, unplaced)         0.000    57.831    sccpu/cpu_ref/data[10]_i_10_n_0
                                                                      r  sccpu/cpu_ref/data_reg[10]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    58.078 r  sccpu/cpu_ref/data_reg[10]_i_4/O
                         net (fo=2, unplaced)         0.746    58.824    sccpu/cpu_ref/data_reg[10]_i_4_n_0
                                                                      r  sccpu/cpu_ref/array_reg[31][10]_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.298    59.122 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010    60.132    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    60.256 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989    61.245    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    61.369 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750    62.119    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    62.243 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732    62.975    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.099 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743    63.842    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    63.966 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430    64.396    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    64.520 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449    64.969    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    65.093 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437    65.530    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    65.654 r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/O
                         net (fo=177, unplaced)       0.947    66.601    Dmem1/dram1/data_reg_0_255_0_0/A0
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_0_0/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   102.174    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   102.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439   102.704    Dmem1/dram1/data_reg_0_255_0_0/WCLK
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_0_0/RAMS64E_A/CLK
                         clock pessimism              0.116   102.820    
                         clock uncertainty           -0.035   102.784    
                         RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060   102.844    Dmem1/dram1/data_reg_0_255_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        102.844    
                         arrival time                         -66.601    
  -------------------------------------------------------------------
                         slack                                 36.244    

Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dmem1/dram1/data_reg_0_255_0_0/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        13.636ns  (logic 2.833ns (20.776%)  route 10.803ns (79.224%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 52.965 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 f  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.664 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    55.396    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.520 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.252    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.376 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.041    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.165 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.707    sccpu/cpu_ref/spo[10]
                                                                      r  sccpu/cpu_ref/data[10]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.831 r  sccpu/cpu_ref/data[10]_i_10/O
                         net (fo=1, unplaced)         0.000    57.831    sccpu/cpu_ref/data[10]_i_10_n_0
                                                                      r  sccpu/cpu_ref/data_reg[10]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    58.078 r  sccpu/cpu_ref/data_reg[10]_i_4/O
                         net (fo=2, unplaced)         0.746    58.824    sccpu/cpu_ref/data_reg[10]_i_4_n_0
                                                                      r  sccpu/cpu_ref/array_reg[31][10]_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.298    59.122 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010    60.132    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    60.256 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989    61.245    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    61.369 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750    62.119    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    62.243 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732    62.975    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.099 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743    63.842    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    63.966 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430    64.396    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    64.520 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449    64.969    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    65.093 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437    65.530    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    65.654 r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/O
                         net (fo=177, unplaced)       0.947    66.601    Dmem1/dram1/data_reg_0_255_0_0/A0
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_0_0/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   102.174    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   102.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439   102.704    Dmem1/dram1/data_reg_0_255_0_0/WCLK
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_0_0/RAMS64E_B/CLK
                         clock pessimism              0.116   102.820    
                         clock uncertainty           -0.035   102.784    
                         RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060   102.844    Dmem1/dram1/data_reg_0_255_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                        102.844    
                         arrival time                         -66.601    
  -------------------------------------------------------------------
                         slack                                 36.244    

Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dmem1/dram1/data_reg_0_255_0_0/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        13.636ns  (logic 2.833ns (20.776%)  route 10.803ns (79.224%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 52.965 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 f  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.664 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    55.396    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.520 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.252    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.376 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.041    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.165 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.707    sccpu/cpu_ref/spo[10]
                                                                      r  sccpu/cpu_ref/data[10]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.831 r  sccpu/cpu_ref/data[10]_i_10/O
                         net (fo=1, unplaced)         0.000    57.831    sccpu/cpu_ref/data[10]_i_10_n_0
                                                                      r  sccpu/cpu_ref/data_reg[10]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    58.078 r  sccpu/cpu_ref/data_reg[10]_i_4/O
                         net (fo=2, unplaced)         0.746    58.824    sccpu/cpu_ref/data_reg[10]_i_4_n_0
                                                                      r  sccpu/cpu_ref/array_reg[31][10]_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.298    59.122 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010    60.132    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    60.256 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989    61.245    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    61.369 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750    62.119    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    62.243 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732    62.975    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.099 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743    63.842    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    63.966 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430    64.396    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    64.520 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449    64.969    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    65.093 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437    65.530    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    65.654 r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/O
                         net (fo=177, unplaced)       0.947    66.601    Dmem1/dram1/data_reg_0_255_0_0/A0
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_0_0/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   102.174    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   102.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439   102.704    Dmem1/dram1/data_reg_0_255_0_0/WCLK
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_0_0/RAMS64E_C/CLK
                         clock pessimism              0.116   102.820    
                         clock uncertainty           -0.035   102.784    
                         RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060   102.844    Dmem1/dram1/data_reg_0_255_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                        102.844    
                         arrival time                         -66.601    
  -------------------------------------------------------------------
                         slack                                 36.244    

Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dmem1/dram1/data_reg_0_255_0_0/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        13.636ns  (logic 2.833ns (20.776%)  route 10.803ns (79.224%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 52.965 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 f  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.664 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    55.396    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.520 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.252    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.376 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.041    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.165 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.707    sccpu/cpu_ref/spo[10]
                                                                      r  sccpu/cpu_ref/data[10]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.831 r  sccpu/cpu_ref/data[10]_i_10/O
                         net (fo=1, unplaced)         0.000    57.831    sccpu/cpu_ref/data[10]_i_10_n_0
                                                                      r  sccpu/cpu_ref/data_reg[10]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    58.078 r  sccpu/cpu_ref/data_reg[10]_i_4/O
                         net (fo=2, unplaced)         0.746    58.824    sccpu/cpu_ref/data_reg[10]_i_4_n_0
                                                                      r  sccpu/cpu_ref/array_reg[31][10]_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.298    59.122 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010    60.132    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    60.256 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989    61.245    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    61.369 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750    62.119    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    62.243 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732    62.975    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.099 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743    63.842    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    63.966 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430    64.396    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    64.520 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449    64.969    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    65.093 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437    65.530    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    65.654 r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/O
                         net (fo=177, unplaced)       0.947    66.601    Dmem1/dram1/data_reg_0_255_0_0/A0
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_0_0/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   102.174    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   102.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439   102.704    Dmem1/dram1/data_reg_0_255_0_0/WCLK
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_0_0/RAMS64E_D/CLK
                         clock pessimism              0.116   102.820    
                         clock uncertainty           -0.035   102.784    
                         RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060   102.844    Dmem1/dram1/data_reg_0_255_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                        102.844    
                         arrival time                         -66.601    
  -------------------------------------------------------------------
                         slack                                 36.244    

Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dmem1/dram1/data_reg_0_255_10_10/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        13.636ns  (logic 2.833ns (20.776%)  route 10.803ns (79.224%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 52.965 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 f  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.664 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    55.396    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.520 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.252    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.376 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.041    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.165 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.707    sccpu/cpu_ref/spo[10]
                                                                      r  sccpu/cpu_ref/data[10]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.831 r  sccpu/cpu_ref/data[10]_i_10/O
                         net (fo=1, unplaced)         0.000    57.831    sccpu/cpu_ref/data[10]_i_10_n_0
                                                                      r  sccpu/cpu_ref/data_reg[10]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    58.078 r  sccpu/cpu_ref/data_reg[10]_i_4/O
                         net (fo=2, unplaced)         0.746    58.824    sccpu/cpu_ref/data_reg[10]_i_4_n_0
                                                                      r  sccpu/cpu_ref/array_reg[31][10]_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.298    59.122 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010    60.132    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    60.256 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989    61.245    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    61.369 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750    62.119    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    62.243 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732    62.975    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.099 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743    63.842    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    63.966 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430    64.396    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    64.520 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449    64.969    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    65.093 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437    65.530    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    65.654 r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/O
                         net (fo=177, unplaced)       0.947    66.601    Dmem1/dram1/data_reg_0_255_10_10/A0
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_10_10/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   102.174    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   102.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439   102.704    Dmem1/dram1/data_reg_0_255_10_10/WCLK
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_10_10/RAMS64E_A/CLK
                         clock pessimism              0.116   102.820    
                         clock uncertainty           -0.035   102.784    
                         RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060   102.844    Dmem1/dram1/data_reg_0_255_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        102.844    
                         arrival time                         -66.601    
  -------------------------------------------------------------------
                         slack                                 36.244    

Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dmem1/dram1/data_reg_0_255_10_10/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        13.636ns  (logic 2.833ns (20.776%)  route 10.803ns (79.224%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 52.965 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 f  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.664 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    55.396    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.520 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.252    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.376 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.041    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.165 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.707    sccpu/cpu_ref/spo[10]
                                                                      r  sccpu/cpu_ref/data[10]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.831 r  sccpu/cpu_ref/data[10]_i_10/O
                         net (fo=1, unplaced)         0.000    57.831    sccpu/cpu_ref/data[10]_i_10_n_0
                                                                      r  sccpu/cpu_ref/data_reg[10]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    58.078 r  sccpu/cpu_ref/data_reg[10]_i_4/O
                         net (fo=2, unplaced)         0.746    58.824    sccpu/cpu_ref/data_reg[10]_i_4_n_0
                                                                      r  sccpu/cpu_ref/array_reg[31][10]_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.298    59.122 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010    60.132    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    60.256 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989    61.245    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    61.369 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750    62.119    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    62.243 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732    62.975    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.099 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743    63.842    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    63.966 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430    64.396    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    64.520 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449    64.969    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    65.093 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437    65.530    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    65.654 r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/O
                         net (fo=177, unplaced)       0.947    66.601    Dmem1/dram1/data_reg_0_255_10_10/A0
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_10_10/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   102.174    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   102.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439   102.704    Dmem1/dram1/data_reg_0_255_10_10/WCLK
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_10_10/RAMS64E_B/CLK
                         clock pessimism              0.116   102.820    
                         clock uncertainty           -0.035   102.784    
                         RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060   102.844    Dmem1/dram1/data_reg_0_255_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                        102.844    
                         arrival time                         -66.601    
  -------------------------------------------------------------------
                         slack                                 36.244    

Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dmem1/dram1/data_reg_0_255_10_10/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        13.636ns  (logic 2.833ns (20.776%)  route 10.803ns (79.224%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 52.965 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 f  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.664 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    55.396    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.520 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.252    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.376 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.041    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.165 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.707    sccpu/cpu_ref/spo[10]
                                                                      r  sccpu/cpu_ref/data[10]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.831 r  sccpu/cpu_ref/data[10]_i_10/O
                         net (fo=1, unplaced)         0.000    57.831    sccpu/cpu_ref/data[10]_i_10_n_0
                                                                      r  sccpu/cpu_ref/data_reg[10]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    58.078 r  sccpu/cpu_ref/data_reg[10]_i_4/O
                         net (fo=2, unplaced)         0.746    58.824    sccpu/cpu_ref/data_reg[10]_i_4_n_0
                                                                      r  sccpu/cpu_ref/array_reg[31][10]_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.298    59.122 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010    60.132    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    60.256 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989    61.245    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    61.369 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750    62.119    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    62.243 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732    62.975    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.099 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743    63.842    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    63.966 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430    64.396    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    64.520 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449    64.969    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    65.093 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437    65.530    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    65.654 r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/O
                         net (fo=177, unplaced)       0.947    66.601    Dmem1/dram1/data_reg_0_255_10_10/A0
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_10_10/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   102.174    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   102.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439   102.704    Dmem1/dram1/data_reg_0_255_10_10/WCLK
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_10_10/RAMS64E_C/CLK
                         clock pessimism              0.116   102.820    
                         clock uncertainty           -0.035   102.784    
                         RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060   102.844    Dmem1/dram1/data_reg_0_255_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                        102.844    
                         arrival time                         -66.601    
  -------------------------------------------------------------------
                         slack                                 36.244    

Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dmem1/dram1/data_reg_0_255_10_10/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        13.636ns  (logic 2.833ns (20.776%)  route 10.803ns (79.224%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 52.965 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 f  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.664 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    55.396    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.520 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.252    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.376 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.041    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.165 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.707    sccpu/cpu_ref/spo[10]
                                                                      r  sccpu/cpu_ref/data[10]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.831 r  sccpu/cpu_ref/data[10]_i_10/O
                         net (fo=1, unplaced)         0.000    57.831    sccpu/cpu_ref/data[10]_i_10_n_0
                                                                      r  sccpu/cpu_ref/data_reg[10]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    58.078 r  sccpu/cpu_ref/data_reg[10]_i_4/O
                         net (fo=2, unplaced)         0.746    58.824    sccpu/cpu_ref/data_reg[10]_i_4_n_0
                                                                      r  sccpu/cpu_ref/array_reg[31][10]_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.298    59.122 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010    60.132    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    60.256 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989    61.245    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    61.369 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750    62.119    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    62.243 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732    62.975    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.099 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743    63.842    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    63.966 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430    64.396    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    64.520 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449    64.969    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    65.093 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437    65.530    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    65.654 r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/O
                         net (fo=177, unplaced)       0.947    66.601    Dmem1/dram1/data_reg_0_255_10_10/A0
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_10_10/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   102.174    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   102.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439   102.704    Dmem1/dram1/data_reg_0_255_10_10/WCLK
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_10_10/RAMS64E_D/CLK
                         clock pessimism              0.116   102.820    
                         clock uncertainty           -0.035   102.784    
                         RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060   102.844    Dmem1/dram1/data_reg_0_255_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                        102.844    
                         arrival time                         -66.601    
  -------------------------------------------------------------------
                         slack                                 36.244    

Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dmem1/dram1/data_reg_0_255_11_11/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        13.636ns  (logic 2.833ns (20.776%)  route 10.803ns (79.224%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 52.965 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 f  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.664 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    55.396    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.520 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.252    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.376 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.041    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.165 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.707    sccpu/cpu_ref/spo[10]
                                                                      r  sccpu/cpu_ref/data[10]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.831 r  sccpu/cpu_ref/data[10]_i_10/O
                         net (fo=1, unplaced)         0.000    57.831    sccpu/cpu_ref/data[10]_i_10_n_0
                                                                      r  sccpu/cpu_ref/data_reg[10]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    58.078 r  sccpu/cpu_ref/data_reg[10]_i_4/O
                         net (fo=2, unplaced)         0.746    58.824    sccpu/cpu_ref/data_reg[10]_i_4_n_0
                                                                      r  sccpu/cpu_ref/array_reg[31][10]_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.298    59.122 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010    60.132    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    60.256 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989    61.245    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    61.369 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750    62.119    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    62.243 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732    62.975    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.099 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743    63.842    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    63.966 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430    64.396    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    64.520 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449    64.969    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    65.093 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437    65.530    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    65.654 r  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/O
                         net (fo=176, unplaced)       0.947    66.601    Dmem1/dram1/data_reg_0_255_11_11/A0
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_11_11/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   102.174    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   102.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439   102.704    Dmem1/dram1/data_reg_0_255_11_11/WCLK
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_11_11/RAMS64E_A/CLK
                         clock pessimism              0.116   102.820    
                         clock uncertainty           -0.035   102.784    
                         RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060   102.844    Dmem1/dram1/data_reg_0_255_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        102.844    
                         arrival time                         -66.601    
  -------------------------------------------------------------------
                         slack                                 36.244    

Slack (MET) :             36.244ns  (required time - arrival time)
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Dmem1/dram1/data_reg_0_255_11_11/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        13.636ns  (logic 2.833ns (20.776%)  route 10.803ns (79.224%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 52.965 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 f  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.664 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    55.396    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.520 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.252    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.376 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.041    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.165 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.707    sccpu/cpu_ref/spo[10]
                                                                      r  sccpu/cpu_ref/data[10]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.831 r  sccpu/cpu_ref/data[10]_i_10/O
                         net (fo=1, unplaced)         0.000    57.831    sccpu/cpu_ref/data[10]_i_10_n_0
                                                                      r  sccpu/cpu_ref/data_reg[10]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    58.078 r  sccpu/cpu_ref/data_reg[10]_i_4/O
                         net (fo=2, unplaced)         0.746    58.824    sccpu/cpu_ref/data_reg[10]_i_4_n_0
                                                                      r  sccpu/cpu_ref/array_reg[31][10]_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.298    59.122 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010    60.132    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    60.256 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989    61.245    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    61.369 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750    62.119    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    62.243 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732    62.975    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.099 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743    63.842    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    63.966 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430    64.396    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    64.520 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449    64.969    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    65.093 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437    65.530    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    65.654 r  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/O
                         net (fo=176, unplaced)       0.947    66.601    Dmem1/dram1/data_reg_0_255_11_11/A0
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_11_11/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF                                         r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   102.174    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   102.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439   102.704    Dmem1/dram1/data_reg_0_255_11_11/WCLK
                         RAMS64E                                      r  Dmem1/dram1/data_reg_0_255_11_11/RAMS64E_B/CLK
                         clock pessimism              0.116   102.820    
                         clock uncertainty           -0.035   102.784    
                         RAMS64E (Setup_rams64e_CLK_ADR0)
                                                      0.060   102.844    Dmem1/dram1/data_reg_0_255_11_11/RAMS64E_B
  -------------------------------------------------------------------
                         required time                        102.844    
                         arrival time                         -66.601    
  -------------------------------------------------------------------
                         slack                                 36.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 sccpu/pc1/data_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc1/data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.538ns  (logic 0.250ns (46.441%)  route 0.288ns (53.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.880 r  sccpu/pc1/data_reg[0]/Q
                         net (fo=3, unplaced)         0.288    51.168    sccpu/cpu_ref/pc_OBUF[0]
                                                                      r  sccpu/cpu_ref/data[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    51.266 r  sccpu/cpu_ref/data[0]_i_1/O
                         net (fo=1, unplaced)         0.000    51.266    sccpu/pc1/data_reg[2]_0[0]
                         FDCE                                         r  sccpu/pc1/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDCE (Hold_fdce_C_D)         0.106    50.979    sccpu/pc1/data_reg[0]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.266    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 sccpu/pc1/data_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.597ns  (logic 0.250ns (41.853%)  route 0.347ns (58.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.880 r  sccpu/pc1/data_reg[0]/Q
                         net (fo=3, unplaced)         0.347    51.227    sccpu/InstructionDecoder1/pc_OBUF[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098    51.325 r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/O
                         net (fo=32, unplaced)        0.000    51.325    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDCE (Hold_fdce_C_D)         0.106    50.979    sccpu/cpu_ref/array_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.325    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 sccpu/pc1/data_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[10][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.597ns  (logic 0.250ns (41.853%)  route 0.347ns (58.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.880 r  sccpu/pc1/data_reg[0]/Q
                         net (fo=3, unplaced)         0.347    51.227    sccpu/InstructionDecoder1/pc_OBUF[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098    51.325 r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/O
                         net (fo=32, unplaced)        0.000    51.325    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[10][0]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDCE (Hold_fdce_C_D)         0.106    50.979    sccpu/cpu_ref/array_reg_reg[10][0]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.325    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 sccpu/pc1/data_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[11][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.597ns  (logic 0.250ns (41.853%)  route 0.347ns (58.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.880 r  sccpu/pc1/data_reg[0]/Q
                         net (fo=3, unplaced)         0.347    51.227    sccpu/InstructionDecoder1/pc_OBUF[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098    51.325 r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/O
                         net (fo=32, unplaced)        0.000    51.325    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[11][0]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDCE (Hold_fdce_C_D)         0.106    50.979    sccpu/cpu_ref/array_reg_reg[11][0]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.325    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 sccpu/pc1/data_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[12][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.597ns  (logic 0.250ns (41.853%)  route 0.347ns (58.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.880 r  sccpu/pc1/data_reg[0]/Q
                         net (fo=3, unplaced)         0.347    51.227    sccpu/InstructionDecoder1/pc_OBUF[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098    51.325 r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/O
                         net (fo=32, unplaced)        0.000    51.325    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[12][0]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDCE (Hold_fdce_C_D)         0.106    50.979    sccpu/cpu_ref/array_reg_reg[12][0]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.325    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 sccpu/pc1/data_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[13][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.597ns  (logic 0.250ns (41.853%)  route 0.347ns (58.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.880 r  sccpu/pc1/data_reg[0]/Q
                         net (fo=3, unplaced)         0.347    51.227    sccpu/InstructionDecoder1/pc_OBUF[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098    51.325 r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/O
                         net (fo=32, unplaced)        0.000    51.325    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[13][0]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDCE (Hold_fdce_C_D)         0.106    50.979    sccpu/cpu_ref/array_reg_reg[13][0]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.325    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 sccpu/pc1/data_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[14][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.597ns  (logic 0.250ns (41.853%)  route 0.347ns (58.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.880 r  sccpu/pc1/data_reg[0]/Q
                         net (fo=3, unplaced)         0.347    51.227    sccpu/InstructionDecoder1/pc_OBUF[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098    51.325 r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/O
                         net (fo=32, unplaced)        0.000    51.325    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[14][0]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDCE (Hold_fdce_C_D)         0.106    50.979    sccpu/cpu_ref/array_reg_reg[14][0]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.325    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 sccpu/pc1/data_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[15][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.597ns  (logic 0.250ns (41.853%)  route 0.347ns (58.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.880 r  sccpu/pc1/data_reg[0]/Q
                         net (fo=3, unplaced)         0.347    51.227    sccpu/InstructionDecoder1/pc_OBUF[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098    51.325 r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/O
                         net (fo=32, unplaced)        0.000    51.325    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[15][0]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDCE (Hold_fdce_C_D)         0.106    50.979    sccpu/cpu_ref/array_reg_reg[15][0]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.325    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 sccpu/pc1/data_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[16][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.597ns  (logic 0.250ns (41.853%)  route 0.347ns (58.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.880 r  sccpu/pc1/data_reg[0]/Q
                         net (fo=3, unplaced)         0.347    51.227    sccpu/InstructionDecoder1/pc_OBUF[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098    51.325 r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/O
                         net (fo=32, unplaced)        0.000    51.325    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[16][0]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDCE (Hold_fdce_C_D)         0.106    50.979    sccpu/cpu_ref/array_reg_reg[16][0]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.325    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 sccpu/pc1/data_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[17][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.597ns  (logic 0.250ns (41.853%)  route 0.347ns (58.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.880 r  sccpu/pc1/data_reg[0]/Q
                         net (fo=3, unplaced)         0.347    51.227    sccpu/InstructionDecoder1/pc_OBUF[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.098    51.325 r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/O
                         net (fo=32, unplaced)        0.000    51.325    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[17][0]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDCE (Hold_fdce_C_D)         0.106    50.979    sccpu/cpu_ref/array_reg_reg[17][0]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.325    
  -------------------------------------------------------------------
                         slack                                  0.346    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845               clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[12][16]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[12][17]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[12][18]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[12][19]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[12][1]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[12][20]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[12][21]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[12][22]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[12][23]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_0_255_27_27/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_0_255_27_27/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_0_255_28_28/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_0_255_28_28/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_0_255_28_28/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_0_255_28_28/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_256_511_17_17/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_256_511_18_18/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_256_511_18_18/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_256_511_18_18/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_0_255_27_27/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_0_255_27_27/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_0_255_28_28/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_0_255_28_28/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_0_255_28_28/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_0_255_28_28/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_256_511_17_17/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_256_511_18_18/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_256_511_18_18/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750               Dmem1/dram1/data_reg_256_511_18_18/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       48.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       50.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.763ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc1/data_reg[22]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 50.728 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.356     1.789    sccpu/pc1/AR[0]
                         FDPE                                         f  sccpu/pc1/data_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/pc1/CLK
                         FDPE                                         r  sccpu/pc1/data_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.728    
                         clock uncertainty           -0.035    50.693    
                         FDPE (Recov_fdpe_C_PRE)     -0.141    50.552    sccpu/pc1/data_reg[22]
  -------------------------------------------------------------------
                         required time                         50.552    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 48.763    

Slack (MET) :             48.789ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 50.728 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.728    
                         clock uncertainty           -0.035    50.693    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.578    sccpu/cpu_ref/array_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         50.578    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 48.789    

Slack (MET) :             48.789ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 50.728 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][10]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.728    
                         clock uncertainty           -0.035    50.693    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.578    sccpu/cpu_ref/array_reg_reg[0][10]
  -------------------------------------------------------------------
                         required time                         50.578    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 48.789    

Slack (MET) :             48.789ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][11]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 50.728 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][11]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.728    
                         clock uncertainty           -0.035    50.693    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.578    sccpu/cpu_ref/array_reg_reg[0][11]
  -------------------------------------------------------------------
                         required time                         50.578    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 48.789    

Slack (MET) :             48.789ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][12]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 50.728 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][12]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.728    
                         clock uncertainty           -0.035    50.693    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.578    sccpu/cpu_ref/array_reg_reg[0][12]
  -------------------------------------------------------------------
                         required time                         50.578    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 48.789    

Slack (MET) :             48.789ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][13]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 50.728 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][13]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.728    
                         clock uncertainty           -0.035    50.693    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.578    sccpu/cpu_ref/array_reg_reg[0][13]
  -------------------------------------------------------------------
                         required time                         50.578    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 48.789    

Slack (MET) :             48.789ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][14]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 50.728 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][14]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.728    
                         clock uncertainty           -0.035    50.693    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.578    sccpu/cpu_ref/array_reg_reg[0][14]
  -------------------------------------------------------------------
                         required time                         50.578    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 48.789    

Slack (MET) :             48.789ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][15]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 50.728 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][15]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.728    
                         clock uncertainty           -0.035    50.693    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.578    sccpu/cpu_ref/array_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                         50.578    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 48.789    

Slack (MET) :             48.789ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][16]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 50.728 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][16]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.728    
                         clock uncertainty           -0.035    50.693    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.578    sccpu/cpu_ref/array_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                         50.578    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 48.789    

Slack (MET) :             48.789ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][17]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.432ns (54.818%)  route 0.356ns (45.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 50.728 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.432     1.432 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.356     1.789    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.114    50.728    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][17]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.728    
                         clock uncertainty           -0.035    50.693    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.578    sccpu/cpu_ref/array_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                         50.578    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 48.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.358ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_pin fall@50.000ns - clk_pin rise@100.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 52.965 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)  100.000   100.000 r  
                         input delay                  1.000   101.000    
    N17                                               0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406   102.406 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.763   103.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.965    
                         clock uncertainty            0.035    53.000    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.811    sccpu/cpu_ref/array_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                        -52.811    
                         arrival time                         103.169    
  -------------------------------------------------------------------
                         slack                                 50.358    

Slack (MET) :             50.358ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][10]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_pin fall@50.000ns - clk_pin rise@100.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 52.965 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)  100.000   100.000 r  
                         input delay                  1.000   101.000    
    N17                                               0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406   102.406 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.763   103.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][10]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.965    
                         clock uncertainty            0.035    53.000    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.811    sccpu/cpu_ref/array_reg_reg[0][10]
  -------------------------------------------------------------------
                         required time                        -52.811    
                         arrival time                         103.169    
  -------------------------------------------------------------------
                         slack                                 50.358    

Slack (MET) :             50.358ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][11]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_pin fall@50.000ns - clk_pin rise@100.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 52.965 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)  100.000   100.000 r  
                         input delay                  1.000   101.000    
    N17                                               0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406   102.406 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.763   103.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][11]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.965    
                         clock uncertainty            0.035    53.000    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.811    sccpu/cpu_ref/array_reg_reg[0][11]
  -------------------------------------------------------------------
                         required time                        -52.811    
                         arrival time                         103.169    
  -------------------------------------------------------------------
                         slack                                 50.358    

Slack (MET) :             50.358ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][12]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_pin fall@50.000ns - clk_pin rise@100.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 52.965 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)  100.000   100.000 r  
                         input delay                  1.000   101.000    
    N17                                               0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406   102.406 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.763   103.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][12]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.965    
                         clock uncertainty            0.035    53.000    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.811    sccpu/cpu_ref/array_reg_reg[0][12]
  -------------------------------------------------------------------
                         required time                        -52.811    
                         arrival time                         103.169    
  -------------------------------------------------------------------
                         slack                                 50.358    

Slack (MET) :             50.358ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][13]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_pin fall@50.000ns - clk_pin rise@100.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 52.965 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)  100.000   100.000 r  
                         input delay                  1.000   101.000    
    N17                                               0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406   102.406 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.763   103.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][13]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.965    
                         clock uncertainty            0.035    53.000    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.811    sccpu/cpu_ref/array_reg_reg[0][13]
  -------------------------------------------------------------------
                         required time                        -52.811    
                         arrival time                         103.169    
  -------------------------------------------------------------------
                         slack                                 50.358    

Slack (MET) :             50.358ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][14]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_pin fall@50.000ns - clk_pin rise@100.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 52.965 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)  100.000   100.000 r  
                         input delay                  1.000   101.000    
    N17                                               0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406   102.406 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.763   103.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][14]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.965    
                         clock uncertainty            0.035    53.000    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.811    sccpu/cpu_ref/array_reg_reg[0][14]
  -------------------------------------------------------------------
                         required time                        -52.811    
                         arrival time                         103.169    
  -------------------------------------------------------------------
                         slack                                 50.358    

Slack (MET) :             50.358ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][15]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_pin fall@50.000ns - clk_pin rise@100.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 52.965 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)  100.000   100.000 r  
                         input delay                  1.000   101.000    
    N17                                               0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406   102.406 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.763   103.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][15]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.965    
                         clock uncertainty            0.035    53.000    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.811    sccpu/cpu_ref/array_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                        -52.811    
                         arrival time                         103.169    
  -------------------------------------------------------------------
                         slack                                 50.358    

Slack (MET) :             50.358ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][16]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_pin fall@50.000ns - clk_pin rise@100.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 52.965 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)  100.000   100.000 r  
                         input delay                  1.000   101.000    
    N17                                               0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406   102.406 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.763   103.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][16]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.965    
                         clock uncertainty            0.035    53.000    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.811    sccpu/cpu_ref/array_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                        -52.811    
                         arrival time                         103.169    
  -------------------------------------------------------------------
                         slack                                 50.358    

Slack (MET) :             50.358ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][17]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_pin fall@50.000ns - clk_pin rise@100.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 52.965 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)  100.000   100.000 r  
                         input delay                  1.000   101.000    
    N17                                               0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406   102.406 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.763   103.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][17]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.965    
                         clock uncertainty            0.035    53.000    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.811    sccpu/cpu_ref/array_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                        -52.811    
                         arrival time                         103.169    
  -------------------------------------------------------------------
                         slack                                 50.358    

Slack (MET) :             50.358ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][18]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_pin fall@50.000ns - clk_pin rise@100.000ns)
  Data Path Delay:        2.169ns  (logic 1.406ns (64.828%)  route 0.763ns (35.172%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 52.965 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)  100.000   100.000 r  
                         input delay                  1.000   101.000    
    N17                                               0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.406   102.406 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.763   103.169    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][18]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.965    
                         clock uncertainty            0.035    53.000    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.811    sccpu/cpu_ref/array_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                        -52.811    
                         arrival time                         103.169    
  -------------------------------------------------------------------
                         slack                                 50.358    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/M2_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.471ns  (logic 1.520ns (23.489%)  route 4.951ns (76.511%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 f  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    54.640 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743    55.383    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.507 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.239    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.363 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.028    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.152 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=13, unplaced)        1.014    58.166    Imem1/spo[0]
                                                                      r  Imem1/M2_reg[2]_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    58.290 r  Imem1/M2_reg[2]_i_4/O
                         net (fo=1, unplaced)         0.449    58.739    Imem1/M2_reg[2]_i_4_n_0
                                                                      r  Imem1/M2_reg[2]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    58.863 r  Imem1/M2_reg[2]_i_3/O
                         net (fo=1, unplaced)         0.449    59.312    Imem1/M2_reg[2]_i_3_n_0
                                                                      r  Imem1/M2_reg[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    59.436 r  Imem1/M2_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000    59.436    sccpu/InstructionDecoder1/bbstub_spo[3][1]
                         LDPE                                         r  sccpu/InstructionDecoder1/M2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/aluc_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.440ns  (logic 1.512ns (23.478%)  route 4.928ns (76.522%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 r  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    54.640 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743    55.383    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.507 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.239    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.363 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.028    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.152 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=13, unplaced)        0.991    58.143    Imem1/spo[0]
                                                                      f  Imem1/aluc_reg[1]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    58.267 r  Imem1/aluc_reg[1]_i_3/O
                         net (fo=1, unplaced)         0.449    58.716    Imem1/aluc_reg[1]_i_3_n_0
                                                                      r  Imem1/aluc_reg[1]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    58.840 f  Imem1/aluc_reg[1]_i_2/O
                         net (fo=1, unplaced)         0.449    59.289    Imem1/aluc_reg[1]_i_2_n_0
                                                                      f  Imem1/aluc_reg[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.116    59.405 r  Imem1/aluc_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000    59.405    sccpu/InstructionDecoder1/bbstub_spo[2][1]
                         LDCE                                         r  sccpu/InstructionDecoder1/aluc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/M4_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.898ns  (logic 1.396ns (23.669%)  route 4.502ns (76.331%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 r  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    54.640 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743    55.383    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.507 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.239    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.363 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.028    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.152 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=13, unplaced)        1.014    58.166    Imem1/spo[0]
                                                                      f  Imem1/M4_reg_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    58.290 r  Imem1/M4_reg_i_2/O
                         net (fo=1, unplaced)         0.449    58.739    Imem1/M4_reg_i_2_n_0
                                                                      r  Imem1/M4_reg_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    58.863 r  Imem1/M4_reg_i_1/O
                         net (fo=1, unplaced)         0.000    58.863    sccpu/InstructionDecoder1/bbstub_spo[5]
                         LDCE                                         r  sccpu/InstructionDecoder1/M4_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/aluc_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.875ns  (logic 1.396ns (23.762%)  route 4.479ns (76.238%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 r  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    54.640 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743    55.383    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.507 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.239    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.363 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.028    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.152 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=13, unplaced)        0.991    58.143    Imem1/spo[0]
                                                                      f  Imem1/aluc_reg[2]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    58.267 r  Imem1/aluc_reg[2]_i_2/O
                         net (fo=1, unplaced)         0.449    58.716    Imem1/aluc_reg[2]_i_2_n_0
                                                                      r  Imem1/aluc_reg[2]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    58.840 r  Imem1/aluc_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000    58.840    sccpu/InstructionDecoder1/bbstub_spo[2][2]
                         LDCE                                         r  sccpu/InstructionDecoder1/aluc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/aluc_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.875ns  (logic 1.396ns (23.762%)  route 4.479ns (76.238%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 r  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    54.640 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743    55.383    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.507 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.239    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.363 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.028    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.152 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=13, unplaced)        0.991    58.143    Imem1/spo[0]
                                                                      f  Imem1/aluc_reg[3]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    58.267 r  Imem1/aluc_reg[3]_i_4/O
                         net (fo=1, unplaced)         0.449    58.716    Imem1/aluc_reg[3]_i_4_n_0
                                                                      r  Imem1/aluc_reg[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    58.840 r  Imem1/aluc_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000    58.840    sccpu/InstructionDecoder1/bbstub_spo[2][3]
                         LDCE                                         r  sccpu/InstructionDecoder1/aluc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc1/data_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/aluc_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.862ns  (logic 1.420ns (24.224%)  route 4.442ns (75.776%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 r  sccpu/pc1/data_reg[2]/Q
                         net (fo=423, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_29/I1
                         LUT4 (Prop_lut4_I1_O)        0.319    54.664 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_29/O
                         net (fo=3, unplaced)         0.750    55.414    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_29_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.538 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.665    56.203    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_5_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.327 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    56.992    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.116 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=13, unplaced)        1.014    58.130    Imem1/spo[5]
                                                                      r  Imem1/aluc_reg[0]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    58.254 r  Imem1/aluc_reg[0]_i_2/O
                         net (fo=1, unplaced)         0.449    58.703    Imem1/aluc_reg[0]_i_2_n_0
                                                                      r  Imem1/aluc_reg[0]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    58.827 r  Imem1/aluc_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000    58.827    sccpu/InstructionDecoder1/bbstub_spo[2][0]
                         LDCE                                         r  sccpu/InstructionDecoder1/aluc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/M3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.324ns  (logic 1.296ns (24.343%)  route 4.028ns (75.657%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 f  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_15/I1
                         LUT4 (Prop_lut4_I1_O)        0.319    54.664 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    55.396    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_15_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.520 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.252    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_5_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.376 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.041    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.165 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=19, unplaced)        1.000    58.165    Imem1/spo[29]
                                                                      r  Imem1/M3_reg[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    58.289 r  Imem1/M3_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000    58.289    sccpu/InstructionDecoder1/bbstub_spo[31][0]
                         LDCE                                         r  sccpu/InstructionDecoder1/M3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/M3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.115ns  (logic 1.296ns (25.337%)  route 3.819ns (74.663%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 r  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_15/I1
                         LUT4 (Prop_lut4_I1_O)        0.319    54.664 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    55.396    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_15_n_0
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.520 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.252    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_5_n_0
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.376 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.041    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.165 f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=19, unplaced)        0.791    57.956    Imem1/spo[29]
                                                                      f  Imem1/M3_reg[1]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    58.080 r  Imem1/M3_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000    58.080    sccpu/InstructionDecoder1/bbstub_spo[31][1]
                         LDCE                                         r  sccpu/InstructionDecoder1/M3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/M5_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.115ns  (logic 1.296ns (25.337%)  route 3.819ns (74.663%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 f  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_15/I1
                         LUT4 (Prop_lut4_I1_O)        0.319    54.664 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    55.396    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_15_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.520 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.252    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_5_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.376 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.041    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.165 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=19, unplaced)        0.791    57.956    Imem1/spo[29]
                                                                      r  Imem1/M5_reg[0]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    58.080 r  Imem1/M5_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000    58.080    sccpu/InstructionDecoder1/bbstub_spo[28]_0[0]
                         LDCE                                         r  sccpu/InstructionDecoder1/M5_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc1/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/M5_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.048ns  (logic 1.296ns (25.674%)  route 3.752ns (74.326%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    52.285    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    52.381 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.584    52.965    sccpu/pc1/CLK
                         FDCE                                         r  sccpu/pc1/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    53.446 f  sccpu/pc1/data_reg[12]/Q
                         net (fo=432, unplaced)       0.899    54.345    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_15/I1
                         LUT4 (Prop_lut4_I1_O)        0.319    54.664 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    55.396    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_15_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.520 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    56.252    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_5_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.376 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    57.041    Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
                                                                      r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    57.165 r  Imem1/imem1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=19, unplaced)        0.724    57.889    Imem1/spo[29]
                                                                      r  Imem1/M5_reg[1]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    58.013 r  Imem1/M5_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000    58.013    sccpu/InstructionDecoder1/bbstub_spo[28]_0[1]
                         LDCE                                         r  sccpu/InstructionDecoder1/M5_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/M2_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.244ns (41.935%)  route 0.338ns (58.065%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.338     1.583    sccpu/InstructionDecoder1/AR[0]
                         LDCE                                         f  sccpu/InstructionDecoder1/M2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/M2_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.244ns (41.935%)  route 0.338ns (58.065%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.338     1.583    sccpu/InstructionDecoder1/AR[0]
                         LDPE                                         f  sccpu/InstructionDecoder1/M2_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/M3_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.244ns (41.935%)  route 0.338ns (58.065%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.338     1.583    sccpu/InstructionDecoder1/AR[0]
                         LDCE                                         f  sccpu/InstructionDecoder1/M3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/M3_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.244ns (41.935%)  route 0.338ns (58.065%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.338     1.583    sccpu/InstructionDecoder1/AR[0]
                         LDCE                                         f  sccpu/InstructionDecoder1/M3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/M4_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.244ns (41.935%)  route 0.338ns (58.065%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.338     1.583    sccpu/InstructionDecoder1/AR[0]
                         LDCE                                         f  sccpu/InstructionDecoder1/M4_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/M5_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.244ns (41.935%)  route 0.338ns (58.065%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.338     1.583    sccpu/InstructionDecoder1/AR[0]
                         LDCE                                         f  sccpu/InstructionDecoder1/M5_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/M5_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.244ns (41.935%)  route 0.338ns (58.065%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.338     1.583    sccpu/InstructionDecoder1/AR[0]
                         LDCE                                         f  sccpu/InstructionDecoder1/M5_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/aluc_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.244ns (41.935%)  route 0.338ns (58.065%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.338     1.583    sccpu/InstructionDecoder1/AR[0]
                         LDCE                                         f  sccpu/InstructionDecoder1/aluc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/aluc_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.244ns (41.935%)  route 0.338ns (58.065%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.338     1.583    sccpu/InstructionDecoder1/AR[0]
                         LDCE                                         f  sccpu/InstructionDecoder1/aluc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/InstructionDecoder1/aluc_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.244ns (41.935%)  route 0.338ns (58.065%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=1071, unplaced)      0.338     1.583    sccpu/InstructionDecoder1/AR[0]
                         LDCE                                         f  sccpu/InstructionDecoder1/aluc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay          6688 Endpoints
Min Delay          6688 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M4_reg/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.482ns  (logic 2.784ns (24.247%)  route 8.698ns (75.753%))
  Logic Levels:           15  (LDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M4_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  sccpu/InstructionDecoder1/M4_reg/Q
                         net (fo=48, unplaced)        1.045     1.670    sccpu/cpu_ref/M4
                                                                      f  sccpu/cpu_ref/array_reg[31][10]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.794 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010     2.804    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.928 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989     3.917    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.041 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750     4.791    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.915 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732     5.647    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.771 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743     6.514    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.638 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430     7.068    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449     7.641    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437     8.202    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.326 r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/O
                         net (fo=177, unplaced)       0.947     9.273    Dmem1/dram1/data_reg_768_1023_0_0/A0
                                                                      r  Dmem1/dram1/data_reg_768_1023_0_0/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     9.528 r  Dmem1/dram1/data_reg_768_1023_0_0/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     9.528    Dmem1/dram1/data_reg_768_1023_0_0/OC
                                                                      r  Dmem1/dram1/data_reg_768_1023_0_0/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     9.775 r  Dmem1/dram1/data_reg_768_1023_0_0/F7.B/O
                         net (fo=1, unplaced)         0.000     9.775    Dmem1/dram1/data_reg_768_1023_0_0/O0
                                                                      r  Dmem1/dram1/data_reg_768_1023_0_0/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     9.873 r  Dmem1/dram1/data_reg_768_1023_0_0/F8/O
                         net (fo=1, unplaced)         0.717    10.590    Dmem1/dram1/data_reg_768_1023_0_0_n_0
                                                                      r  Dmem1/dram1/array_reg[31][0]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.319    10.909 r  Dmem1/dram1/array_reg[31][0]_i_2/O
                         net (fo=1, unplaced)         0.449    11.358    sccpu/InstructionDecoder1/data_out[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.482 r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/O
                         net (fo=32, unplaced)        0.000    11.482    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439    52.704    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M4_reg/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][10]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.482ns  (logic 2.784ns (24.247%)  route 8.698ns (75.753%))
  Logic Levels:           15  (LDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M4_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  sccpu/InstructionDecoder1/M4_reg/Q
                         net (fo=48, unplaced)        1.045     1.670    sccpu/cpu_ref/M4
                                                                      f  sccpu/cpu_ref/array_reg[31][10]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.794 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010     2.804    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.928 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989     3.917    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.041 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750     4.791    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.915 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732     5.647    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.771 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743     6.514    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.638 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430     7.068    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449     7.641    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437     8.202    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.326 r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_10/O
                         net (fo=177, unplaced)       0.947     9.273    Dmem1/dram1/data_reg_768_1023_10_10/A0
                                                                      r  Dmem1/dram1/data_reg_768_1023_10_10/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     9.528 r  Dmem1/dram1/data_reg_768_1023_10_10/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     9.528    Dmem1/dram1/data_reg_768_1023_10_10/OC
                                                                      r  Dmem1/dram1/data_reg_768_1023_10_10/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     9.775 r  Dmem1/dram1/data_reg_768_1023_10_10/F7.B/O
                         net (fo=1, unplaced)         0.000     9.775    Dmem1/dram1/data_reg_768_1023_10_10/O0
                                                                      r  Dmem1/dram1/data_reg_768_1023_10_10/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     9.873 r  Dmem1/dram1/data_reg_768_1023_10_10/F8/O
                         net (fo=1, unplaced)         0.717    10.590    Dmem1/dram1/data_reg_768_1023_10_10_n_0
                                                                      r  Dmem1/dram1/array_reg[31][10]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319    10.909 r  Dmem1/dram1/array_reg[31][10]_i_3/O
                         net (fo=1, unplaced)         0.449    11.358    sccpu/InstructionDecoder1/data_out[10]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][10]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.482 r  sccpu/InstructionDecoder1/array_reg[31][10]_i_1/O
                         net (fo=32, unplaced)        0.000    11.482    sccpu/cpu_ref/D[10]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439    52.704    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M4_reg/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][11]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.482ns  (logic 2.784ns (24.247%)  route 8.698ns (75.753%))
  Logic Levels:           15  (LDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M4_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  sccpu/InstructionDecoder1/M4_reg/Q
                         net (fo=48, unplaced)        1.045     1.670    sccpu/cpu_ref/M4
                                                                      f  sccpu/cpu_ref/array_reg[31][10]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.794 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010     2.804    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.928 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989     3.917    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.041 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750     4.791    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.915 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732     5.647    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.771 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743     6.514    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.638 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430     7.068    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449     7.641    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437     8.202    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.326 r  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/O
                         net (fo=176, unplaced)       0.947     9.273    Dmem1/dram1/data_reg_768_1023_11_11/A0
                                                                      r  Dmem1/dram1/data_reg_768_1023_11_11/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     9.528 r  Dmem1/dram1/data_reg_768_1023_11_11/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     9.528    Dmem1/dram1/data_reg_768_1023_11_11/OC
                                                                      r  Dmem1/dram1/data_reg_768_1023_11_11/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     9.775 r  Dmem1/dram1/data_reg_768_1023_11_11/F7.B/O
                         net (fo=1, unplaced)         0.000     9.775    Dmem1/dram1/data_reg_768_1023_11_11/O0
                                                                      r  Dmem1/dram1/data_reg_768_1023_11_11/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     9.873 r  Dmem1/dram1/data_reg_768_1023_11_11/F8/O
                         net (fo=1, unplaced)         0.717    10.590    Dmem1/dram1/data_reg_768_1023_11_11_n_0
                                                                      r  Dmem1/dram1/array_reg[31][11]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319    10.909 r  Dmem1/dram1/array_reg[31][11]_i_3/O
                         net (fo=1, unplaced)         0.449    11.358    sccpu/InstructionDecoder1/data_out[11]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][11]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.482 r  sccpu/InstructionDecoder1/array_reg[31][11]_i_1/O
                         net (fo=32, unplaced)        0.000    11.482    sccpu/cpu_ref/D[11]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439    52.704    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M4_reg/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][12]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.482ns  (logic 2.784ns (24.247%)  route 8.698ns (75.753%))
  Logic Levels:           15  (LDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M4_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  sccpu/InstructionDecoder1/M4_reg/Q
                         net (fo=48, unplaced)        1.045     1.670    sccpu/cpu_ref/M4
                                                                      f  sccpu/cpu_ref/array_reg[31][10]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.794 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010     2.804    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.928 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989     3.917    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.041 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750     4.791    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.915 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732     5.647    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.771 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743     6.514    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.638 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430     7.068    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449     7.641    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437     8.202    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.326 r  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/O
                         net (fo=176, unplaced)       0.947     9.273    Dmem1/dram1/data_reg_768_1023_12_12/A0
                                                                      r  Dmem1/dram1/data_reg_768_1023_12_12/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     9.528 r  Dmem1/dram1/data_reg_768_1023_12_12/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     9.528    Dmem1/dram1/data_reg_768_1023_12_12/OC
                                                                      r  Dmem1/dram1/data_reg_768_1023_12_12/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     9.775 r  Dmem1/dram1/data_reg_768_1023_12_12/F7.B/O
                         net (fo=1, unplaced)         0.000     9.775    Dmem1/dram1/data_reg_768_1023_12_12/O0
                                                                      r  Dmem1/dram1/data_reg_768_1023_12_12/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     9.873 r  Dmem1/dram1/data_reg_768_1023_12_12/F8/O
                         net (fo=1, unplaced)         0.717    10.590    Dmem1/dram1/data_reg_768_1023_12_12_n_0
                                                                      r  Dmem1/dram1/array_reg[31][12]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319    10.909 r  Dmem1/dram1/array_reg[31][12]_i_3/O
                         net (fo=1, unplaced)         0.449    11.358    sccpu/InstructionDecoder1/data_out[12]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][12]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.482 r  sccpu/InstructionDecoder1/array_reg[31][12]_i_1/O
                         net (fo=32, unplaced)        0.000    11.482    sccpu/cpu_ref/D[12]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439    52.704    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M4_reg/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][13]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.482ns  (logic 2.784ns (24.247%)  route 8.698ns (75.753%))
  Logic Levels:           15  (LDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M4_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  sccpu/InstructionDecoder1/M4_reg/Q
                         net (fo=48, unplaced)        1.045     1.670    sccpu/cpu_ref/M4
                                                                      f  sccpu/cpu_ref/array_reg[31][10]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.794 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010     2.804    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.928 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989     3.917    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.041 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750     4.791    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.915 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732     5.647    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.771 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743     6.514    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.638 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430     7.068    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449     7.641    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437     8.202    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.326 r  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/O
                         net (fo=176, unplaced)       0.947     9.273    Dmem1/dram1/data_reg_768_1023_13_13/A0
                                                                      r  Dmem1/dram1/data_reg_768_1023_13_13/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     9.528 r  Dmem1/dram1/data_reg_768_1023_13_13/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     9.528    Dmem1/dram1/data_reg_768_1023_13_13/OC
                                                                      r  Dmem1/dram1/data_reg_768_1023_13_13/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     9.775 r  Dmem1/dram1/data_reg_768_1023_13_13/F7.B/O
                         net (fo=1, unplaced)         0.000     9.775    Dmem1/dram1/data_reg_768_1023_13_13/O0
                                                                      r  Dmem1/dram1/data_reg_768_1023_13_13/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     9.873 r  Dmem1/dram1/data_reg_768_1023_13_13/F8/O
                         net (fo=1, unplaced)         0.717    10.590    Dmem1/dram1/data_reg_768_1023_13_13_n_0
                                                                      r  Dmem1/dram1/array_reg[31][13]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319    10.909 r  Dmem1/dram1/array_reg[31][13]_i_3/O
                         net (fo=1, unplaced)         0.449    11.358    sccpu/InstructionDecoder1/data_out[13]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][13]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.482 r  sccpu/InstructionDecoder1/array_reg[31][13]_i_1/O
                         net (fo=32, unplaced)        0.000    11.482    sccpu/cpu_ref/D[13]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439    52.704    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M4_reg/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][14]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.482ns  (logic 2.784ns (24.247%)  route 8.698ns (75.753%))
  Logic Levels:           15  (LDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M4_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  sccpu/InstructionDecoder1/M4_reg/Q
                         net (fo=48, unplaced)        1.045     1.670    sccpu/cpu_ref/M4
                                                                      f  sccpu/cpu_ref/array_reg[31][10]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.794 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010     2.804    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.928 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989     3.917    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.041 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750     4.791    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.915 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732     5.647    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.771 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743     6.514    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.638 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430     7.068    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449     7.641    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437     8.202    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.326 r  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/O
                         net (fo=176, unplaced)       0.947     9.273    Dmem1/dram1/data_reg_768_1023_14_14/A0
                                                                      r  Dmem1/dram1/data_reg_768_1023_14_14/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     9.528 r  Dmem1/dram1/data_reg_768_1023_14_14/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     9.528    Dmem1/dram1/data_reg_768_1023_14_14/OC
                                                                      r  Dmem1/dram1/data_reg_768_1023_14_14/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     9.775 r  Dmem1/dram1/data_reg_768_1023_14_14/F7.B/O
                         net (fo=1, unplaced)         0.000     9.775    Dmem1/dram1/data_reg_768_1023_14_14/O0
                                                                      r  Dmem1/dram1/data_reg_768_1023_14_14/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     9.873 r  Dmem1/dram1/data_reg_768_1023_14_14/F8/O
                         net (fo=1, unplaced)         0.717    10.590    Dmem1/dram1/data_reg_768_1023_14_14_n_0
                                                                      r  Dmem1/dram1/array_reg[31][14]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319    10.909 r  Dmem1/dram1/array_reg[31][14]_i_3/O
                         net (fo=1, unplaced)         0.449    11.358    sccpu/InstructionDecoder1/data_out[14]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][14]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.482 r  sccpu/InstructionDecoder1/array_reg[31][14]_i_1/O
                         net (fo=32, unplaced)        0.000    11.482    sccpu/cpu_ref/D[14]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439    52.704    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M4_reg/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.482ns  (logic 2.784ns (24.247%)  route 8.698ns (75.753%))
  Logic Levels:           15  (LDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M4_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  sccpu/InstructionDecoder1/M4_reg/Q
                         net (fo=48, unplaced)        1.045     1.670    sccpu/cpu_ref/M4
                                                                      f  sccpu/cpu_ref/array_reg[31][10]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.794 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010     2.804    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.928 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989     3.917    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.041 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750     4.791    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.915 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732     5.647    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.771 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743     6.514    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.638 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430     7.068    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449     7.641    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437     8.202    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.326 r  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/O
                         net (fo=176, unplaced)       0.947     9.273    Dmem1/dram1/data_reg_768_1023_15_15/A0
                                                                      r  Dmem1/dram1/data_reg_768_1023_15_15/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     9.528 r  Dmem1/dram1/data_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     9.528    Dmem1/dram1/data_reg_768_1023_15_15/OC
                                                                      r  Dmem1/dram1/data_reg_768_1023_15_15/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     9.775 r  Dmem1/dram1/data_reg_768_1023_15_15/F7.B/O
                         net (fo=1, unplaced)         0.000     9.775    Dmem1/dram1/data_reg_768_1023_15_15/O0
                                                                      r  Dmem1/dram1/data_reg_768_1023_15_15/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     9.873 r  Dmem1/dram1/data_reg_768_1023_15_15/F8/O
                         net (fo=1, unplaced)         0.717    10.590    Dmem1/dram1/data_reg_768_1023_15_15_n_0
                                                                      r  Dmem1/dram1/array_reg[31][15]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319    10.909 r  Dmem1/dram1/array_reg[31][15]_i_3/O
                         net (fo=1, unplaced)         0.449    11.358    sccpu/InstructionDecoder1/data_out[15]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.482 r  sccpu/InstructionDecoder1/array_reg[31][15]_i_1/O
                         net (fo=32, unplaced)        0.000    11.482    sccpu/cpu_ref/D[15]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439    52.704    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M4_reg/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][16]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.482ns  (logic 2.784ns (24.247%)  route 8.698ns (75.753%))
  Logic Levels:           15  (LDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M4_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  sccpu/InstructionDecoder1/M4_reg/Q
                         net (fo=48, unplaced)        1.045     1.670    sccpu/cpu_ref/M4
                                                                      f  sccpu/cpu_ref/array_reg[31][10]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.794 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010     2.804    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.928 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989     3.917    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.041 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750     4.791    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.915 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732     5.647    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.771 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743     6.514    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.638 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430     7.068    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449     7.641    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437     8.202    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.326 r  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/O
                         net (fo=176, unplaced)       0.947     9.273    Dmem1/dram1/data_reg_768_1023_16_16/A0
                                                                      r  Dmem1/dram1/data_reg_768_1023_16_16/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     9.528 r  Dmem1/dram1/data_reg_768_1023_16_16/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     9.528    Dmem1/dram1/data_reg_768_1023_16_16/OC
                                                                      r  Dmem1/dram1/data_reg_768_1023_16_16/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     9.775 r  Dmem1/dram1/data_reg_768_1023_16_16/F7.B/O
                         net (fo=1, unplaced)         0.000     9.775    Dmem1/dram1/data_reg_768_1023_16_16/O0
                                                                      r  Dmem1/dram1/data_reg_768_1023_16_16/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     9.873 r  Dmem1/dram1/data_reg_768_1023_16_16/F8/O
                         net (fo=1, unplaced)         0.717    10.590    Dmem1/dram1/data_reg_768_1023_16_16_n_0
                                                                      r  Dmem1/dram1/array_reg[31][16]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319    10.909 r  Dmem1/dram1/array_reg[31][16]_i_3/O
                         net (fo=1, unplaced)         0.449    11.358    sccpu/InstructionDecoder1/data_out[16]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][16]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.482 r  sccpu/InstructionDecoder1/array_reg[31][16]_i_1/O
                         net (fo=32, unplaced)        0.000    11.482    sccpu/cpu_ref/D[16]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439    52.704    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][16]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M4_reg/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][17]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.482ns  (logic 2.784ns (24.247%)  route 8.698ns (75.753%))
  Logic Levels:           15  (LDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M4_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  sccpu/InstructionDecoder1/M4_reg/Q
                         net (fo=48, unplaced)        1.045     1.670    sccpu/cpu_ref/M4
                                                                      f  sccpu/cpu_ref/array_reg[31][10]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.794 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010     2.804    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.928 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989     3.917    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.041 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750     4.791    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.915 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732     5.647    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.771 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743     6.514    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.638 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430     7.068    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449     7.641    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437     8.202    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.326 r  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/O
                         net (fo=176, unplaced)       0.947     9.273    Dmem1/dram1/data_reg_768_1023_17_17/A0
                                                                      r  Dmem1/dram1/data_reg_768_1023_17_17/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     9.528 r  Dmem1/dram1/data_reg_768_1023_17_17/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     9.528    Dmem1/dram1/data_reg_768_1023_17_17/OC
                                                                      r  Dmem1/dram1/data_reg_768_1023_17_17/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     9.775 r  Dmem1/dram1/data_reg_768_1023_17_17/F7.B/O
                         net (fo=1, unplaced)         0.000     9.775    Dmem1/dram1/data_reg_768_1023_17_17/O0
                                                                      r  Dmem1/dram1/data_reg_768_1023_17_17/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     9.873 r  Dmem1/dram1/data_reg_768_1023_17_17/F8/O
                         net (fo=1, unplaced)         0.717    10.590    Dmem1/dram1/data_reg_768_1023_17_17_n_0
                                                                      r  Dmem1/dram1/array_reg[31][17]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319    10.909 r  Dmem1/dram1/array_reg[31][17]_i_3/O
                         net (fo=1, unplaced)         0.449    11.358    sccpu/InstructionDecoder1/data_out[17]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][17]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.482 r  sccpu/InstructionDecoder1/array_reg[31][17]_i_1/O
                         net (fo=32, unplaced)        0.000    11.482    sccpu/cpu_ref/D[17]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439    52.704    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M4_reg/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][18]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.482ns  (logic 2.784ns (24.247%)  route 8.698ns (75.753%))
  Logic Levels:           15  (LDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M4_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  sccpu/InstructionDecoder1/M4_reg/Q
                         net (fo=48, unplaced)        1.045     1.670    sccpu/cpu_ref/M4
                                                                      f  sccpu/cpu_ref/array_reg[31][10]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.794 r  sccpu/cpu_ref/array_reg[31][10]_i_11/O
                         net (fo=11, unplaced)        1.010     2.804    sccpu/cpu_ref/mux4[10]
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.928 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_256/O
                         net (fo=12, unplaced)        0.989     3.917    sccpu/cpu_ref/data_reg_0_255_0_0_i_256_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.041 f  sccpu/cpu_ref/data_reg_0_255_0_0_i_249/O
                         net (fo=3, unplaced)         0.750     4.791    sccpu/cpu_ref/data_reg_0_255_0_0_i_249_n_0
                                                                      f  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.915 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_266/O
                         net (fo=1, unplaced)         0.732     5.647    sccpu/cpu_ref/data_reg_0_255_0_0_i_266_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.771 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_220/O
                         net (fo=2, unplaced)         0.743     6.514    sccpu/cpu_ref/data_reg_0_255_0_0_i_220_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.638 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_169/O
                         net (fo=2, unplaced)         0.430     7.068    sccpu/cpu_ref/data_reg_0_255_0_0_i_169_n_0
                                                                      r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.192 r  sccpu/cpu_ref/data_reg_0_255_0_0_i_98/O
                         net (fo=1, unplaced)         0.449     7.641    sccpu/InstructionDecoder1/array_reg_reg[27][0]_24
                                                                      r  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.765 f  sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37/O
                         net (fo=3, unplaced)         0.437     8.202    sccpu/InstructionDecoder1/data_reg_0_255_0_0_i_37_n_0
                                                                      f  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.326 r  sccpu/InstructionDecoder1/data_reg_0_255_11_11_i_9/O
                         net (fo=176, unplaced)       0.947     9.273    Dmem1/dram1/data_reg_768_1023_18_18/A0
                                                                      r  Dmem1/dram1/data_reg_768_1023_18_18/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     9.528 r  Dmem1/dram1/data_reg_768_1023_18_18/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     9.528    Dmem1/dram1/data_reg_768_1023_18_18/OC
                                                                      r  Dmem1/dram1/data_reg_768_1023_18_18/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     9.775 r  Dmem1/dram1/data_reg_768_1023_18_18/F7.B/O
                         net (fo=1, unplaced)         0.000     9.775    Dmem1/dram1/data_reg_768_1023_18_18/O0
                                                                      r  Dmem1/dram1/data_reg_768_1023_18_18/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     9.873 r  Dmem1/dram1/data_reg_768_1023_18_18/F8/O
                         net (fo=1, unplaced)         0.717    10.590    Dmem1/dram1/data_reg_768_1023_18_18_n_0
                                                                      r  Dmem1/dram1/array_reg[31][18]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319    10.909 r  Dmem1/dram1/array_reg[31][18]_i_3/O
                         net (fo=1, unplaced)         0.449    11.358    sccpu/InstructionDecoder1/data_out[18]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][18]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    11.482 r  sccpu/InstructionDecoder1/array_reg[31][18]_i_1/O
                         net (fo=32, unplaced)        0.000    11.482    sccpu/cpu_ref/D[18]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.439    52.704    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][18]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.223ns (41.820%)  route 0.310ns (58.180%))
  Logic Levels:           2  (LDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDPE                         0.000     0.000 r  sccpu/InstructionDecoder1/M2_reg[2]/G
                         LDPE (EnToQ_ldpe_G_Q)        0.178     0.178 r  sccpu/InstructionDecoder1/M2_reg[2]/Q
                         net (fo=32, unplaced)        0.310     0.488    sccpu/InstructionDecoder1/M2[2]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     0.533 r  sccpu/InstructionDecoder1/array_reg[31][0]_i_1/O
                         net (fo=32, unplaced)        0.000     0.533    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][10]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.223ns (41.820%)  route 0.310ns (58.180%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M2_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sccpu/InstructionDecoder1/M2_reg[0]/Q
                         net (fo=32, unplaced)        0.310     0.488    sccpu/InstructionDecoder1/M2[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][10]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.533 r  sccpu/InstructionDecoder1/array_reg[31][10]_i_1/O
                         net (fo=32, unplaced)        0.000     0.533    sccpu/cpu_ref/D[10]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][11]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.223ns (41.820%)  route 0.310ns (58.180%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M2_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sccpu/InstructionDecoder1/M2_reg[0]/Q
                         net (fo=32, unplaced)        0.310     0.488    sccpu/InstructionDecoder1/M2[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][11]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.533 r  sccpu/InstructionDecoder1/array_reg[31][11]_i_1/O
                         net (fo=32, unplaced)        0.000     0.533    sccpu/cpu_ref/D[11]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][12]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.223ns (41.820%)  route 0.310ns (58.180%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M2_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sccpu/InstructionDecoder1/M2_reg[0]/Q
                         net (fo=32, unplaced)        0.310     0.488    sccpu/InstructionDecoder1/M2[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][12]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.533 r  sccpu/InstructionDecoder1/array_reg[31][12]_i_1/O
                         net (fo=32, unplaced)        0.000     0.533    sccpu/cpu_ref/D[12]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][13]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.223ns (41.820%)  route 0.310ns (58.180%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M2_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sccpu/InstructionDecoder1/M2_reg[0]/Q
                         net (fo=32, unplaced)        0.310     0.488    sccpu/InstructionDecoder1/M2[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][13]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.533 r  sccpu/InstructionDecoder1/array_reg[31][13]_i_1/O
                         net (fo=32, unplaced)        0.000     0.533    sccpu/cpu_ref/D[13]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][14]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.223ns (41.820%)  route 0.310ns (58.180%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M2_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sccpu/InstructionDecoder1/M2_reg[0]/Q
                         net (fo=32, unplaced)        0.310     0.488    sccpu/InstructionDecoder1/M2[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][14]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.533 r  sccpu/InstructionDecoder1/array_reg[31][14]_i_1/O
                         net (fo=32, unplaced)        0.000     0.533    sccpu/cpu_ref/D[14]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.223ns (41.820%)  route 0.310ns (58.180%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M2_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sccpu/InstructionDecoder1/M2_reg[0]/Q
                         net (fo=32, unplaced)        0.310     0.488    sccpu/InstructionDecoder1/M2[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][15]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.533 r  sccpu/InstructionDecoder1/array_reg[31][15]_i_1/O
                         net (fo=32, unplaced)        0.000     0.533    sccpu/cpu_ref/D[15]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][16]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.223ns (41.820%)  route 0.310ns (58.180%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M2_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sccpu/InstructionDecoder1/M2_reg[0]/Q
                         net (fo=32, unplaced)        0.310     0.488    sccpu/InstructionDecoder1/M2[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][16]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.533 r  sccpu/InstructionDecoder1/array_reg[31][16]_i_1/O
                         net (fo=32, unplaced)        0.000     0.533    sccpu/cpu_ref/D[16]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][16]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][17]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.223ns (41.820%)  route 0.310ns (58.180%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M2_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sccpu/InstructionDecoder1/M2_reg[0]/Q
                         net (fo=32, unplaced)        0.310     0.488    sccpu/InstructionDecoder1/M2[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][17]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.533 r  sccpu/InstructionDecoder1/array_reg[31][17]_i_1/O
                         net (fo=32, unplaced)        0.000     0.533    sccpu/cpu_ref/D[17]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/InstructionDecoder1/M2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][18]/D
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.223ns (41.820%)  route 0.310ns (58.180%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/InstructionDecoder1/M2_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sccpu/InstructionDecoder1/M2_reg[0]/Q
                         net (fo=32, unplaced)        0.310     0.488    sccpu/InstructionDecoder1/M2[0]
                                                                      r  sccpu/InstructionDecoder1/array_reg[31][18]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.533 r  sccpu/InstructionDecoder1/array_reg[31][18]_i_1/O
                         net (fo=32, unplaced)        0.000     0.533    sccpu/cpu_ref/D[18]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                   IBUF                                         f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1568, unplaced)      0.259    51.082    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][18]/C  (IS_INVERTED)





