Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jan 26 14:12:31 2021
| Host         : Windows10-508 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/relu_top_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 2.152ns (32.895%)  route 4.390ns (67.105%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/Q
                         net (fo=4, routed)           1.190     2.641    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[9]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.295     2.936 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.936    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.337 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.565 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.565    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.679 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.679    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.836 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__3/CO[1]
                         net (fo=14, routed)          1.187     5.023    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_reg_0[0]
    SLICE_X44Y46         LUT5 (Prop_lut5_I2_O)        0.329     5.352 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.202     6.554    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq
    SLICE_X42Y57         LUT2 (Prop_lut2_I0_O)        0.150     6.704 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/sect_cnt[51]_i_1__0/O
                         net (fo=52, routed)          0.811     7.515    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_2
    SLICE_X45Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X45Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[21]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X45Y53         FDRE (Setup_fdre_C_CE)      -0.429    10.460    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 2.152ns (32.895%)  route 4.390ns (67.105%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/Q
                         net (fo=4, routed)           1.190     2.641    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[9]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.295     2.936 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.936    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.337 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.565 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.565    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.679 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.679    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.836 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__3/CO[1]
                         net (fo=14, routed)          1.187     5.023    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_reg_0[0]
    SLICE_X44Y46         LUT5 (Prop_lut5_I2_O)        0.329     5.352 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.202     6.554    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq
    SLICE_X42Y57         LUT2 (Prop_lut2_I0_O)        0.150     6.704 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/sect_cnt[51]_i_1__0/O
                         net (fo=52, routed)          0.811     7.515    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_2
    SLICE_X45Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X45Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[22]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X45Y53         FDRE (Setup_fdre_C_CE)      -0.429    10.460    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 2.152ns (32.895%)  route 4.390ns (67.105%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/Q
                         net (fo=4, routed)           1.190     2.641    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[9]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.295     2.936 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.936    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.337 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.565 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.565    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.679 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.679    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.836 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__3/CO[1]
                         net (fo=14, routed)          1.187     5.023    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_reg_0[0]
    SLICE_X44Y46         LUT5 (Prop_lut5_I2_O)        0.329     5.352 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.202     6.554    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq
    SLICE_X42Y57         LUT2 (Prop_lut2_I0_O)        0.150     6.704 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/sect_cnt[51]_i_1__0/O
                         net (fo=52, routed)          0.811     7.515    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_2
    SLICE_X45Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X45Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X45Y53         FDRE (Setup_fdre_C_CE)      -0.429    10.460    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 2.152ns (32.895%)  route 4.390ns (67.105%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/Q
                         net (fo=4, routed)           1.190     2.641    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[9]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.295     2.936 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.936    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.337 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.565 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.565    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.679 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.679    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.836 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__3/CO[1]
                         net (fo=14, routed)          1.187     5.023    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_reg_0[0]
    SLICE_X44Y46         LUT5 (Prop_lut5_I2_O)        0.329     5.352 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.202     6.554    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq
    SLICE_X42Y57         LUT2 (Prop_lut2_I0_O)        0.150     6.704 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/sect_cnt[51]_i_1__0/O
                         net (fo=52, routed)          0.811     7.515    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_2
    SLICE_X45Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X45Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[24]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X45Y53         FDRE (Setup_fdre_C_CE)      -0.429    10.460    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 2.152ns (32.729%)  route 4.423ns (67.271%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/Q
                         net (fo=4, routed)           1.190     2.641    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[9]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.295     2.936 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.936    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.337 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.565 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.565    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.679 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.679    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.836 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__3/CO[1]
                         net (fo=14, routed)          1.187     5.023    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_reg_0[0]
    SLICE_X44Y46         LUT5 (Prop_lut5_I2_O)        0.329     5.352 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.202     6.554    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq
    SLICE_X42Y57         LUT2 (Prop_lut2_I0_O)        0.150     6.704 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/sect_cnt[51]_i_1__0/O
                         net (fo=52, routed)          0.844     7.548    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_2
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.393    10.496    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.496    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 2.152ns (32.729%)  route 4.423ns (67.271%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/Q
                         net (fo=4, routed)           1.190     2.641    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[9]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.295     2.936 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.936    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.337 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.565 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.565    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.679 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.679    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.836 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__3/CO[1]
                         net (fo=14, routed)          1.187     5.023    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_reg_0[0]
    SLICE_X44Y46         LUT5 (Prop_lut5_I2_O)        0.329     5.352 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.202     6.554    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq
    SLICE_X42Y57         LUT2 (Prop_lut2_I0_O)        0.150     6.704 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/sect_cnt[51]_i_1__0/O
                         net (fo=52, routed)          0.844     7.548    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_2
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.393    10.496    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.496    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 2.152ns (32.729%)  route 4.423ns (67.271%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/Q
                         net (fo=4, routed)           1.190     2.641    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[9]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.295     2.936 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.936    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.337 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.565 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.565    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.679 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.679    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.836 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__3/CO[1]
                         net (fo=14, routed)          1.187     5.023    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_reg_0[0]
    SLICE_X44Y46         LUT5 (Prop_lut5_I2_O)        0.329     5.352 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.202     6.554    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq
    SLICE_X42Y57         LUT2 (Prop_lut2_I0_O)        0.150     6.704 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/sect_cnt[51]_i_1__0/O
                         net (fo=52, routed)          0.844     7.548    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_2
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.393    10.496    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.496    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 2.152ns (32.729%)  route 4.423ns (67.271%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/Q
                         net (fo=4, routed)           1.190     2.641    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[9]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.295     2.936 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.936    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.337 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.565 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.565    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.679 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.679    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.836 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__3/CO[1]
                         net (fo=14, routed)          1.187     5.023    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_reg_0[0]
    SLICE_X44Y46         LUT5 (Prop_lut5_I2_O)        0.329     5.352 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.202     6.554    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq
    SLICE_X42Y57         LUT2 (Prop_lut2_I0_O)        0.150     6.704 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/sect_cnt[51]_i_1__0/O
                         net (fo=52, routed)          0.844     7.548    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_2
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.393    10.496    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.496    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 2.152ns (32.729%)  route 4.423ns (67.271%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/Q
                         net (fo=4, routed)           1.190     2.641    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[9]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.295     2.936 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.936    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.337 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.565 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.565    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.679 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.679    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.836 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__3/CO[1]
                         net (fo=14, routed)          1.187     5.023    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_reg_0[0]
    SLICE_X44Y46         LUT5 (Prop_lut5_I2_O)        0.329     5.352 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.202     6.554    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq
    SLICE_X42Y57         LUT2 (Prop_lut2_I0_O)        0.150     6.704 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/sect_cnt[51]_i_1__0/O
                         net (fo=52, routed)          0.844     7.548    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_2
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.393    10.496    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.496    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 2.152ns (32.729%)  route 4.423ns (67.271%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[9]/Q
                         net (fo=4, routed)           1.190     2.641    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[9]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.295     2.936 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.936    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_i_1__0_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.337 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.000     3.337    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.451 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__0_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.565 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.565    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.679 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.679    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__2_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.836 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/last_sect_carry__3/CO[1]
                         net (fo=14, routed)          1.187     5.023    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_reg_0[0]
    SLICE_X44Y46         LUT5 (Prop_lut5_I2_O)        0.329     5.352 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.202     6.554    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq
    SLICE_X42Y57         LUT2 (Prop_lut2_I0_O)        0.150     6.704 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/sect_cnt[51]_i_1__0/O
                         net (fo=52, routed)          0.844     7.548    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_2
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2159, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.393    10.496    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/sect_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.496    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  2.948    




