
# Program: Catapult University Version
# Version: 2011a.126
#    File: Nlview netlist

module new "edge_detect:core" "orig"
load port {clk} input -attr xrf 13202 -attr oid 1 -attr vt d -attr @path {/edge_detect/edge_detect:core/clk}
load port {en} input -attr xrf 13203 -attr oid 2 -attr vt d -attr @path {/edge_detect/edge_detect:core/en}
load port {arst_n} input -attr xrf 13204 -attr oid 3 -attr vt d -attr @path {/edge_detect/edge_detect:core/arst_n}
load portBus {vin:rsc:mgc_in_wire.d(89:0)} input 90 {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} -attr xrf 13205 -attr oid 4 -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load portBus {vout:rsc:mgc_out_stdreg.d(9:0)} output 10 {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} -attr xrf 13206 -attr oid 5 -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,-1,1,0,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,10)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,10)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "reg(10,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(9:0)} input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(9:0)} input 10 {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "reg(1,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(0:0)} input 1 {D(0)} \
     portBus {DRa(0:0)} input 1 {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(15,0,14,0,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(14:0)} input 15 {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(13:0)} input 14 {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(16,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(15:0)} input 16 {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(15:0)} input 16 {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,0,4,0,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,0,6,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(5:0)} input 6 {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(6,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(5:0)} input 6 {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(5:0)} input 6 {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(4,0,3,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,0,5,-1,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(4,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(3:0)} input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(3:0)} input 4 {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,0,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,0,2,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(3,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(2:0)} input 3 {D(2)} {D(1)} {D(0)} \
     portBus {DRa(2:0)} input 3 {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,2)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(1:0)} input 2 {A0(1)} {A0(0)} \
     portBus {A1(1:0)} input 2 {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nor(2,2)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(1:0)} input 2 {A0(1)} {A0(0)} \
     portBus {A1(1:0)} input 2 {A1(1)} {A1(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "reg(2,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(1:0)} input 2 {D(1)} {D(0)} \
     portBus {DRa(1:0)} input 2 {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "nor(3,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "and(4,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(15,-1,10,0,15)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(14:0)} input 15 {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(4,15)" "INTERFACE" GEN boxcolor 0 \
     portBus {A0(14:0)} input 15 {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(14:0)} input 15 {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(14:0)} input 15 {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus {A3(14:0)} input 15 {A3(14)} {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(15,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(14:0)} input 15 {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(14:0)} input 15 {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,1)" "INTERFACE" GEN boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(12,1,16,-1,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(15:0)} input 16 {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(4,15)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(14:0)} input 15 {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(14:0)} input 15 {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(14:0)} input 15 {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus {A3(14:0)} input 15 {A3(14)} {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus {S(1:0)} input.top 2 {S(1)} {S(0)} \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(4,1)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {S(1:0)} input.top 2 {S(1)} {S(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(16,-1,16,-1,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(15:0)} input 16 {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(15:0)} input 16 {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,16)" "INTERFACE" GEN boxcolor 0 \
     portBus {A0(15:0)} input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(15:0)} input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(15:0)} input 16 {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,30)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(29:0)} input 30 {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(29:0)} input 30 {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(30,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(29:0)} input 30 {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(29:0)} input 30 {DRa(29)} {DRa(28)} {DRa(27)} {DRa(26)} {DRa(25)} {DRa(24)} {DRa(23)} {DRa(22)} {DRa(21)} {DRa(20)} {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(1,0,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "mul(2,0,11,0,12)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,-1,7,0,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,-1,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,0,8,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,-1,9,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,0,5,1,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(6:0)} input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,0,8,1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,9,1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,0,11,1,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(12:0)} output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,0,13,1,15)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(12:0)} input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(12:0)} input 13 {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(16,-1,15,1,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(15:0)} input 16 {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(14:0)} input 15 {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(16)" "INTERFACE" INV boxcolor 0 \
     portBus {A(15:0)} input 16 {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(16,1,1,0,17)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(15:0)} input 16 {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(16:0)} output 17 {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(6)" "INTERFACE" INV boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,1,1,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,-1,3,-1,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,-1,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "and(2,16)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(15:0)} input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(15:0)} input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,15)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(14:0)} input 15 {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(14:0)} input 15 {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nor(5,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {A4(0:0)} input 1 {A4(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(16,-1,10,0,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(15:0)} input 16 {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,1,17,-1,17)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(16:0)} input 17 {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(16:0)} output 17 {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,0,3,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,0,4,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,0,5,1,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(16,-1,1,0,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(15:0)} input 16 {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(16,0,16,0,17)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(15:0)} input 16 {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(15:0)} input 16 {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(16:0)} output 17 {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(17,-1,16,0,17)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(16:0)} input 17 {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(15:0)} input 16 {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(16:0)} output 17 {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,-1,1,1,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "nand(3,1)" "INTERFACE" NAND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load net {red.lpi#1(0)} -attr vt d
load net {red.lpi#1(1)} -attr vt d
load net {red.lpi#1(2)} -attr vt d
load net {red.lpi#1(3)} -attr vt d
load net {red.lpi#1(4)} -attr vt d
load net {red.lpi#1(5)} -attr vt d
load net {red.lpi#1(6)} -attr vt d
load net {red.lpi#1(7)} -attr vt d
load net {red.lpi#1(8)} -attr vt d
load net {red.lpi#1(9)} -attr vt d
load net {red.lpi#1(10)} -attr vt d
load net {red.lpi#1(11)} -attr vt d
load net {red.lpi#1(12)} -attr vt d
load net {red.lpi#1(13)} -attr vt d
load net {red.lpi#1(14)} -attr vt d
load net {red.lpi#1(15)} -attr vt d
load netBundle {red.lpi#1} 16 {red.lpi#1(0)} {red.lpi#1(1)} {red.lpi#1(2)} {red.lpi#1(3)} {red.lpi#1(4)} {red.lpi#1(5)} {red.lpi#1(6)} {red.lpi#1(7)} {red.lpi#1(8)} {red.lpi#1(9)} {red.lpi#1(10)} {red.lpi#1(11)} {red.lpi#1(12)} {red.lpi#1(13)} {red.lpi#1(14)} {red.lpi#1(15)} -attr xrf 13207 -attr oid 6 -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {green.lpi#1(0)} -attr vt d
load net {green.lpi#1(1)} -attr vt d
load net {green.lpi#1(2)} -attr vt d
load net {green.lpi#1(3)} -attr vt d
load net {green.lpi#1(4)} -attr vt d
load net {green.lpi#1(5)} -attr vt d
load net {green.lpi#1(6)} -attr vt d
load net {green.lpi#1(7)} -attr vt d
load net {green.lpi#1(8)} -attr vt d
load net {green.lpi#1(9)} -attr vt d
load net {green.lpi#1(10)} -attr vt d
load net {green.lpi#1(11)} -attr vt d
load net {green.lpi#1(12)} -attr vt d
load net {green.lpi#1(13)} -attr vt d
load net {green.lpi#1(14)} -attr vt d
load net {green.lpi#1(15)} -attr vt d
load netBundle {green.lpi#1} 16 {green.lpi#1(0)} {green.lpi#1(1)} {green.lpi#1(2)} {green.lpi#1(3)} {green.lpi#1(4)} {green.lpi#1(5)} {green.lpi#1(6)} {green.lpi#1(7)} {green.lpi#1(8)} {green.lpi#1(9)} {green.lpi#1(10)} {green.lpi#1(11)} {green.lpi#1(12)} {green.lpi#1(13)} {green.lpi#1(14)} {green.lpi#1(15)} -attr xrf 13208 -attr oid 7 -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {blue.lpi#1(0)} -attr vt d
load net {blue.lpi#1(1)} -attr vt d
load net {blue.lpi#1(2)} -attr vt d
load net {blue.lpi#1(3)} -attr vt d
load net {blue.lpi#1(4)} -attr vt d
load net {blue.lpi#1(5)} -attr vt d
load net {blue.lpi#1(6)} -attr vt d
load net {blue.lpi#1(7)} -attr vt d
load net {blue.lpi#1(8)} -attr vt d
load net {blue.lpi#1(9)} -attr vt d
load net {blue.lpi#1(10)} -attr vt d
load net {blue.lpi#1(11)} -attr vt d
load net {blue.lpi#1(12)} -attr vt d
load net {blue.lpi#1(13)} -attr vt d
load net {blue.lpi#1(14)} -attr vt d
load net {blue.lpi#1(15)} -attr vt d
load netBundle {blue.lpi#1} 16 {blue.lpi#1(0)} {blue.lpi#1(1)} {blue.lpi#1(2)} {blue.lpi#1(3)} {blue.lpi#1(4)} {blue.lpi#1(5)} {blue.lpi#1(6)} {blue.lpi#1(7)} {blue.lpi#1(8)} {blue.lpi#1(9)} {blue.lpi#1(10)} {blue.lpi#1(11)} {blue.lpi#1(12)} {blue.lpi#1(13)} {blue.lpi#1(14)} {blue.lpi#1(15)} -attr xrf 13209 -attr oid 8 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {i#5.lpi#1(0)} -attr vt d
load net {i#5.lpi#1(1)} -attr vt d
load netBundle {i#5.lpi#1} 2 {i#5.lpi#1(0)} {i#5.lpi#1(1)} -attr xrf 13210 -attr oid 9 -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {i#7.lpi#1(0)} -attr vt d
load net {i#7.lpi#1(1)} -attr vt d
load netBundle {i#7.lpi#1} 2 {i#7.lpi#1(0)} {i#7.lpi#1(1)} -attr xrf 13211 -attr oid 10 -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {i#8.lpi#1(0)} -attr vt d
load net {i#8.lpi#1(1)} -attr vt d
load netBundle {i#8.lpi#1} 2 {i#8.lpi#1(0)} {i#8.lpi#1(1)} -attr xrf 13212 -attr oid 11 -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {i#6.lpi#1(0)} -attr vt d
load net {i#6.lpi#1(1)} -attr vt d
load netBundle {i#6.lpi#1} 2 {i#6.lpi#1(0)} {i#6.lpi#1(1)} -attr xrf 13213 -attr oid 12 -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {FRAME:avg:slc#10.itm#1(0)} -attr vt d
load net {FRAME:avg:slc#10.itm#1(1)} -attr vt d
load net {FRAME:avg:slc#10.itm#1(2)} -attr vt d
load netBundle {FRAME:avg:slc#10.itm#1} 3 {FRAME:avg:slc#10.itm#1(0)} {FRAME:avg:slc#10.itm#1(1)} {FRAME:avg:slc#10.itm#1(2)} -attr xrf 13214 -attr oid 13 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm#1}
load net {FRAME:avg:acc#25.itm#1(0)} -attr vt d
load net {FRAME:avg:acc#25.itm#1(1)} -attr vt d
load net {FRAME:avg:acc#25.itm#1(2)} -attr vt d
load net {FRAME:avg:acc#25.itm#1(3)} -attr vt d
load net {FRAME:avg:acc#25.itm#1(4)} -attr vt d
load net {FRAME:avg:acc#25.itm#1(5)} -attr vt d
load net {FRAME:avg:acc#25.itm#1(6)} -attr vt d
load net {FRAME:avg:acc#25.itm#1(7)} -attr vt d
load net {FRAME:avg:acc#25.itm#1(8)} -attr vt d
load net {FRAME:avg:acc#25.itm#1(9)} -attr vt d
load net {FRAME:avg:acc#25.itm#1(10)} -attr vt d
load net {FRAME:avg:acc#25.itm#1(11)} -attr vt d
load net {FRAME:avg:acc#25.itm#1(12)} -attr vt d
load net {FRAME:avg:acc#25.itm#1(13)} -attr vt d
load net {FRAME:avg:acc#25.itm#1(14)} -attr vt d
load net {FRAME:avg:acc#25.itm#1(15)} -attr vt d
load netBundle {FRAME:avg:acc#25.itm#1} 16 {FRAME:avg:acc#25.itm#1(0)} {FRAME:avg:acc#25.itm#1(1)} {FRAME:avg:acc#25.itm#1(2)} {FRAME:avg:acc#25.itm#1(3)} {FRAME:avg:acc#25.itm#1(4)} {FRAME:avg:acc#25.itm#1(5)} {FRAME:avg:acc#25.itm#1(6)} {FRAME:avg:acc#25.itm#1(7)} {FRAME:avg:acc#25.itm#1(8)} {FRAME:avg:acc#25.itm#1(9)} {FRAME:avg:acc#25.itm#1(10)} {FRAME:avg:acc#25.itm#1(11)} {FRAME:avg:acc#25.itm#1(12)} {FRAME:avg:acc#25.itm#1(13)} {FRAME:avg:acc#25.itm#1(14)} {FRAME:avg:acc#25.itm#1(15)} -attr xrf 13215 -attr oid 14 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:slc#13.itm#1(0)} -attr vt d
load net {FRAME:avg:slc#13.itm#1(1)} -attr vt d
load net {FRAME:avg:slc#13.itm#1(2)} -attr vt d
load net {FRAME:avg:slc#13.itm#1(3)} -attr vt d
load net {FRAME:avg:slc#13.itm#1(4)} -attr vt d
load net {FRAME:avg:slc#13.itm#1(5)} -attr vt d
load netBundle {FRAME:avg:slc#13.itm#1} 6 {FRAME:avg:slc#13.itm#1(0)} {FRAME:avg:slc#13.itm#1(1)} {FRAME:avg:slc#13.itm#1(2)} {FRAME:avg:slc#13.itm#1(3)} {FRAME:avg:slc#13.itm#1(4)} {FRAME:avg:slc#13.itm#1(5)} -attr xrf 13216 -attr oid 15 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#13.itm#1}
load net {by(0).lpi#1.sg1(0)} -attr vt d
load net {by(0).lpi#1.sg1(1)} -attr vt d
load net {by(0).lpi#1.sg1(2)} -attr vt d
load net {by(0).lpi#1.sg1(3)} -attr vt d
load net {by(0).lpi#1.sg1(4)} -attr vt d
load net {by(0).lpi#1.sg1(5)} -attr vt d
load net {by(0).lpi#1.sg1(6)} -attr vt d
load net {by(0).lpi#1.sg1(7)} -attr vt d
load net {by(0).lpi#1.sg1(8)} -attr vt d
load net {by(0).lpi#1.sg1(9)} -attr vt d
load net {by(0).lpi#1.sg1(10)} -attr vt d
load net {by(0).lpi#1.sg1(11)} -attr vt d
load net {by(0).lpi#1.sg1(12)} -attr vt d
load net {by(0).lpi#1.sg1(13)} -attr vt d
load net {by(0).lpi#1.sg1(14)} -attr vt d
load netBundle {by(0).lpi#1.sg1} 15 {by(0).lpi#1.sg1(0)} {by(0).lpi#1.sg1(1)} {by(0).lpi#1.sg1(2)} {by(0).lpi#1.sg1(3)} {by(0).lpi#1.sg1(4)} {by(0).lpi#1.sg1(5)} {by(0).lpi#1.sg1(6)} {by(0).lpi#1.sg1(7)} {by(0).lpi#1.sg1(8)} {by(0).lpi#1.sg1(9)} {by(0).lpi#1.sg1(10)} {by(0).lpi#1.sg1(11)} {by(0).lpi#1.sg1(12)} {by(0).lpi#1.sg1(13)} {by(0).lpi#1.sg1(14)} -attr xrf 13217 -attr oid 16 -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(2).lpi#1.sg1(0)} -attr vt d
load net {by(2).lpi#1.sg1(1)} -attr vt d
load net {by(2).lpi#1.sg1(2)} -attr vt d
load net {by(2).lpi#1.sg1(3)} -attr vt d
load net {by(2).lpi#1.sg1(4)} -attr vt d
load net {by(2).lpi#1.sg1(5)} -attr vt d
load net {by(2).lpi#1.sg1(6)} -attr vt d
load net {by(2).lpi#1.sg1(7)} -attr vt d
load net {by(2).lpi#1.sg1(8)} -attr vt d
load net {by(2).lpi#1.sg1(9)} -attr vt d
load net {by(2).lpi#1.sg1(10)} -attr vt d
load net {by(2).lpi#1.sg1(11)} -attr vt d
load net {by(2).lpi#1.sg1(12)} -attr vt d
load net {by(2).lpi#1.sg1(13)} -attr vt d
load net {by(2).lpi#1.sg1(14)} -attr vt d
load netBundle {by(2).lpi#1.sg1} 15 {by(2).lpi#1.sg1(0)} {by(2).lpi#1.sg1(1)} {by(2).lpi#1.sg1(2)} {by(2).lpi#1.sg1(3)} {by(2).lpi#1.sg1(4)} {by(2).lpi#1.sg1(5)} {by(2).lpi#1.sg1(6)} {by(2).lpi#1.sg1(7)} {by(2).lpi#1.sg1(8)} {by(2).lpi#1.sg1(9)} {by(2).lpi#1.sg1(10)} {by(2).lpi#1.sg1(11)} {by(2).lpi#1.sg1(12)} {by(2).lpi#1.sg1(13)} {by(2).lpi#1.sg1(14)} -attr xrf 13218 -attr oid 17 -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(0)} -attr vt d
load net {gy(0).lpi#1.sg1(1)} -attr vt d
load net {gy(0).lpi#1.sg1(2)} -attr vt d
load net {gy(0).lpi#1.sg1(3)} -attr vt d
load net {gy(0).lpi#1.sg1(4)} -attr vt d
load net {gy(0).lpi#1.sg1(5)} -attr vt d
load net {gy(0).lpi#1.sg1(6)} -attr vt d
load net {gy(0).lpi#1.sg1(7)} -attr vt d
load net {gy(0).lpi#1.sg1(8)} -attr vt d
load net {gy(0).lpi#1.sg1(9)} -attr vt d
load net {gy(0).lpi#1.sg1(10)} -attr vt d
load net {gy(0).lpi#1.sg1(11)} -attr vt d
load net {gy(0).lpi#1.sg1(12)} -attr vt d
load net {gy(0).lpi#1.sg1(13)} -attr vt d
load net {gy(0).lpi#1.sg1(14)} -attr vt d
load netBundle {gy(0).lpi#1.sg1} 15 {gy(0).lpi#1.sg1(0)} {gy(0).lpi#1.sg1(1)} {gy(0).lpi#1.sg1(2)} {gy(0).lpi#1.sg1(3)} {gy(0).lpi#1.sg1(4)} {gy(0).lpi#1.sg1(5)} {gy(0).lpi#1.sg1(6)} {gy(0).lpi#1.sg1(7)} {gy(0).lpi#1.sg1(8)} {gy(0).lpi#1.sg1(9)} {gy(0).lpi#1.sg1(10)} {gy(0).lpi#1.sg1(11)} {gy(0).lpi#1.sg1(12)} {gy(0).lpi#1.sg1(13)} {gy(0).lpi#1.sg1(14)} -attr xrf 13219 -attr oid 18 -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(0)} -attr vt d
load net {gy(2).lpi#1.sg1(1)} -attr vt d
load net {gy(2).lpi#1.sg1(2)} -attr vt d
load net {gy(2).lpi#1.sg1(3)} -attr vt d
load net {gy(2).lpi#1.sg1(4)} -attr vt d
load net {gy(2).lpi#1.sg1(5)} -attr vt d
load net {gy(2).lpi#1.sg1(6)} -attr vt d
load net {gy(2).lpi#1.sg1(7)} -attr vt d
load net {gy(2).lpi#1.sg1(8)} -attr vt d
load net {gy(2).lpi#1.sg1(9)} -attr vt d
load net {gy(2).lpi#1.sg1(10)} -attr vt d
load net {gy(2).lpi#1.sg1(11)} -attr vt d
load net {gy(2).lpi#1.sg1(12)} -attr vt d
load net {gy(2).lpi#1.sg1(13)} -attr vt d
load net {gy(2).lpi#1.sg1(14)} -attr vt d
load netBundle {gy(2).lpi#1.sg1} 15 {gy(2).lpi#1.sg1(0)} {gy(2).lpi#1.sg1(1)} {gy(2).lpi#1.sg1(2)} {gy(2).lpi#1.sg1(3)} {gy(2).lpi#1.sg1(4)} {gy(2).lpi#1.sg1(5)} {gy(2).lpi#1.sg1(6)} {gy(2).lpi#1.sg1(7)} {gy(2).lpi#1.sg1(8)} {gy(2).lpi#1.sg1(9)} {gy(2).lpi#1.sg1(10)} {gy(2).lpi#1.sg1(11)} {gy(2).lpi#1.sg1(12)} {gy(2).lpi#1.sg1(13)} {gy(2).lpi#1.sg1(14)} -attr xrf 13220 -attr oid 19 -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(0)} -attr vt d
load net {ry(0).lpi#1.sg1(1)} -attr vt d
load net {ry(0).lpi#1.sg1(2)} -attr vt d
load net {ry(0).lpi#1.sg1(3)} -attr vt d
load net {ry(0).lpi#1.sg1(4)} -attr vt d
load net {ry(0).lpi#1.sg1(5)} -attr vt d
load net {ry(0).lpi#1.sg1(6)} -attr vt d
load net {ry(0).lpi#1.sg1(7)} -attr vt d
load net {ry(0).lpi#1.sg1(8)} -attr vt d
load net {ry(0).lpi#1.sg1(9)} -attr vt d
load net {ry(0).lpi#1.sg1(10)} -attr vt d
load net {ry(0).lpi#1.sg1(11)} -attr vt d
load net {ry(0).lpi#1.sg1(12)} -attr vt d
load net {ry(0).lpi#1.sg1(13)} -attr vt d
load net {ry(0).lpi#1.sg1(14)} -attr vt d
load netBundle {ry(0).lpi#1.sg1} 15 {ry(0).lpi#1.sg1(0)} {ry(0).lpi#1.sg1(1)} {ry(0).lpi#1.sg1(2)} {ry(0).lpi#1.sg1(3)} {ry(0).lpi#1.sg1(4)} {ry(0).lpi#1.sg1(5)} {ry(0).lpi#1.sg1(6)} {ry(0).lpi#1.sg1(7)} {ry(0).lpi#1.sg1(8)} {ry(0).lpi#1.sg1(9)} {ry(0).lpi#1.sg1(10)} {ry(0).lpi#1.sg1(11)} {ry(0).lpi#1.sg1(12)} {ry(0).lpi#1.sg1(13)} {ry(0).lpi#1.sg1(14)} -attr xrf 13221 -attr oid 20 -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(0)} -attr vt d
load net {ry(2).lpi#1.sg1(1)} -attr vt d
load net {ry(2).lpi#1.sg1(2)} -attr vt d
load net {ry(2).lpi#1.sg1(3)} -attr vt d
load net {ry(2).lpi#1.sg1(4)} -attr vt d
load net {ry(2).lpi#1.sg1(5)} -attr vt d
load net {ry(2).lpi#1.sg1(6)} -attr vt d
load net {ry(2).lpi#1.sg1(7)} -attr vt d
load net {ry(2).lpi#1.sg1(8)} -attr vt d
load net {ry(2).lpi#1.sg1(9)} -attr vt d
load net {ry(2).lpi#1.sg1(10)} -attr vt d
load net {ry(2).lpi#1.sg1(11)} -attr vt d
load net {ry(2).lpi#1.sg1(12)} -attr vt d
load net {ry(2).lpi#1.sg1(13)} -attr vt d
load net {ry(2).lpi#1.sg1(14)} -attr vt d
load netBundle {ry(2).lpi#1.sg1} 15 {ry(2).lpi#1.sg1(0)} {ry(2).lpi#1.sg1(1)} {ry(2).lpi#1.sg1(2)} {ry(2).lpi#1.sg1(3)} {ry(2).lpi#1.sg1(4)} {ry(2).lpi#1.sg1(5)} {ry(2).lpi#1.sg1(6)} {ry(2).lpi#1.sg1(7)} {ry(2).lpi#1.sg1(8)} {ry(2).lpi#1.sg1(9)} {ry(2).lpi#1.sg1(10)} {ry(2).lpi#1.sg1(11)} {ry(2).lpi#1.sg1(12)} {ry(2).lpi#1.sg1(13)} {ry(2).lpi#1.sg1(14)} -attr xrf 13222 -attr oid 21 -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(0)} -attr vt d
load net {bx(0).lpi#1.sg1(1)} -attr vt d
load net {bx(0).lpi#1.sg1(2)} -attr vt d
load net {bx(0).lpi#1.sg1(3)} -attr vt d
load net {bx(0).lpi#1.sg1(4)} -attr vt d
load net {bx(0).lpi#1.sg1(5)} -attr vt d
load net {bx(0).lpi#1.sg1(6)} -attr vt d
load net {bx(0).lpi#1.sg1(7)} -attr vt d
load net {bx(0).lpi#1.sg1(8)} -attr vt d
load net {bx(0).lpi#1.sg1(9)} -attr vt d
load net {bx(0).lpi#1.sg1(10)} -attr vt d
load net {bx(0).lpi#1.sg1(11)} -attr vt d
load net {bx(0).lpi#1.sg1(12)} -attr vt d
load net {bx(0).lpi#1.sg1(13)} -attr vt d
load net {bx(0).lpi#1.sg1(14)} -attr vt d
load netBundle {bx(0).lpi#1.sg1} 15 {bx(0).lpi#1.sg1(0)} {bx(0).lpi#1.sg1(1)} {bx(0).lpi#1.sg1(2)} {bx(0).lpi#1.sg1(3)} {bx(0).lpi#1.sg1(4)} {bx(0).lpi#1.sg1(5)} {bx(0).lpi#1.sg1(6)} {bx(0).lpi#1.sg1(7)} {bx(0).lpi#1.sg1(8)} {bx(0).lpi#1.sg1(9)} {bx(0).lpi#1.sg1(10)} {bx(0).lpi#1.sg1(11)} {bx(0).lpi#1.sg1(12)} {bx(0).lpi#1.sg1(13)} {bx(0).lpi#1.sg1(14)} -attr xrf 13223 -attr oid 22 -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(0)} -attr vt d
load net {bx(2).lpi#1.sg1(1)} -attr vt d
load net {bx(2).lpi#1.sg1(2)} -attr vt d
load net {bx(2).lpi#1.sg1(3)} -attr vt d
load net {bx(2).lpi#1.sg1(4)} -attr vt d
load net {bx(2).lpi#1.sg1(5)} -attr vt d
load net {bx(2).lpi#1.sg1(6)} -attr vt d
load net {bx(2).lpi#1.sg1(7)} -attr vt d
load net {bx(2).lpi#1.sg1(8)} -attr vt d
load net {bx(2).lpi#1.sg1(9)} -attr vt d
load net {bx(2).lpi#1.sg1(10)} -attr vt d
load net {bx(2).lpi#1.sg1(11)} -attr vt d
load net {bx(2).lpi#1.sg1(12)} -attr vt d
load net {bx(2).lpi#1.sg1(13)} -attr vt d
load net {bx(2).lpi#1.sg1(14)} -attr vt d
load netBundle {bx(2).lpi#1.sg1} 15 {bx(2).lpi#1.sg1(0)} {bx(2).lpi#1.sg1(1)} {bx(2).lpi#1.sg1(2)} {bx(2).lpi#1.sg1(3)} {bx(2).lpi#1.sg1(4)} {bx(2).lpi#1.sg1(5)} {bx(2).lpi#1.sg1(6)} {bx(2).lpi#1.sg1(7)} {bx(2).lpi#1.sg1(8)} {bx(2).lpi#1.sg1(9)} {bx(2).lpi#1.sg1(10)} {bx(2).lpi#1.sg1(11)} {bx(2).lpi#1.sg1(12)} {bx(2).lpi#1.sg1(13)} {bx(2).lpi#1.sg1(14)} -attr xrf 13224 -attr oid 23 -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(0)} -attr vt d
load net {gx(0).lpi#1.sg1(1)} -attr vt d
load net {gx(0).lpi#1.sg1(2)} -attr vt d
load net {gx(0).lpi#1.sg1(3)} -attr vt d
load net {gx(0).lpi#1.sg1(4)} -attr vt d
load net {gx(0).lpi#1.sg1(5)} -attr vt d
load net {gx(0).lpi#1.sg1(6)} -attr vt d
load net {gx(0).lpi#1.sg1(7)} -attr vt d
load net {gx(0).lpi#1.sg1(8)} -attr vt d
load net {gx(0).lpi#1.sg1(9)} -attr vt d
load net {gx(0).lpi#1.sg1(10)} -attr vt d
load net {gx(0).lpi#1.sg1(11)} -attr vt d
load net {gx(0).lpi#1.sg1(12)} -attr vt d
load net {gx(0).lpi#1.sg1(13)} -attr vt d
load net {gx(0).lpi#1.sg1(14)} -attr vt d
load netBundle {gx(0).lpi#1.sg1} 15 {gx(0).lpi#1.sg1(0)} {gx(0).lpi#1.sg1(1)} {gx(0).lpi#1.sg1(2)} {gx(0).lpi#1.sg1(3)} {gx(0).lpi#1.sg1(4)} {gx(0).lpi#1.sg1(5)} {gx(0).lpi#1.sg1(6)} {gx(0).lpi#1.sg1(7)} {gx(0).lpi#1.sg1(8)} {gx(0).lpi#1.sg1(9)} {gx(0).lpi#1.sg1(10)} {gx(0).lpi#1.sg1(11)} {gx(0).lpi#1.sg1(12)} {gx(0).lpi#1.sg1(13)} {gx(0).lpi#1.sg1(14)} -attr xrf 13225 -attr oid 24 -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(0)} -attr vt d
load net {gx(2).lpi#1.sg1(1)} -attr vt d
load net {gx(2).lpi#1.sg1(2)} -attr vt d
load net {gx(2).lpi#1.sg1(3)} -attr vt d
load net {gx(2).lpi#1.sg1(4)} -attr vt d
load net {gx(2).lpi#1.sg1(5)} -attr vt d
load net {gx(2).lpi#1.sg1(6)} -attr vt d
load net {gx(2).lpi#1.sg1(7)} -attr vt d
load net {gx(2).lpi#1.sg1(8)} -attr vt d
load net {gx(2).lpi#1.sg1(9)} -attr vt d
load net {gx(2).lpi#1.sg1(10)} -attr vt d
load net {gx(2).lpi#1.sg1(11)} -attr vt d
load net {gx(2).lpi#1.sg1(12)} -attr vt d
load net {gx(2).lpi#1.sg1(13)} -attr vt d
load net {gx(2).lpi#1.sg1(14)} -attr vt d
load netBundle {gx(2).lpi#1.sg1} 15 {gx(2).lpi#1.sg1(0)} {gx(2).lpi#1.sg1(1)} {gx(2).lpi#1.sg1(2)} {gx(2).lpi#1.sg1(3)} {gx(2).lpi#1.sg1(4)} {gx(2).lpi#1.sg1(5)} {gx(2).lpi#1.sg1(6)} {gx(2).lpi#1.sg1(7)} {gx(2).lpi#1.sg1(8)} {gx(2).lpi#1.sg1(9)} {gx(2).lpi#1.sg1(10)} {gx(2).lpi#1.sg1(11)} {gx(2).lpi#1.sg1(12)} {gx(2).lpi#1.sg1(13)} {gx(2).lpi#1.sg1(14)} -attr xrf 13226 -attr oid 25 -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(0)} -attr vt d
load net {rx(0).lpi#1.sg1(1)} -attr vt d
load net {rx(0).lpi#1.sg1(2)} -attr vt d
load net {rx(0).lpi#1.sg1(3)} -attr vt d
load net {rx(0).lpi#1.sg1(4)} -attr vt d
load net {rx(0).lpi#1.sg1(5)} -attr vt d
load net {rx(0).lpi#1.sg1(6)} -attr vt d
load net {rx(0).lpi#1.sg1(7)} -attr vt d
load net {rx(0).lpi#1.sg1(8)} -attr vt d
load net {rx(0).lpi#1.sg1(9)} -attr vt d
load net {rx(0).lpi#1.sg1(10)} -attr vt d
load net {rx(0).lpi#1.sg1(11)} -attr vt d
load net {rx(0).lpi#1.sg1(12)} -attr vt d
load net {rx(0).lpi#1.sg1(13)} -attr vt d
load net {rx(0).lpi#1.sg1(14)} -attr vt d
load netBundle {rx(0).lpi#1.sg1} 15 {rx(0).lpi#1.sg1(0)} {rx(0).lpi#1.sg1(1)} {rx(0).lpi#1.sg1(2)} {rx(0).lpi#1.sg1(3)} {rx(0).lpi#1.sg1(4)} {rx(0).lpi#1.sg1(5)} {rx(0).lpi#1.sg1(6)} {rx(0).lpi#1.sg1(7)} {rx(0).lpi#1.sg1(8)} {rx(0).lpi#1.sg1(9)} {rx(0).lpi#1.sg1(10)} {rx(0).lpi#1.sg1(11)} {rx(0).lpi#1.sg1(12)} {rx(0).lpi#1.sg1(13)} {rx(0).lpi#1.sg1(14)} -attr xrf 13227 -attr oid 26 -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(0)} -attr vt d
load net {rx(2).lpi#1.sg1(1)} -attr vt d
load net {rx(2).lpi#1.sg1(2)} -attr vt d
load net {rx(2).lpi#1.sg1(3)} -attr vt d
load net {rx(2).lpi#1.sg1(4)} -attr vt d
load net {rx(2).lpi#1.sg1(5)} -attr vt d
load net {rx(2).lpi#1.sg1(6)} -attr vt d
load net {rx(2).lpi#1.sg1(7)} -attr vt d
load net {rx(2).lpi#1.sg1(8)} -attr vt d
load net {rx(2).lpi#1.sg1(9)} -attr vt d
load net {rx(2).lpi#1.sg1(10)} -attr vt d
load net {rx(2).lpi#1.sg1(11)} -attr vt d
load net {rx(2).lpi#1.sg1(12)} -attr vt d
load net {rx(2).lpi#1.sg1(13)} -attr vt d
load net {rx(2).lpi#1.sg1(14)} -attr vt d
load netBundle {rx(2).lpi#1.sg1} 15 {rx(2).lpi#1.sg1(0)} {rx(2).lpi#1.sg1(1)} {rx(2).lpi#1.sg1(2)} {rx(2).lpi#1.sg1(3)} {rx(2).lpi#1.sg1(4)} {rx(2).lpi#1.sg1(5)} {rx(2).lpi#1.sg1(6)} {rx(2).lpi#1.sg1(7)} {rx(2).lpi#1.sg1(8)} {rx(2).lpi#1.sg1(9)} {rx(2).lpi#1.sg1(10)} {rx(2).lpi#1.sg1(11)} {rx(2).lpi#1.sg1(12)} {rx(2).lpi#1.sg1(13)} {rx(2).lpi#1.sg1(14)} -attr xrf 13228 -attr oid 27 -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {SHIFT:i#1.lpi#3(0)} -attr vt d
load net {SHIFT:i#1.lpi#3(1)} -attr vt d
load netBundle {SHIFT:i#1.lpi#3} 2 {SHIFT:i#1.lpi#3(0)} {SHIFT:i#1.lpi#3(1)} -attr xrf 13229 -attr oid 28 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {regs.regs(1).sva.sg2(0)} -attr vt d
load net {regs.regs(1).sva.sg2(1)} -attr vt d
load net {regs.regs(1).sva.sg2(2)} -attr vt d
load net {regs.regs(1).sva.sg2(3)} -attr vt d
load net {regs.regs(1).sva.sg2(4)} -attr vt d
load net {regs.regs(1).sva.sg2(5)} -attr vt d
load net {regs.regs(1).sva.sg2(6)} -attr vt d
load net {regs.regs(1).sva.sg2(7)} -attr vt d
load net {regs.regs(1).sva.sg2(8)} -attr vt d
load net {regs.regs(1).sva.sg2(9)} -attr vt d
load net {regs.regs(1).sva.sg2(10)} -attr vt d
load net {regs.regs(1).sva.sg2(11)} -attr vt d
load net {regs.regs(1).sva.sg2(12)} -attr vt d
load net {regs.regs(1).sva.sg2(13)} -attr vt d
load net {regs.regs(1).sva.sg2(14)} -attr vt d
load net {regs.regs(1).sva.sg2(15)} -attr vt d
load net {regs.regs(1).sva.sg2(16)} -attr vt d
load net {regs.regs(1).sva.sg2(17)} -attr vt d
load net {regs.regs(1).sva.sg2(18)} -attr vt d
load net {regs.regs(1).sva.sg2(19)} -attr vt d
load net {regs.regs(1).sva.sg2(20)} -attr vt d
load net {regs.regs(1).sva.sg2(21)} -attr vt d
load net {regs.regs(1).sva.sg2(22)} -attr vt d
load net {regs.regs(1).sva.sg2(23)} -attr vt d
load net {regs.regs(1).sva.sg2(24)} -attr vt d
load net {regs.regs(1).sva.sg2(25)} -attr vt d
load net {regs.regs(1).sva.sg2(26)} -attr vt d
load net {regs.regs(1).sva.sg2(27)} -attr vt d
load net {regs.regs(1).sva.sg2(28)} -attr vt d
load net {regs.regs(1).sva.sg2(29)} -attr vt d
load netBundle {regs.regs(1).sva.sg2} 30 {regs.regs(1).sva.sg2(0)} {regs.regs(1).sva.sg2(1)} {regs.regs(1).sva.sg2(2)} {regs.regs(1).sva.sg2(3)} {regs.regs(1).sva.sg2(4)} {regs.regs(1).sva.sg2(5)} {regs.regs(1).sva.sg2(6)} {regs.regs(1).sva.sg2(7)} {regs.regs(1).sva.sg2(8)} {regs.regs(1).sva.sg2(9)} {regs.regs(1).sva.sg2(10)} {regs.regs(1).sva.sg2(11)} {regs.regs(1).sva.sg2(12)} {regs.regs(1).sva.sg2(13)} {regs.regs(1).sva.sg2(14)} {regs.regs(1).sva.sg2(15)} {regs.regs(1).sva.sg2(16)} {regs.regs(1).sva.sg2(17)} {regs.regs(1).sva.sg2(18)} {regs.regs(1).sva.sg2(19)} {regs.regs(1).sva.sg2(20)} {regs.regs(1).sva.sg2(21)} {regs.regs(1).sva.sg2(22)} {regs.regs(1).sva.sg2(23)} {regs.regs(1).sva.sg2(24)} {regs.regs(1).sva.sg2(25)} {regs.regs(1).sva.sg2(26)} {regs.regs(1).sva.sg2(27)} {regs.regs(1).sva.sg2(28)} {regs.regs(1).sva.sg2(29)} -attr xrf 13230 -attr oid 29 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva#2(0)} -attr vt d
load net {regs.regs(1).sva#2(1)} -attr vt d
load net {regs.regs(1).sva#2(2)} -attr vt d
load net {regs.regs(1).sva#2(3)} -attr vt d
load net {regs.regs(1).sva#2(4)} -attr vt d
load net {regs.regs(1).sva#2(5)} -attr vt d
load net {regs.regs(1).sva#2(6)} -attr vt d
load net {regs.regs(1).sva#2(7)} -attr vt d
load net {regs.regs(1).sva#2(8)} -attr vt d
load net {regs.regs(1).sva#2(9)} -attr vt d
load net {regs.regs(1).sva#2(10)} -attr vt d
load net {regs.regs(1).sva#2(11)} -attr vt d
load net {regs.regs(1).sva#2(12)} -attr vt d
load net {regs.regs(1).sva#2(13)} -attr vt d
load net {regs.regs(1).sva#2(14)} -attr vt d
load net {regs.regs(1).sva#2(15)} -attr vt d
load net {regs.regs(1).sva#2(16)} -attr vt d
load net {regs.regs(1).sva#2(17)} -attr vt d
load net {regs.regs(1).sva#2(18)} -attr vt d
load net {regs.regs(1).sva#2(19)} -attr vt d
load net {regs.regs(1).sva#2(20)} -attr vt d
load net {regs.regs(1).sva#2(21)} -attr vt d
load net {regs.regs(1).sva#2(22)} -attr vt d
load net {regs.regs(1).sva#2(23)} -attr vt d
load net {regs.regs(1).sva#2(24)} -attr vt d
load net {regs.regs(1).sva#2(25)} -attr vt d
load net {regs.regs(1).sva#2(26)} -attr vt d
load net {regs.regs(1).sva#2(27)} -attr vt d
load net {regs.regs(1).sva#2(28)} -attr vt d
load net {regs.regs(1).sva#2(29)} -attr vt d
load netBundle {regs.regs(1).sva#2} 30 {regs.regs(1).sva#2(0)} {regs.regs(1).sva#2(1)} {regs.regs(1).sva#2(2)} {regs.regs(1).sva#2(3)} {regs.regs(1).sva#2(4)} {regs.regs(1).sva#2(5)} {regs.regs(1).sva#2(6)} {regs.regs(1).sva#2(7)} {regs.regs(1).sva#2(8)} {regs.regs(1).sva#2(9)} {regs.regs(1).sva#2(10)} {regs.regs(1).sva#2(11)} {regs.regs(1).sva#2(12)} {regs.regs(1).sva#2(13)} {regs.regs(1).sva#2(14)} {regs.regs(1).sva#2(15)} {regs.regs(1).sva#2(16)} {regs.regs(1).sva#2(17)} {regs.regs(1).sva#2(18)} {regs.regs(1).sva#2(19)} {regs.regs(1).sva#2(20)} {regs.regs(1).sva#2(21)} {regs.regs(1).sva#2(22)} {regs.regs(1).sva#2(23)} {regs.regs(1).sva#2(24)} {regs.regs(1).sva#2(25)} {regs.regs(1).sva#2(26)} {regs.regs(1).sva#2(27)} {regs.regs(1).sva#2(28)} {regs.regs(1).sva#2(29)} -attr xrf 13231 -attr oid 30 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(0).sva.sg2(0)} -attr vt d
load net {regs.regs(0).sva.sg2(1)} -attr vt d
load net {regs.regs(0).sva.sg2(2)} -attr vt d
load net {regs.regs(0).sva.sg2(3)} -attr vt d
load net {regs.regs(0).sva.sg2(4)} -attr vt d
load net {regs.regs(0).sva.sg2(5)} -attr vt d
load net {regs.regs(0).sva.sg2(6)} -attr vt d
load net {regs.regs(0).sva.sg2(7)} -attr vt d
load net {regs.regs(0).sva.sg2(8)} -attr vt d
load net {regs.regs(0).sva.sg2(9)} -attr vt d
load net {regs.regs(0).sva.sg2(10)} -attr vt d
load net {regs.regs(0).sva.sg2(11)} -attr vt d
load net {regs.regs(0).sva.sg2(12)} -attr vt d
load net {regs.regs(0).sva.sg2(13)} -attr vt d
load net {regs.regs(0).sva.sg2(14)} -attr vt d
load net {regs.regs(0).sva.sg2(15)} -attr vt d
load net {regs.regs(0).sva.sg2(16)} -attr vt d
load net {regs.regs(0).sva.sg2(17)} -attr vt d
load net {regs.regs(0).sva.sg2(18)} -attr vt d
load net {regs.regs(0).sva.sg2(19)} -attr vt d
load net {regs.regs(0).sva.sg2(20)} -attr vt d
load net {regs.regs(0).sva.sg2(21)} -attr vt d
load net {regs.regs(0).sva.sg2(22)} -attr vt d
load net {regs.regs(0).sva.sg2(23)} -attr vt d
load net {regs.regs(0).sva.sg2(24)} -attr vt d
load net {regs.regs(0).sva.sg2(25)} -attr vt d
load net {regs.regs(0).sva.sg2(26)} -attr vt d
load net {regs.regs(0).sva.sg2(27)} -attr vt d
load net {regs.regs(0).sva.sg2(28)} -attr vt d
load net {regs.regs(0).sva.sg2(29)} -attr vt d
load netBundle {regs.regs(0).sva.sg2} 30 {regs.regs(0).sva.sg2(0)} {regs.regs(0).sva.sg2(1)} {regs.regs(0).sva.sg2(2)} {regs.regs(0).sva.sg2(3)} {regs.regs(0).sva.sg2(4)} {regs.regs(0).sva.sg2(5)} {regs.regs(0).sva.sg2(6)} {regs.regs(0).sva.sg2(7)} {regs.regs(0).sva.sg2(8)} {regs.regs(0).sva.sg2(9)} {regs.regs(0).sva.sg2(10)} {regs.regs(0).sva.sg2(11)} {regs.regs(0).sva.sg2(12)} {regs.regs(0).sva.sg2(13)} {regs.regs(0).sva.sg2(14)} {regs.regs(0).sva.sg2(15)} {regs.regs(0).sva.sg2(16)} {regs.regs(0).sva.sg2(17)} {regs.regs(0).sva.sg2(18)} {regs.regs(0).sva.sg2(19)} {regs.regs(0).sva.sg2(20)} {regs.regs(0).sva.sg2(21)} {regs.regs(0).sva.sg2(22)} {regs.regs(0).sva.sg2(23)} {regs.regs(0).sva.sg2(24)} {regs.regs(0).sva.sg2(25)} {regs.regs(0).sva.sg2(26)} {regs.regs(0).sva.sg2(27)} {regs.regs(0).sva.sg2(28)} {regs.regs(0).sva.sg2(29)} -attr xrf 13232 -attr oid 31 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva#2(0)} -attr vt d
load net {regs.regs(0).sva#2(1)} -attr vt d
load net {regs.regs(0).sva#2(2)} -attr vt d
load net {regs.regs(0).sva#2(3)} -attr vt d
load net {regs.regs(0).sva#2(4)} -attr vt d
load net {regs.regs(0).sva#2(5)} -attr vt d
load net {regs.regs(0).sva#2(6)} -attr vt d
load net {regs.regs(0).sva#2(7)} -attr vt d
load net {regs.regs(0).sva#2(8)} -attr vt d
load net {regs.regs(0).sva#2(9)} -attr vt d
load net {regs.regs(0).sva#2(10)} -attr vt d
load net {regs.regs(0).sva#2(11)} -attr vt d
load net {regs.regs(0).sva#2(12)} -attr vt d
load net {regs.regs(0).sva#2(13)} -attr vt d
load net {regs.regs(0).sva#2(14)} -attr vt d
load net {regs.regs(0).sva#2(15)} -attr vt d
load net {regs.regs(0).sva#2(16)} -attr vt d
load net {regs.regs(0).sva#2(17)} -attr vt d
load net {regs.regs(0).sva#2(18)} -attr vt d
load net {regs.regs(0).sva#2(19)} -attr vt d
load net {regs.regs(0).sva#2(20)} -attr vt d
load net {regs.regs(0).sva#2(21)} -attr vt d
load net {regs.regs(0).sva#2(22)} -attr vt d
load net {regs.regs(0).sva#2(23)} -attr vt d
load net {regs.regs(0).sva#2(24)} -attr vt d
load net {regs.regs(0).sva#2(25)} -attr vt d
load net {regs.regs(0).sva#2(26)} -attr vt d
load net {regs.regs(0).sva#2(27)} -attr vt d
load net {regs.regs(0).sva#2(28)} -attr vt d
load net {regs.regs(0).sva#2(29)} -attr vt d
load netBundle {regs.regs(0).sva#2} 30 {regs.regs(0).sva#2(0)} {regs.regs(0).sva#2(1)} {regs.regs(0).sva#2(2)} {regs.regs(0).sva#2(3)} {regs.regs(0).sva#2(4)} {regs.regs(0).sva#2(5)} {regs.regs(0).sva#2(6)} {regs.regs(0).sva#2(7)} {regs.regs(0).sva#2(8)} {regs.regs(0).sva#2(9)} {regs.regs(0).sva#2(10)} {regs.regs(0).sva#2(11)} {regs.regs(0).sva#2(12)} {regs.regs(0).sva#2(13)} {regs.regs(0).sva#2(14)} {regs.regs(0).sva#2(15)} {regs.regs(0).sva#2(16)} {regs.regs(0).sva#2(17)} {regs.regs(0).sva#2(18)} {regs.regs(0).sva#2(19)} {regs.regs(0).sva#2(20)} {regs.regs(0).sva#2(21)} {regs.regs(0).sva#2(22)} {regs.regs(0).sva#2(23)} {regs.regs(0).sva#2(24)} {regs.regs(0).sva#2(25)} {regs.regs(0).sva#2(26)} {regs.regs(0).sva#2(27)} {regs.regs(0).sva#2(28)} {regs.regs(0).sva#2(29)} -attr xrf 13233 -attr oid 32 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(2).sva.sg2(0)} -attr vt d
load net {regs.regs(2).sva.sg2(1)} -attr vt d
load net {regs.regs(2).sva.sg2(2)} -attr vt d
load net {regs.regs(2).sva.sg2(3)} -attr vt d
load net {regs.regs(2).sva.sg2(4)} -attr vt d
load net {regs.regs(2).sva.sg2(5)} -attr vt d
load net {regs.regs(2).sva.sg2(6)} -attr vt d
load net {regs.regs(2).sva.sg2(7)} -attr vt d
load net {regs.regs(2).sva.sg2(8)} -attr vt d
load net {regs.regs(2).sva.sg2(9)} -attr vt d
load net {regs.regs(2).sva.sg2(10)} -attr vt d
load net {regs.regs(2).sva.sg2(11)} -attr vt d
load net {regs.regs(2).sva.sg2(12)} -attr vt d
load net {regs.regs(2).sva.sg2(13)} -attr vt d
load net {regs.regs(2).sva.sg2(14)} -attr vt d
load net {regs.regs(2).sva.sg2(15)} -attr vt d
load net {regs.regs(2).sva.sg2(16)} -attr vt d
load net {regs.regs(2).sva.sg2(17)} -attr vt d
load net {regs.regs(2).sva.sg2(18)} -attr vt d
load net {regs.regs(2).sva.sg2(19)} -attr vt d
load net {regs.regs(2).sva.sg2(20)} -attr vt d
load net {regs.regs(2).sva.sg2(21)} -attr vt d
load net {regs.regs(2).sva.sg2(22)} -attr vt d
load net {regs.regs(2).sva.sg2(23)} -attr vt d
load net {regs.regs(2).sva.sg2(24)} -attr vt d
load net {regs.regs(2).sva.sg2(25)} -attr vt d
load net {regs.regs(2).sva.sg2(26)} -attr vt d
load net {regs.regs(2).sva.sg2(27)} -attr vt d
load net {regs.regs(2).sva.sg2(28)} -attr vt d
load net {regs.regs(2).sva.sg2(29)} -attr vt d
load netBundle {regs.regs(2).sva.sg2} 30 {regs.regs(2).sva.sg2(0)} {regs.regs(2).sva.sg2(1)} {regs.regs(2).sva.sg2(2)} {regs.regs(2).sva.sg2(3)} {regs.regs(2).sva.sg2(4)} {regs.regs(2).sva.sg2(5)} {regs.regs(2).sva.sg2(6)} {regs.regs(2).sva.sg2(7)} {regs.regs(2).sva.sg2(8)} {regs.regs(2).sva.sg2(9)} {regs.regs(2).sva.sg2(10)} {regs.regs(2).sva.sg2(11)} {regs.regs(2).sva.sg2(12)} {regs.regs(2).sva.sg2(13)} {regs.regs(2).sva.sg2(14)} {regs.regs(2).sva.sg2(15)} {regs.regs(2).sva.sg2(16)} {regs.regs(2).sva.sg2(17)} {regs.regs(2).sva.sg2(18)} {regs.regs(2).sva.sg2(19)} {regs.regs(2).sva.sg2(20)} {regs.regs(2).sva.sg2(21)} {regs.regs(2).sva.sg2(22)} {regs.regs(2).sva.sg2(23)} {regs.regs(2).sva.sg2(24)} {regs.regs(2).sva.sg2(25)} {regs.regs(2).sva.sg2(26)} {regs.regs(2).sva.sg2(27)} {regs.regs(2).sva.sg2(28)} {regs.regs(2).sva.sg2(29)} -attr xrf 13234 -attr oid 33 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva#2(0)} -attr vt d
load net {regs.regs(2).sva#2(1)} -attr vt d
load net {regs.regs(2).sva#2(2)} -attr vt d
load net {regs.regs(2).sva#2(3)} -attr vt d
load net {regs.regs(2).sva#2(4)} -attr vt d
load net {regs.regs(2).sva#2(5)} -attr vt d
load net {regs.regs(2).sva#2(6)} -attr vt d
load net {regs.regs(2).sva#2(7)} -attr vt d
load net {regs.regs(2).sva#2(8)} -attr vt d
load net {regs.regs(2).sva#2(9)} -attr vt d
load net {regs.regs(2).sva#2(10)} -attr vt d
load net {regs.regs(2).sva#2(11)} -attr vt d
load net {regs.regs(2).sva#2(12)} -attr vt d
load net {regs.regs(2).sva#2(13)} -attr vt d
load net {regs.regs(2).sva#2(14)} -attr vt d
load net {regs.regs(2).sva#2(15)} -attr vt d
load net {regs.regs(2).sva#2(16)} -attr vt d
load net {regs.regs(2).sva#2(17)} -attr vt d
load net {regs.regs(2).sva#2(18)} -attr vt d
load net {regs.regs(2).sva#2(19)} -attr vt d
load net {regs.regs(2).sva#2(20)} -attr vt d
load net {regs.regs(2).sva#2(21)} -attr vt d
load net {regs.regs(2).sva#2(22)} -attr vt d
load net {regs.regs(2).sva#2(23)} -attr vt d
load net {regs.regs(2).sva#2(24)} -attr vt d
load net {regs.regs(2).sva#2(25)} -attr vt d
load net {regs.regs(2).sva#2(26)} -attr vt d
load net {regs.regs(2).sva#2(27)} -attr vt d
load net {regs.regs(2).sva#2(28)} -attr vt d
load net {regs.regs(2).sva#2(29)} -attr vt d
load netBundle {regs.regs(2).sva#2} 30 {regs.regs(2).sva#2(0)} {regs.regs(2).sva#2(1)} {regs.regs(2).sva#2(2)} {regs.regs(2).sva#2(3)} {regs.regs(2).sva#2(4)} {regs.regs(2).sva#2(5)} {regs.regs(2).sva#2(6)} {regs.regs(2).sva#2(7)} {regs.regs(2).sva#2(8)} {regs.regs(2).sva#2(9)} {regs.regs(2).sva#2(10)} {regs.regs(2).sva#2(11)} {regs.regs(2).sva#2(12)} {regs.regs(2).sva#2(13)} {regs.regs(2).sva#2(14)} {regs.regs(2).sva#2(15)} {regs.regs(2).sva#2(16)} {regs.regs(2).sva#2(17)} {regs.regs(2).sva#2(18)} {regs.regs(2).sva#2(19)} {regs.regs(2).sva#2(20)} {regs.regs(2).sva#2(21)} {regs.regs(2).sva#2(22)} {regs.regs(2).sva#2(23)} {regs.regs(2).sva#2(24)} {regs.regs(2).sva#2(25)} {regs.regs(2).sva#2(26)} {regs.regs(2).sva#2(27)} {regs.regs(2).sva#2(28)} {regs.regs(2).sva#2(29)} -attr xrf 13235 -attr oid 34 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(0)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(1)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(2)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(3)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(4)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(5)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(6)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(7)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(8)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(9)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(10)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(11)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(12)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(13)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(14)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(15)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(16)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(17)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(18)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(19)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(20)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(21)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(22)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(23)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(24)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(25)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(26)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(27)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(28)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2(29)} -attr vt d
load netBundle {regs.operator<<:din.lpi#1.dfm.sg2} 30 {regs.operator<<:din.lpi#1.dfm.sg2(0)} {regs.operator<<:din.lpi#1.dfm.sg2(1)} {regs.operator<<:din.lpi#1.dfm.sg2(2)} {regs.operator<<:din.lpi#1.dfm.sg2(3)} {regs.operator<<:din.lpi#1.dfm.sg2(4)} {regs.operator<<:din.lpi#1.dfm.sg2(5)} {regs.operator<<:din.lpi#1.dfm.sg2(6)} {regs.operator<<:din.lpi#1.dfm.sg2(7)} {regs.operator<<:din.lpi#1.dfm.sg2(8)} {regs.operator<<:din.lpi#1.dfm.sg2(9)} {regs.operator<<:din.lpi#1.dfm.sg2(10)} {regs.operator<<:din.lpi#1.dfm.sg2(11)} {regs.operator<<:din.lpi#1.dfm.sg2(12)} {regs.operator<<:din.lpi#1.dfm.sg2(13)} {regs.operator<<:din.lpi#1.dfm.sg2(14)} {regs.operator<<:din.lpi#1.dfm.sg2(15)} {regs.operator<<:din.lpi#1.dfm.sg2(16)} {regs.operator<<:din.lpi#1.dfm.sg2(17)} {regs.operator<<:din.lpi#1.dfm.sg2(18)} {regs.operator<<:din.lpi#1.dfm.sg2(19)} {regs.operator<<:din.lpi#1.dfm.sg2(20)} {regs.operator<<:din.lpi#1.dfm.sg2(21)} {regs.operator<<:din.lpi#1.dfm.sg2(22)} {regs.operator<<:din.lpi#1.dfm.sg2(23)} {regs.operator<<:din.lpi#1.dfm.sg2(24)} {regs.operator<<:din.lpi#1.dfm.sg2(25)} {regs.operator<<:din.lpi#1.dfm.sg2(26)} {regs.operator<<:din.lpi#1.dfm.sg2(27)} {regs.operator<<:din.lpi#1.dfm.sg2(28)} {regs.operator<<:din.lpi#1.dfm.sg2(29)} -attr xrf 13236 -attr oid 35 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm#1(0)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(1)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(2)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(3)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(4)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(5)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(6)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(7)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(8)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(9)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(10)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(11)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(12)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(13)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(14)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(15)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(16)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(17)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(18)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(19)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(20)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(21)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(22)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(23)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(24)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(25)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(26)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(27)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(28)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1(29)} -attr vt d
load netBundle {regs.operator<<:din.lpi#1.dfm#1} 30 {regs.operator<<:din.lpi#1.dfm#1(0)} {regs.operator<<:din.lpi#1.dfm#1(1)} {regs.operator<<:din.lpi#1.dfm#1(2)} {regs.operator<<:din.lpi#1.dfm#1(3)} {regs.operator<<:din.lpi#1.dfm#1(4)} {regs.operator<<:din.lpi#1.dfm#1(5)} {regs.operator<<:din.lpi#1.dfm#1(6)} {regs.operator<<:din.lpi#1.dfm#1(7)} {regs.operator<<:din.lpi#1.dfm#1(8)} {regs.operator<<:din.lpi#1.dfm#1(9)} {regs.operator<<:din.lpi#1.dfm#1(10)} {regs.operator<<:din.lpi#1.dfm#1(11)} {regs.operator<<:din.lpi#1.dfm#1(12)} {regs.operator<<:din.lpi#1.dfm#1(13)} {regs.operator<<:din.lpi#1.dfm#1(14)} {regs.operator<<:din.lpi#1.dfm#1(15)} {regs.operator<<:din.lpi#1.dfm#1(16)} {regs.operator<<:din.lpi#1.dfm#1(17)} {regs.operator<<:din.lpi#1.dfm#1(18)} {regs.operator<<:din.lpi#1.dfm#1(19)} {regs.operator<<:din.lpi#1.dfm#1(20)} {regs.operator<<:din.lpi#1.dfm#1(21)} {regs.operator<<:din.lpi#1.dfm#1(22)} {regs.operator<<:din.lpi#1.dfm#1(23)} {regs.operator<<:din.lpi#1.dfm#1(24)} {regs.operator<<:din.lpi#1.dfm#1(25)} {regs.operator<<:din.lpi#1.dfm#1(26)} {regs.operator<<:din.lpi#1.dfm#1(27)} {regs.operator<<:din.lpi#1.dfm#1(28)} {regs.operator<<:din.lpi#1.dfm#1(29)} -attr xrf 13237 -attr oid 36 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {FRAME:avg:slc#14.itm#3(0)} -attr vt d
load net {FRAME:avg:slc#14.itm#3(1)} -attr vt d
load net {FRAME:avg:slc#14.itm#3(2)} -attr vt d
load net {FRAME:avg:slc#14.itm#3(3)} -attr vt d
load netBundle {FRAME:avg:slc#14.itm#3} 4 {FRAME:avg:slc#14.itm#3(0)} {FRAME:avg:slc#14.itm#3(1)} {FRAME:avg:slc#14.itm#3(2)} {FRAME:avg:slc#14.itm#3(3)} -attr xrf 13238 -attr oid 37 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#14.itm#3}
load net {FRAME:avg.sva#1(0)} -attr vt d
load net {FRAME:avg.sva#1(1)} -attr vt d
load net {FRAME:avg.sva#1(2)} -attr vt d
load net {FRAME:avg.sva#1(3)} -attr vt d
load net {FRAME:avg.sva#1(4)} -attr vt d
load net {FRAME:avg.sva#1(5)} -attr vt d
load net {FRAME:avg.sva#1(6)} -attr vt d
load net {FRAME:avg.sva#1(7)} -attr vt d
load net {FRAME:avg.sva#1(8)} -attr vt d
load net {FRAME:avg.sva#1(9)} -attr vt d
load net {FRAME:avg.sva#1(10)} -attr vt d
load net {FRAME:avg.sva#1(11)} -attr vt d
load net {FRAME:avg.sva#1(12)} -attr vt d
load net {FRAME:avg.sva#1(13)} -attr vt d
load net {FRAME:avg.sva#1(14)} -attr vt d
load net {FRAME:avg.sva#1(15)} -attr vt d
load netBundle {FRAME:avg.sva#1} 16 {FRAME:avg.sva#1(0)} {FRAME:avg.sva#1(1)} {FRAME:avg.sva#1(2)} {FRAME:avg.sva#1(3)} {FRAME:avg.sva#1(4)} {FRAME:avg.sva#1(5)} {FRAME:avg.sva#1(6)} {FRAME:avg.sva#1(7)} {FRAME:avg.sva#1(8)} {FRAME:avg.sva#1(9)} {FRAME:avg.sva#1(10)} {FRAME:avg.sva#1(11)} {FRAME:avg.sva#1(12)} {FRAME:avg.sva#1(13)} {FRAME:avg.sva#1(14)} {FRAME:avg.sva#1(15)} -attr xrf 13239 -attr oid 38 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {blue.sva#1(0)} -attr vt d
load net {blue.sva#1(1)} -attr vt d
load net {blue.sva#1(2)} -attr vt d
load net {blue.sva#1(3)} -attr vt d
load net {blue.sva#1(4)} -attr vt d
load net {blue.sva#1(5)} -attr vt d
load net {blue.sva#1(6)} -attr vt d
load net {blue.sva#1(7)} -attr vt d
load net {blue.sva#1(8)} -attr vt d
load net {blue.sva#1(9)} -attr vt d
load net {blue.sva#1(10)} -attr vt d
load net {blue.sva#1(11)} -attr vt d
load net {blue.sva#1(12)} -attr vt d
load net {blue.sva#1(13)} -attr vt d
load net {blue.sva#1(14)} -attr vt d
load net {blue.sva#1(15)} -attr vt d
load netBundle {blue.sva#1} 16 {blue.sva#1(0)} {blue.sva#1(1)} {blue.sva#1(2)} {blue.sva#1(3)} {blue.sva#1(4)} {blue.sva#1(5)} {blue.sva#1(6)} {blue.sva#1(7)} {blue.sva#1(8)} {blue.sva#1(9)} {blue.sva#1(10)} {blue.sva#1(11)} {blue.sva#1(12)} {blue.sva#1(13)} {blue.sva#1(14)} {blue.sva#1(15)} -attr xrf 13240 -attr oid 39 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {green.sva#1(0)} -attr vt d
load net {green.sva#1(1)} -attr vt d
load net {green.sva#1(2)} -attr vt d
load net {green.sva#1(3)} -attr vt d
load net {green.sva#1(4)} -attr vt d
load net {green.sva#1(5)} -attr vt d
load net {green.sva#1(6)} -attr vt d
load net {green.sva#1(7)} -attr vt d
load net {green.sva#1(8)} -attr vt d
load net {green.sva#1(9)} -attr vt d
load net {green.sva#1(10)} -attr vt d
load net {green.sva#1(11)} -attr vt d
load net {green.sva#1(12)} -attr vt d
load net {green.sva#1(13)} -attr vt d
load net {green.sva#1(14)} -attr vt d
load net {green.sva#1(15)} -attr vt d
load netBundle {green.sva#1} 16 {green.sva#1(0)} {green.sva#1(1)} {green.sva#1(2)} {green.sva#1(3)} {green.sva#1(4)} {green.sva#1(5)} {green.sva#1(6)} {green.sva#1(7)} {green.sva#1(8)} {green.sva#1(9)} {green.sva#1(10)} {green.sva#1(11)} {green.sva#1(12)} {green.sva#1(13)} {green.sva#1(14)} {green.sva#1(15)} -attr xrf 13241 -attr oid 40 -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {red.sva#1(0)} -attr vt d
load net {red.sva#1(1)} -attr vt d
load net {red.sva#1(2)} -attr vt d
load net {red.sva#1(3)} -attr vt d
load net {red.sva#1(4)} -attr vt d
load net {red.sva#1(5)} -attr vt d
load net {red.sva#1(6)} -attr vt d
load net {red.sva#1(7)} -attr vt d
load net {red.sva#1(8)} -attr vt d
load net {red.sva#1(9)} -attr vt d
load net {red.sva#1(10)} -attr vt d
load net {red.sva#1(11)} -attr vt d
load net {red.sva#1(12)} -attr vt d
load net {red.sva#1(13)} -attr vt d
load net {red.sva#1(14)} -attr vt d
load net {red.sva#1(15)} -attr vt d
load netBundle {red.sva#1} 16 {red.sva#1(0)} {red.sva#1(1)} {red.sva#1(2)} {red.sva#1(3)} {red.sva#1(4)} {red.sva#1(5)} {red.sva#1(6)} {red.sva#1(7)} {red.sva#1(8)} {red.sva#1(9)} {red.sva#1(10)} {red.sva#1(11)} {red.sva#1(12)} {red.sva#1(13)} {red.sva#1(14)} {red.sva#1(15)} -attr xrf 13242 -attr oid 41 -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {i#8.sva(0)} -attr vt d
load net {i#8.sva(1)} -attr vt d
load netBundle {i#8.sva} 2 {i#8.sva(0)} {i#8.sva(1)} -attr xrf 13243 -attr oid 42 -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.sva}
load net {i#6.sva(0)} -attr vt d
load net {i#6.sva(1)} -attr vt d
load netBundle {i#6.sva} 2 {i#6.sva(0)} {i#6.sva(1)} -attr xrf 13244 -attr oid 43 -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.sva}
load net {SHIFT:acc#1.psp(0)} -attr vt d
load net {SHIFT:acc#1.psp(1)} -attr vt d
load netBundle {SHIFT:acc#1.psp} 2 {SHIFT:acc#1.psp(0)} {SHIFT:acc#1.psp(1)} -attr xrf 13245 -attr oid 44 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load net {i#5.sva(0)} -attr vt d
load net {i#5.sva(1)} -attr vt d
load netBundle {i#5.sva} 2 {i#5.sva(0)} {i#5.sva(1)} -attr xrf 13246 -attr oid 45 -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.sva}
load net {i#7.sva(0)} -attr vt d
load net {i#7.sva(1)} -attr vt d
load netBundle {i#7.sva} 2 {i#7.sva(0)} {i#7.sva(1)} -attr xrf 13247 -attr oid 46 -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.sva}
load net {blue.lpi#1.dfm(0)} -attr vt d
load net {blue.lpi#1.dfm(1)} -attr vt d
load net {blue.lpi#1.dfm(2)} -attr vt d
load net {blue.lpi#1.dfm(3)} -attr vt d
load net {blue.lpi#1.dfm(4)} -attr vt d
load net {blue.lpi#1.dfm(5)} -attr vt d
load net {blue.lpi#1.dfm(6)} -attr vt d
load net {blue.lpi#1.dfm(7)} -attr vt d
load net {blue.lpi#1.dfm(8)} -attr vt d
load net {blue.lpi#1.dfm(9)} -attr vt d
load net {blue.lpi#1.dfm(10)} -attr vt d
load net {blue.lpi#1.dfm(11)} -attr vt d
load net {blue.lpi#1.dfm(12)} -attr vt d
load net {blue.lpi#1.dfm(13)} -attr vt d
load net {blue.lpi#1.dfm(14)} -attr vt d
load net {blue.lpi#1.dfm(15)} -attr vt d
load netBundle {blue.lpi#1.dfm} 16 {blue.lpi#1.dfm(0)} {blue.lpi#1.dfm(1)} {blue.lpi#1.dfm(2)} {blue.lpi#1.dfm(3)} {blue.lpi#1.dfm(4)} {blue.lpi#1.dfm(5)} {blue.lpi#1.dfm(6)} {blue.lpi#1.dfm(7)} {blue.lpi#1.dfm(8)} {blue.lpi#1.dfm(9)} {blue.lpi#1.dfm(10)} {blue.lpi#1.dfm(11)} {blue.lpi#1.dfm(12)} {blue.lpi#1.dfm(13)} {blue.lpi#1.dfm(14)} {blue.lpi#1.dfm(15)} -attr xrf 13248 -attr oid 47 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {by(2).lpi#1.dfm.sg1(0)} -attr vt d
load net {by(2).lpi#1.dfm.sg1(1)} -attr vt d
load net {by(2).lpi#1.dfm.sg1(2)} -attr vt d
load net {by(2).lpi#1.dfm.sg1(3)} -attr vt d
load net {by(2).lpi#1.dfm.sg1(4)} -attr vt d
load net {by(2).lpi#1.dfm.sg1(5)} -attr vt d
load net {by(2).lpi#1.dfm.sg1(6)} -attr vt d
load net {by(2).lpi#1.dfm.sg1(7)} -attr vt d
load net {by(2).lpi#1.dfm.sg1(8)} -attr vt d
load net {by(2).lpi#1.dfm.sg1(9)} -attr vt d
load net {by(2).lpi#1.dfm.sg1(10)} -attr vt d
load net {by(2).lpi#1.dfm.sg1(11)} -attr vt d
load net {by(2).lpi#1.dfm.sg1(12)} -attr vt d
load net {by(2).lpi#1.dfm.sg1(13)} -attr vt d
load net {by(2).lpi#1.dfm.sg1(14)} -attr vt d
load netBundle {by(2).lpi#1.dfm.sg1} 15 {by(2).lpi#1.dfm.sg1(0)} {by(2).lpi#1.dfm.sg1(1)} {by(2).lpi#1.dfm.sg1(2)} {by(2).lpi#1.dfm.sg1(3)} {by(2).lpi#1.dfm.sg1(4)} {by(2).lpi#1.dfm.sg1(5)} {by(2).lpi#1.dfm.sg1(6)} {by(2).lpi#1.dfm.sg1(7)} {by(2).lpi#1.dfm.sg1(8)} {by(2).lpi#1.dfm.sg1(9)} {by(2).lpi#1.dfm.sg1(10)} {by(2).lpi#1.dfm.sg1(11)} {by(2).lpi#1.dfm.sg1(12)} {by(2).lpi#1.dfm.sg1(13)} {by(2).lpi#1.dfm.sg1(14)} -attr xrf 13249 -attr oid 48 -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(0)} -attr vt d
load net {by(0).lpi#1.dfm.sg1(1)} -attr vt d
load net {by(0).lpi#1.dfm.sg1(2)} -attr vt d
load net {by(0).lpi#1.dfm.sg1(3)} -attr vt d
load net {by(0).lpi#1.dfm.sg1(4)} -attr vt d
load net {by(0).lpi#1.dfm.sg1(5)} -attr vt d
load net {by(0).lpi#1.dfm.sg1(6)} -attr vt d
load net {by(0).lpi#1.dfm.sg1(7)} -attr vt d
load net {by(0).lpi#1.dfm.sg1(8)} -attr vt d
load net {by(0).lpi#1.dfm.sg1(9)} -attr vt d
load net {by(0).lpi#1.dfm.sg1(10)} -attr vt d
load net {by(0).lpi#1.dfm.sg1(11)} -attr vt d
load net {by(0).lpi#1.dfm.sg1(12)} -attr vt d
load net {by(0).lpi#1.dfm.sg1(13)} -attr vt d
load net {by(0).lpi#1.dfm.sg1(14)} -attr vt d
load netBundle {by(0).lpi#1.dfm.sg1} 15 {by(0).lpi#1.dfm.sg1(0)} {by(0).lpi#1.dfm.sg1(1)} {by(0).lpi#1.dfm.sg1(2)} {by(0).lpi#1.dfm.sg1(3)} {by(0).lpi#1.dfm.sg1(4)} {by(0).lpi#1.dfm.sg1(5)} {by(0).lpi#1.dfm.sg1(6)} {by(0).lpi#1.dfm.sg1(7)} {by(0).lpi#1.dfm.sg1(8)} {by(0).lpi#1.dfm.sg1(9)} {by(0).lpi#1.dfm.sg1(10)} {by(0).lpi#1.dfm.sg1(11)} {by(0).lpi#1.dfm.sg1(12)} {by(0).lpi#1.dfm.sg1(13)} {by(0).lpi#1.dfm.sg1(14)} -attr xrf 13250 -attr oid 49 -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {green.lpi#1.dfm(0)} -attr vt d
load net {green.lpi#1.dfm(1)} -attr vt d
load net {green.lpi#1.dfm(2)} -attr vt d
load net {green.lpi#1.dfm(3)} -attr vt d
load net {green.lpi#1.dfm(4)} -attr vt d
load net {green.lpi#1.dfm(5)} -attr vt d
load net {green.lpi#1.dfm(6)} -attr vt d
load net {green.lpi#1.dfm(7)} -attr vt d
load net {green.lpi#1.dfm(8)} -attr vt d
load net {green.lpi#1.dfm(9)} -attr vt d
load net {green.lpi#1.dfm(10)} -attr vt d
load net {green.lpi#1.dfm(11)} -attr vt d
load net {green.lpi#1.dfm(12)} -attr vt d
load net {green.lpi#1.dfm(13)} -attr vt d
load net {green.lpi#1.dfm(14)} -attr vt d
load net {green.lpi#1.dfm(15)} -attr vt d
load netBundle {green.lpi#1.dfm} 16 {green.lpi#1.dfm(0)} {green.lpi#1.dfm(1)} {green.lpi#1.dfm(2)} {green.lpi#1.dfm(3)} {green.lpi#1.dfm(4)} {green.lpi#1.dfm(5)} {green.lpi#1.dfm(6)} {green.lpi#1.dfm(7)} {green.lpi#1.dfm(8)} {green.lpi#1.dfm(9)} {green.lpi#1.dfm(10)} {green.lpi#1.dfm(11)} {green.lpi#1.dfm(12)} {green.lpi#1.dfm(13)} {green.lpi#1.dfm(14)} {green.lpi#1.dfm(15)} -attr xrf 13251 -attr oid 50 -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {gy(2).lpi#1.dfm.sg1(0)} -attr vt d
load net {gy(2).lpi#1.dfm.sg1(1)} -attr vt d
load net {gy(2).lpi#1.dfm.sg1(2)} -attr vt d
load net {gy(2).lpi#1.dfm.sg1(3)} -attr vt d
load net {gy(2).lpi#1.dfm.sg1(4)} -attr vt d
load net {gy(2).lpi#1.dfm.sg1(5)} -attr vt d
load net {gy(2).lpi#1.dfm.sg1(6)} -attr vt d
load net {gy(2).lpi#1.dfm.sg1(7)} -attr vt d
load net {gy(2).lpi#1.dfm.sg1(8)} -attr vt d
load net {gy(2).lpi#1.dfm.sg1(9)} -attr vt d
load net {gy(2).lpi#1.dfm.sg1(10)} -attr vt d
load net {gy(2).lpi#1.dfm.sg1(11)} -attr vt d
load net {gy(2).lpi#1.dfm.sg1(12)} -attr vt d
load net {gy(2).lpi#1.dfm.sg1(13)} -attr vt d
load net {gy(2).lpi#1.dfm.sg1(14)} -attr vt d
load netBundle {gy(2).lpi#1.dfm.sg1} 15 {gy(2).lpi#1.dfm.sg1(0)} {gy(2).lpi#1.dfm.sg1(1)} {gy(2).lpi#1.dfm.sg1(2)} {gy(2).lpi#1.dfm.sg1(3)} {gy(2).lpi#1.dfm.sg1(4)} {gy(2).lpi#1.dfm.sg1(5)} {gy(2).lpi#1.dfm.sg1(6)} {gy(2).lpi#1.dfm.sg1(7)} {gy(2).lpi#1.dfm.sg1(8)} {gy(2).lpi#1.dfm.sg1(9)} {gy(2).lpi#1.dfm.sg1(10)} {gy(2).lpi#1.dfm.sg1(11)} {gy(2).lpi#1.dfm.sg1(12)} {gy(2).lpi#1.dfm.sg1(13)} {gy(2).lpi#1.dfm.sg1(14)} -attr xrf 13252 -attr oid 51 -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(0)} -attr vt d
load net {gy(0).lpi#1.dfm.sg1(1)} -attr vt d
load net {gy(0).lpi#1.dfm.sg1(2)} -attr vt d
load net {gy(0).lpi#1.dfm.sg1(3)} -attr vt d
load net {gy(0).lpi#1.dfm.sg1(4)} -attr vt d
load net {gy(0).lpi#1.dfm.sg1(5)} -attr vt d
load net {gy(0).lpi#1.dfm.sg1(6)} -attr vt d
load net {gy(0).lpi#1.dfm.sg1(7)} -attr vt d
load net {gy(0).lpi#1.dfm.sg1(8)} -attr vt d
load net {gy(0).lpi#1.dfm.sg1(9)} -attr vt d
load net {gy(0).lpi#1.dfm.sg1(10)} -attr vt d
load net {gy(0).lpi#1.dfm.sg1(11)} -attr vt d
load net {gy(0).lpi#1.dfm.sg1(12)} -attr vt d
load net {gy(0).lpi#1.dfm.sg1(13)} -attr vt d
load net {gy(0).lpi#1.dfm.sg1(14)} -attr vt d
load netBundle {gy(0).lpi#1.dfm.sg1} 15 {gy(0).lpi#1.dfm.sg1(0)} {gy(0).lpi#1.dfm.sg1(1)} {gy(0).lpi#1.dfm.sg1(2)} {gy(0).lpi#1.dfm.sg1(3)} {gy(0).lpi#1.dfm.sg1(4)} {gy(0).lpi#1.dfm.sg1(5)} {gy(0).lpi#1.dfm.sg1(6)} {gy(0).lpi#1.dfm.sg1(7)} {gy(0).lpi#1.dfm.sg1(8)} {gy(0).lpi#1.dfm.sg1(9)} {gy(0).lpi#1.dfm.sg1(10)} {gy(0).lpi#1.dfm.sg1(11)} {gy(0).lpi#1.dfm.sg1(12)} {gy(0).lpi#1.dfm.sg1(13)} {gy(0).lpi#1.dfm.sg1(14)} -attr xrf 13253 -attr oid 52 -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {red.lpi#1.dfm(0)} -attr vt d
load net {red.lpi#1.dfm(1)} -attr vt d
load net {red.lpi#1.dfm(2)} -attr vt d
load net {red.lpi#1.dfm(3)} -attr vt d
load net {red.lpi#1.dfm(4)} -attr vt d
load net {red.lpi#1.dfm(5)} -attr vt d
load net {red.lpi#1.dfm(6)} -attr vt d
load net {red.lpi#1.dfm(7)} -attr vt d
load net {red.lpi#1.dfm(8)} -attr vt d
load net {red.lpi#1.dfm(9)} -attr vt d
load net {red.lpi#1.dfm(10)} -attr vt d
load net {red.lpi#1.dfm(11)} -attr vt d
load net {red.lpi#1.dfm(12)} -attr vt d
load net {red.lpi#1.dfm(13)} -attr vt d
load net {red.lpi#1.dfm(14)} -attr vt d
load net {red.lpi#1.dfm(15)} -attr vt d
load netBundle {red.lpi#1.dfm} 16 {red.lpi#1.dfm(0)} {red.lpi#1.dfm(1)} {red.lpi#1.dfm(2)} {red.lpi#1.dfm(3)} {red.lpi#1.dfm(4)} {red.lpi#1.dfm(5)} {red.lpi#1.dfm(6)} {red.lpi#1.dfm(7)} {red.lpi#1.dfm(8)} {red.lpi#1.dfm(9)} {red.lpi#1.dfm(10)} {red.lpi#1.dfm(11)} {red.lpi#1.dfm(12)} {red.lpi#1.dfm(13)} {red.lpi#1.dfm(14)} {red.lpi#1.dfm(15)} -attr xrf 13254 -attr oid 53 -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {ry(2).lpi#1.dfm.sg1(0)} -attr vt d
load net {ry(2).lpi#1.dfm.sg1(1)} -attr vt d
load net {ry(2).lpi#1.dfm.sg1(2)} -attr vt d
load net {ry(2).lpi#1.dfm.sg1(3)} -attr vt d
load net {ry(2).lpi#1.dfm.sg1(4)} -attr vt d
load net {ry(2).lpi#1.dfm.sg1(5)} -attr vt d
load net {ry(2).lpi#1.dfm.sg1(6)} -attr vt d
load net {ry(2).lpi#1.dfm.sg1(7)} -attr vt d
load net {ry(2).lpi#1.dfm.sg1(8)} -attr vt d
load net {ry(2).lpi#1.dfm.sg1(9)} -attr vt d
load net {ry(2).lpi#1.dfm.sg1(10)} -attr vt d
load net {ry(2).lpi#1.dfm.sg1(11)} -attr vt d
load net {ry(2).lpi#1.dfm.sg1(12)} -attr vt d
load net {ry(2).lpi#1.dfm.sg1(13)} -attr vt d
load net {ry(2).lpi#1.dfm.sg1(14)} -attr vt d
load netBundle {ry(2).lpi#1.dfm.sg1} 15 {ry(2).lpi#1.dfm.sg1(0)} {ry(2).lpi#1.dfm.sg1(1)} {ry(2).lpi#1.dfm.sg1(2)} {ry(2).lpi#1.dfm.sg1(3)} {ry(2).lpi#1.dfm.sg1(4)} {ry(2).lpi#1.dfm.sg1(5)} {ry(2).lpi#1.dfm.sg1(6)} {ry(2).lpi#1.dfm.sg1(7)} {ry(2).lpi#1.dfm.sg1(8)} {ry(2).lpi#1.dfm.sg1(9)} {ry(2).lpi#1.dfm.sg1(10)} {ry(2).lpi#1.dfm.sg1(11)} {ry(2).lpi#1.dfm.sg1(12)} {ry(2).lpi#1.dfm.sg1(13)} {ry(2).lpi#1.dfm.sg1(14)} -attr xrf 13255 -attr oid 54 -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(0)} -attr vt d
load net {ry(0).lpi#1.dfm.sg1(1)} -attr vt d
load net {ry(0).lpi#1.dfm.sg1(2)} -attr vt d
load net {ry(0).lpi#1.dfm.sg1(3)} -attr vt d
load net {ry(0).lpi#1.dfm.sg1(4)} -attr vt d
load net {ry(0).lpi#1.dfm.sg1(5)} -attr vt d
load net {ry(0).lpi#1.dfm.sg1(6)} -attr vt d
load net {ry(0).lpi#1.dfm.sg1(7)} -attr vt d
load net {ry(0).lpi#1.dfm.sg1(8)} -attr vt d
load net {ry(0).lpi#1.dfm.sg1(9)} -attr vt d
load net {ry(0).lpi#1.dfm.sg1(10)} -attr vt d
load net {ry(0).lpi#1.dfm.sg1(11)} -attr vt d
load net {ry(0).lpi#1.dfm.sg1(12)} -attr vt d
load net {ry(0).lpi#1.dfm.sg1(13)} -attr vt d
load net {ry(0).lpi#1.dfm.sg1(14)} -attr vt d
load netBundle {ry(0).lpi#1.dfm.sg1} 15 {ry(0).lpi#1.dfm.sg1(0)} {ry(0).lpi#1.dfm.sg1(1)} {ry(0).lpi#1.dfm.sg1(2)} {ry(0).lpi#1.dfm.sg1(3)} {ry(0).lpi#1.dfm.sg1(4)} {ry(0).lpi#1.dfm.sg1(5)} {ry(0).lpi#1.dfm.sg1(6)} {ry(0).lpi#1.dfm.sg1(7)} {ry(0).lpi#1.dfm.sg1(8)} {ry(0).lpi#1.dfm.sg1(9)} {ry(0).lpi#1.dfm.sg1(10)} {ry(0).lpi#1.dfm.sg1(11)} {ry(0).lpi#1.dfm.sg1(12)} {ry(0).lpi#1.dfm.sg1(13)} {ry(0).lpi#1.dfm.sg1(14)} -attr xrf 13256 -attr oid 55 -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {by(2).sva#1(0)} -attr vt d
load net {by(2).sva#1(1)} -attr vt d
load net {by(2).sva#1(2)} -attr vt d
load net {by(2).sva#1(3)} -attr vt d
load net {by(2).sva#1(4)} -attr vt d
load net {by(2).sva#1(5)} -attr vt d
load net {by(2).sva#1(6)} -attr vt d
load net {by(2).sva#1(7)} -attr vt d
load net {by(2).sva#1(8)} -attr vt d
load net {by(2).sva#1(9)} -attr vt d
load net {by(2).sva#1(10)} -attr vt d
load net {by(2).sva#1(11)} -attr vt d
load net {by(2).sva#1(12)} -attr vt d
load net {by(2).sva#1(13)} -attr vt d
load net {by(2).sva#1(14)} -attr vt d
load net {by(2).sva#1(15)} -attr vt d
load netBundle {by(2).sva#1} 16 {by(2).sva#1(0)} {by(2).sva#1(1)} {by(2).sva#1(2)} {by(2).sva#1(3)} {by(2).sva#1(4)} {by(2).sva#1(5)} {by(2).sva#1(6)} {by(2).sva#1(7)} {by(2).sva#1(8)} {by(2).sva#1(9)} {by(2).sva#1(10)} {by(2).sva#1(11)} {by(2).sva#1(12)} {by(2).sva#1(13)} {by(2).sva#1(14)} {by(2).sva#1(15)} -attr xrf 13257 -attr oid 56 -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load net {gy(2).sva#1(0)} -attr vt d
load net {gy(2).sva#1(1)} -attr vt d
load net {gy(2).sva#1(2)} -attr vt d
load net {gy(2).sva#1(3)} -attr vt d
load net {gy(2).sva#1(4)} -attr vt d
load net {gy(2).sva#1(5)} -attr vt d
load net {gy(2).sva#1(6)} -attr vt d
load net {gy(2).sva#1(7)} -attr vt d
load net {gy(2).sva#1(8)} -attr vt d
load net {gy(2).sva#1(9)} -attr vt d
load net {gy(2).sva#1(10)} -attr vt d
load net {gy(2).sva#1(11)} -attr vt d
load net {gy(2).sva#1(12)} -attr vt d
load net {gy(2).sva#1(13)} -attr vt d
load net {gy(2).sva#1(14)} -attr vt d
load net {gy(2).sva#1(15)} -attr vt d
load netBundle {gy(2).sva#1} 16 {gy(2).sva#1(0)} {gy(2).sva#1(1)} {gy(2).sva#1(2)} {gy(2).sva#1(3)} {gy(2).sva#1(4)} {gy(2).sva#1(5)} {gy(2).sva#1(6)} {gy(2).sva#1(7)} {gy(2).sva#1(8)} {gy(2).sva#1(9)} {gy(2).sva#1(10)} {gy(2).sva#1(11)} {gy(2).sva#1(12)} {gy(2).sva#1(13)} {gy(2).sva#1(14)} {gy(2).sva#1(15)} -attr xrf 13258 -attr oid 57 -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load net {ry(2).sva#1(0)} -attr vt d
load net {ry(2).sva#1(1)} -attr vt d
load net {ry(2).sva#1(2)} -attr vt d
load net {ry(2).sva#1(3)} -attr vt d
load net {ry(2).sva#1(4)} -attr vt d
load net {ry(2).sva#1(5)} -attr vt d
load net {ry(2).sva#1(6)} -attr vt d
load net {ry(2).sva#1(7)} -attr vt d
load net {ry(2).sva#1(8)} -attr vt d
load net {ry(2).sva#1(9)} -attr vt d
load net {ry(2).sva#1(10)} -attr vt d
load net {ry(2).sva#1(11)} -attr vt d
load net {ry(2).sva#1(12)} -attr vt d
load net {ry(2).sva#1(13)} -attr vt d
load net {ry(2).sva#1(14)} -attr vt d
load net {ry(2).sva#1(15)} -attr vt d
load netBundle {ry(2).sva#1} 16 {ry(2).sva#1(0)} {ry(2).sva#1(1)} {ry(2).sva#1(2)} {ry(2).sva#1(3)} {ry(2).sva#1(4)} {ry(2).sva#1(5)} {ry(2).sva#1(6)} {ry(2).sva#1(7)} {ry(2).sva#1(8)} {ry(2).sva#1(9)} {ry(2).sva#1(10)} {ry(2).sva#1(11)} {ry(2).sva#1(12)} {ry(2).sva#1(13)} {ry(2).sva#1(14)} {ry(2).sva#1(15)} -attr xrf 13259 -attr oid 58 -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load net {by(0).sva#1(0)} -attr vt d
load net {by(0).sva#1(1)} -attr vt d
load net {by(0).sva#1(2)} -attr vt d
load net {by(0).sva#1(3)} -attr vt d
load net {by(0).sva#1(4)} -attr vt d
load net {by(0).sva#1(5)} -attr vt d
load net {by(0).sva#1(6)} -attr vt d
load net {by(0).sva#1(7)} -attr vt d
load net {by(0).sva#1(8)} -attr vt d
load net {by(0).sva#1(9)} -attr vt d
load net {by(0).sva#1(10)} -attr vt d
load net {by(0).sva#1(11)} -attr vt d
load net {by(0).sva#1(12)} -attr vt d
load net {by(0).sva#1(13)} -attr vt d
load net {by(0).sva#1(14)} -attr vt d
load net {by(0).sva#1(15)} -attr vt d
load netBundle {by(0).sva#1} 16 {by(0).sva#1(0)} {by(0).sva#1(1)} {by(0).sva#1(2)} {by(0).sva#1(3)} {by(0).sva#1(4)} {by(0).sva#1(5)} {by(0).sva#1(6)} {by(0).sva#1(7)} {by(0).sva#1(8)} {by(0).sva#1(9)} {by(0).sva#1(10)} {by(0).sva#1(11)} {by(0).sva#1(12)} {by(0).sva#1(13)} {by(0).sva#1(14)} {by(0).sva#1(15)} -attr xrf 13260 -attr oid 59 -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).sva#1}
load net {gy(0).sva#1(0)} -attr vt d
load net {gy(0).sva#1(1)} -attr vt d
load net {gy(0).sva#1(2)} -attr vt d
load net {gy(0).sva#1(3)} -attr vt d
load net {gy(0).sva#1(4)} -attr vt d
load net {gy(0).sva#1(5)} -attr vt d
load net {gy(0).sva#1(6)} -attr vt d
load net {gy(0).sva#1(7)} -attr vt d
load net {gy(0).sva#1(8)} -attr vt d
load net {gy(0).sva#1(9)} -attr vt d
load net {gy(0).sva#1(10)} -attr vt d
load net {gy(0).sva#1(11)} -attr vt d
load net {gy(0).sva#1(12)} -attr vt d
load net {gy(0).sva#1(13)} -attr vt d
load net {gy(0).sva#1(14)} -attr vt d
load net {gy(0).sva#1(15)} -attr vt d
load netBundle {gy(0).sva#1} 16 {gy(0).sva#1(0)} {gy(0).sva#1(1)} {gy(0).sva#1(2)} {gy(0).sva#1(3)} {gy(0).sva#1(4)} {gy(0).sva#1(5)} {gy(0).sva#1(6)} {gy(0).sva#1(7)} {gy(0).sva#1(8)} {gy(0).sva#1(9)} {gy(0).sva#1(10)} {gy(0).sva#1(11)} {gy(0).sva#1(12)} {gy(0).sva#1(13)} {gy(0).sva#1(14)} {gy(0).sva#1(15)} -attr xrf 13261 -attr oid 60 -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).sva#1}
load net {ry(0).sva#1(0)} -attr vt d
load net {ry(0).sva#1(1)} -attr vt d
load net {ry(0).sva#1(2)} -attr vt d
load net {ry(0).sva#1(3)} -attr vt d
load net {ry(0).sva#1(4)} -attr vt d
load net {ry(0).sva#1(5)} -attr vt d
load net {ry(0).sva#1(6)} -attr vt d
load net {ry(0).sva#1(7)} -attr vt d
load net {ry(0).sva#1(8)} -attr vt d
load net {ry(0).sva#1(9)} -attr vt d
load net {ry(0).sva#1(10)} -attr vt d
load net {ry(0).sva#1(11)} -attr vt d
load net {ry(0).sva#1(12)} -attr vt d
load net {ry(0).sva#1(13)} -attr vt d
load net {ry(0).sva#1(14)} -attr vt d
load net {ry(0).sva#1(15)} -attr vt d
load netBundle {ry(0).sva#1} 16 {ry(0).sva#1(0)} {ry(0).sva#1(1)} {ry(0).sva#1(2)} {ry(0).sva#1(3)} {ry(0).sva#1(4)} {ry(0).sva#1(5)} {ry(0).sva#1(6)} {ry(0).sva#1(7)} {ry(0).sva#1(8)} {ry(0).sva#1(9)} {ry(0).sva#1(10)} {ry(0).sva#1(11)} {ry(0).sva#1(12)} {ry(0).sva#1(13)} {ry(0).sva#1(14)} {ry(0).sva#1(15)} -attr xrf 13262 -attr oid 61 -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).sva#1}
load net {by(2).sva#3(0)} -attr vt d
load net {by(2).sva#3(1)} -attr vt d
load net {by(2).sva#3(2)} -attr vt d
load net {by(2).sva#3(3)} -attr vt d
load net {by(2).sva#3(4)} -attr vt d
load net {by(2).sva#3(5)} -attr vt d
load net {by(2).sva#3(6)} -attr vt d
load net {by(2).sva#3(7)} -attr vt d
load net {by(2).sva#3(8)} -attr vt d
load net {by(2).sva#3(9)} -attr vt d
load net {by(2).sva#3(10)} -attr vt d
load net {by(2).sva#3(11)} -attr vt d
load net {by(2).sva#3(12)} -attr vt d
load net {by(2).sva#3(13)} -attr vt d
load net {by(2).sva#3(14)} -attr vt d
load net {by(2).sva#3(15)} -attr vt d
load netBundle {by(2).sva#3} 16 {by(2).sva#3(0)} {by(2).sva#3(1)} {by(2).sva#3(2)} {by(2).sva#3(3)} {by(2).sva#3(4)} {by(2).sva#3(5)} {by(2).sva#3(6)} {by(2).sva#3(7)} {by(2).sva#3(8)} {by(2).sva#3(9)} {by(2).sva#3(10)} {by(2).sva#3(11)} {by(2).sva#3(12)} {by(2).sva#3(13)} {by(2).sva#3(14)} {by(2).sva#3(15)} -attr xrf 13263 -attr oid 62 -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load net {gy(2).sva#3(0)} -attr vt d
load net {gy(2).sva#3(1)} -attr vt d
load net {gy(2).sva#3(2)} -attr vt d
load net {gy(2).sva#3(3)} -attr vt d
load net {gy(2).sva#3(4)} -attr vt d
load net {gy(2).sva#3(5)} -attr vt d
load net {gy(2).sva#3(6)} -attr vt d
load net {gy(2).sva#3(7)} -attr vt d
load net {gy(2).sva#3(8)} -attr vt d
load net {gy(2).sva#3(9)} -attr vt d
load net {gy(2).sva#3(10)} -attr vt d
load net {gy(2).sva#3(11)} -attr vt d
load net {gy(2).sva#3(12)} -attr vt d
load net {gy(2).sva#3(13)} -attr vt d
load net {gy(2).sva#3(14)} -attr vt d
load net {gy(2).sva#3(15)} -attr vt d
load netBundle {gy(2).sva#3} 16 {gy(2).sva#3(0)} {gy(2).sva#3(1)} {gy(2).sva#3(2)} {gy(2).sva#3(3)} {gy(2).sva#3(4)} {gy(2).sva#3(5)} {gy(2).sva#3(6)} {gy(2).sva#3(7)} {gy(2).sva#3(8)} {gy(2).sva#3(9)} {gy(2).sva#3(10)} {gy(2).sva#3(11)} {gy(2).sva#3(12)} {gy(2).sva#3(13)} {gy(2).sva#3(14)} {gy(2).sva#3(15)} -attr xrf 13264 -attr oid 63 -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load net {ry(2).sva#3(0)} -attr vt d
load net {ry(2).sva#3(1)} -attr vt d
load net {ry(2).sva#3(2)} -attr vt d
load net {ry(2).sva#3(3)} -attr vt d
load net {ry(2).sva#3(4)} -attr vt d
load net {ry(2).sva#3(5)} -attr vt d
load net {ry(2).sva#3(6)} -attr vt d
load net {ry(2).sva#3(7)} -attr vt d
load net {ry(2).sva#3(8)} -attr vt d
load net {ry(2).sva#3(9)} -attr vt d
load net {ry(2).sva#3(10)} -attr vt d
load net {ry(2).sva#3(11)} -attr vt d
load net {ry(2).sva#3(12)} -attr vt d
load net {ry(2).sva#3(13)} -attr vt d
load net {ry(2).sva#3(14)} -attr vt d
load net {ry(2).sva#3(15)} -attr vt d
load netBundle {ry(2).sva#3} 16 {ry(2).sva#3(0)} {ry(2).sva#3(1)} {ry(2).sva#3(2)} {ry(2).sva#3(3)} {ry(2).sva#3(4)} {ry(2).sva#3(5)} {ry(2).sva#3(6)} {ry(2).sva#3(7)} {ry(2).sva#3(8)} {ry(2).sva#3(9)} {ry(2).sva#3(10)} {ry(2).sva#3(11)} {ry(2).sva#3(12)} {ry(2).sva#3(13)} {ry(2).sva#3(14)} {ry(2).sva#3(15)} -attr xrf 13265 -attr oid 64 -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load net {by(0).sva#3(0)} -attr vt d
load net {by(0).sva#3(1)} -attr vt d
load net {by(0).sva#3(2)} -attr vt d
load net {by(0).sva#3(3)} -attr vt d
load net {by(0).sva#3(4)} -attr vt d
load net {by(0).sva#3(5)} -attr vt d
load net {by(0).sva#3(6)} -attr vt d
load net {by(0).sva#3(7)} -attr vt d
load net {by(0).sva#3(8)} -attr vt d
load net {by(0).sva#3(9)} -attr vt d
load net {by(0).sva#3(10)} -attr vt d
load net {by(0).sva#3(11)} -attr vt d
load net {by(0).sva#3(12)} -attr vt d
load net {by(0).sva#3(13)} -attr vt d
load net {by(0).sva#3(14)} -attr vt d
load net {by(0).sva#3(15)} -attr vt d
load netBundle {by(0).sva#3} 16 {by(0).sva#3(0)} {by(0).sva#3(1)} {by(0).sva#3(2)} {by(0).sva#3(3)} {by(0).sva#3(4)} {by(0).sva#3(5)} {by(0).sva#3(6)} {by(0).sva#3(7)} {by(0).sva#3(8)} {by(0).sva#3(9)} {by(0).sva#3(10)} {by(0).sva#3(11)} {by(0).sva#3(12)} {by(0).sva#3(13)} {by(0).sva#3(14)} {by(0).sva#3(15)} -attr xrf 13266 -attr oid 65 -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).sva#3}
load net {gy(0).sva#3(0)} -attr vt d
load net {gy(0).sva#3(1)} -attr vt d
load net {gy(0).sva#3(2)} -attr vt d
load net {gy(0).sva#3(3)} -attr vt d
load net {gy(0).sva#3(4)} -attr vt d
load net {gy(0).sva#3(5)} -attr vt d
load net {gy(0).sva#3(6)} -attr vt d
load net {gy(0).sva#3(7)} -attr vt d
load net {gy(0).sva#3(8)} -attr vt d
load net {gy(0).sva#3(9)} -attr vt d
load net {gy(0).sva#3(10)} -attr vt d
load net {gy(0).sva#3(11)} -attr vt d
load net {gy(0).sva#3(12)} -attr vt d
load net {gy(0).sva#3(13)} -attr vt d
load net {gy(0).sva#3(14)} -attr vt d
load net {gy(0).sva#3(15)} -attr vt d
load netBundle {gy(0).sva#3} 16 {gy(0).sva#3(0)} {gy(0).sva#3(1)} {gy(0).sva#3(2)} {gy(0).sva#3(3)} {gy(0).sva#3(4)} {gy(0).sva#3(5)} {gy(0).sva#3(6)} {gy(0).sva#3(7)} {gy(0).sva#3(8)} {gy(0).sva#3(9)} {gy(0).sva#3(10)} {gy(0).sva#3(11)} {gy(0).sva#3(12)} {gy(0).sva#3(13)} {gy(0).sva#3(14)} {gy(0).sva#3(15)} -attr xrf 13267 -attr oid 66 -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).sva#3}
load net {ry(0).sva#3(0)} -attr vt d
load net {ry(0).sva#3(1)} -attr vt d
load net {ry(0).sva#3(2)} -attr vt d
load net {ry(0).sva#3(3)} -attr vt d
load net {ry(0).sva#3(4)} -attr vt d
load net {ry(0).sva#3(5)} -attr vt d
load net {ry(0).sva#3(6)} -attr vt d
load net {ry(0).sva#3(7)} -attr vt d
load net {ry(0).sva#3(8)} -attr vt d
load net {ry(0).sva#3(9)} -attr vt d
load net {ry(0).sva#3(10)} -attr vt d
load net {ry(0).sva#3(11)} -attr vt d
load net {ry(0).sva#3(12)} -attr vt d
load net {ry(0).sva#3(13)} -attr vt d
load net {ry(0).sva#3(14)} -attr vt d
load net {ry(0).sva#3(15)} -attr vt d
load netBundle {ry(0).sva#3} 16 {ry(0).sva#3(0)} {ry(0).sva#3(1)} {ry(0).sva#3(2)} {ry(0).sva#3(3)} {ry(0).sva#3(4)} {ry(0).sva#3(5)} {ry(0).sva#3(6)} {ry(0).sva#3(7)} {ry(0).sva#3(8)} {ry(0).sva#3(9)} {ry(0).sva#3(10)} {ry(0).sva#3(11)} {ry(0).sva#3(12)} {ry(0).sva#3(13)} {ry(0).sva#3(14)} {ry(0).sva#3(15)} -attr xrf 13268 -attr oid 67 -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).sva#3}
load net {acc.psp.sva(0)} -attr vt d
load net {acc.psp.sva(1)} -attr vt d
load net {acc.psp.sva(2)} -attr vt d
load net {acc.psp.sva(3)} -attr vt d
load net {acc.psp.sva(4)} -attr vt d
load net {acc.psp.sva(5)} -attr vt d
load net {acc.psp.sva(6)} -attr vt d
load net {acc.psp.sva(7)} -attr vt d
load net {acc.psp.sva(8)} -attr vt d
load net {acc.psp.sva(9)} -attr vt d
load net {acc.psp.sva(10)} -attr vt d
load net {acc.psp.sva(11)} -attr vt d
load net {acc.psp.sva(12)} -attr vt d
load net {acc.psp.sva(13)} -attr vt d
load net {acc.psp.sva(14)} -attr vt d
load net {acc.psp.sva(15)} -attr vt d
load net {acc.psp.sva(16)} -attr vt d
load netBundle {acc.psp.sva} 17 {acc.psp.sva(0)} {acc.psp.sva(1)} {acc.psp.sva(2)} {acc.psp.sva(3)} {acc.psp.sva(4)} {acc.psp.sva(5)} {acc.psp.sva(6)} {acc.psp.sva(7)} {acc.psp.sva(8)} {acc.psp.sva(9)} {acc.psp.sva(10)} {acc.psp.sva(11)} {acc.psp.sva(12)} {acc.psp.sva(13)} {acc.psp.sva(14)} {acc.psp.sva(15)} {acc.psp.sva(16)} -attr xrf 13269 -attr oid 68 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {bx(2).lpi#1.dfm.sg1(0)} -attr vt d
load net {bx(2).lpi#1.dfm.sg1(1)} -attr vt d
load net {bx(2).lpi#1.dfm.sg1(2)} -attr vt d
load net {bx(2).lpi#1.dfm.sg1(3)} -attr vt d
load net {bx(2).lpi#1.dfm.sg1(4)} -attr vt d
load net {bx(2).lpi#1.dfm.sg1(5)} -attr vt d
load net {bx(2).lpi#1.dfm.sg1(6)} -attr vt d
load net {bx(2).lpi#1.dfm.sg1(7)} -attr vt d
load net {bx(2).lpi#1.dfm.sg1(8)} -attr vt d
load net {bx(2).lpi#1.dfm.sg1(9)} -attr vt d
load net {bx(2).lpi#1.dfm.sg1(10)} -attr vt d
load net {bx(2).lpi#1.dfm.sg1(11)} -attr vt d
load net {bx(2).lpi#1.dfm.sg1(12)} -attr vt d
load net {bx(2).lpi#1.dfm.sg1(13)} -attr vt d
load net {bx(2).lpi#1.dfm.sg1(14)} -attr vt d
load netBundle {bx(2).lpi#1.dfm.sg1} 15 {bx(2).lpi#1.dfm.sg1(0)} {bx(2).lpi#1.dfm.sg1(1)} {bx(2).lpi#1.dfm.sg1(2)} {bx(2).lpi#1.dfm.sg1(3)} {bx(2).lpi#1.dfm.sg1(4)} {bx(2).lpi#1.dfm.sg1(5)} {bx(2).lpi#1.dfm.sg1(6)} {bx(2).lpi#1.dfm.sg1(7)} {bx(2).lpi#1.dfm.sg1(8)} {bx(2).lpi#1.dfm.sg1(9)} {bx(2).lpi#1.dfm.sg1(10)} {bx(2).lpi#1.dfm.sg1(11)} {bx(2).lpi#1.dfm.sg1(12)} {bx(2).lpi#1.dfm.sg1(13)} {bx(2).lpi#1.dfm.sg1(14)} -attr xrf 13270 -attr oid 69 -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(0)} -attr vt d
load net {bx(0).lpi#1.dfm.sg1(1)} -attr vt d
load net {bx(0).lpi#1.dfm.sg1(2)} -attr vt d
load net {bx(0).lpi#1.dfm.sg1(3)} -attr vt d
load net {bx(0).lpi#1.dfm.sg1(4)} -attr vt d
load net {bx(0).lpi#1.dfm.sg1(5)} -attr vt d
load net {bx(0).lpi#1.dfm.sg1(6)} -attr vt d
load net {bx(0).lpi#1.dfm.sg1(7)} -attr vt d
load net {bx(0).lpi#1.dfm.sg1(8)} -attr vt d
load net {bx(0).lpi#1.dfm.sg1(9)} -attr vt d
load net {bx(0).lpi#1.dfm.sg1(10)} -attr vt d
load net {bx(0).lpi#1.dfm.sg1(11)} -attr vt d
load net {bx(0).lpi#1.dfm.sg1(12)} -attr vt d
load net {bx(0).lpi#1.dfm.sg1(13)} -attr vt d
load net {bx(0).lpi#1.dfm.sg1(14)} -attr vt d
load netBundle {bx(0).lpi#1.dfm.sg1} 15 {bx(0).lpi#1.dfm.sg1(0)} {bx(0).lpi#1.dfm.sg1(1)} {bx(0).lpi#1.dfm.sg1(2)} {bx(0).lpi#1.dfm.sg1(3)} {bx(0).lpi#1.dfm.sg1(4)} {bx(0).lpi#1.dfm.sg1(5)} {bx(0).lpi#1.dfm.sg1(6)} {bx(0).lpi#1.dfm.sg1(7)} {bx(0).lpi#1.dfm.sg1(8)} {bx(0).lpi#1.dfm.sg1(9)} {bx(0).lpi#1.dfm.sg1(10)} {bx(0).lpi#1.dfm.sg1(11)} {bx(0).lpi#1.dfm.sg1(12)} {bx(0).lpi#1.dfm.sg1(13)} {bx(0).lpi#1.dfm.sg1(14)} -attr xrf 13271 -attr oid 70 -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(0)} -attr vt d
load net {gx(2).lpi#1.dfm.sg1(1)} -attr vt d
load net {gx(2).lpi#1.dfm.sg1(2)} -attr vt d
load net {gx(2).lpi#1.dfm.sg1(3)} -attr vt d
load net {gx(2).lpi#1.dfm.sg1(4)} -attr vt d
load net {gx(2).lpi#1.dfm.sg1(5)} -attr vt d
load net {gx(2).lpi#1.dfm.sg1(6)} -attr vt d
load net {gx(2).lpi#1.dfm.sg1(7)} -attr vt d
load net {gx(2).lpi#1.dfm.sg1(8)} -attr vt d
load net {gx(2).lpi#1.dfm.sg1(9)} -attr vt d
load net {gx(2).lpi#1.dfm.sg1(10)} -attr vt d
load net {gx(2).lpi#1.dfm.sg1(11)} -attr vt d
load net {gx(2).lpi#1.dfm.sg1(12)} -attr vt d
load net {gx(2).lpi#1.dfm.sg1(13)} -attr vt d
load net {gx(2).lpi#1.dfm.sg1(14)} -attr vt d
load netBundle {gx(2).lpi#1.dfm.sg1} 15 {gx(2).lpi#1.dfm.sg1(0)} {gx(2).lpi#1.dfm.sg1(1)} {gx(2).lpi#1.dfm.sg1(2)} {gx(2).lpi#1.dfm.sg1(3)} {gx(2).lpi#1.dfm.sg1(4)} {gx(2).lpi#1.dfm.sg1(5)} {gx(2).lpi#1.dfm.sg1(6)} {gx(2).lpi#1.dfm.sg1(7)} {gx(2).lpi#1.dfm.sg1(8)} {gx(2).lpi#1.dfm.sg1(9)} {gx(2).lpi#1.dfm.sg1(10)} {gx(2).lpi#1.dfm.sg1(11)} {gx(2).lpi#1.dfm.sg1(12)} {gx(2).lpi#1.dfm.sg1(13)} {gx(2).lpi#1.dfm.sg1(14)} -attr xrf 13272 -attr oid 71 -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(0)} -attr vt d
load net {gx(0).lpi#1.dfm.sg1(1)} -attr vt d
load net {gx(0).lpi#1.dfm.sg1(2)} -attr vt d
load net {gx(0).lpi#1.dfm.sg1(3)} -attr vt d
load net {gx(0).lpi#1.dfm.sg1(4)} -attr vt d
load net {gx(0).lpi#1.dfm.sg1(5)} -attr vt d
load net {gx(0).lpi#1.dfm.sg1(6)} -attr vt d
load net {gx(0).lpi#1.dfm.sg1(7)} -attr vt d
load net {gx(0).lpi#1.dfm.sg1(8)} -attr vt d
load net {gx(0).lpi#1.dfm.sg1(9)} -attr vt d
load net {gx(0).lpi#1.dfm.sg1(10)} -attr vt d
load net {gx(0).lpi#1.dfm.sg1(11)} -attr vt d
load net {gx(0).lpi#1.dfm.sg1(12)} -attr vt d
load net {gx(0).lpi#1.dfm.sg1(13)} -attr vt d
load net {gx(0).lpi#1.dfm.sg1(14)} -attr vt d
load netBundle {gx(0).lpi#1.dfm.sg1} 15 {gx(0).lpi#1.dfm.sg1(0)} {gx(0).lpi#1.dfm.sg1(1)} {gx(0).lpi#1.dfm.sg1(2)} {gx(0).lpi#1.dfm.sg1(3)} {gx(0).lpi#1.dfm.sg1(4)} {gx(0).lpi#1.dfm.sg1(5)} {gx(0).lpi#1.dfm.sg1(6)} {gx(0).lpi#1.dfm.sg1(7)} {gx(0).lpi#1.dfm.sg1(8)} {gx(0).lpi#1.dfm.sg1(9)} {gx(0).lpi#1.dfm.sg1(10)} {gx(0).lpi#1.dfm.sg1(11)} {gx(0).lpi#1.dfm.sg1(12)} {gx(0).lpi#1.dfm.sg1(13)} {gx(0).lpi#1.dfm.sg1(14)} -attr xrf 13273 -attr oid 72 -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(0)} -attr vt d
load net {rx(2).lpi#1.dfm.sg1(1)} -attr vt d
load net {rx(2).lpi#1.dfm.sg1(2)} -attr vt d
load net {rx(2).lpi#1.dfm.sg1(3)} -attr vt d
load net {rx(2).lpi#1.dfm.sg1(4)} -attr vt d
load net {rx(2).lpi#1.dfm.sg1(5)} -attr vt d
load net {rx(2).lpi#1.dfm.sg1(6)} -attr vt d
load net {rx(2).lpi#1.dfm.sg1(7)} -attr vt d
load net {rx(2).lpi#1.dfm.sg1(8)} -attr vt d
load net {rx(2).lpi#1.dfm.sg1(9)} -attr vt d
load net {rx(2).lpi#1.dfm.sg1(10)} -attr vt d
load net {rx(2).lpi#1.dfm.sg1(11)} -attr vt d
load net {rx(2).lpi#1.dfm.sg1(12)} -attr vt d
load net {rx(2).lpi#1.dfm.sg1(13)} -attr vt d
load net {rx(2).lpi#1.dfm.sg1(14)} -attr vt d
load netBundle {rx(2).lpi#1.dfm.sg1} 15 {rx(2).lpi#1.dfm.sg1(0)} {rx(2).lpi#1.dfm.sg1(1)} {rx(2).lpi#1.dfm.sg1(2)} {rx(2).lpi#1.dfm.sg1(3)} {rx(2).lpi#1.dfm.sg1(4)} {rx(2).lpi#1.dfm.sg1(5)} {rx(2).lpi#1.dfm.sg1(6)} {rx(2).lpi#1.dfm.sg1(7)} {rx(2).lpi#1.dfm.sg1(8)} {rx(2).lpi#1.dfm.sg1(9)} {rx(2).lpi#1.dfm.sg1(10)} {rx(2).lpi#1.dfm.sg1(11)} {rx(2).lpi#1.dfm.sg1(12)} {rx(2).lpi#1.dfm.sg1(13)} {rx(2).lpi#1.dfm.sg1(14)} -attr xrf 13274 -attr oid 73 -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(0)} -attr vt d
load net {rx(0).lpi#1.dfm.sg1(1)} -attr vt d
load net {rx(0).lpi#1.dfm.sg1(2)} -attr vt d
load net {rx(0).lpi#1.dfm.sg1(3)} -attr vt d
load net {rx(0).lpi#1.dfm.sg1(4)} -attr vt d
load net {rx(0).lpi#1.dfm.sg1(5)} -attr vt d
load net {rx(0).lpi#1.dfm.sg1(6)} -attr vt d
load net {rx(0).lpi#1.dfm.sg1(7)} -attr vt d
load net {rx(0).lpi#1.dfm.sg1(8)} -attr vt d
load net {rx(0).lpi#1.dfm.sg1(9)} -attr vt d
load net {rx(0).lpi#1.dfm.sg1(10)} -attr vt d
load net {rx(0).lpi#1.dfm.sg1(11)} -attr vt d
load net {rx(0).lpi#1.dfm.sg1(12)} -attr vt d
load net {rx(0).lpi#1.dfm.sg1(13)} -attr vt d
load net {rx(0).lpi#1.dfm.sg1(14)} -attr vt d
load netBundle {rx(0).lpi#1.dfm.sg1} 15 {rx(0).lpi#1.dfm.sg1(0)} {rx(0).lpi#1.dfm.sg1(1)} {rx(0).lpi#1.dfm.sg1(2)} {rx(0).lpi#1.dfm.sg1(3)} {rx(0).lpi#1.dfm.sg1(4)} {rx(0).lpi#1.dfm.sg1(5)} {rx(0).lpi#1.dfm.sg1(6)} {rx(0).lpi#1.dfm.sg1(7)} {rx(0).lpi#1.dfm.sg1(8)} {rx(0).lpi#1.dfm.sg1(9)} {rx(0).lpi#1.dfm.sg1(10)} {rx(0).lpi#1.dfm.sg1(11)} {rx(0).lpi#1.dfm.sg1(12)} {rx(0).lpi#1.dfm.sg1(13)} {rx(0).lpi#1.dfm.sg1(14)} -attr xrf 13275 -attr oid 74 -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {bx(2).sva#1(0)} -attr vt d
load net {bx(2).sva#1(1)} -attr vt d
load net {bx(2).sva#1(2)} -attr vt d
load net {bx(2).sva#1(3)} -attr vt d
load net {bx(2).sva#1(4)} -attr vt d
load net {bx(2).sva#1(5)} -attr vt d
load net {bx(2).sva#1(6)} -attr vt d
load net {bx(2).sva#1(7)} -attr vt d
load net {bx(2).sva#1(8)} -attr vt d
load net {bx(2).sva#1(9)} -attr vt d
load net {bx(2).sva#1(10)} -attr vt d
load net {bx(2).sva#1(11)} -attr vt d
load net {bx(2).sva#1(12)} -attr vt d
load net {bx(2).sva#1(13)} -attr vt d
load net {bx(2).sva#1(14)} -attr vt d
load net {bx(2).sva#1(15)} -attr vt d
load netBundle {bx(2).sva#1} 16 {bx(2).sva#1(0)} {bx(2).sva#1(1)} {bx(2).sva#1(2)} {bx(2).sva#1(3)} {bx(2).sva#1(4)} {bx(2).sva#1(5)} {bx(2).sva#1(6)} {bx(2).sva#1(7)} {bx(2).sva#1(8)} {bx(2).sva#1(9)} {bx(2).sva#1(10)} {bx(2).sva#1(11)} {bx(2).sva#1(12)} {bx(2).sva#1(13)} {bx(2).sva#1(14)} {bx(2).sva#1(15)} -attr xrf 13276 -attr oid 75 -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load net {gx(2).sva#1(0)} -attr vt d
load net {gx(2).sva#1(1)} -attr vt d
load net {gx(2).sva#1(2)} -attr vt d
load net {gx(2).sva#1(3)} -attr vt d
load net {gx(2).sva#1(4)} -attr vt d
load net {gx(2).sva#1(5)} -attr vt d
load net {gx(2).sva#1(6)} -attr vt d
load net {gx(2).sva#1(7)} -attr vt d
load net {gx(2).sva#1(8)} -attr vt d
load net {gx(2).sva#1(9)} -attr vt d
load net {gx(2).sva#1(10)} -attr vt d
load net {gx(2).sva#1(11)} -attr vt d
load net {gx(2).sva#1(12)} -attr vt d
load net {gx(2).sva#1(13)} -attr vt d
load net {gx(2).sva#1(14)} -attr vt d
load net {gx(2).sva#1(15)} -attr vt d
load netBundle {gx(2).sva#1} 16 {gx(2).sva#1(0)} {gx(2).sva#1(1)} {gx(2).sva#1(2)} {gx(2).sva#1(3)} {gx(2).sva#1(4)} {gx(2).sva#1(5)} {gx(2).sva#1(6)} {gx(2).sva#1(7)} {gx(2).sva#1(8)} {gx(2).sva#1(9)} {gx(2).sva#1(10)} {gx(2).sva#1(11)} {gx(2).sva#1(12)} {gx(2).sva#1(13)} {gx(2).sva#1(14)} {gx(2).sva#1(15)} -attr xrf 13277 -attr oid 76 -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load net {rx(2).sva#1(0)} -attr vt d
load net {rx(2).sva#1(1)} -attr vt d
load net {rx(2).sva#1(2)} -attr vt d
load net {rx(2).sva#1(3)} -attr vt d
load net {rx(2).sva#1(4)} -attr vt d
load net {rx(2).sva#1(5)} -attr vt d
load net {rx(2).sva#1(6)} -attr vt d
load net {rx(2).sva#1(7)} -attr vt d
load net {rx(2).sva#1(8)} -attr vt d
load net {rx(2).sva#1(9)} -attr vt d
load net {rx(2).sva#1(10)} -attr vt d
load net {rx(2).sva#1(11)} -attr vt d
load net {rx(2).sva#1(12)} -attr vt d
load net {rx(2).sva#1(13)} -attr vt d
load net {rx(2).sva#1(14)} -attr vt d
load net {rx(2).sva#1(15)} -attr vt d
load netBundle {rx(2).sva#1} 16 {rx(2).sva#1(0)} {rx(2).sva#1(1)} {rx(2).sva#1(2)} {rx(2).sva#1(3)} {rx(2).sva#1(4)} {rx(2).sva#1(5)} {rx(2).sva#1(6)} {rx(2).sva#1(7)} {rx(2).sva#1(8)} {rx(2).sva#1(9)} {rx(2).sva#1(10)} {rx(2).sva#1(11)} {rx(2).sva#1(12)} {rx(2).sva#1(13)} {rx(2).sva#1(14)} {rx(2).sva#1(15)} -attr xrf 13278 -attr oid 77 -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load net {bx(0).sva#1(0)} -attr vt d
load net {bx(0).sva#1(1)} -attr vt d
load net {bx(0).sva#1(2)} -attr vt d
load net {bx(0).sva#1(3)} -attr vt d
load net {bx(0).sva#1(4)} -attr vt d
load net {bx(0).sva#1(5)} -attr vt d
load net {bx(0).sva#1(6)} -attr vt d
load net {bx(0).sva#1(7)} -attr vt d
load net {bx(0).sva#1(8)} -attr vt d
load net {bx(0).sva#1(9)} -attr vt d
load net {bx(0).sva#1(10)} -attr vt d
load net {bx(0).sva#1(11)} -attr vt d
load net {bx(0).sva#1(12)} -attr vt d
load net {bx(0).sva#1(13)} -attr vt d
load net {bx(0).sva#1(14)} -attr vt d
load net {bx(0).sva#1(15)} -attr vt d
load netBundle {bx(0).sva#1} 16 {bx(0).sva#1(0)} {bx(0).sva#1(1)} {bx(0).sva#1(2)} {bx(0).sva#1(3)} {bx(0).sva#1(4)} {bx(0).sva#1(5)} {bx(0).sva#1(6)} {bx(0).sva#1(7)} {bx(0).sva#1(8)} {bx(0).sva#1(9)} {bx(0).sva#1(10)} {bx(0).sva#1(11)} {bx(0).sva#1(12)} {bx(0).sva#1(13)} {bx(0).sva#1(14)} {bx(0).sva#1(15)} -attr xrf 13279 -attr oid 78 -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).sva#1}
load net {gx(0).sva#1(0)} -attr vt d
load net {gx(0).sva#1(1)} -attr vt d
load net {gx(0).sva#1(2)} -attr vt d
load net {gx(0).sva#1(3)} -attr vt d
load net {gx(0).sva#1(4)} -attr vt d
load net {gx(0).sva#1(5)} -attr vt d
load net {gx(0).sva#1(6)} -attr vt d
load net {gx(0).sva#1(7)} -attr vt d
load net {gx(0).sva#1(8)} -attr vt d
load net {gx(0).sva#1(9)} -attr vt d
load net {gx(0).sva#1(10)} -attr vt d
load net {gx(0).sva#1(11)} -attr vt d
load net {gx(0).sva#1(12)} -attr vt d
load net {gx(0).sva#1(13)} -attr vt d
load net {gx(0).sva#1(14)} -attr vt d
load net {gx(0).sva#1(15)} -attr vt d
load netBundle {gx(0).sva#1} 16 {gx(0).sva#1(0)} {gx(0).sva#1(1)} {gx(0).sva#1(2)} {gx(0).sva#1(3)} {gx(0).sva#1(4)} {gx(0).sva#1(5)} {gx(0).sva#1(6)} {gx(0).sva#1(7)} {gx(0).sva#1(8)} {gx(0).sva#1(9)} {gx(0).sva#1(10)} {gx(0).sva#1(11)} {gx(0).sva#1(12)} {gx(0).sva#1(13)} {gx(0).sva#1(14)} {gx(0).sva#1(15)} -attr xrf 13280 -attr oid 79 -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).sva#1}
load net {rx(0).sva#1(0)} -attr vt d
load net {rx(0).sva#1(1)} -attr vt d
load net {rx(0).sva#1(2)} -attr vt d
load net {rx(0).sva#1(3)} -attr vt d
load net {rx(0).sva#1(4)} -attr vt d
load net {rx(0).sva#1(5)} -attr vt d
load net {rx(0).sva#1(6)} -attr vt d
load net {rx(0).sva#1(7)} -attr vt d
load net {rx(0).sva#1(8)} -attr vt d
load net {rx(0).sva#1(9)} -attr vt d
load net {rx(0).sva#1(10)} -attr vt d
load net {rx(0).sva#1(11)} -attr vt d
load net {rx(0).sva#1(12)} -attr vt d
load net {rx(0).sva#1(13)} -attr vt d
load net {rx(0).sva#1(14)} -attr vt d
load net {rx(0).sva#1(15)} -attr vt d
load netBundle {rx(0).sva#1} 16 {rx(0).sva#1(0)} {rx(0).sva#1(1)} {rx(0).sva#1(2)} {rx(0).sva#1(3)} {rx(0).sva#1(4)} {rx(0).sva#1(5)} {rx(0).sva#1(6)} {rx(0).sva#1(7)} {rx(0).sva#1(8)} {rx(0).sva#1(9)} {rx(0).sva#1(10)} {rx(0).sva#1(11)} {rx(0).sva#1(12)} {rx(0).sva#1(13)} {rx(0).sva#1(14)} {rx(0).sva#1(15)} -attr xrf 13281 -attr oid 80 -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).sva#1}
load net {bx(2).sva#3(0)} -attr vt d
load net {bx(2).sva#3(1)} -attr vt d
load net {bx(2).sva#3(2)} -attr vt d
load net {bx(2).sva#3(3)} -attr vt d
load net {bx(2).sva#3(4)} -attr vt d
load net {bx(2).sva#3(5)} -attr vt d
load net {bx(2).sva#3(6)} -attr vt d
load net {bx(2).sva#3(7)} -attr vt d
load net {bx(2).sva#3(8)} -attr vt d
load net {bx(2).sva#3(9)} -attr vt d
load net {bx(2).sva#3(10)} -attr vt d
load net {bx(2).sva#3(11)} -attr vt d
load net {bx(2).sva#3(12)} -attr vt d
load net {bx(2).sva#3(13)} -attr vt d
load net {bx(2).sva#3(14)} -attr vt d
load net {bx(2).sva#3(15)} -attr vt d
load netBundle {bx(2).sva#3} 16 {bx(2).sva#3(0)} {bx(2).sva#3(1)} {bx(2).sva#3(2)} {bx(2).sva#3(3)} {bx(2).sva#3(4)} {bx(2).sva#3(5)} {bx(2).sva#3(6)} {bx(2).sva#3(7)} {bx(2).sva#3(8)} {bx(2).sva#3(9)} {bx(2).sva#3(10)} {bx(2).sva#3(11)} {bx(2).sva#3(12)} {bx(2).sva#3(13)} {bx(2).sva#3(14)} {bx(2).sva#3(15)} -attr xrf 13282 -attr oid 81 -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load net {gx(2).sva#3(0)} -attr vt d
load net {gx(2).sva#3(1)} -attr vt d
load net {gx(2).sva#3(2)} -attr vt d
load net {gx(2).sva#3(3)} -attr vt d
load net {gx(2).sva#3(4)} -attr vt d
load net {gx(2).sva#3(5)} -attr vt d
load net {gx(2).sva#3(6)} -attr vt d
load net {gx(2).sva#3(7)} -attr vt d
load net {gx(2).sva#3(8)} -attr vt d
load net {gx(2).sva#3(9)} -attr vt d
load net {gx(2).sva#3(10)} -attr vt d
load net {gx(2).sva#3(11)} -attr vt d
load net {gx(2).sva#3(12)} -attr vt d
load net {gx(2).sva#3(13)} -attr vt d
load net {gx(2).sva#3(14)} -attr vt d
load net {gx(2).sva#3(15)} -attr vt d
load netBundle {gx(2).sva#3} 16 {gx(2).sva#3(0)} {gx(2).sva#3(1)} {gx(2).sva#3(2)} {gx(2).sva#3(3)} {gx(2).sva#3(4)} {gx(2).sva#3(5)} {gx(2).sva#3(6)} {gx(2).sva#3(7)} {gx(2).sva#3(8)} {gx(2).sva#3(9)} {gx(2).sva#3(10)} {gx(2).sva#3(11)} {gx(2).sva#3(12)} {gx(2).sva#3(13)} {gx(2).sva#3(14)} {gx(2).sva#3(15)} -attr xrf 13283 -attr oid 82 -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load net {rx(2).sva#3(0)} -attr vt d
load net {rx(2).sva#3(1)} -attr vt d
load net {rx(2).sva#3(2)} -attr vt d
load net {rx(2).sva#3(3)} -attr vt d
load net {rx(2).sva#3(4)} -attr vt d
load net {rx(2).sva#3(5)} -attr vt d
load net {rx(2).sva#3(6)} -attr vt d
load net {rx(2).sva#3(7)} -attr vt d
load net {rx(2).sva#3(8)} -attr vt d
load net {rx(2).sva#3(9)} -attr vt d
load net {rx(2).sva#3(10)} -attr vt d
load net {rx(2).sva#3(11)} -attr vt d
load net {rx(2).sva#3(12)} -attr vt d
load net {rx(2).sva#3(13)} -attr vt d
load net {rx(2).sva#3(14)} -attr vt d
load net {rx(2).sva#3(15)} -attr vt d
load netBundle {rx(2).sva#3} 16 {rx(2).sva#3(0)} {rx(2).sva#3(1)} {rx(2).sva#3(2)} {rx(2).sva#3(3)} {rx(2).sva#3(4)} {rx(2).sva#3(5)} {rx(2).sva#3(6)} {rx(2).sva#3(7)} {rx(2).sva#3(8)} {rx(2).sva#3(9)} {rx(2).sva#3(10)} {rx(2).sva#3(11)} {rx(2).sva#3(12)} {rx(2).sva#3(13)} {rx(2).sva#3(14)} {rx(2).sva#3(15)} -attr xrf 13284 -attr oid 83 -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load net {bx(0).sva#3(0)} -attr vt d
load net {bx(0).sva#3(1)} -attr vt d
load net {bx(0).sva#3(2)} -attr vt d
load net {bx(0).sva#3(3)} -attr vt d
load net {bx(0).sva#3(4)} -attr vt d
load net {bx(0).sva#3(5)} -attr vt d
load net {bx(0).sva#3(6)} -attr vt d
load net {bx(0).sva#3(7)} -attr vt d
load net {bx(0).sva#3(8)} -attr vt d
load net {bx(0).sva#3(9)} -attr vt d
load net {bx(0).sva#3(10)} -attr vt d
load net {bx(0).sva#3(11)} -attr vt d
load net {bx(0).sva#3(12)} -attr vt d
load net {bx(0).sva#3(13)} -attr vt d
load net {bx(0).sva#3(14)} -attr vt d
load net {bx(0).sva#3(15)} -attr vt d
load netBundle {bx(0).sva#3} 16 {bx(0).sva#3(0)} {bx(0).sva#3(1)} {bx(0).sva#3(2)} {bx(0).sva#3(3)} {bx(0).sva#3(4)} {bx(0).sva#3(5)} {bx(0).sva#3(6)} {bx(0).sva#3(7)} {bx(0).sva#3(8)} {bx(0).sva#3(9)} {bx(0).sva#3(10)} {bx(0).sva#3(11)} {bx(0).sva#3(12)} {bx(0).sva#3(13)} {bx(0).sva#3(14)} {bx(0).sva#3(15)} -attr xrf 13285 -attr oid 84 -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).sva#3}
load net {gx(0).sva#3(0)} -attr vt d
load net {gx(0).sva#3(1)} -attr vt d
load net {gx(0).sva#3(2)} -attr vt d
load net {gx(0).sva#3(3)} -attr vt d
load net {gx(0).sva#3(4)} -attr vt d
load net {gx(0).sva#3(5)} -attr vt d
load net {gx(0).sva#3(6)} -attr vt d
load net {gx(0).sva#3(7)} -attr vt d
load net {gx(0).sva#3(8)} -attr vt d
load net {gx(0).sva#3(9)} -attr vt d
load net {gx(0).sva#3(10)} -attr vt d
load net {gx(0).sva#3(11)} -attr vt d
load net {gx(0).sva#3(12)} -attr vt d
load net {gx(0).sva#3(13)} -attr vt d
load net {gx(0).sva#3(14)} -attr vt d
load net {gx(0).sva#3(15)} -attr vt d
load netBundle {gx(0).sva#3} 16 {gx(0).sva#3(0)} {gx(0).sva#3(1)} {gx(0).sva#3(2)} {gx(0).sva#3(3)} {gx(0).sva#3(4)} {gx(0).sva#3(5)} {gx(0).sva#3(6)} {gx(0).sva#3(7)} {gx(0).sva#3(8)} {gx(0).sva#3(9)} {gx(0).sva#3(10)} {gx(0).sva#3(11)} {gx(0).sva#3(12)} {gx(0).sva#3(13)} {gx(0).sva#3(14)} {gx(0).sva#3(15)} -attr xrf 13286 -attr oid 85 -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).sva#3}
load net {rx(0).sva#3(0)} -attr vt d
load net {rx(0).sva#3(1)} -attr vt d
load net {rx(0).sva#3(2)} -attr vt d
load net {rx(0).sva#3(3)} -attr vt d
load net {rx(0).sva#3(4)} -attr vt d
load net {rx(0).sva#3(5)} -attr vt d
load net {rx(0).sva#3(6)} -attr vt d
load net {rx(0).sva#3(7)} -attr vt d
load net {rx(0).sva#3(8)} -attr vt d
load net {rx(0).sva#3(9)} -attr vt d
load net {rx(0).sva#3(10)} -attr vt d
load net {rx(0).sva#3(11)} -attr vt d
load net {rx(0).sva#3(12)} -attr vt d
load net {rx(0).sva#3(13)} -attr vt d
load net {rx(0).sva#3(14)} -attr vt d
load net {rx(0).sva#3(15)} -attr vt d
load netBundle {rx(0).sva#3} 16 {rx(0).sva#3(0)} {rx(0).sva#3(1)} {rx(0).sva#3(2)} {rx(0).sva#3(3)} {rx(0).sva#3(4)} {rx(0).sva#3(5)} {rx(0).sva#3(6)} {rx(0).sva#3(7)} {rx(0).sva#3(8)} {rx(0).sva#3(9)} {rx(0).sva#3(10)} {rx(0).sva#3(11)} {rx(0).sva#3(12)} {rx(0).sva#3(13)} {rx(0).sva#3(14)} {rx(0).sva#3(15)} -attr xrf 13287 -attr oid 86 -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).sva#3}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(0)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(1)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(2)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(3)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(4)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(5)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(6)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(7)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(8)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(9)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(10)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(11)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(12)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(13)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(14)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(15)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(16)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(17)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(18)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(19)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(20)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(21)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(22)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(23)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(24)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(25)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(26)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(27)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(28)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(29)} -attr vt d
load netBundle {regs.operator<<:din.lpi#1.dfm.sg2:mx0} 30 {regs.operator<<:din.lpi#1.dfm.sg2:mx0(0)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(1)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(2)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(3)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(4)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(5)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(6)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(7)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(8)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(9)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(10)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(11)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(12)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(13)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(14)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(15)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(16)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(17)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(18)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(19)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(20)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(21)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(22)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(23)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(24)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(25)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(26)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(27)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(28)} {regs.operator<<:din.lpi#1.dfm.sg2:mx0(29)} -attr xrf 13288 -attr oid 87 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(0)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(1)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(2)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(3)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(4)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(5)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(6)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(7)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(8)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(9)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(10)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(11)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(12)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(13)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(14)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(15)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(16)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(17)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(18)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(19)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(20)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(21)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(22)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(23)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(24)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(25)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(26)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(27)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(28)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(29)} -attr vt d
load netBundle {regs.operator<<:din.lpi#1.dfm#1:mx0} 30 {regs.operator<<:din.lpi#1.dfm#1:mx0(0)} {regs.operator<<:din.lpi#1.dfm#1:mx0(1)} {regs.operator<<:din.lpi#1.dfm#1:mx0(2)} {regs.operator<<:din.lpi#1.dfm#1:mx0(3)} {regs.operator<<:din.lpi#1.dfm#1:mx0(4)} {regs.operator<<:din.lpi#1.dfm#1:mx0(5)} {regs.operator<<:din.lpi#1.dfm#1:mx0(6)} {regs.operator<<:din.lpi#1.dfm#1:mx0(7)} {regs.operator<<:din.lpi#1.dfm#1:mx0(8)} {regs.operator<<:din.lpi#1.dfm#1:mx0(9)} {regs.operator<<:din.lpi#1.dfm#1:mx0(10)} {regs.operator<<:din.lpi#1.dfm#1:mx0(11)} {regs.operator<<:din.lpi#1.dfm#1:mx0(12)} {regs.operator<<:din.lpi#1.dfm#1:mx0(13)} {regs.operator<<:din.lpi#1.dfm#1:mx0(14)} {regs.operator<<:din.lpi#1.dfm#1:mx0(15)} {regs.operator<<:din.lpi#1.dfm#1:mx0(16)} {regs.operator<<:din.lpi#1.dfm#1:mx0(17)} {regs.operator<<:din.lpi#1.dfm#1:mx0(18)} {regs.operator<<:din.lpi#1.dfm#1:mx0(19)} {regs.operator<<:din.lpi#1.dfm#1:mx0(20)} {regs.operator<<:din.lpi#1.dfm#1:mx0(21)} {regs.operator<<:din.lpi#1.dfm#1:mx0(22)} {regs.operator<<:din.lpi#1.dfm#1:mx0(23)} {regs.operator<<:din.lpi#1.dfm#1:mx0(24)} {regs.operator<<:din.lpi#1.dfm#1:mx0(25)} {regs.operator<<:din.lpi#1.dfm#1:mx0(26)} {regs.operator<<:din.lpi#1.dfm#1:mx0(27)} {regs.operator<<:din.lpi#1.dfm#1:mx0(28)} {regs.operator<<:din.lpi#1.dfm#1:mx0(29)} -attr xrf 13289 -attr oid 88 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {mux.itm(0)} -attr vt d
load net {mux.itm(1)} -attr vt d
load net {mux.itm(2)} -attr vt d
load net {mux.itm(3)} -attr vt d
load net {mux.itm(4)} -attr vt d
load net {mux.itm(5)} -attr vt d
load net {mux.itm(6)} -attr vt d
load net {mux.itm(7)} -attr vt d
load net {mux.itm(8)} -attr vt d
load net {mux.itm(9)} -attr vt d
load netBundle {mux.itm} 10 {mux.itm(0)} {mux.itm(1)} {mux.itm(2)} {mux.itm(3)} {mux.itm(4)} {mux.itm(5)} {mux.itm(6)} {mux.itm(7)} {mux.itm(8)} {mux.itm(9)} -attr xrf 13290 -attr oid 89 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {absmax#3:or.itm(0)} -attr vt d
load net {absmax#3:or.itm(1)} -attr vt d
load net {absmax#3:or.itm(2)} -attr vt d
load net {absmax#3:or.itm(3)} -attr vt d
load net {absmax#3:or.itm(4)} -attr vt d
load net {absmax#3:or.itm(5)} -attr vt d
load net {absmax#3:or.itm(6)} -attr vt d
load net {absmax#3:or.itm(7)} -attr vt d
load net {absmax#3:or.itm(8)} -attr vt d
load net {absmax#3:or.itm(9)} -attr vt d
load netBundle {absmax#3:or.itm} 10 {absmax#3:or.itm(0)} {absmax#3:or.itm(1)} {absmax#3:or.itm(2)} {absmax#3:or.itm(3)} {absmax#3:or.itm(4)} {absmax#3:or.itm(5)} {absmax#3:or.itm(6)} {absmax#3:or.itm(7)} {absmax#3:or.itm(8)} {absmax#3:or.itm(9)} -attr xrf 13291 -attr oid 90 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:else:mux.itm(0)} -attr vt d
load net {absmax#3:else:mux.itm(1)} -attr vt d
load net {absmax#3:else:mux.itm(2)} -attr vt d
load net {absmax#3:else:mux.itm(3)} -attr vt d
load net {absmax#3:else:mux.itm(4)} -attr vt d
load net {absmax#3:else:mux.itm(5)} -attr vt d
load net {absmax#3:else:mux.itm(6)} -attr vt d
load net {absmax#3:else:mux.itm(7)} -attr vt d
load net {absmax#3:else:mux.itm(8)} -attr vt d
load net {absmax#3:else:mux.itm(9)} -attr vt d
load netBundle {absmax#3:else:mux.itm} 10 {absmax#3:else:mux.itm(0)} {absmax#3:else:mux.itm(1)} {absmax#3:else:mux.itm(2)} {absmax#3:else:mux.itm(3)} {absmax#3:else:mux.itm(4)} {absmax#3:else:mux.itm(5)} {absmax#3:else:mux.itm(6)} {absmax#3:else:mux.itm(7)} {absmax#3:else:mux.itm(8)} {absmax#3:else:mux.itm(9)} -attr xrf 13292 -attr oid 91 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {slc(FRAME:avg.sva)#2.itm(0)} -attr vt d
load net {slc(FRAME:avg.sva)#2.itm(1)} -attr vt d
load net {slc(FRAME:avg.sva)#2.itm(2)} -attr vt d
load net {slc(FRAME:avg.sva)#2.itm(3)} -attr vt d
load net {slc(FRAME:avg.sva)#2.itm(4)} -attr vt d
load net {slc(FRAME:avg.sva)#2.itm(5)} -attr vt d
load net {slc(FRAME:avg.sva)#2.itm(6)} -attr vt d
load net {slc(FRAME:avg.sva)#2.itm(7)} -attr vt d
load net {slc(FRAME:avg.sva)#2.itm(8)} -attr vt d
load net {slc(FRAME:avg.sva)#2.itm(9)} -attr vt d
load netBundle {slc(FRAME:avg.sva)#2.itm} 10 {slc(FRAME:avg.sva)#2.itm(0)} {slc(FRAME:avg.sva)#2.itm(1)} {slc(FRAME:avg.sva)#2.itm(2)} {slc(FRAME:avg.sva)#2.itm(3)} {slc(FRAME:avg.sva)#2.itm(4)} {slc(FRAME:avg.sva)#2.itm(5)} {slc(FRAME:avg.sva)#2.itm(6)} {slc(FRAME:avg.sva)#2.itm(7)} {slc(FRAME:avg.sva)#2.itm(8)} {slc(FRAME:avg.sva)#2.itm(9)} -attr xrf 13293 -attr oid 92 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#2.itm}
load net {absmax#3:else:else:acc.itm(0)} -attr vt d
load net {absmax#3:else:else:acc.itm(1)} -attr vt d
load net {absmax#3:else:else:acc.itm(2)} -attr vt d
load net {absmax#3:else:else:acc.itm(3)} -attr vt d
load net {absmax#3:else:else:acc.itm(4)} -attr vt d
load net {absmax#3:else:else:acc.itm(5)} -attr vt d
load net {absmax#3:else:else:acc.itm(6)} -attr vt d
load net {absmax#3:else:else:acc.itm(7)} -attr vt d
load net {absmax#3:else:else:acc.itm(8)} -attr vt d
load net {absmax#3:else:else:acc.itm(9)} -attr vt d
load netBundle {absmax#3:else:else:acc.itm} 10 {absmax#3:else:else:acc.itm(0)} {absmax#3:else:else:acc.itm(1)} {absmax#3:else:else:acc.itm(2)} {absmax#3:else:else:acc.itm(3)} {absmax#3:else:else:acc.itm(4)} {absmax#3:else:else:acc.itm(5)} {absmax#3:else:else:acc.itm(6)} {absmax#3:else:else:acc.itm(7)} {absmax#3:else:else:acc.itm(8)} {absmax#3:else:else:acc.itm(9)} -attr xrf 13294 -attr oid 93 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:not.itm(0)} -attr vt d
load net {absmax#3:else:else:not.itm(1)} -attr vt d
load net {absmax#3:else:else:not.itm(2)} -attr vt d
load net {absmax#3:else:else:not.itm(3)} -attr vt d
load net {absmax#3:else:else:not.itm(4)} -attr vt d
load net {absmax#3:else:else:not.itm(5)} -attr vt d
load net {absmax#3:else:else:not.itm(6)} -attr vt d
load net {absmax#3:else:else:not.itm(7)} -attr vt d
load net {absmax#3:else:else:not.itm(8)} -attr vt d
load net {absmax#3:else:else:not.itm(9)} -attr vt d
load netBundle {absmax#3:else:else:not.itm} 10 {absmax#3:else:else:not.itm(0)} {absmax#3:else:else:not.itm(1)} {absmax#3:else:else:not.itm(2)} {absmax#3:else:else:not.itm(3)} {absmax#3:else:else:not.itm(4)} {absmax#3:else:else:not.itm(5)} {absmax#3:else:else:not.itm(6)} {absmax#3:else:else:not.itm(7)} {absmax#3:else:else:not.itm(8)} {absmax#3:else:else:not.itm(9)} -attr xrf 13295 -attr oid 94 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {slc(FRAME:avg.sva).itm(0)} -attr vt d
load net {slc(FRAME:avg.sva).itm(1)} -attr vt d
load net {slc(FRAME:avg.sva).itm(2)} -attr vt d
load net {slc(FRAME:avg.sva).itm(3)} -attr vt d
load net {slc(FRAME:avg.sva).itm(4)} -attr vt d
load net {slc(FRAME:avg.sva).itm(5)} -attr vt d
load net {slc(FRAME:avg.sva).itm(6)} -attr vt d
load net {slc(FRAME:avg.sva).itm(7)} -attr vt d
load net {slc(FRAME:avg.sva).itm(8)} -attr vt d
load net {slc(FRAME:avg.sva).itm(9)} -attr vt d
load netBundle {slc(FRAME:avg.sva).itm} 10 {slc(FRAME:avg.sva).itm(0)} {slc(FRAME:avg.sva).itm(1)} {slc(FRAME:avg.sva).itm(2)} {slc(FRAME:avg.sva).itm(3)} {slc(FRAME:avg.sva).itm(4)} {slc(FRAME:avg.sva).itm(5)} {slc(FRAME:avg.sva).itm(6)} {slc(FRAME:avg.sva).itm(7)} {slc(FRAME:avg.sva).itm(8)} {slc(FRAME:avg.sva).itm(9)} -attr xrf 13296 -attr oid 95 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva).itm}
load net {absmax#3:exs.itm(0)} -attr vt d
load net {absmax#3:exs.itm(1)} -attr vt d
load net {absmax#3:exs.itm(2)} -attr vt d
load net {absmax#3:exs.itm(3)} -attr vt d
load net {absmax#3:exs.itm(4)} -attr vt d
load net {absmax#3:exs.itm(5)} -attr vt d
load net {absmax#3:exs.itm(6)} -attr vt d
load net {absmax#3:exs.itm(7)} -attr vt d
load net {absmax#3:exs.itm(8)} -attr vt d
load net {absmax#3:exs.itm(9)} -attr vt d
load netBundle {absmax#3:exs.itm} 10 {absmax#3:exs.itm(0)} {absmax#3:exs.itm(1)} {absmax#3:exs.itm(2)} {absmax#3:exs.itm(3)} {absmax#3:exs.itm(4)} {absmax#3:exs.itm(5)} {absmax#3:exs.itm(6)} {absmax#3:exs.itm(7)} {absmax#3:exs.itm(8)} {absmax#3:exs.itm(9)} -attr xrf 13297 -attr oid 96 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {FRAME:avg:acc#25.itm(0)} -attr vt d
load net {FRAME:avg:acc#25.itm(1)} -attr vt d
load net {FRAME:avg:acc#25.itm(2)} -attr vt d
load net {FRAME:avg:acc#25.itm(3)} -attr vt d
load net {FRAME:avg:acc#25.itm(4)} -attr vt d
load net {FRAME:avg:acc#25.itm(5)} -attr vt d
load net {FRAME:avg:acc#25.itm(6)} -attr vt d
load net {FRAME:avg:acc#25.itm(7)} -attr vt d
load net {FRAME:avg:acc#25.itm(8)} -attr vt d
load net {FRAME:avg:acc#25.itm(9)} -attr vt d
load net {FRAME:avg:acc#25.itm(10)} -attr vt d
load net {FRAME:avg:acc#25.itm(11)} -attr vt d
load net {FRAME:avg:acc#25.itm(12)} -attr vt d
load net {FRAME:avg:acc#25.itm(13)} -attr vt d
load net {FRAME:avg:acc#25.itm(14)} -attr vt d
load net {FRAME:avg:acc#25.itm(15)} -attr vt d
load netBundle {FRAME:avg:acc#25.itm} 16 {FRAME:avg:acc#25.itm(0)} {FRAME:avg:acc#25.itm(1)} {FRAME:avg:acc#25.itm(2)} {FRAME:avg:acc#25.itm(3)} {FRAME:avg:acc#25.itm(4)} {FRAME:avg:acc#25.itm(5)} {FRAME:avg:acc#25.itm(6)} {FRAME:avg:acc#25.itm(7)} {FRAME:avg:acc#25.itm(8)} {FRAME:avg:acc#25.itm(9)} {FRAME:avg:acc#25.itm(10)} {FRAME:avg:acc#25.itm(11)} {FRAME:avg:acc#25.itm(12)} {FRAME:avg:acc#25.itm(13)} {FRAME:avg:acc#25.itm(14)} {FRAME:avg:acc#25.itm(15)} -attr xrf 13298 -attr oid 97 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load net {conc.itm(3)} -attr vt d
load net {conc.itm(4)} -attr vt d
load net {conc.itm(5)} -attr vt d
load net {conc.itm(6)} -attr vt d
load net {conc.itm(7)} -attr vt d
load net {conc.itm(8)} -attr vt d
load net {conc.itm(9)} -attr vt d
load net {conc.itm(10)} -attr vt d
load net {conc.itm(11)} -attr vt d
load net {conc.itm(12)} -attr vt d
load net {conc.itm(13)} -attr vt d
load net {conc.itm(14)} -attr vt d
load netBundle {conc.itm} 15 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} {conc.itm(3)} {conc.itm(4)} {conc.itm(5)} {conc.itm(6)} {conc.itm(7)} {conc.itm(8)} {conc.itm(9)} {conc.itm(10)} {conc.itm(11)} {conc.itm(12)} {conc.itm(13)} {conc.itm(14)} -attr xrf 13299 -attr oid 98 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {conc#205.itm(0)} -attr vt d
load net {conc#205.itm(1)} -attr vt d
load net {conc#205.itm(2)} -attr vt d
load net {conc#205.itm(3)} -attr vt d
load net {conc#205.itm(4)} -attr vt d
load net {conc#205.itm(5)} -attr vt d
load net {conc#205.itm(6)} -attr vt d
load net {conc#205.itm(7)} -attr vt d
load net {conc#205.itm(8)} -attr vt d
load net {conc#205.itm(9)} -attr vt d
load net {conc#205.itm(10)} -attr vt d
load net {conc#205.itm(11)} -attr vt d
load net {conc#205.itm(12)} -attr vt d
load net {conc#205.itm(13)} -attr vt d
load netBundle {conc#205.itm} 14 {conc#205.itm(0)} {conc#205.itm(1)} {conc#205.itm(2)} {conc#205.itm(3)} {conc#205.itm(4)} {conc#205.itm(5)} {conc#205.itm(6)} {conc#205.itm(7)} {conc#205.itm(8)} {conc#205.itm(9)} {conc#205.itm(10)} {conc#205.itm(11)} {conc#205.itm(12)} {conc#205.itm(13)} -attr xrf 13300 -attr oid 99 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {FRAME:avg:exs#6.itm(0)} -attr vt d
load net {FRAME:avg:exs#6.itm(1)} -attr vt d
load netBundle {FRAME:avg:exs#6.itm} 2 {FRAME:avg:exs#6.itm(0)} {FRAME:avg:exs#6.itm(1)} -attr xrf 13301 -attr oid 100 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:exs#6.itm}
load net {FRAME:avg:slc#13.itm(0)} -attr vt d
load net {FRAME:avg:slc#13.itm(1)} -attr vt d
load net {FRAME:avg:slc#13.itm(2)} -attr vt d
load net {FRAME:avg:slc#13.itm(3)} -attr vt d
load net {FRAME:avg:slc#13.itm(4)} -attr vt d
load net {FRAME:avg:slc#13.itm(5)} -attr vt d
load netBundle {FRAME:avg:slc#13.itm} 6 {FRAME:avg:slc#13.itm(0)} {FRAME:avg:slc#13.itm(1)} {FRAME:avg:slc#13.itm(2)} {FRAME:avg:slc#13.itm(3)} {FRAME:avg:slc#13.itm(4)} {FRAME:avg:slc#13.itm(5)} -attr xrf 13302 -attr oid 101 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#13.itm}
load net {FRAME:avg:acc#15.itm(0)} -attr vt d
load net {FRAME:avg:acc#15.itm(1)} -attr vt d
load net {FRAME:avg:acc#15.itm(2)} -attr vt d
load net {FRAME:avg:acc#15.itm(3)} -attr vt d
load net {FRAME:avg:acc#15.itm(4)} -attr vt d
load net {FRAME:avg:acc#15.itm(5)} -attr vt d
load net {FRAME:avg:acc#15.itm(6)} -attr vt d
load netBundle {FRAME:avg:acc#15.itm} 7 {FRAME:avg:acc#15.itm(0)} {FRAME:avg:acc#15.itm(1)} {FRAME:avg:acc#15.itm(2)} {FRAME:avg:acc#15.itm(3)} {FRAME:avg:acc#15.itm(4)} {FRAME:avg:acc#15.itm(5)} {FRAME:avg:acc#15.itm(6)} -attr xrf 13303 -attr oid 102 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load net {conc#206.itm(0)} -attr vt d
load net {conc#206.itm(1)} -attr vt d
load net {conc#206.itm(2)} -attr vt d
load net {conc#206.itm(3)} -attr vt d
load net {conc#206.itm(4)} -attr vt d
load net {conc#206.itm(5)} -attr vt d
load netBundle {conc#206.itm} 6 {conc#206.itm(0)} {conc#206.itm(1)} {conc#206.itm(2)} {conc#206.itm(3)} {conc#206.itm(4)} {conc#206.itm(5)} -attr xrf 13304 -attr oid 103 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {FRAME:avg:slc#11.itm(0)} -attr vt d
load net {FRAME:avg:slc#11.itm(1)} -attr vt d
load net {FRAME:avg:slc#11.itm(2)} -attr vt d
load net {FRAME:avg:slc#11.itm(3)} -attr vt d
load net {FRAME:avg:slc#11.itm(4)} -attr vt d
load netBundle {FRAME:avg:slc#11.itm} 5 {FRAME:avg:slc#11.itm(0)} {FRAME:avg:slc#11.itm(1)} {FRAME:avg:slc#11.itm(2)} {FRAME:avg:slc#11.itm(3)} {FRAME:avg:slc#11.itm(4)} -attr xrf 13305 -attr oid 104 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#11.itm}
load net {FRAME:avg:acc#13.itm(0)} -attr vt d
load net {FRAME:avg:acc#13.itm(1)} -attr vt d
load net {FRAME:avg:acc#13.itm(2)} -attr vt d
load net {FRAME:avg:acc#13.itm(3)} -attr vt d
load net {FRAME:avg:acc#13.itm(4)} -attr vt d
load net {FRAME:avg:acc#13.itm(5)} -attr vt d
load netBundle {FRAME:avg:acc#13.itm} 6 {FRAME:avg:acc#13.itm(0)} {FRAME:avg:acc#13.itm(1)} {FRAME:avg:acc#13.itm(2)} {FRAME:avg:acc#13.itm(3)} {FRAME:avg:acc#13.itm(4)} {FRAME:avg:acc#13.itm(5)} -attr xrf 13306 -attr oid 105 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#13.itm}
load net {conc#207.itm(0)} -attr vt d
load net {conc#207.itm(1)} -attr vt d
load net {conc#207.itm(2)} -attr vt d
load net {conc#207.itm(3)} -attr vt d
load net {conc#207.itm(4)} -attr vt d
load netBundle {conc#207.itm} 5 {conc#207.itm(0)} {conc#207.itm(1)} {conc#207.itm(2)} {conc#207.itm(3)} {conc#207.itm(4)} -attr xrf 13307 -attr oid 106 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#207.itm}
load net {FRAME:avg:exs#12.itm(0)} -attr vt d
load net {FRAME:avg:exs#12.itm(1)} -attr vt d
load netBundle {FRAME:avg:exs#12.itm} 2 {FRAME:avg:exs#12.itm(0)} {FRAME:avg:exs#12.itm(1)} -attr xrf 13308 -attr oid 107 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:exs#12.itm}
load net {FRAME:avg:conc#123.itm(0)} -attr vt d
load net {FRAME:avg:conc#123.itm(1)} -attr vt d
load net {FRAME:avg:conc#123.itm(2)} -attr vt d
load net {FRAME:avg:conc#123.itm(3)} -attr vt d
load netBundle {FRAME:avg:conc#123.itm} 4 {FRAME:avg:conc#123.itm(0)} {FRAME:avg:conc#123.itm(1)} {FRAME:avg:conc#123.itm(2)} {FRAME:avg:conc#123.itm(3)} -attr xrf 13309 -attr oid 108 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#123.itm}
load net {slc(acc.psp.sva)#7.itm(0)} -attr vt d
load net {slc(acc.psp.sva)#7.itm(1)} -attr vt d
load net {slc(acc.psp.sva)#7.itm(2)} -attr vt d
load netBundle {slc(acc.psp.sva)#7.itm} 3 {slc(acc.psp.sva)#7.itm(0)} {slc(acc.psp.sva)#7.itm(1)} {slc(acc.psp.sva)#7.itm(2)} -attr xrf 13310 -attr oid 109 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#7.itm}
load net {conc#208.itm(0)} -attr vt d
load net {conc#208.itm(1)} -attr vt d
load net {conc#208.itm(2)} -attr vt d
load net {conc#208.itm(3)} -attr vt d
load net {conc#208.itm(4)} -attr vt d
load net {conc#208.itm(5)} -attr vt d
load netBundle {conc#208.itm} 6 {conc#208.itm(0)} {conc#208.itm(1)} {conc#208.itm(2)} {conc#208.itm(3)} {conc#208.itm(4)} {conc#208.itm(5)} -attr xrf 13311 -attr oid 110 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#208.itm}
load net {FRAME:avg:slc#21.itm(0)} -attr vt d
load net {FRAME:avg:slc#21.itm(1)} -attr vt d
load net {FRAME:avg:slc#21.itm(2)} -attr vt d
load net {FRAME:avg:slc#21.itm(3)} -attr vt d
load netBundle {FRAME:avg:slc#21.itm} 4 {FRAME:avg:slc#21.itm(0)} {FRAME:avg:slc#21.itm(1)} {FRAME:avg:slc#21.itm(2)} {FRAME:avg:slc#21.itm(3)} -attr xrf 13312 -attr oid 111 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#21.itm}
load net {FRAME:avg:acc#14.itm(0)} -attr vt d
load net {FRAME:avg:acc#14.itm(1)} -attr vt d
load net {FRAME:avg:acc#14.itm(2)} -attr vt d
load net {FRAME:avg:acc#14.itm(3)} -attr vt d
load net {FRAME:avg:acc#14.itm(4)} -attr vt d
load netBundle {FRAME:avg:acc#14.itm} 5 {FRAME:avg:acc#14.itm(0)} {FRAME:avg:acc#14.itm(1)} {FRAME:avg:acc#14.itm(2)} {FRAME:avg:acc#14.itm(3)} {FRAME:avg:acc#14.itm(4)} -attr xrf 13313 -attr oid 112 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#14.itm}
load net {conc#209.itm(0)} -attr vt d
load net {conc#209.itm(1)} -attr vt d
load net {conc#209.itm(2)} -attr vt d
load net {conc#209.itm(3)} -attr vt d
load netBundle {conc#209.itm} 4 {conc#209.itm(0)} {conc#209.itm(1)} {conc#209.itm(2)} {conc#209.itm(3)} -attr xrf 13314 -attr oid 113 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#209.itm}
load net {FRAME:avg:conc#125.itm(0)} -attr vt d
load net {FRAME:avg:conc#125.itm(1)} -attr vt d
load net {FRAME:avg:conc#125.itm(2)} -attr vt d
load net {FRAME:avg:conc#125.itm(3)} -attr vt d
load net {FRAME:avg:conc#125.itm(4)} -attr vt d
load netBundle {FRAME:avg:conc#125.itm} 5 {FRAME:avg:conc#125.itm(0)} {FRAME:avg:conc#125.itm(1)} {FRAME:avg:conc#125.itm(2)} {FRAME:avg:conc#125.itm(3)} {FRAME:avg:conc#125.itm(4)} -attr xrf 13315 -attr oid 114 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#125.itm}
load net {FRAME:avg:slc#12.itm(0)} -attr vt d
load net {FRAME:avg:slc#12.itm(1)} -attr vt d
load net {FRAME:avg:slc#12.itm(2)} -attr vt d
load net {FRAME:avg:slc#12.itm(3)} -attr vt d
load netBundle {FRAME:avg:slc#12.itm} 4 {FRAME:avg:slc#12.itm(0)} {FRAME:avg:slc#12.itm(1)} {FRAME:avg:slc#12.itm(2)} {FRAME:avg:slc#12.itm(3)} -attr xrf 13316 -attr oid 115 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#12.itm}
load net {FRAME:avg:acc#12.itm(0)} -attr vt d
load net {FRAME:avg:acc#12.itm(1)} -attr vt d
load net {FRAME:avg:acc#12.itm(2)} -attr vt d
load net {FRAME:avg:acc#12.itm(3)} -attr vt d
load net {FRAME:avg:acc#12.itm(4)} -attr vt d
load netBundle {FRAME:avg:acc#12.itm} 5 {FRAME:avg:acc#12.itm(0)} {FRAME:avg:acc#12.itm(1)} {FRAME:avg:acc#12.itm(2)} {FRAME:avg:acc#12.itm(3)} {FRAME:avg:acc#12.itm(4)} -attr xrf 13317 -attr oid 116 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#12.itm}
load net {conc#210.itm(0)} -attr vt d
load net {conc#210.itm(1)} -attr vt d
load net {conc#210.itm(2)} -attr vt d
load net {conc#210.itm(3)} -attr vt d
load netBundle {conc#210.itm} 4 {conc#210.itm(0)} {conc#210.itm(1)} {conc#210.itm(2)} {conc#210.itm(3)} -attr xrf 13318 -attr oid 117 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#210.itm}
load net {conc#211.itm(0)} -attr vt d
load net {conc#211.itm(1)} -attr vt d
load net {conc#211.itm(2)} -attr vt d
load netBundle {conc#211.itm} 3 {conc#211.itm(0)} {conc#211.itm(1)} {conc#211.itm(2)} -attr xrf 13319 -attr oid 118 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#211.itm}
load net {FRAME:avg:slc#10.itm(0)} -attr vt d
load net {FRAME:avg:slc#10.itm(1)} -attr vt d
load net {FRAME:avg:slc#10.itm(2)} -attr vt d
load netBundle {FRAME:avg:slc#10.itm} 3 {FRAME:avg:slc#10.itm(0)} {FRAME:avg:slc#10.itm(1)} {FRAME:avg:slc#10.itm(2)} -attr xrf 13320 -attr oid 119 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm}
load net {FRAME:avg:acc#11.itm(0)} -attr vt d
load net {FRAME:avg:acc#11.itm(1)} -attr vt d
load net {FRAME:avg:acc#11.itm(2)} -attr vt d
load net {FRAME:avg:acc#11.itm(3)} -attr vt d
load netBundle {FRAME:avg:acc#11.itm} 4 {FRAME:avg:acc#11.itm(0)} {FRAME:avg:acc#11.itm(1)} {FRAME:avg:acc#11.itm(2)} {FRAME:avg:acc#11.itm(3)} -attr xrf 13321 -attr oid 120 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#11.itm}
load net {conc#212.itm(0)} -attr vt d
load net {conc#212.itm(1)} -attr vt d
load net {conc#212.itm(2)} -attr vt d
load netBundle {conc#212.itm} 3 {conc#212.itm(0)} {conc#212.itm(1)} {conc#212.itm(2)} -attr xrf 13322 -attr oid 121 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#212.itm}
load net {FRAME:avg:slc#9.itm(0)} -attr vt d
load net {FRAME:avg:slc#9.itm(1)} -attr vt d
load netBundle {FRAME:avg:slc#9.itm} 2 {FRAME:avg:slc#9.itm(0)} {FRAME:avg:slc#9.itm(1)} -attr xrf 13323 -attr oid 122 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#9.itm}
load net {FRAME:avg:acc#10.itm(0)} -attr vt d
load net {FRAME:avg:acc#10.itm(1)} -attr vt d
load net {FRAME:avg:acc#10.itm(2)} -attr vt d
load netBundle {FRAME:avg:acc#10.itm} 3 {FRAME:avg:acc#10.itm(0)} {FRAME:avg:acc#10.itm(1)} {FRAME:avg:acc#10.itm(2)} -attr xrf 13324 -attr oid 123 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#10.itm}
load net {conc#213.itm(0)} -attr vt d
load net {conc#213.itm(1)} -attr vt d
load netBundle {conc#213.itm} 2 {conc#213.itm(0)} {conc#213.itm(1)} -attr xrf 13325 -attr oid 124 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#213.itm}
load net {conc#214.itm(0)} -attr vt d
load net {conc#214.itm(1)} -attr vt d
load netBundle {conc#214.itm} 2 {conc#214.itm(0)} {conc#214.itm(1)} -attr xrf 13326 -attr oid 125 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#214.itm}
load net {FRAME:avg:conc#118.itm(0)} -attr vt d
load net {FRAME:avg:conc#118.itm(1)} -attr vt d
load netBundle {FRAME:avg:conc#118.itm} 2 {FRAME:avg:conc#118.itm(0)} {FRAME:avg:conc#118.itm(1)} -attr xrf 13327 -attr oid 126 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#118.itm}
load net {nor#24.itm(0)} -attr vt d
load net {nor#24.itm(1)} -attr vt d
load netBundle {nor#24.itm} 2 {nor#24.itm(0)} {nor#24.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#24.itm}
load net {nor#25.itm(0)} -attr vt d
load net {nor#25.itm(1)} -attr vt d
load netBundle {nor#25.itm} 2 {nor#25.itm(0)} {nor#25.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#25.itm}
load net {mux#16.itm(0)} -attr vt d
load net {mux#16.itm(1)} -attr vt d
load netBundle {mux#16.itm} 2 {mux#16.itm(0)} {mux#16.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {exs#19.itm(0)} -attr vt d
load net {exs#19.itm(1)} -attr vt d
load netBundle {exs#19.itm} 2 {exs#19.itm(0)} {exs#19.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {exs.itm(0)} -attr vt d
load net {exs.itm(1)} -attr vt d
load netBundle {exs.itm} 2 {exs.itm(0)} {exs.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs.itm}
load net {nor#26.itm(0)} -attr vt d
load net {nor#26.itm(1)} -attr vt d
load netBundle {nor#26.itm} 2 {nor#26.itm(0)} {nor#26.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#26.itm}
load net {nor#27.itm(0)} -attr vt d
load net {nor#27.itm(1)} -attr vt d
load netBundle {nor#27.itm} 2 {nor#27.itm(0)} {nor#27.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#27.itm}
load net {mux#17.itm(0)} -attr vt d
load net {mux#17.itm(1)} -attr vt d
load netBundle {mux#17.itm} 2 {mux#17.itm(0)} {mux#17.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {exs#20.itm(0)} -attr vt d
load net {exs#20.itm(1)} -attr vt d
load netBundle {exs#20.itm} 2 {exs#20.itm(0)} {exs#20.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {exs#1.itm(0)} -attr vt d
load net {exs#1.itm(1)} -attr vt d
load netBundle {exs#1.itm} 2 {exs#1.itm(0)} {exs#1.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {nor#28.itm(0)} -attr vt d
load net {nor#28.itm(1)} -attr vt d
load netBundle {nor#28.itm} 2 {nor#28.itm(0)} {nor#28.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#28.itm}
load net {nor#29.itm(0)} -attr vt d
load net {nor#29.itm(1)} -attr vt d
load netBundle {nor#29.itm} 2 {nor#29.itm(0)} {nor#29.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#29.itm}
load net {mux#18.itm(0)} -attr vt d
load net {mux#18.itm(1)} -attr vt d
load netBundle {mux#18.itm} 2 {mux#18.itm(0)} {mux#18.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {exs#21.itm(0)} -attr vt d
load net {exs#21.itm(1)} -attr vt d
load netBundle {exs#21.itm} 2 {exs#21.itm(0)} {exs#21.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {exs#2.itm(0)} -attr vt d
load net {exs#2.itm(1)} -attr vt d
load netBundle {exs#2.itm} 2 {exs#2.itm(0)} {exs#2.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {mux#7.itm(0)} -attr vt d
load net {mux#7.itm(1)} -attr vt d
load netBundle {mux#7.itm} 2 {mux#7.itm(0)} {mux#7.itm(1)} -attr xrf 13328 -attr oid 127 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {SHIFT:mux1h#20.itm(0)} -attr vt d
load net {SHIFT:mux1h#20.itm(1)} -attr vt d
load net {SHIFT:mux1h#20.itm(2)} -attr vt d
load net {SHIFT:mux1h#20.itm(3)} -attr vt d
load net {SHIFT:mux1h#20.itm(4)} -attr vt d
load net {SHIFT:mux1h#20.itm(5)} -attr vt d
load net {SHIFT:mux1h#20.itm(6)} -attr vt d
load net {SHIFT:mux1h#20.itm(7)} -attr vt d
load net {SHIFT:mux1h#20.itm(8)} -attr vt d
load net {SHIFT:mux1h#20.itm(9)} -attr vt d
load net {SHIFT:mux1h#20.itm(10)} -attr vt d
load net {SHIFT:mux1h#20.itm(11)} -attr vt d
load net {SHIFT:mux1h#20.itm(12)} -attr vt d
load net {SHIFT:mux1h#20.itm(13)} -attr vt d
load net {SHIFT:mux1h#20.itm(14)} -attr vt d
load netBundle {SHIFT:mux1h#20.itm} 15 {SHIFT:mux1h#20.itm(0)} {SHIFT:mux1h#20.itm(1)} {SHIFT:mux1h#20.itm(2)} {SHIFT:mux1h#20.itm(3)} {SHIFT:mux1h#20.itm(4)} {SHIFT:mux1h#20.itm(5)} {SHIFT:mux1h#20.itm(6)} {SHIFT:mux1h#20.itm(7)} {SHIFT:mux1h#20.itm(8)} {SHIFT:mux1h#20.itm(9)} {SHIFT:mux1h#20.itm(10)} {SHIFT:mux1h#20.itm(11)} {SHIFT:mux1h#20.itm(12)} {SHIFT:mux1h#20.itm(13)} {SHIFT:mux1h#20.itm(14)} -attr xrf 13329 -attr oid 128 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {slc(by(2).sva#1).itm(0)} -attr vt d
load net {slc(by(2).sva#1).itm(1)} -attr vt d
load net {slc(by(2).sva#1).itm(2)} -attr vt d
load net {slc(by(2).sva#1).itm(3)} -attr vt d
load net {slc(by(2).sva#1).itm(4)} -attr vt d
load net {slc(by(2).sva#1).itm(5)} -attr vt d
load net {slc(by(2).sva#1).itm(6)} -attr vt d
load net {slc(by(2).sva#1).itm(7)} -attr vt d
load net {slc(by(2).sva#1).itm(8)} -attr vt d
load net {slc(by(2).sva#1).itm(9)} -attr vt d
load net {slc(by(2).sva#1).itm(10)} -attr vt d
load net {slc(by(2).sva#1).itm(11)} -attr vt d
load net {slc(by(2).sva#1).itm(12)} -attr vt d
load net {slc(by(2).sva#1).itm(13)} -attr vt d
load net {slc(by(2).sva#1).itm(14)} -attr vt d
load netBundle {slc(by(2).sva#1).itm} 15 {slc(by(2).sva#1).itm(0)} {slc(by(2).sva#1).itm(1)} {slc(by(2).sva#1).itm(2)} {slc(by(2).sva#1).itm(3)} {slc(by(2).sva#1).itm(4)} {slc(by(2).sva#1).itm(5)} {slc(by(2).sva#1).itm(6)} {slc(by(2).sva#1).itm(7)} {slc(by(2).sva#1).itm(8)} {slc(by(2).sva#1).itm(9)} {slc(by(2).sva#1).itm(10)} {slc(by(2).sva#1).itm(11)} {slc(by(2).sva#1).itm(12)} {slc(by(2).sva#1).itm(13)} {slc(by(2).sva#1).itm(14)} -attr xrf 13330 -attr oid 129 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1).itm}
load net {ACC3:if#1:acc#25.itm(0)} -attr vt d
load net {ACC3:if#1:acc#25.itm(1)} -attr vt d
load net {ACC3:if#1:acc#25.itm(2)} -attr vt d
load net {ACC3:if#1:acc#25.itm(3)} -attr vt d
load net {ACC3:if#1:acc#25.itm(4)} -attr vt d
load net {ACC3:if#1:acc#25.itm(5)} -attr vt d
load net {ACC3:if#1:acc#25.itm(6)} -attr vt d
load net {ACC3:if#1:acc#25.itm(7)} -attr vt d
load net {ACC3:if#1:acc#25.itm(8)} -attr vt d
load net {ACC3:if#1:acc#25.itm(9)} -attr vt d
load net {ACC3:if#1:acc#25.itm(10)} -attr vt d
load net {ACC3:if#1:acc#25.itm(11)} -attr vt d
load net {ACC3:if#1:acc#25.itm(12)} -attr vt d
load net {ACC3:if#1:acc#25.itm(13)} -attr vt d
load net {ACC3:if#1:acc#25.itm(14)} -attr vt d
load netBundle {ACC3:if#1:acc#25.itm} 15 {ACC3:if#1:acc#25.itm(0)} {ACC3:if#1:acc#25.itm(1)} {ACC3:if#1:acc#25.itm(2)} {ACC3:if#1:acc#25.itm(3)} {ACC3:if#1:acc#25.itm(4)} {ACC3:if#1:acc#25.itm(5)} {ACC3:if#1:acc#25.itm(6)} {ACC3:if#1:acc#25.itm(7)} {ACC3:if#1:acc#25.itm(8)} {ACC3:if#1:acc#25.itm(9)} {ACC3:if#1:acc#25.itm(10)} {ACC3:if#1:acc#25.itm(11)} {ACC3:if#1:acc#25.itm(12)} {ACC3:if#1:acc#25.itm(13)} {ACC3:if#1:acc#25.itm(14)} -attr xrf 13331 -attr oid 130 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {slc(regs.regs(1).sva.sg2)#3.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#3.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#3.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#3.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#3.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#3.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#3.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#3.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#3.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#3.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva.sg2)#3.itm} 10 {slc(regs.regs(1).sva.sg2)#3.itm(0)} {slc(regs.regs(1).sva.sg2)#3.itm(1)} {slc(regs.regs(1).sva.sg2)#3.itm(2)} {slc(regs.regs(1).sva.sg2)#3.itm(3)} {slc(regs.regs(1).sva.sg2)#3.itm(4)} {slc(regs.regs(1).sva.sg2)#3.itm(5)} {slc(regs.regs(1).sva.sg2)#3.itm(6)} {slc(regs.regs(1).sva.sg2)#3.itm(7)} {slc(regs.regs(1).sva.sg2)#3.itm(8)} {slc(regs.regs(1).sva.sg2)#3.itm(9)} -attr xrf 13332 -attr oid 131 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#3.itm}
load net {slc(by(2).sva#3).itm(0)} -attr vt d
load net {slc(by(2).sva#3).itm(1)} -attr vt d
load net {slc(by(2).sva#3).itm(2)} -attr vt d
load net {slc(by(2).sva#3).itm(3)} -attr vt d
load net {slc(by(2).sva#3).itm(4)} -attr vt d
load net {slc(by(2).sva#3).itm(5)} -attr vt d
load net {slc(by(2).sva#3).itm(6)} -attr vt d
load net {slc(by(2).sva#3).itm(7)} -attr vt d
load net {slc(by(2).sva#3).itm(8)} -attr vt d
load net {slc(by(2).sva#3).itm(9)} -attr vt d
load net {slc(by(2).sva#3).itm(10)} -attr vt d
load net {slc(by(2).sva#3).itm(11)} -attr vt d
load net {slc(by(2).sva#3).itm(12)} -attr vt d
load net {slc(by(2).sva#3).itm(13)} -attr vt d
load net {slc(by(2).sva#3).itm(14)} -attr vt d
load netBundle {slc(by(2).sva#3).itm} 15 {slc(by(2).sva#3).itm(0)} {slc(by(2).sva#3).itm(1)} {slc(by(2).sva#3).itm(2)} {slc(by(2).sva#3).itm(3)} {slc(by(2).sva#3).itm(4)} {slc(by(2).sva#3).itm(5)} {slc(by(2).sva#3).itm(6)} {slc(by(2).sva#3).itm(7)} {slc(by(2).sva#3).itm(8)} {slc(by(2).sva#3).itm(9)} {slc(by(2).sva#3).itm(10)} {slc(by(2).sva#3).itm(11)} {slc(by(2).sva#3).itm(12)} {slc(by(2).sva#3).itm(13)} {slc(by(2).sva#3).itm(14)} -attr xrf 13333 -attr oid 132 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3).itm}
load net {SHIFT:mux1h#19.itm(0)} -attr vt d
load net {SHIFT:mux1h#19.itm(1)} -attr vt d
load net {SHIFT:mux1h#19.itm(2)} -attr vt d
load net {SHIFT:mux1h#19.itm(3)} -attr vt d
load net {SHIFT:mux1h#19.itm(4)} -attr vt d
load net {SHIFT:mux1h#19.itm(5)} -attr vt d
load net {SHIFT:mux1h#19.itm(6)} -attr vt d
load net {SHIFT:mux1h#19.itm(7)} -attr vt d
load net {SHIFT:mux1h#19.itm(8)} -attr vt d
load net {SHIFT:mux1h#19.itm(9)} -attr vt d
load net {SHIFT:mux1h#19.itm(10)} -attr vt d
load net {SHIFT:mux1h#19.itm(11)} -attr vt d
load net {SHIFT:mux1h#19.itm(12)} -attr vt d
load net {SHIFT:mux1h#19.itm(13)} -attr vt d
load net {SHIFT:mux1h#19.itm(14)} -attr vt d
load netBundle {SHIFT:mux1h#19.itm} 15 {SHIFT:mux1h#19.itm(0)} {SHIFT:mux1h#19.itm(1)} {SHIFT:mux1h#19.itm(2)} {SHIFT:mux1h#19.itm(3)} {SHIFT:mux1h#19.itm(4)} {SHIFT:mux1h#19.itm(5)} {SHIFT:mux1h#19.itm(6)} {SHIFT:mux1h#19.itm(7)} {SHIFT:mux1h#19.itm(8)} {SHIFT:mux1h#19.itm(9)} {SHIFT:mux1h#19.itm(10)} {SHIFT:mux1h#19.itm(11)} {SHIFT:mux1h#19.itm(12)} {SHIFT:mux1h#19.itm(13)} {SHIFT:mux1h#19.itm(14)} -attr xrf 13334 -attr oid 133 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {slc(by(0).sva#1).itm(0)} -attr vt d
load net {slc(by(0).sva#1).itm(1)} -attr vt d
load net {slc(by(0).sva#1).itm(2)} -attr vt d
load net {slc(by(0).sva#1).itm(3)} -attr vt d
load net {slc(by(0).sva#1).itm(4)} -attr vt d
load net {slc(by(0).sva#1).itm(5)} -attr vt d
load net {slc(by(0).sva#1).itm(6)} -attr vt d
load net {slc(by(0).sva#1).itm(7)} -attr vt d
load net {slc(by(0).sva#1).itm(8)} -attr vt d
load net {slc(by(0).sva#1).itm(9)} -attr vt d
load net {slc(by(0).sva#1).itm(10)} -attr vt d
load net {slc(by(0).sva#1).itm(11)} -attr vt d
load net {slc(by(0).sva#1).itm(12)} -attr vt d
load net {slc(by(0).sva#1).itm(13)} -attr vt d
load net {slc(by(0).sva#1).itm(14)} -attr vt d
load netBundle {slc(by(0).sva#1).itm} 15 {slc(by(0).sva#1).itm(0)} {slc(by(0).sva#1).itm(1)} {slc(by(0).sva#1).itm(2)} {slc(by(0).sva#1).itm(3)} {slc(by(0).sva#1).itm(4)} {slc(by(0).sva#1).itm(5)} {slc(by(0).sva#1).itm(6)} {slc(by(0).sva#1).itm(7)} {slc(by(0).sva#1).itm(8)} {slc(by(0).sva#1).itm(9)} {slc(by(0).sva#1).itm(10)} {slc(by(0).sva#1).itm(11)} {slc(by(0).sva#1).itm(12)} {slc(by(0).sva#1).itm(13)} {slc(by(0).sva#1).itm(14)} -attr xrf 13335 -attr oid 134 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1).itm}
load net {ACC3:if#1:slc#2.itm(0)} -attr vt d
load net {ACC3:if#1:slc#2.itm(1)} -attr vt d
load net {ACC3:if#1:slc#2.itm(2)} -attr vt d
load net {ACC3:if#1:slc#2.itm(3)} -attr vt d
load net {ACC3:if#1:slc#2.itm(4)} -attr vt d
load net {ACC3:if#1:slc#2.itm(5)} -attr vt d
load net {ACC3:if#1:slc#2.itm(6)} -attr vt d
load net {ACC3:if#1:slc#2.itm(7)} -attr vt d
load net {ACC3:if#1:slc#2.itm(8)} -attr vt d
load net {ACC3:if#1:slc#2.itm(9)} -attr vt d
load net {ACC3:if#1:slc#2.itm(10)} -attr vt d
load net {ACC3:if#1:slc#2.itm(11)} -attr vt d
load net {ACC3:if#1:slc#2.itm(12)} -attr vt d
load net {ACC3:if#1:slc#2.itm(13)} -attr vt d
load net {ACC3:if#1:slc#2.itm(14)} -attr vt d
load netBundle {ACC3:if#1:slc#2.itm} 15 {ACC3:if#1:slc#2.itm(0)} {ACC3:if#1:slc#2.itm(1)} {ACC3:if#1:slc#2.itm(2)} {ACC3:if#1:slc#2.itm(3)} {ACC3:if#1:slc#2.itm(4)} {ACC3:if#1:slc#2.itm(5)} {ACC3:if#1:slc#2.itm(6)} {ACC3:if#1:slc#2.itm(7)} {ACC3:if#1:slc#2.itm(8)} {ACC3:if#1:slc#2.itm(9)} {ACC3:if#1:slc#2.itm(10)} {ACC3:if#1:slc#2.itm(11)} {ACC3:if#1:slc#2.itm(12)} {ACC3:if#1:slc#2.itm(13)} {ACC3:if#1:slc#2.itm(14)} -attr xrf 13336 -attr oid 135 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#29.itm(0)} -attr vt d
load net {ACC3:if#1:acc#29.itm(1)} -attr vt d
load net {ACC3:if#1:acc#29.itm(2)} -attr vt d
load net {ACC3:if#1:acc#29.itm(3)} -attr vt d
load net {ACC3:if#1:acc#29.itm(4)} -attr vt d
load net {ACC3:if#1:acc#29.itm(5)} -attr vt d
load net {ACC3:if#1:acc#29.itm(6)} -attr vt d
load net {ACC3:if#1:acc#29.itm(7)} -attr vt d
load net {ACC3:if#1:acc#29.itm(8)} -attr vt d
load net {ACC3:if#1:acc#29.itm(9)} -attr vt d
load net {ACC3:if#1:acc#29.itm(10)} -attr vt d
load net {ACC3:if#1:acc#29.itm(11)} -attr vt d
load net {ACC3:if#1:acc#29.itm(12)} -attr vt d
load net {ACC3:if#1:acc#29.itm(13)} -attr vt d
load net {ACC3:if#1:acc#29.itm(14)} -attr vt d
load net {ACC3:if#1:acc#29.itm(15)} -attr vt d
load netBundle {ACC3:if#1:acc#29.itm} 16 {ACC3:if#1:acc#29.itm(0)} {ACC3:if#1:acc#29.itm(1)} {ACC3:if#1:acc#29.itm(2)} {ACC3:if#1:acc#29.itm(3)} {ACC3:if#1:acc#29.itm(4)} {ACC3:if#1:acc#29.itm(5)} {ACC3:if#1:acc#29.itm(6)} {ACC3:if#1:acc#29.itm(7)} {ACC3:if#1:acc#29.itm(8)} {ACC3:if#1:acc#29.itm(9)} {ACC3:if#1:acc#29.itm(10)} {ACC3:if#1:acc#29.itm(11)} {ACC3:if#1:acc#29.itm(12)} {ACC3:if#1:acc#29.itm(13)} {ACC3:if#1:acc#29.itm(14)} {ACC3:if#1:acc#29.itm(15)} -attr xrf 13337 -attr oid 136 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load net {conc#215.itm(0)} -attr vt d
load net {conc#215.itm(1)} -attr vt d
load net {conc#215.itm(2)} -attr vt d
load net {conc#215.itm(3)} -attr vt d
load net {conc#215.itm(4)} -attr vt d
load net {conc#215.itm(5)} -attr vt d
load net {conc#215.itm(6)} -attr vt d
load net {conc#215.itm(7)} -attr vt d
load net {conc#215.itm(8)} -attr vt d
load net {conc#215.itm(9)} -attr vt d
load net {conc#215.itm(10)} -attr vt d
load net {conc#215.itm(11)} -attr vt d
load netBundle {conc#215.itm} 12 {conc#215.itm(0)} {conc#215.itm(1)} {conc#215.itm(2)} {conc#215.itm(3)} {conc#215.itm(4)} {conc#215.itm(5)} {conc#215.itm(6)} {conc#215.itm(7)} {conc#215.itm(8)} {conc#215.itm(9)} {conc#215.itm(10)} {conc#215.itm(11)} -attr xrf 13338 -attr oid 137 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {regs.operator[]#38:not#3.itm(0)} -attr vt d
load net {regs.operator[]#38:not#3.itm(1)} -attr vt d
load net {regs.operator[]#38:not#3.itm(2)} -attr vt d
load net {regs.operator[]#38:not#3.itm(3)} -attr vt d
load net {regs.operator[]#38:not#3.itm(4)} -attr vt d
load net {regs.operator[]#38:not#3.itm(5)} -attr vt d
load net {regs.operator[]#38:not#3.itm(6)} -attr vt d
load net {regs.operator[]#38:not#3.itm(7)} -attr vt d
load net {regs.operator[]#38:not#3.itm(8)} -attr vt d
load net {regs.operator[]#38:not#3.itm(9)} -attr vt d
load netBundle {regs.operator[]#38:not#3.itm} 10 {regs.operator[]#38:not#3.itm(0)} {regs.operator[]#38:not#3.itm(1)} {regs.operator[]#38:not#3.itm(2)} {regs.operator[]#38:not#3.itm(3)} {regs.operator[]#38:not#3.itm(4)} {regs.operator[]#38:not#3.itm(5)} {regs.operator[]#38:not#3.itm(6)} {regs.operator[]#38:not#3.itm(7)} {regs.operator[]#38:not#3.itm(8)} {regs.operator[]#38:not#3.itm(9)} -attr xrf 13339 -attr oid 138 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#3.itm}
load net {slc(regs.regs(1).sva#2)#3.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva#2)#3.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva#2)#3.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva#2)#3.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva#2)#3.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva#2)#3.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva#2)#3.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva#2)#3.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva#2)#3.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva#2)#3.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva#2)#3.itm} 10 {slc(regs.regs(1).sva#2)#3.itm(0)} {slc(regs.regs(1).sva#2)#3.itm(1)} {slc(regs.regs(1).sva#2)#3.itm(2)} {slc(regs.regs(1).sva#2)#3.itm(3)} {slc(regs.regs(1).sva#2)#3.itm(4)} {slc(regs.regs(1).sva#2)#3.itm(5)} {slc(regs.regs(1).sva#2)#3.itm(6)} {slc(regs.regs(1).sva#2)#3.itm(7)} {slc(regs.regs(1).sva#2)#3.itm(8)} {slc(regs.regs(1).sva#2)#3.itm(9)} -attr xrf 13340 -attr oid 139 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#3.itm}
load net {conc#216.itm(0)} -attr vt d
load net {conc#216.itm(1)} -attr vt d
load net {conc#216.itm(2)} -attr vt d
load net {conc#216.itm(3)} -attr vt d
load net {conc#216.itm(4)} -attr vt d
load net {conc#216.itm(5)} -attr vt d
load net {conc#216.itm(6)} -attr vt d
load net {conc#216.itm(7)} -attr vt d
load net {conc#216.itm(8)} -attr vt d
load net {conc#216.itm(9)} -attr vt d
load net {conc#216.itm(10)} -attr vt d
load net {conc#216.itm(11)} -attr vt d
load net {conc#216.itm(12)} -attr vt d
load net {conc#216.itm(13)} -attr vt d
load net {conc#216.itm(14)} -attr vt d
load net {conc#216.itm(15)} -attr vt d
load netBundle {conc#216.itm} 16 {conc#216.itm(0)} {conc#216.itm(1)} {conc#216.itm(2)} {conc#216.itm(3)} {conc#216.itm(4)} {conc#216.itm(5)} {conc#216.itm(6)} {conc#216.itm(7)} {conc#216.itm(8)} {conc#216.itm(9)} {conc#216.itm(10)} {conc#216.itm(11)} {conc#216.itm(12)} {conc#216.itm(13)} {conc#216.itm(14)} {conc#216.itm(15)} -attr xrf 13341 -attr oid 140 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {slc(by(0).sva#3).itm(0)} -attr vt d
load net {slc(by(0).sva#3).itm(1)} -attr vt d
load net {slc(by(0).sva#3).itm(2)} -attr vt d
load net {slc(by(0).sva#3).itm(3)} -attr vt d
load net {slc(by(0).sva#3).itm(4)} -attr vt d
load net {slc(by(0).sva#3).itm(5)} -attr vt d
load net {slc(by(0).sva#3).itm(6)} -attr vt d
load net {slc(by(0).sva#3).itm(7)} -attr vt d
load net {slc(by(0).sva#3).itm(8)} -attr vt d
load net {slc(by(0).sva#3).itm(9)} -attr vt d
load net {slc(by(0).sva#3).itm(10)} -attr vt d
load net {slc(by(0).sva#3).itm(11)} -attr vt d
load net {slc(by(0).sva#3).itm(12)} -attr vt d
load net {slc(by(0).sva#3).itm(13)} -attr vt d
load net {slc(by(0).sva#3).itm(14)} -attr vt d
load netBundle {slc(by(0).sva#3).itm} 15 {slc(by(0).sva#3).itm(0)} {slc(by(0).sva#3).itm(1)} {slc(by(0).sva#3).itm(2)} {slc(by(0).sva#3).itm(3)} {slc(by(0).sva#3).itm(4)} {slc(by(0).sva#3).itm(5)} {slc(by(0).sva#3).itm(6)} {slc(by(0).sva#3).itm(7)} {slc(by(0).sva#3).itm(8)} {slc(by(0).sva#3).itm(9)} {slc(by(0).sva#3).itm(10)} {slc(by(0).sva#3).itm(11)} {slc(by(0).sva#3).itm(12)} {slc(by(0).sva#3).itm(13)} {slc(by(0).sva#3).itm(14)} -attr xrf 13342 -attr oid 141 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3).itm}
load net {SHIFT:mux1h#22.itm(0)} -attr vt d
load net {SHIFT:mux1h#22.itm(1)} -attr vt d
load net {SHIFT:mux1h#22.itm(2)} -attr vt d
load net {SHIFT:mux1h#22.itm(3)} -attr vt d
load net {SHIFT:mux1h#22.itm(4)} -attr vt d
load net {SHIFT:mux1h#22.itm(5)} -attr vt d
load net {SHIFT:mux1h#22.itm(6)} -attr vt d
load net {SHIFT:mux1h#22.itm(7)} -attr vt d
load net {SHIFT:mux1h#22.itm(8)} -attr vt d
load net {SHIFT:mux1h#22.itm(9)} -attr vt d
load net {SHIFT:mux1h#22.itm(10)} -attr vt d
load net {SHIFT:mux1h#22.itm(11)} -attr vt d
load net {SHIFT:mux1h#22.itm(12)} -attr vt d
load net {SHIFT:mux1h#22.itm(13)} -attr vt d
load net {SHIFT:mux1h#22.itm(14)} -attr vt d
load netBundle {SHIFT:mux1h#22.itm} 15 {SHIFT:mux1h#22.itm(0)} {SHIFT:mux1h#22.itm(1)} {SHIFT:mux1h#22.itm(2)} {SHIFT:mux1h#22.itm(3)} {SHIFT:mux1h#22.itm(4)} {SHIFT:mux1h#22.itm(5)} {SHIFT:mux1h#22.itm(6)} {SHIFT:mux1h#22.itm(7)} {SHIFT:mux1h#22.itm(8)} {SHIFT:mux1h#22.itm(9)} {SHIFT:mux1h#22.itm(10)} {SHIFT:mux1h#22.itm(11)} {SHIFT:mux1h#22.itm(12)} {SHIFT:mux1h#22.itm(13)} {SHIFT:mux1h#22.itm(14)} -attr xrf 13343 -attr oid 142 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {slc(gy(2).sva#1).itm(0)} -attr vt d
load net {slc(gy(2).sva#1).itm(1)} -attr vt d
load net {slc(gy(2).sva#1).itm(2)} -attr vt d
load net {slc(gy(2).sva#1).itm(3)} -attr vt d
load net {slc(gy(2).sva#1).itm(4)} -attr vt d
load net {slc(gy(2).sva#1).itm(5)} -attr vt d
load net {slc(gy(2).sva#1).itm(6)} -attr vt d
load net {slc(gy(2).sva#1).itm(7)} -attr vt d
load net {slc(gy(2).sva#1).itm(8)} -attr vt d
load net {slc(gy(2).sva#1).itm(9)} -attr vt d
load net {slc(gy(2).sva#1).itm(10)} -attr vt d
load net {slc(gy(2).sva#1).itm(11)} -attr vt d
load net {slc(gy(2).sva#1).itm(12)} -attr vt d
load net {slc(gy(2).sva#1).itm(13)} -attr vt d
load net {slc(gy(2).sva#1).itm(14)} -attr vt d
load netBundle {slc(gy(2).sva#1).itm} 15 {slc(gy(2).sva#1).itm(0)} {slc(gy(2).sva#1).itm(1)} {slc(gy(2).sva#1).itm(2)} {slc(gy(2).sva#1).itm(3)} {slc(gy(2).sva#1).itm(4)} {slc(gy(2).sva#1).itm(5)} {slc(gy(2).sva#1).itm(6)} {slc(gy(2).sva#1).itm(7)} {slc(gy(2).sva#1).itm(8)} {slc(gy(2).sva#1).itm(9)} {slc(gy(2).sva#1).itm(10)} {slc(gy(2).sva#1).itm(11)} {slc(gy(2).sva#1).itm(12)} {slc(gy(2).sva#1).itm(13)} {slc(gy(2).sva#1).itm(14)} -attr xrf 13344 -attr oid 143 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1).itm}
load net {ACC3:if#1:acc#24.itm(0)} -attr vt d
load net {ACC3:if#1:acc#24.itm(1)} -attr vt d
load net {ACC3:if#1:acc#24.itm(2)} -attr vt d
load net {ACC3:if#1:acc#24.itm(3)} -attr vt d
load net {ACC3:if#1:acc#24.itm(4)} -attr vt d
load net {ACC3:if#1:acc#24.itm(5)} -attr vt d
load net {ACC3:if#1:acc#24.itm(6)} -attr vt d
load net {ACC3:if#1:acc#24.itm(7)} -attr vt d
load net {ACC3:if#1:acc#24.itm(8)} -attr vt d
load net {ACC3:if#1:acc#24.itm(9)} -attr vt d
load net {ACC3:if#1:acc#24.itm(10)} -attr vt d
load net {ACC3:if#1:acc#24.itm(11)} -attr vt d
load net {ACC3:if#1:acc#24.itm(12)} -attr vt d
load net {ACC3:if#1:acc#24.itm(13)} -attr vt d
load net {ACC3:if#1:acc#24.itm(14)} -attr vt d
load netBundle {ACC3:if#1:acc#24.itm} 15 {ACC3:if#1:acc#24.itm(0)} {ACC3:if#1:acc#24.itm(1)} {ACC3:if#1:acc#24.itm(2)} {ACC3:if#1:acc#24.itm(3)} {ACC3:if#1:acc#24.itm(4)} {ACC3:if#1:acc#24.itm(5)} {ACC3:if#1:acc#24.itm(6)} {ACC3:if#1:acc#24.itm(7)} {ACC3:if#1:acc#24.itm(8)} {ACC3:if#1:acc#24.itm(9)} {ACC3:if#1:acc#24.itm(10)} {ACC3:if#1:acc#24.itm(11)} {ACC3:if#1:acc#24.itm(12)} {ACC3:if#1:acc#24.itm(13)} {ACC3:if#1:acc#24.itm(14)} -attr xrf 13345 -attr oid 144 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {slc(regs.regs(1).sva.sg2)#4.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#4.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#4.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#4.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#4.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#4.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#4.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#4.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#4.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#4.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva.sg2)#4.itm} 10 {slc(regs.regs(1).sva.sg2)#4.itm(0)} {slc(regs.regs(1).sva.sg2)#4.itm(1)} {slc(regs.regs(1).sva.sg2)#4.itm(2)} {slc(regs.regs(1).sva.sg2)#4.itm(3)} {slc(regs.regs(1).sva.sg2)#4.itm(4)} {slc(regs.regs(1).sva.sg2)#4.itm(5)} {slc(regs.regs(1).sva.sg2)#4.itm(6)} {slc(regs.regs(1).sva.sg2)#4.itm(7)} {slc(regs.regs(1).sva.sg2)#4.itm(8)} {slc(regs.regs(1).sva.sg2)#4.itm(9)} -attr xrf 13346 -attr oid 145 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#4.itm}
load net {slc(gy(2).sva#3).itm(0)} -attr vt d
load net {slc(gy(2).sva#3).itm(1)} -attr vt d
load net {slc(gy(2).sva#3).itm(2)} -attr vt d
load net {slc(gy(2).sva#3).itm(3)} -attr vt d
load net {slc(gy(2).sva#3).itm(4)} -attr vt d
load net {slc(gy(2).sva#3).itm(5)} -attr vt d
load net {slc(gy(2).sva#3).itm(6)} -attr vt d
load net {slc(gy(2).sva#3).itm(7)} -attr vt d
load net {slc(gy(2).sva#3).itm(8)} -attr vt d
load net {slc(gy(2).sva#3).itm(9)} -attr vt d
load net {slc(gy(2).sva#3).itm(10)} -attr vt d
load net {slc(gy(2).sva#3).itm(11)} -attr vt d
load net {slc(gy(2).sva#3).itm(12)} -attr vt d
load net {slc(gy(2).sva#3).itm(13)} -attr vt d
load net {slc(gy(2).sva#3).itm(14)} -attr vt d
load netBundle {slc(gy(2).sva#3).itm} 15 {slc(gy(2).sva#3).itm(0)} {slc(gy(2).sva#3).itm(1)} {slc(gy(2).sva#3).itm(2)} {slc(gy(2).sva#3).itm(3)} {slc(gy(2).sva#3).itm(4)} {slc(gy(2).sva#3).itm(5)} {slc(gy(2).sva#3).itm(6)} {slc(gy(2).sva#3).itm(7)} {slc(gy(2).sva#3).itm(8)} {slc(gy(2).sva#3).itm(9)} {slc(gy(2).sva#3).itm(10)} {slc(gy(2).sva#3).itm(11)} {slc(gy(2).sva#3).itm(12)} {slc(gy(2).sva#3).itm(13)} {slc(gy(2).sva#3).itm(14)} -attr xrf 13347 -attr oid 146 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3).itm}
load net {SHIFT:mux1h#21.itm(0)} -attr vt d
load net {SHIFT:mux1h#21.itm(1)} -attr vt d
load net {SHIFT:mux1h#21.itm(2)} -attr vt d
load net {SHIFT:mux1h#21.itm(3)} -attr vt d
load net {SHIFT:mux1h#21.itm(4)} -attr vt d
load net {SHIFT:mux1h#21.itm(5)} -attr vt d
load net {SHIFT:mux1h#21.itm(6)} -attr vt d
load net {SHIFT:mux1h#21.itm(7)} -attr vt d
load net {SHIFT:mux1h#21.itm(8)} -attr vt d
load net {SHIFT:mux1h#21.itm(9)} -attr vt d
load net {SHIFT:mux1h#21.itm(10)} -attr vt d
load net {SHIFT:mux1h#21.itm(11)} -attr vt d
load net {SHIFT:mux1h#21.itm(12)} -attr vt d
load net {SHIFT:mux1h#21.itm(13)} -attr vt d
load net {SHIFT:mux1h#21.itm(14)} -attr vt d
load netBundle {SHIFT:mux1h#21.itm} 15 {SHIFT:mux1h#21.itm(0)} {SHIFT:mux1h#21.itm(1)} {SHIFT:mux1h#21.itm(2)} {SHIFT:mux1h#21.itm(3)} {SHIFT:mux1h#21.itm(4)} {SHIFT:mux1h#21.itm(5)} {SHIFT:mux1h#21.itm(6)} {SHIFT:mux1h#21.itm(7)} {SHIFT:mux1h#21.itm(8)} {SHIFT:mux1h#21.itm(9)} {SHIFT:mux1h#21.itm(10)} {SHIFT:mux1h#21.itm(11)} {SHIFT:mux1h#21.itm(12)} {SHIFT:mux1h#21.itm(13)} {SHIFT:mux1h#21.itm(14)} -attr xrf 13348 -attr oid 147 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {slc(gy(0).sva#1).itm(0)} -attr vt d
load net {slc(gy(0).sva#1).itm(1)} -attr vt d
load net {slc(gy(0).sva#1).itm(2)} -attr vt d
load net {slc(gy(0).sva#1).itm(3)} -attr vt d
load net {slc(gy(0).sva#1).itm(4)} -attr vt d
load net {slc(gy(0).sva#1).itm(5)} -attr vt d
load net {slc(gy(0).sva#1).itm(6)} -attr vt d
load net {slc(gy(0).sva#1).itm(7)} -attr vt d
load net {slc(gy(0).sva#1).itm(8)} -attr vt d
load net {slc(gy(0).sva#1).itm(9)} -attr vt d
load net {slc(gy(0).sva#1).itm(10)} -attr vt d
load net {slc(gy(0).sva#1).itm(11)} -attr vt d
load net {slc(gy(0).sva#1).itm(12)} -attr vt d
load net {slc(gy(0).sva#1).itm(13)} -attr vt d
load net {slc(gy(0).sva#1).itm(14)} -attr vt d
load netBundle {slc(gy(0).sva#1).itm} 15 {slc(gy(0).sva#1).itm(0)} {slc(gy(0).sva#1).itm(1)} {slc(gy(0).sva#1).itm(2)} {slc(gy(0).sva#1).itm(3)} {slc(gy(0).sva#1).itm(4)} {slc(gy(0).sva#1).itm(5)} {slc(gy(0).sva#1).itm(6)} {slc(gy(0).sva#1).itm(7)} {slc(gy(0).sva#1).itm(8)} {slc(gy(0).sva#1).itm(9)} {slc(gy(0).sva#1).itm(10)} {slc(gy(0).sva#1).itm(11)} {slc(gy(0).sva#1).itm(12)} {slc(gy(0).sva#1).itm(13)} {slc(gy(0).sva#1).itm(14)} -attr xrf 13349 -attr oid 148 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1).itm}
load net {ACC3:if#1:slc#1.itm(0)} -attr vt d
load net {ACC3:if#1:slc#1.itm(1)} -attr vt d
load net {ACC3:if#1:slc#1.itm(2)} -attr vt d
load net {ACC3:if#1:slc#1.itm(3)} -attr vt d
load net {ACC3:if#1:slc#1.itm(4)} -attr vt d
load net {ACC3:if#1:slc#1.itm(5)} -attr vt d
load net {ACC3:if#1:slc#1.itm(6)} -attr vt d
load net {ACC3:if#1:slc#1.itm(7)} -attr vt d
load net {ACC3:if#1:slc#1.itm(8)} -attr vt d
load net {ACC3:if#1:slc#1.itm(9)} -attr vt d
load net {ACC3:if#1:slc#1.itm(10)} -attr vt d
load net {ACC3:if#1:slc#1.itm(11)} -attr vt d
load net {ACC3:if#1:slc#1.itm(12)} -attr vt d
load net {ACC3:if#1:slc#1.itm(13)} -attr vt d
load net {ACC3:if#1:slc#1.itm(14)} -attr vt d
load netBundle {ACC3:if#1:slc#1.itm} 15 {ACC3:if#1:slc#1.itm(0)} {ACC3:if#1:slc#1.itm(1)} {ACC3:if#1:slc#1.itm(2)} {ACC3:if#1:slc#1.itm(3)} {ACC3:if#1:slc#1.itm(4)} {ACC3:if#1:slc#1.itm(5)} {ACC3:if#1:slc#1.itm(6)} {ACC3:if#1:slc#1.itm(7)} {ACC3:if#1:slc#1.itm(8)} {ACC3:if#1:slc#1.itm(9)} {ACC3:if#1:slc#1.itm(10)} {ACC3:if#1:slc#1.itm(11)} {ACC3:if#1:slc#1.itm(12)} {ACC3:if#1:slc#1.itm(13)} {ACC3:if#1:slc#1.itm(14)} -attr xrf 13350 -attr oid 149 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(0)} -attr vt d
load net {ACC3:if#1:acc.itm(1)} -attr vt d
load net {ACC3:if#1:acc.itm(2)} -attr vt d
load net {ACC3:if#1:acc.itm(3)} -attr vt d
load net {ACC3:if#1:acc.itm(4)} -attr vt d
load net {ACC3:if#1:acc.itm(5)} -attr vt d
load net {ACC3:if#1:acc.itm(6)} -attr vt d
load net {ACC3:if#1:acc.itm(7)} -attr vt d
load net {ACC3:if#1:acc.itm(8)} -attr vt d
load net {ACC3:if#1:acc.itm(9)} -attr vt d
load net {ACC3:if#1:acc.itm(10)} -attr vt d
load net {ACC3:if#1:acc.itm(11)} -attr vt d
load net {ACC3:if#1:acc.itm(12)} -attr vt d
load net {ACC3:if#1:acc.itm(13)} -attr vt d
load net {ACC3:if#1:acc.itm(14)} -attr vt d
load net {ACC3:if#1:acc.itm(15)} -attr vt d
load netBundle {ACC3:if#1:acc.itm} 16 {ACC3:if#1:acc.itm(0)} {ACC3:if#1:acc.itm(1)} {ACC3:if#1:acc.itm(2)} {ACC3:if#1:acc.itm(3)} {ACC3:if#1:acc.itm(4)} {ACC3:if#1:acc.itm(5)} {ACC3:if#1:acc.itm(6)} {ACC3:if#1:acc.itm(7)} {ACC3:if#1:acc.itm(8)} {ACC3:if#1:acc.itm(9)} {ACC3:if#1:acc.itm(10)} {ACC3:if#1:acc.itm(11)} {ACC3:if#1:acc.itm(12)} {ACC3:if#1:acc.itm(13)} {ACC3:if#1:acc.itm(14)} {ACC3:if#1:acc.itm(15)} -attr xrf 13351 -attr oid 150 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {conc#217.itm(0)} -attr vt d
load net {conc#217.itm(1)} -attr vt d
load net {conc#217.itm(2)} -attr vt d
load net {conc#217.itm(3)} -attr vt d
load net {conc#217.itm(4)} -attr vt d
load net {conc#217.itm(5)} -attr vt d
load net {conc#217.itm(6)} -attr vt d
load net {conc#217.itm(7)} -attr vt d
load net {conc#217.itm(8)} -attr vt d
load net {conc#217.itm(9)} -attr vt d
load net {conc#217.itm(10)} -attr vt d
load net {conc#217.itm(11)} -attr vt d
load netBundle {conc#217.itm} 12 {conc#217.itm(0)} {conc#217.itm(1)} {conc#217.itm(2)} {conc#217.itm(3)} {conc#217.itm(4)} {conc#217.itm(5)} {conc#217.itm(6)} {conc#217.itm(7)} {conc#217.itm(8)} {conc#217.itm(9)} {conc#217.itm(10)} {conc#217.itm(11)} -attr xrf 13352 -attr oid 151 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#217.itm}
load net {regs.operator[]#37:not#3.itm(0)} -attr vt d
load net {regs.operator[]#37:not#3.itm(1)} -attr vt d
load net {regs.operator[]#37:not#3.itm(2)} -attr vt d
load net {regs.operator[]#37:not#3.itm(3)} -attr vt d
load net {regs.operator[]#37:not#3.itm(4)} -attr vt d
load net {regs.operator[]#37:not#3.itm(5)} -attr vt d
load net {regs.operator[]#37:not#3.itm(6)} -attr vt d
load net {regs.operator[]#37:not#3.itm(7)} -attr vt d
load net {regs.operator[]#37:not#3.itm(8)} -attr vt d
load net {regs.operator[]#37:not#3.itm(9)} -attr vt d
load netBundle {regs.operator[]#37:not#3.itm} 10 {regs.operator[]#37:not#3.itm(0)} {regs.operator[]#37:not#3.itm(1)} {regs.operator[]#37:not#3.itm(2)} {regs.operator[]#37:not#3.itm(3)} {regs.operator[]#37:not#3.itm(4)} {regs.operator[]#37:not#3.itm(5)} {regs.operator[]#37:not#3.itm(6)} {regs.operator[]#37:not#3.itm(7)} {regs.operator[]#37:not#3.itm(8)} {regs.operator[]#37:not#3.itm(9)} -attr xrf 13353 -attr oid 152 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#3.itm}
load net {slc(regs.regs(1).sva#2)#4.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva#2)#4.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva#2)#4.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva#2)#4.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva#2)#4.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva#2)#4.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva#2)#4.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva#2)#4.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva#2)#4.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva#2)#4.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva#2)#4.itm} 10 {slc(regs.regs(1).sva#2)#4.itm(0)} {slc(regs.regs(1).sva#2)#4.itm(1)} {slc(regs.regs(1).sva#2)#4.itm(2)} {slc(regs.regs(1).sva#2)#4.itm(3)} {slc(regs.regs(1).sva#2)#4.itm(4)} {slc(regs.regs(1).sva#2)#4.itm(5)} {slc(regs.regs(1).sva#2)#4.itm(6)} {slc(regs.regs(1).sva#2)#4.itm(7)} {slc(regs.regs(1).sva#2)#4.itm(8)} {slc(regs.regs(1).sva#2)#4.itm(9)} -attr xrf 13354 -attr oid 153 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#4.itm}
load net {conc#218.itm(0)} -attr vt d
load net {conc#218.itm(1)} -attr vt d
load net {conc#218.itm(2)} -attr vt d
load net {conc#218.itm(3)} -attr vt d
load net {conc#218.itm(4)} -attr vt d
load net {conc#218.itm(5)} -attr vt d
load net {conc#218.itm(6)} -attr vt d
load net {conc#218.itm(7)} -attr vt d
load net {conc#218.itm(8)} -attr vt d
load net {conc#218.itm(9)} -attr vt d
load net {conc#218.itm(10)} -attr vt d
load net {conc#218.itm(11)} -attr vt d
load net {conc#218.itm(12)} -attr vt d
load net {conc#218.itm(13)} -attr vt d
load net {conc#218.itm(14)} -attr vt d
load net {conc#218.itm(15)} -attr vt d
load netBundle {conc#218.itm} 16 {conc#218.itm(0)} {conc#218.itm(1)} {conc#218.itm(2)} {conc#218.itm(3)} {conc#218.itm(4)} {conc#218.itm(5)} {conc#218.itm(6)} {conc#218.itm(7)} {conc#218.itm(8)} {conc#218.itm(9)} {conc#218.itm(10)} {conc#218.itm(11)} {conc#218.itm(12)} {conc#218.itm(13)} {conc#218.itm(14)} {conc#218.itm(15)} -attr xrf 13355 -attr oid 154 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {slc(gy(0).sva#3).itm(0)} -attr vt d
load net {slc(gy(0).sva#3).itm(1)} -attr vt d
load net {slc(gy(0).sva#3).itm(2)} -attr vt d
load net {slc(gy(0).sva#3).itm(3)} -attr vt d
load net {slc(gy(0).sva#3).itm(4)} -attr vt d
load net {slc(gy(0).sva#3).itm(5)} -attr vt d
load net {slc(gy(0).sva#3).itm(6)} -attr vt d
load net {slc(gy(0).sva#3).itm(7)} -attr vt d
load net {slc(gy(0).sva#3).itm(8)} -attr vt d
load net {slc(gy(0).sva#3).itm(9)} -attr vt d
load net {slc(gy(0).sva#3).itm(10)} -attr vt d
load net {slc(gy(0).sva#3).itm(11)} -attr vt d
load net {slc(gy(0).sva#3).itm(12)} -attr vt d
load net {slc(gy(0).sva#3).itm(13)} -attr vt d
load net {slc(gy(0).sva#3).itm(14)} -attr vt d
load netBundle {slc(gy(0).sva#3).itm} 15 {slc(gy(0).sva#3).itm(0)} {slc(gy(0).sva#3).itm(1)} {slc(gy(0).sva#3).itm(2)} {slc(gy(0).sva#3).itm(3)} {slc(gy(0).sva#3).itm(4)} {slc(gy(0).sva#3).itm(5)} {slc(gy(0).sva#3).itm(6)} {slc(gy(0).sva#3).itm(7)} {slc(gy(0).sva#3).itm(8)} {slc(gy(0).sva#3).itm(9)} {slc(gy(0).sva#3).itm(10)} {slc(gy(0).sva#3).itm(11)} {slc(gy(0).sva#3).itm(12)} {slc(gy(0).sva#3).itm(13)} {slc(gy(0).sva#3).itm(14)} -attr xrf 13356 -attr oid 155 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3).itm}
load net {SHIFT:mux1h#24.itm(0)} -attr vt d
load net {SHIFT:mux1h#24.itm(1)} -attr vt d
load net {SHIFT:mux1h#24.itm(2)} -attr vt d
load net {SHIFT:mux1h#24.itm(3)} -attr vt d
load net {SHIFT:mux1h#24.itm(4)} -attr vt d
load net {SHIFT:mux1h#24.itm(5)} -attr vt d
load net {SHIFT:mux1h#24.itm(6)} -attr vt d
load net {SHIFT:mux1h#24.itm(7)} -attr vt d
load net {SHIFT:mux1h#24.itm(8)} -attr vt d
load net {SHIFT:mux1h#24.itm(9)} -attr vt d
load net {SHIFT:mux1h#24.itm(10)} -attr vt d
load net {SHIFT:mux1h#24.itm(11)} -attr vt d
load net {SHIFT:mux1h#24.itm(12)} -attr vt d
load net {SHIFT:mux1h#24.itm(13)} -attr vt d
load net {SHIFT:mux1h#24.itm(14)} -attr vt d
load netBundle {SHIFT:mux1h#24.itm} 15 {SHIFT:mux1h#24.itm(0)} {SHIFT:mux1h#24.itm(1)} {SHIFT:mux1h#24.itm(2)} {SHIFT:mux1h#24.itm(3)} {SHIFT:mux1h#24.itm(4)} {SHIFT:mux1h#24.itm(5)} {SHIFT:mux1h#24.itm(6)} {SHIFT:mux1h#24.itm(7)} {SHIFT:mux1h#24.itm(8)} {SHIFT:mux1h#24.itm(9)} {SHIFT:mux1h#24.itm(10)} {SHIFT:mux1h#24.itm(11)} {SHIFT:mux1h#24.itm(12)} {SHIFT:mux1h#24.itm(13)} {SHIFT:mux1h#24.itm(14)} -attr xrf 13357 -attr oid 156 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {slc(ry(2).sva#1).itm(0)} -attr vt d
load net {slc(ry(2).sva#1).itm(1)} -attr vt d
load net {slc(ry(2).sva#1).itm(2)} -attr vt d
load net {slc(ry(2).sva#1).itm(3)} -attr vt d
load net {slc(ry(2).sva#1).itm(4)} -attr vt d
load net {slc(ry(2).sva#1).itm(5)} -attr vt d
load net {slc(ry(2).sva#1).itm(6)} -attr vt d
load net {slc(ry(2).sva#1).itm(7)} -attr vt d
load net {slc(ry(2).sva#1).itm(8)} -attr vt d
load net {slc(ry(2).sva#1).itm(9)} -attr vt d
load net {slc(ry(2).sva#1).itm(10)} -attr vt d
load net {slc(ry(2).sva#1).itm(11)} -attr vt d
load net {slc(ry(2).sva#1).itm(12)} -attr vt d
load net {slc(ry(2).sva#1).itm(13)} -attr vt d
load net {slc(ry(2).sva#1).itm(14)} -attr vt d
load netBundle {slc(ry(2).sva#1).itm} 15 {slc(ry(2).sva#1).itm(0)} {slc(ry(2).sva#1).itm(1)} {slc(ry(2).sva#1).itm(2)} {slc(ry(2).sva#1).itm(3)} {slc(ry(2).sva#1).itm(4)} {slc(ry(2).sva#1).itm(5)} {slc(ry(2).sva#1).itm(6)} {slc(ry(2).sva#1).itm(7)} {slc(ry(2).sva#1).itm(8)} {slc(ry(2).sva#1).itm(9)} {slc(ry(2).sva#1).itm(10)} {slc(ry(2).sva#1).itm(11)} {slc(ry(2).sva#1).itm(12)} {slc(ry(2).sva#1).itm(13)} {slc(ry(2).sva#1).itm(14)} -attr xrf 13358 -attr oid 157 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1).itm}
load net {ACC3:if#1:acc#23.itm(0)} -attr vt d
load net {ACC3:if#1:acc#23.itm(1)} -attr vt d
load net {ACC3:if#1:acc#23.itm(2)} -attr vt d
load net {ACC3:if#1:acc#23.itm(3)} -attr vt d
load net {ACC3:if#1:acc#23.itm(4)} -attr vt d
load net {ACC3:if#1:acc#23.itm(5)} -attr vt d
load net {ACC3:if#1:acc#23.itm(6)} -attr vt d
load net {ACC3:if#1:acc#23.itm(7)} -attr vt d
load net {ACC3:if#1:acc#23.itm(8)} -attr vt d
load net {ACC3:if#1:acc#23.itm(9)} -attr vt d
load net {ACC3:if#1:acc#23.itm(10)} -attr vt d
load net {ACC3:if#1:acc#23.itm(11)} -attr vt d
load net {ACC3:if#1:acc#23.itm(12)} -attr vt d
load net {ACC3:if#1:acc#23.itm(13)} -attr vt d
load net {ACC3:if#1:acc#23.itm(14)} -attr vt d
load netBundle {ACC3:if#1:acc#23.itm} 15 {ACC3:if#1:acc#23.itm(0)} {ACC3:if#1:acc#23.itm(1)} {ACC3:if#1:acc#23.itm(2)} {ACC3:if#1:acc#23.itm(3)} {ACC3:if#1:acc#23.itm(4)} {ACC3:if#1:acc#23.itm(5)} {ACC3:if#1:acc#23.itm(6)} {ACC3:if#1:acc#23.itm(7)} {ACC3:if#1:acc#23.itm(8)} {ACC3:if#1:acc#23.itm(9)} {ACC3:if#1:acc#23.itm(10)} {ACC3:if#1:acc#23.itm(11)} {ACC3:if#1:acc#23.itm(12)} {ACC3:if#1:acc#23.itm(13)} {ACC3:if#1:acc#23.itm(14)} -attr xrf 13359 -attr oid 158 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {slc(regs.regs(1).sva.sg2)#5.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#5.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#5.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#5.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#5.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#5.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#5.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#5.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#5.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#5.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva.sg2)#5.itm} 10 {slc(regs.regs(1).sva.sg2)#5.itm(0)} {slc(regs.regs(1).sva.sg2)#5.itm(1)} {slc(regs.regs(1).sva.sg2)#5.itm(2)} {slc(regs.regs(1).sva.sg2)#5.itm(3)} {slc(regs.regs(1).sva.sg2)#5.itm(4)} {slc(regs.regs(1).sva.sg2)#5.itm(5)} {slc(regs.regs(1).sva.sg2)#5.itm(6)} {slc(regs.regs(1).sva.sg2)#5.itm(7)} {slc(regs.regs(1).sva.sg2)#5.itm(8)} {slc(regs.regs(1).sva.sg2)#5.itm(9)} -attr xrf 13360 -attr oid 159 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#5.itm}
load net {slc(ry(2).sva#3).itm(0)} -attr vt d
load net {slc(ry(2).sva#3).itm(1)} -attr vt d
load net {slc(ry(2).sva#3).itm(2)} -attr vt d
load net {slc(ry(2).sva#3).itm(3)} -attr vt d
load net {slc(ry(2).sva#3).itm(4)} -attr vt d
load net {slc(ry(2).sva#3).itm(5)} -attr vt d
load net {slc(ry(2).sva#3).itm(6)} -attr vt d
load net {slc(ry(2).sva#3).itm(7)} -attr vt d
load net {slc(ry(2).sva#3).itm(8)} -attr vt d
load net {slc(ry(2).sva#3).itm(9)} -attr vt d
load net {slc(ry(2).sva#3).itm(10)} -attr vt d
load net {slc(ry(2).sva#3).itm(11)} -attr vt d
load net {slc(ry(2).sva#3).itm(12)} -attr vt d
load net {slc(ry(2).sva#3).itm(13)} -attr vt d
load net {slc(ry(2).sva#3).itm(14)} -attr vt d
load netBundle {slc(ry(2).sva#3).itm} 15 {slc(ry(2).sva#3).itm(0)} {slc(ry(2).sva#3).itm(1)} {slc(ry(2).sva#3).itm(2)} {slc(ry(2).sva#3).itm(3)} {slc(ry(2).sva#3).itm(4)} {slc(ry(2).sva#3).itm(5)} {slc(ry(2).sva#3).itm(6)} {slc(ry(2).sva#3).itm(7)} {slc(ry(2).sva#3).itm(8)} {slc(ry(2).sva#3).itm(9)} {slc(ry(2).sva#3).itm(10)} {slc(ry(2).sva#3).itm(11)} {slc(ry(2).sva#3).itm(12)} {slc(ry(2).sva#3).itm(13)} {slc(ry(2).sva#3).itm(14)} -attr xrf 13361 -attr oid 160 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3).itm}
load net {SHIFT:mux1h#23.itm(0)} -attr vt d
load net {SHIFT:mux1h#23.itm(1)} -attr vt d
load net {SHIFT:mux1h#23.itm(2)} -attr vt d
load net {SHIFT:mux1h#23.itm(3)} -attr vt d
load net {SHIFT:mux1h#23.itm(4)} -attr vt d
load net {SHIFT:mux1h#23.itm(5)} -attr vt d
load net {SHIFT:mux1h#23.itm(6)} -attr vt d
load net {SHIFT:mux1h#23.itm(7)} -attr vt d
load net {SHIFT:mux1h#23.itm(8)} -attr vt d
load net {SHIFT:mux1h#23.itm(9)} -attr vt d
load net {SHIFT:mux1h#23.itm(10)} -attr vt d
load net {SHIFT:mux1h#23.itm(11)} -attr vt d
load net {SHIFT:mux1h#23.itm(12)} -attr vt d
load net {SHIFT:mux1h#23.itm(13)} -attr vt d
load net {SHIFT:mux1h#23.itm(14)} -attr vt d
load netBundle {SHIFT:mux1h#23.itm} 15 {SHIFT:mux1h#23.itm(0)} {SHIFT:mux1h#23.itm(1)} {SHIFT:mux1h#23.itm(2)} {SHIFT:mux1h#23.itm(3)} {SHIFT:mux1h#23.itm(4)} {SHIFT:mux1h#23.itm(5)} {SHIFT:mux1h#23.itm(6)} {SHIFT:mux1h#23.itm(7)} {SHIFT:mux1h#23.itm(8)} {SHIFT:mux1h#23.itm(9)} {SHIFT:mux1h#23.itm(10)} {SHIFT:mux1h#23.itm(11)} {SHIFT:mux1h#23.itm(12)} {SHIFT:mux1h#23.itm(13)} {SHIFT:mux1h#23.itm(14)} -attr xrf 13362 -attr oid 161 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {slc(ry(0).sva#1).itm(0)} -attr vt d
load net {slc(ry(0).sva#1).itm(1)} -attr vt d
load net {slc(ry(0).sva#1).itm(2)} -attr vt d
load net {slc(ry(0).sva#1).itm(3)} -attr vt d
load net {slc(ry(0).sva#1).itm(4)} -attr vt d
load net {slc(ry(0).sva#1).itm(5)} -attr vt d
load net {slc(ry(0).sva#1).itm(6)} -attr vt d
load net {slc(ry(0).sva#1).itm(7)} -attr vt d
load net {slc(ry(0).sva#1).itm(8)} -attr vt d
load net {slc(ry(0).sva#1).itm(9)} -attr vt d
load net {slc(ry(0).sva#1).itm(10)} -attr vt d
load net {slc(ry(0).sva#1).itm(11)} -attr vt d
load net {slc(ry(0).sva#1).itm(12)} -attr vt d
load net {slc(ry(0).sva#1).itm(13)} -attr vt d
load net {slc(ry(0).sva#1).itm(14)} -attr vt d
load netBundle {slc(ry(0).sva#1).itm} 15 {slc(ry(0).sva#1).itm(0)} {slc(ry(0).sva#1).itm(1)} {slc(ry(0).sva#1).itm(2)} {slc(ry(0).sva#1).itm(3)} {slc(ry(0).sva#1).itm(4)} {slc(ry(0).sva#1).itm(5)} {slc(ry(0).sva#1).itm(6)} {slc(ry(0).sva#1).itm(7)} {slc(ry(0).sva#1).itm(8)} {slc(ry(0).sva#1).itm(9)} {slc(ry(0).sva#1).itm(10)} {slc(ry(0).sva#1).itm(11)} {slc(ry(0).sva#1).itm(12)} {slc(ry(0).sva#1).itm(13)} {slc(ry(0).sva#1).itm(14)} -attr xrf 13363 -attr oid 162 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1).itm}
load net {ACC3:if#1:slc.itm(0)} -attr vt d
load net {ACC3:if#1:slc.itm(1)} -attr vt d
load net {ACC3:if#1:slc.itm(2)} -attr vt d
load net {ACC3:if#1:slc.itm(3)} -attr vt d
load net {ACC3:if#1:slc.itm(4)} -attr vt d
load net {ACC3:if#1:slc.itm(5)} -attr vt d
load net {ACC3:if#1:slc.itm(6)} -attr vt d
load net {ACC3:if#1:slc.itm(7)} -attr vt d
load net {ACC3:if#1:slc.itm(8)} -attr vt d
load net {ACC3:if#1:slc.itm(9)} -attr vt d
load net {ACC3:if#1:slc.itm(10)} -attr vt d
load net {ACC3:if#1:slc.itm(11)} -attr vt d
load net {ACC3:if#1:slc.itm(12)} -attr vt d
load net {ACC3:if#1:slc.itm(13)} -attr vt d
load net {ACC3:if#1:slc.itm(14)} -attr vt d
load netBundle {ACC3:if#1:slc.itm} 15 {ACC3:if#1:slc.itm(0)} {ACC3:if#1:slc.itm(1)} {ACC3:if#1:slc.itm(2)} {ACC3:if#1:slc.itm(3)} {ACC3:if#1:slc.itm(4)} {ACC3:if#1:slc.itm(5)} {ACC3:if#1:slc.itm(6)} {ACC3:if#1:slc.itm(7)} {ACC3:if#1:slc.itm(8)} {ACC3:if#1:slc.itm(9)} {ACC3:if#1:slc.itm(10)} {ACC3:if#1:slc.itm(11)} {ACC3:if#1:slc.itm(12)} {ACC3:if#1:slc.itm(13)} {ACC3:if#1:slc.itm(14)} -attr xrf 13364 -attr oid 163 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#28.itm(0)} -attr vt d
load net {ACC3:if#1:acc#28.itm(1)} -attr vt d
load net {ACC3:if#1:acc#28.itm(2)} -attr vt d
load net {ACC3:if#1:acc#28.itm(3)} -attr vt d
load net {ACC3:if#1:acc#28.itm(4)} -attr vt d
load net {ACC3:if#1:acc#28.itm(5)} -attr vt d
load net {ACC3:if#1:acc#28.itm(6)} -attr vt d
load net {ACC3:if#1:acc#28.itm(7)} -attr vt d
load net {ACC3:if#1:acc#28.itm(8)} -attr vt d
load net {ACC3:if#1:acc#28.itm(9)} -attr vt d
load net {ACC3:if#1:acc#28.itm(10)} -attr vt d
load net {ACC3:if#1:acc#28.itm(11)} -attr vt d
load net {ACC3:if#1:acc#28.itm(12)} -attr vt d
load net {ACC3:if#1:acc#28.itm(13)} -attr vt d
load net {ACC3:if#1:acc#28.itm(14)} -attr vt d
load net {ACC3:if#1:acc#28.itm(15)} -attr vt d
load netBundle {ACC3:if#1:acc#28.itm} 16 {ACC3:if#1:acc#28.itm(0)} {ACC3:if#1:acc#28.itm(1)} {ACC3:if#1:acc#28.itm(2)} {ACC3:if#1:acc#28.itm(3)} {ACC3:if#1:acc#28.itm(4)} {ACC3:if#1:acc#28.itm(5)} {ACC3:if#1:acc#28.itm(6)} {ACC3:if#1:acc#28.itm(7)} {ACC3:if#1:acc#28.itm(8)} {ACC3:if#1:acc#28.itm(9)} {ACC3:if#1:acc#28.itm(10)} {ACC3:if#1:acc#28.itm(11)} {ACC3:if#1:acc#28.itm(12)} {ACC3:if#1:acc#28.itm(13)} {ACC3:if#1:acc#28.itm(14)} {ACC3:if#1:acc#28.itm(15)} -attr xrf 13365 -attr oid 164 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load net {conc#219.itm(0)} -attr vt d
load net {conc#219.itm(1)} -attr vt d
load net {conc#219.itm(2)} -attr vt d
load net {conc#219.itm(3)} -attr vt d
load net {conc#219.itm(4)} -attr vt d
load net {conc#219.itm(5)} -attr vt d
load net {conc#219.itm(6)} -attr vt d
load net {conc#219.itm(7)} -attr vt d
load net {conc#219.itm(8)} -attr vt d
load net {conc#219.itm(9)} -attr vt d
load net {conc#219.itm(10)} -attr vt d
load net {conc#219.itm(11)} -attr vt d
load netBundle {conc#219.itm} 12 {conc#219.itm(0)} {conc#219.itm(1)} {conc#219.itm(2)} {conc#219.itm(3)} {conc#219.itm(4)} {conc#219.itm(5)} {conc#219.itm(6)} {conc#219.itm(7)} {conc#219.itm(8)} {conc#219.itm(9)} {conc#219.itm(10)} {conc#219.itm(11)} -attr xrf 13366 -attr oid 165 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#219.itm}
load net {regs.operator[]#36:not#3.itm(0)} -attr vt d
load net {regs.operator[]#36:not#3.itm(1)} -attr vt d
load net {regs.operator[]#36:not#3.itm(2)} -attr vt d
load net {regs.operator[]#36:not#3.itm(3)} -attr vt d
load net {regs.operator[]#36:not#3.itm(4)} -attr vt d
load net {regs.operator[]#36:not#3.itm(5)} -attr vt d
load net {regs.operator[]#36:not#3.itm(6)} -attr vt d
load net {regs.operator[]#36:not#3.itm(7)} -attr vt d
load net {regs.operator[]#36:not#3.itm(8)} -attr vt d
load net {regs.operator[]#36:not#3.itm(9)} -attr vt d
load netBundle {regs.operator[]#36:not#3.itm} 10 {regs.operator[]#36:not#3.itm(0)} {regs.operator[]#36:not#3.itm(1)} {regs.operator[]#36:not#3.itm(2)} {regs.operator[]#36:not#3.itm(3)} {regs.operator[]#36:not#3.itm(4)} {regs.operator[]#36:not#3.itm(5)} {regs.operator[]#36:not#3.itm(6)} {regs.operator[]#36:not#3.itm(7)} {regs.operator[]#36:not#3.itm(8)} {regs.operator[]#36:not#3.itm(9)} -attr xrf 13367 -attr oid 166 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#3.itm}
load net {slc(regs.regs(1).sva#2)#5.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva#2)#5.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva#2)#5.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva#2)#5.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva#2)#5.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva#2)#5.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva#2)#5.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva#2)#5.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva#2)#5.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva#2)#5.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva#2)#5.itm} 10 {slc(regs.regs(1).sva#2)#5.itm(0)} {slc(regs.regs(1).sva#2)#5.itm(1)} {slc(regs.regs(1).sva#2)#5.itm(2)} {slc(regs.regs(1).sva#2)#5.itm(3)} {slc(regs.regs(1).sva#2)#5.itm(4)} {slc(regs.regs(1).sva#2)#5.itm(5)} {slc(regs.regs(1).sva#2)#5.itm(6)} {slc(regs.regs(1).sva#2)#5.itm(7)} {slc(regs.regs(1).sva#2)#5.itm(8)} {slc(regs.regs(1).sva#2)#5.itm(9)} -attr xrf 13368 -attr oid 167 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#5.itm}
load net {conc#220.itm(0)} -attr vt d
load net {conc#220.itm(1)} -attr vt d
load net {conc#220.itm(2)} -attr vt d
load net {conc#220.itm(3)} -attr vt d
load net {conc#220.itm(4)} -attr vt d
load net {conc#220.itm(5)} -attr vt d
load net {conc#220.itm(6)} -attr vt d
load net {conc#220.itm(7)} -attr vt d
load net {conc#220.itm(8)} -attr vt d
load net {conc#220.itm(9)} -attr vt d
load net {conc#220.itm(10)} -attr vt d
load net {conc#220.itm(11)} -attr vt d
load net {conc#220.itm(12)} -attr vt d
load net {conc#220.itm(13)} -attr vt d
load net {conc#220.itm(14)} -attr vt d
load net {conc#220.itm(15)} -attr vt d
load netBundle {conc#220.itm} 16 {conc#220.itm(0)} {conc#220.itm(1)} {conc#220.itm(2)} {conc#220.itm(3)} {conc#220.itm(4)} {conc#220.itm(5)} {conc#220.itm(6)} {conc#220.itm(7)} {conc#220.itm(8)} {conc#220.itm(9)} {conc#220.itm(10)} {conc#220.itm(11)} {conc#220.itm(12)} {conc#220.itm(13)} {conc#220.itm(14)} {conc#220.itm(15)} -attr xrf 13369 -attr oid 168 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {slc(ry(0).sva#3).itm(0)} -attr vt d
load net {slc(ry(0).sva#3).itm(1)} -attr vt d
load net {slc(ry(0).sva#3).itm(2)} -attr vt d
load net {slc(ry(0).sva#3).itm(3)} -attr vt d
load net {slc(ry(0).sva#3).itm(4)} -attr vt d
load net {slc(ry(0).sva#3).itm(5)} -attr vt d
load net {slc(ry(0).sva#3).itm(6)} -attr vt d
load net {slc(ry(0).sva#3).itm(7)} -attr vt d
load net {slc(ry(0).sva#3).itm(8)} -attr vt d
load net {slc(ry(0).sva#3).itm(9)} -attr vt d
load net {slc(ry(0).sva#3).itm(10)} -attr vt d
load net {slc(ry(0).sva#3).itm(11)} -attr vt d
load net {slc(ry(0).sva#3).itm(12)} -attr vt d
load net {slc(ry(0).sva#3).itm(13)} -attr vt d
load net {slc(ry(0).sva#3).itm(14)} -attr vt d
load netBundle {slc(ry(0).sva#3).itm} 15 {slc(ry(0).sva#3).itm(0)} {slc(ry(0).sva#3).itm(1)} {slc(ry(0).sva#3).itm(2)} {slc(ry(0).sva#3).itm(3)} {slc(ry(0).sva#3).itm(4)} {slc(ry(0).sva#3).itm(5)} {slc(ry(0).sva#3).itm(6)} {slc(ry(0).sva#3).itm(7)} {slc(ry(0).sva#3).itm(8)} {slc(ry(0).sva#3).itm(9)} {slc(ry(0).sva#3).itm(10)} {slc(ry(0).sva#3).itm(11)} {slc(ry(0).sva#3).itm(12)} {slc(ry(0).sva#3).itm(13)} {slc(ry(0).sva#3).itm(14)} -attr xrf 13370 -attr oid 169 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3).itm}
load net {SHIFT:mux1h#17.itm(0)} -attr vt d
load net {SHIFT:mux1h#17.itm(1)} -attr vt d
load net {SHIFT:mux1h#17.itm(2)} -attr vt d
load net {SHIFT:mux1h#17.itm(3)} -attr vt d
load net {SHIFT:mux1h#17.itm(4)} -attr vt d
load net {SHIFT:mux1h#17.itm(5)} -attr vt d
load net {SHIFT:mux1h#17.itm(6)} -attr vt d
load net {SHIFT:mux1h#17.itm(7)} -attr vt d
load net {SHIFT:mux1h#17.itm(8)} -attr vt d
load net {SHIFT:mux1h#17.itm(9)} -attr vt d
load net {SHIFT:mux1h#17.itm(10)} -attr vt d
load net {SHIFT:mux1h#17.itm(11)} -attr vt d
load net {SHIFT:mux1h#17.itm(12)} -attr vt d
load net {SHIFT:mux1h#17.itm(13)} -attr vt d
load net {SHIFT:mux1h#17.itm(14)} -attr vt d
load net {SHIFT:mux1h#17.itm(15)} -attr vt d
load netBundle {SHIFT:mux1h#17.itm} 16 {SHIFT:mux1h#17.itm(0)} {SHIFT:mux1h#17.itm(1)} {SHIFT:mux1h#17.itm(2)} {SHIFT:mux1h#17.itm(3)} {SHIFT:mux1h#17.itm(4)} {SHIFT:mux1h#17.itm(5)} {SHIFT:mux1h#17.itm(6)} {SHIFT:mux1h#17.itm(7)} {SHIFT:mux1h#17.itm(8)} {SHIFT:mux1h#17.itm(9)} {SHIFT:mux1h#17.itm(10)} {SHIFT:mux1h#17.itm(11)} {SHIFT:mux1h#17.itm(12)} {SHIFT:mux1h#17.itm(13)} {SHIFT:mux1h#17.itm(14)} {SHIFT:mux1h#17.itm(15)} -attr xrf 13371 -attr oid 170 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {ACC2:acc#3.itm(0)} -attr vt d
load net {ACC2:acc#3.itm(1)} -attr vt d
load net {ACC2:acc#3.itm(2)} -attr vt d
load net {ACC2:acc#3.itm(3)} -attr vt d
load net {ACC2:acc#3.itm(4)} -attr vt d
load net {ACC2:acc#3.itm(5)} -attr vt d
load net {ACC2:acc#3.itm(6)} -attr vt d
load net {ACC2:acc#3.itm(7)} -attr vt d
load net {ACC2:acc#3.itm(8)} -attr vt d
load net {ACC2:acc#3.itm(9)} -attr vt d
load net {ACC2:acc#3.itm(10)} -attr vt d
load net {ACC2:acc#3.itm(11)} -attr vt d
load net {ACC2:acc#3.itm(12)} -attr vt d
load net {ACC2:acc#3.itm(13)} -attr vt d
load net {ACC2:acc#3.itm(14)} -attr vt d
load net {ACC2:acc#3.itm(15)} -attr vt d
load netBundle {ACC2:acc#3.itm} 16 {ACC2:acc#3.itm(0)} {ACC2:acc#3.itm(1)} {ACC2:acc#3.itm(2)} {ACC2:acc#3.itm(3)} {ACC2:acc#3.itm(4)} {ACC2:acc#3.itm(5)} {ACC2:acc#3.itm(6)} {ACC2:acc#3.itm(7)} {ACC2:acc#3.itm(8)} {ACC2:acc#3.itm(9)} {ACC2:acc#3.itm(10)} {ACC2:acc#3.itm(11)} {ACC2:acc#3.itm(12)} {ACC2:acc#3.itm(13)} {ACC2:acc#3.itm(14)} {ACC2:acc#3.itm(15)} -attr xrf 13372 -attr oid 171 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:conc#3.itm(0)} -attr vt d
load net {ACC2:conc#3.itm(1)} -attr vt d
load net {ACC2:conc#3.itm(2)} -attr vt d
load net {ACC2:conc#3.itm(3)} -attr vt d
load net {ACC2:conc#3.itm(4)} -attr vt d
load net {ACC2:conc#3.itm(5)} -attr vt d
load net {ACC2:conc#3.itm(6)} -attr vt d
load net {ACC2:conc#3.itm(7)} -attr vt d
load net {ACC2:conc#3.itm(8)} -attr vt d
load net {ACC2:conc#3.itm(9)} -attr vt d
load net {ACC2:conc#3.itm(10)} -attr vt d
load net {ACC2:conc#3.itm(11)} -attr vt d
load net {ACC2:conc#3.itm(12)} -attr vt d
load net {ACC2:conc#3.itm(13)} -attr vt d
load net {ACC2:conc#3.itm(14)} -attr vt d
load net {ACC2:conc#3.itm(15)} -attr vt d
load netBundle {ACC2:conc#3.itm} 16 {ACC2:conc#3.itm(0)} {ACC2:conc#3.itm(1)} {ACC2:conc#3.itm(2)} {ACC2:conc#3.itm(3)} {ACC2:conc#3.itm(4)} {ACC2:conc#3.itm(5)} {ACC2:conc#3.itm(6)} {ACC2:conc#3.itm(7)} {ACC2:conc#3.itm(8)} {ACC2:conc#3.itm(9)} {ACC2:conc#3.itm(10)} {ACC2:conc#3.itm(11)} {ACC2:conc#3.itm(12)} {ACC2:conc#3.itm(13)} {ACC2:conc#3.itm(14)} {ACC2:conc#3.itm(15)} -attr xrf 13373 -attr oid 172 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:mux#24.itm(0)} -attr vt d
load net {ACC2:mux#24.itm(1)} -attr vt d
load net {ACC2:mux#24.itm(2)} -attr vt d
load net {ACC2:mux#24.itm(3)} -attr vt d
load net {ACC2:mux#24.itm(4)} -attr vt d
load net {ACC2:mux#24.itm(5)} -attr vt d
load net {ACC2:mux#24.itm(6)} -attr vt d
load net {ACC2:mux#24.itm(7)} -attr vt d
load net {ACC2:mux#24.itm(8)} -attr vt d
load net {ACC2:mux#24.itm(9)} -attr vt d
load net {ACC2:mux#24.itm(10)} -attr vt d
load net {ACC2:mux#24.itm(11)} -attr vt d
load net {ACC2:mux#24.itm(12)} -attr vt d
load net {ACC2:mux#24.itm(13)} -attr vt d
load net {ACC2:mux#24.itm(14)} -attr vt d
load netBundle {ACC2:mux#24.itm} 15 {ACC2:mux#24.itm(0)} {ACC2:mux#24.itm(1)} {ACC2:mux#24.itm(2)} {ACC2:mux#24.itm(3)} {ACC2:mux#24.itm(4)} {ACC2:mux#24.itm(5)} {ACC2:mux#24.itm(6)} {ACC2:mux#24.itm(7)} {ACC2:mux#24.itm(8)} {ACC2:mux#24.itm(9)} {ACC2:mux#24.itm(10)} {ACC2:mux#24.itm(11)} {ACC2:mux#24.itm(12)} {ACC2:mux#24.itm(13)} {ACC2:mux#24.itm(14)} -attr xrf 13374 -attr oid 173 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24.itm}
load net {SHIFT:mux1h#16.itm(0)} -attr vt d
load net {SHIFT:mux1h#16.itm(1)} -attr vt d
load net {SHIFT:mux1h#16.itm(2)} -attr vt d
load net {SHIFT:mux1h#16.itm(3)} -attr vt d
load net {SHIFT:mux1h#16.itm(4)} -attr vt d
load net {SHIFT:mux1h#16.itm(5)} -attr vt d
load net {SHIFT:mux1h#16.itm(6)} -attr vt d
load net {SHIFT:mux1h#16.itm(7)} -attr vt d
load net {SHIFT:mux1h#16.itm(8)} -attr vt d
load net {SHIFT:mux1h#16.itm(9)} -attr vt d
load net {SHIFT:mux1h#16.itm(10)} -attr vt d
load net {SHIFT:mux1h#16.itm(11)} -attr vt d
load net {SHIFT:mux1h#16.itm(12)} -attr vt d
load net {SHIFT:mux1h#16.itm(13)} -attr vt d
load net {SHIFT:mux1h#16.itm(14)} -attr vt d
load net {SHIFT:mux1h#16.itm(15)} -attr vt d
load netBundle {SHIFT:mux1h#16.itm} 16 {SHIFT:mux1h#16.itm(0)} {SHIFT:mux1h#16.itm(1)} {SHIFT:mux1h#16.itm(2)} {SHIFT:mux1h#16.itm(3)} {SHIFT:mux1h#16.itm(4)} {SHIFT:mux1h#16.itm(5)} {SHIFT:mux1h#16.itm(6)} {SHIFT:mux1h#16.itm(7)} {SHIFT:mux1h#16.itm(8)} {SHIFT:mux1h#16.itm(9)} {SHIFT:mux1h#16.itm(10)} {SHIFT:mux1h#16.itm(11)} {SHIFT:mux1h#16.itm(12)} {SHIFT:mux1h#16.itm(13)} {SHIFT:mux1h#16.itm(14)} {SHIFT:mux1h#16.itm(15)} -attr xrf 13375 -attr oid 174 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {ACC2:acc#2.itm(0)} -attr vt d
load net {ACC2:acc#2.itm(1)} -attr vt d
load net {ACC2:acc#2.itm(2)} -attr vt d
load net {ACC2:acc#2.itm(3)} -attr vt d
load net {ACC2:acc#2.itm(4)} -attr vt d
load net {ACC2:acc#2.itm(5)} -attr vt d
load net {ACC2:acc#2.itm(6)} -attr vt d
load net {ACC2:acc#2.itm(7)} -attr vt d
load net {ACC2:acc#2.itm(8)} -attr vt d
load net {ACC2:acc#2.itm(9)} -attr vt d
load net {ACC2:acc#2.itm(10)} -attr vt d
load net {ACC2:acc#2.itm(11)} -attr vt d
load net {ACC2:acc#2.itm(12)} -attr vt d
load net {ACC2:acc#2.itm(13)} -attr vt d
load net {ACC2:acc#2.itm(14)} -attr vt d
load net {ACC2:acc#2.itm(15)} -attr vt d
load netBundle {ACC2:acc#2.itm} 16 {ACC2:acc#2.itm(0)} {ACC2:acc#2.itm(1)} {ACC2:acc#2.itm(2)} {ACC2:acc#2.itm(3)} {ACC2:acc#2.itm(4)} {ACC2:acc#2.itm(5)} {ACC2:acc#2.itm(6)} {ACC2:acc#2.itm(7)} {ACC2:acc#2.itm(8)} {ACC2:acc#2.itm(9)} {ACC2:acc#2.itm(10)} {ACC2:acc#2.itm(11)} {ACC2:acc#2.itm(12)} {ACC2:acc#2.itm(13)} {ACC2:acc#2.itm(14)} {ACC2:acc#2.itm(15)} -attr xrf 13376 -attr oid 175 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:conc#2.itm(0)} -attr vt d
load net {ACC2:conc#2.itm(1)} -attr vt d
load net {ACC2:conc#2.itm(2)} -attr vt d
load net {ACC2:conc#2.itm(3)} -attr vt d
load net {ACC2:conc#2.itm(4)} -attr vt d
load net {ACC2:conc#2.itm(5)} -attr vt d
load net {ACC2:conc#2.itm(6)} -attr vt d
load net {ACC2:conc#2.itm(7)} -attr vt d
load net {ACC2:conc#2.itm(8)} -attr vt d
load net {ACC2:conc#2.itm(9)} -attr vt d
load net {ACC2:conc#2.itm(10)} -attr vt d
load net {ACC2:conc#2.itm(11)} -attr vt d
load net {ACC2:conc#2.itm(12)} -attr vt d
load net {ACC2:conc#2.itm(13)} -attr vt d
load net {ACC2:conc#2.itm(14)} -attr vt d
load net {ACC2:conc#2.itm(15)} -attr vt d
load netBundle {ACC2:conc#2.itm} 16 {ACC2:conc#2.itm(0)} {ACC2:conc#2.itm(1)} {ACC2:conc#2.itm(2)} {ACC2:conc#2.itm(3)} {ACC2:conc#2.itm(4)} {ACC2:conc#2.itm(5)} {ACC2:conc#2.itm(6)} {ACC2:conc#2.itm(7)} {ACC2:conc#2.itm(8)} {ACC2:conc#2.itm(9)} {ACC2:conc#2.itm(10)} {ACC2:conc#2.itm(11)} {ACC2:conc#2.itm(12)} {ACC2:conc#2.itm(13)} {ACC2:conc#2.itm(14)} {ACC2:conc#2.itm(15)} -attr xrf 13377 -attr oid 176 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:mux#23.itm(0)} -attr vt d
load net {ACC2:mux#23.itm(1)} -attr vt d
load net {ACC2:mux#23.itm(2)} -attr vt d
load net {ACC2:mux#23.itm(3)} -attr vt d
load net {ACC2:mux#23.itm(4)} -attr vt d
load net {ACC2:mux#23.itm(5)} -attr vt d
load net {ACC2:mux#23.itm(6)} -attr vt d
load net {ACC2:mux#23.itm(7)} -attr vt d
load net {ACC2:mux#23.itm(8)} -attr vt d
load net {ACC2:mux#23.itm(9)} -attr vt d
load net {ACC2:mux#23.itm(10)} -attr vt d
load net {ACC2:mux#23.itm(11)} -attr vt d
load net {ACC2:mux#23.itm(12)} -attr vt d
load net {ACC2:mux#23.itm(13)} -attr vt d
load net {ACC2:mux#23.itm(14)} -attr vt d
load netBundle {ACC2:mux#23.itm} 15 {ACC2:mux#23.itm(0)} {ACC2:mux#23.itm(1)} {ACC2:mux#23.itm(2)} {ACC2:mux#23.itm(3)} {ACC2:mux#23.itm(4)} {ACC2:mux#23.itm(5)} {ACC2:mux#23.itm(6)} {ACC2:mux#23.itm(7)} {ACC2:mux#23.itm(8)} {ACC2:mux#23.itm(9)} {ACC2:mux#23.itm(10)} {ACC2:mux#23.itm(11)} {ACC2:mux#23.itm(12)} {ACC2:mux#23.itm(13)} {ACC2:mux#23.itm(14)} -attr xrf 13378 -attr oid 177 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23.itm}
load net {SHIFT:mux1h#15.itm(0)} -attr vt d
load net {SHIFT:mux1h#15.itm(1)} -attr vt d
load net {SHIFT:mux1h#15.itm(2)} -attr vt d
load net {SHIFT:mux1h#15.itm(3)} -attr vt d
load net {SHIFT:mux1h#15.itm(4)} -attr vt d
load net {SHIFT:mux1h#15.itm(5)} -attr vt d
load net {SHIFT:mux1h#15.itm(6)} -attr vt d
load net {SHIFT:mux1h#15.itm(7)} -attr vt d
load net {SHIFT:mux1h#15.itm(8)} -attr vt d
load net {SHIFT:mux1h#15.itm(9)} -attr vt d
load net {SHIFT:mux1h#15.itm(10)} -attr vt d
load net {SHIFT:mux1h#15.itm(11)} -attr vt d
load net {SHIFT:mux1h#15.itm(12)} -attr vt d
load net {SHIFT:mux1h#15.itm(13)} -attr vt d
load net {SHIFT:mux1h#15.itm(14)} -attr vt d
load net {SHIFT:mux1h#15.itm(15)} -attr vt d
load netBundle {SHIFT:mux1h#15.itm} 16 {SHIFT:mux1h#15.itm(0)} {SHIFT:mux1h#15.itm(1)} {SHIFT:mux1h#15.itm(2)} {SHIFT:mux1h#15.itm(3)} {SHIFT:mux1h#15.itm(4)} {SHIFT:mux1h#15.itm(5)} {SHIFT:mux1h#15.itm(6)} {SHIFT:mux1h#15.itm(7)} {SHIFT:mux1h#15.itm(8)} {SHIFT:mux1h#15.itm(9)} {SHIFT:mux1h#15.itm(10)} {SHIFT:mux1h#15.itm(11)} {SHIFT:mux1h#15.itm(12)} {SHIFT:mux1h#15.itm(13)} {SHIFT:mux1h#15.itm(14)} {SHIFT:mux1h#15.itm(15)} -attr xrf 13379 -attr oid 178 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {ACC2:acc#1.itm(0)} -attr vt d
load net {ACC2:acc#1.itm(1)} -attr vt d
load net {ACC2:acc#1.itm(2)} -attr vt d
load net {ACC2:acc#1.itm(3)} -attr vt d
load net {ACC2:acc#1.itm(4)} -attr vt d
load net {ACC2:acc#1.itm(5)} -attr vt d
load net {ACC2:acc#1.itm(6)} -attr vt d
load net {ACC2:acc#1.itm(7)} -attr vt d
load net {ACC2:acc#1.itm(8)} -attr vt d
load net {ACC2:acc#1.itm(9)} -attr vt d
load net {ACC2:acc#1.itm(10)} -attr vt d
load net {ACC2:acc#1.itm(11)} -attr vt d
load net {ACC2:acc#1.itm(12)} -attr vt d
load net {ACC2:acc#1.itm(13)} -attr vt d
load net {ACC2:acc#1.itm(14)} -attr vt d
load net {ACC2:acc#1.itm(15)} -attr vt d
load netBundle {ACC2:acc#1.itm} 16 {ACC2:acc#1.itm(0)} {ACC2:acc#1.itm(1)} {ACC2:acc#1.itm(2)} {ACC2:acc#1.itm(3)} {ACC2:acc#1.itm(4)} {ACC2:acc#1.itm(5)} {ACC2:acc#1.itm(6)} {ACC2:acc#1.itm(7)} {ACC2:acc#1.itm(8)} {ACC2:acc#1.itm(9)} {ACC2:acc#1.itm(10)} {ACC2:acc#1.itm(11)} {ACC2:acc#1.itm(12)} {ACC2:acc#1.itm(13)} {ACC2:acc#1.itm(14)} {ACC2:acc#1.itm(15)} -attr xrf 13380 -attr oid 179 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:conc#1.itm(0)} -attr vt d
load net {ACC2:conc#1.itm(1)} -attr vt d
load net {ACC2:conc#1.itm(2)} -attr vt d
load net {ACC2:conc#1.itm(3)} -attr vt d
load net {ACC2:conc#1.itm(4)} -attr vt d
load net {ACC2:conc#1.itm(5)} -attr vt d
load net {ACC2:conc#1.itm(6)} -attr vt d
load net {ACC2:conc#1.itm(7)} -attr vt d
load net {ACC2:conc#1.itm(8)} -attr vt d
load net {ACC2:conc#1.itm(9)} -attr vt d
load net {ACC2:conc#1.itm(10)} -attr vt d
load net {ACC2:conc#1.itm(11)} -attr vt d
load net {ACC2:conc#1.itm(12)} -attr vt d
load net {ACC2:conc#1.itm(13)} -attr vt d
load net {ACC2:conc#1.itm(14)} -attr vt d
load net {ACC2:conc#1.itm(15)} -attr vt d
load netBundle {ACC2:conc#1.itm} 16 {ACC2:conc#1.itm(0)} {ACC2:conc#1.itm(1)} {ACC2:conc#1.itm(2)} {ACC2:conc#1.itm(3)} {ACC2:conc#1.itm(4)} {ACC2:conc#1.itm(5)} {ACC2:conc#1.itm(6)} {ACC2:conc#1.itm(7)} {ACC2:conc#1.itm(8)} {ACC2:conc#1.itm(9)} {ACC2:conc#1.itm(10)} {ACC2:conc#1.itm(11)} {ACC2:conc#1.itm(12)} {ACC2:conc#1.itm(13)} {ACC2:conc#1.itm(14)} {ACC2:conc#1.itm(15)} -attr xrf 13381 -attr oid 180 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:mux.itm(0)} -attr vt d
load net {ACC2:mux.itm(1)} -attr vt d
load net {ACC2:mux.itm(2)} -attr vt d
load net {ACC2:mux.itm(3)} -attr vt d
load net {ACC2:mux.itm(4)} -attr vt d
load net {ACC2:mux.itm(5)} -attr vt d
load net {ACC2:mux.itm(6)} -attr vt d
load net {ACC2:mux.itm(7)} -attr vt d
load net {ACC2:mux.itm(8)} -attr vt d
load net {ACC2:mux.itm(9)} -attr vt d
load net {ACC2:mux.itm(10)} -attr vt d
load net {ACC2:mux.itm(11)} -attr vt d
load net {ACC2:mux.itm(12)} -attr vt d
load net {ACC2:mux.itm(13)} -attr vt d
load net {ACC2:mux.itm(14)} -attr vt d
load netBundle {ACC2:mux.itm} 15 {ACC2:mux.itm(0)} {ACC2:mux.itm(1)} {ACC2:mux.itm(2)} {ACC2:mux.itm(3)} {ACC2:mux.itm(4)} {ACC2:mux.itm(5)} {ACC2:mux.itm(6)} {ACC2:mux.itm(7)} {ACC2:mux.itm(8)} {ACC2:mux.itm(9)} {ACC2:mux.itm(10)} {ACC2:mux.itm(11)} {ACC2:mux.itm(12)} {ACC2:mux.itm(13)} {ACC2:mux.itm(14)} -attr xrf 13382 -attr oid 181 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {mux#8.itm(0)} -attr vt d
load net {mux#8.itm(1)} -attr vt d
load net {mux#8.itm(2)} -attr vt d
load net {mux#8.itm(3)} -attr vt d
load net {mux#8.itm(4)} -attr vt d
load net {mux#8.itm(5)} -attr vt d
load net {mux#8.itm(6)} -attr vt d
load net {mux#8.itm(7)} -attr vt d
load net {mux#8.itm(8)} -attr vt d
load net {mux#8.itm(9)} -attr vt d
load net {mux#8.itm(10)} -attr vt d
load net {mux#8.itm(11)} -attr vt d
load net {mux#8.itm(12)} -attr vt d
load net {mux#8.itm(13)} -attr vt d
load net {mux#8.itm(14)} -attr vt d
load net {mux#8.itm(15)} -attr vt d
load net {mux#8.itm(16)} -attr vt d
load net {mux#8.itm(17)} -attr vt d
load net {mux#8.itm(18)} -attr vt d
load net {mux#8.itm(19)} -attr vt d
load net {mux#8.itm(20)} -attr vt d
load net {mux#8.itm(21)} -attr vt d
load net {mux#8.itm(22)} -attr vt d
load net {mux#8.itm(23)} -attr vt d
load net {mux#8.itm(24)} -attr vt d
load net {mux#8.itm(25)} -attr vt d
load net {mux#8.itm(26)} -attr vt d
load net {mux#8.itm(27)} -attr vt d
load net {mux#8.itm(28)} -attr vt d
load net {mux#8.itm(29)} -attr vt d
load netBundle {mux#8.itm} 30 {mux#8.itm(0)} {mux#8.itm(1)} {mux#8.itm(2)} {mux#8.itm(3)} {mux#8.itm(4)} {mux#8.itm(5)} {mux#8.itm(6)} {mux#8.itm(7)} {mux#8.itm(8)} {mux#8.itm(9)} {mux#8.itm(10)} {mux#8.itm(11)} {mux#8.itm(12)} {mux#8.itm(13)} {mux#8.itm(14)} {mux#8.itm(15)} {mux#8.itm(16)} {mux#8.itm(17)} {mux#8.itm(18)} {mux#8.itm(19)} {mux#8.itm(20)} {mux#8.itm(21)} {mux#8.itm(22)} {mux#8.itm(23)} {mux#8.itm(24)} {mux#8.itm(25)} {mux#8.itm(26)} {mux#8.itm(27)} {mux#8.itm(28)} {mux#8.itm(29)} -attr xrf 13383 -attr oid 182 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#9.itm(0)} -attr vt d
load net {mux#9.itm(1)} -attr vt d
load net {mux#9.itm(2)} -attr vt d
load net {mux#9.itm(3)} -attr vt d
load net {mux#9.itm(4)} -attr vt d
load net {mux#9.itm(5)} -attr vt d
load net {mux#9.itm(6)} -attr vt d
load net {mux#9.itm(7)} -attr vt d
load net {mux#9.itm(8)} -attr vt d
load net {mux#9.itm(9)} -attr vt d
load net {mux#9.itm(10)} -attr vt d
load net {mux#9.itm(11)} -attr vt d
load net {mux#9.itm(12)} -attr vt d
load net {mux#9.itm(13)} -attr vt d
load net {mux#9.itm(14)} -attr vt d
load net {mux#9.itm(15)} -attr vt d
load net {mux#9.itm(16)} -attr vt d
load net {mux#9.itm(17)} -attr vt d
load net {mux#9.itm(18)} -attr vt d
load net {mux#9.itm(19)} -attr vt d
load net {mux#9.itm(20)} -attr vt d
load net {mux#9.itm(21)} -attr vt d
load net {mux#9.itm(22)} -attr vt d
load net {mux#9.itm(23)} -attr vt d
load net {mux#9.itm(24)} -attr vt d
load net {mux#9.itm(25)} -attr vt d
load net {mux#9.itm(26)} -attr vt d
load net {mux#9.itm(27)} -attr vt d
load net {mux#9.itm(28)} -attr vt d
load net {mux#9.itm(29)} -attr vt d
load netBundle {mux#9.itm} 30 {mux#9.itm(0)} {mux#9.itm(1)} {mux#9.itm(2)} {mux#9.itm(3)} {mux#9.itm(4)} {mux#9.itm(5)} {mux#9.itm(6)} {mux#9.itm(7)} {mux#9.itm(8)} {mux#9.itm(9)} {mux#9.itm(10)} {mux#9.itm(11)} {mux#9.itm(12)} {mux#9.itm(13)} {mux#9.itm(14)} {mux#9.itm(15)} {mux#9.itm(16)} {mux#9.itm(17)} {mux#9.itm(18)} {mux#9.itm(19)} {mux#9.itm(20)} {mux#9.itm(21)} {mux#9.itm(22)} {mux#9.itm(23)} {mux#9.itm(24)} {mux#9.itm(25)} {mux#9.itm(26)} {mux#9.itm(27)} {mux#9.itm(28)} {mux#9.itm(29)} -attr xrf 13384 -attr oid 183 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#10.itm(0)} -attr vt d
load net {mux#10.itm(1)} -attr vt d
load net {mux#10.itm(2)} -attr vt d
load net {mux#10.itm(3)} -attr vt d
load net {mux#10.itm(4)} -attr vt d
load net {mux#10.itm(5)} -attr vt d
load net {mux#10.itm(6)} -attr vt d
load net {mux#10.itm(7)} -attr vt d
load net {mux#10.itm(8)} -attr vt d
load net {mux#10.itm(9)} -attr vt d
load net {mux#10.itm(10)} -attr vt d
load net {mux#10.itm(11)} -attr vt d
load net {mux#10.itm(12)} -attr vt d
load net {mux#10.itm(13)} -attr vt d
load net {mux#10.itm(14)} -attr vt d
load net {mux#10.itm(15)} -attr vt d
load net {mux#10.itm(16)} -attr vt d
load net {mux#10.itm(17)} -attr vt d
load net {mux#10.itm(18)} -attr vt d
load net {mux#10.itm(19)} -attr vt d
load net {mux#10.itm(20)} -attr vt d
load net {mux#10.itm(21)} -attr vt d
load net {mux#10.itm(22)} -attr vt d
load net {mux#10.itm(23)} -attr vt d
load net {mux#10.itm(24)} -attr vt d
load net {mux#10.itm(25)} -attr vt d
load net {mux#10.itm(26)} -attr vt d
load net {mux#10.itm(27)} -attr vt d
load net {mux#10.itm(28)} -attr vt d
load net {mux#10.itm(29)} -attr vt d
load netBundle {mux#10.itm} 30 {mux#10.itm(0)} {mux#10.itm(1)} {mux#10.itm(2)} {mux#10.itm(3)} {mux#10.itm(4)} {mux#10.itm(5)} {mux#10.itm(6)} {mux#10.itm(7)} {mux#10.itm(8)} {mux#10.itm(9)} {mux#10.itm(10)} {mux#10.itm(11)} {mux#10.itm(12)} {mux#10.itm(13)} {mux#10.itm(14)} {mux#10.itm(15)} {mux#10.itm(16)} {mux#10.itm(17)} {mux#10.itm(18)} {mux#10.itm(19)} {mux#10.itm(20)} {mux#10.itm(21)} {mux#10.itm(22)} {mux#10.itm(23)} {mux#10.itm(24)} {mux#10.itm(25)} {mux#10.itm(26)} {mux#10.itm(27)} {mux#10.itm(28)} {mux#10.itm(29)} -attr xrf 13385 -attr oid 184 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#11.itm(0)} -attr vt d
load net {mux#11.itm(1)} -attr vt d
load net {mux#11.itm(2)} -attr vt d
load net {mux#11.itm(3)} -attr vt d
load net {mux#11.itm(4)} -attr vt d
load net {mux#11.itm(5)} -attr vt d
load net {mux#11.itm(6)} -attr vt d
load net {mux#11.itm(7)} -attr vt d
load net {mux#11.itm(8)} -attr vt d
load net {mux#11.itm(9)} -attr vt d
load net {mux#11.itm(10)} -attr vt d
load net {mux#11.itm(11)} -attr vt d
load net {mux#11.itm(12)} -attr vt d
load net {mux#11.itm(13)} -attr vt d
load net {mux#11.itm(14)} -attr vt d
load net {mux#11.itm(15)} -attr vt d
load net {mux#11.itm(16)} -attr vt d
load net {mux#11.itm(17)} -attr vt d
load net {mux#11.itm(18)} -attr vt d
load net {mux#11.itm(19)} -attr vt d
load net {mux#11.itm(20)} -attr vt d
load net {mux#11.itm(21)} -attr vt d
load net {mux#11.itm(22)} -attr vt d
load net {mux#11.itm(23)} -attr vt d
load net {mux#11.itm(24)} -attr vt d
load net {mux#11.itm(25)} -attr vt d
load net {mux#11.itm(26)} -attr vt d
load net {mux#11.itm(27)} -attr vt d
load net {mux#11.itm(28)} -attr vt d
load net {mux#11.itm(29)} -attr vt d
load netBundle {mux#11.itm} 30 {mux#11.itm(0)} {mux#11.itm(1)} {mux#11.itm(2)} {mux#11.itm(3)} {mux#11.itm(4)} {mux#11.itm(5)} {mux#11.itm(6)} {mux#11.itm(7)} {mux#11.itm(8)} {mux#11.itm(9)} {mux#11.itm(10)} {mux#11.itm(11)} {mux#11.itm(12)} {mux#11.itm(13)} {mux#11.itm(14)} {mux#11.itm(15)} {mux#11.itm(16)} {mux#11.itm(17)} {mux#11.itm(18)} {mux#11.itm(19)} {mux#11.itm(20)} {mux#11.itm(21)} {mux#11.itm(22)} {mux#11.itm(23)} {mux#11.itm(24)} {mux#11.itm(25)} {mux#11.itm(26)} {mux#11.itm(27)} {mux#11.itm(28)} {mux#11.itm(29)} -attr xrf 13386 -attr oid 185 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#12.itm(0)} -attr vt d
load net {mux#12.itm(1)} -attr vt d
load net {mux#12.itm(2)} -attr vt d
load net {mux#12.itm(3)} -attr vt d
load net {mux#12.itm(4)} -attr vt d
load net {mux#12.itm(5)} -attr vt d
load net {mux#12.itm(6)} -attr vt d
load net {mux#12.itm(7)} -attr vt d
load net {mux#12.itm(8)} -attr vt d
load net {mux#12.itm(9)} -attr vt d
load net {mux#12.itm(10)} -attr vt d
load net {mux#12.itm(11)} -attr vt d
load net {mux#12.itm(12)} -attr vt d
load net {mux#12.itm(13)} -attr vt d
load net {mux#12.itm(14)} -attr vt d
load net {mux#12.itm(15)} -attr vt d
load net {mux#12.itm(16)} -attr vt d
load net {mux#12.itm(17)} -attr vt d
load net {mux#12.itm(18)} -attr vt d
load net {mux#12.itm(19)} -attr vt d
load net {mux#12.itm(20)} -attr vt d
load net {mux#12.itm(21)} -attr vt d
load net {mux#12.itm(22)} -attr vt d
load net {mux#12.itm(23)} -attr vt d
load net {mux#12.itm(24)} -attr vt d
load net {mux#12.itm(25)} -attr vt d
load net {mux#12.itm(26)} -attr vt d
load net {mux#12.itm(27)} -attr vt d
load net {mux#12.itm(28)} -attr vt d
load net {mux#12.itm(29)} -attr vt d
load netBundle {mux#12.itm} 30 {mux#12.itm(0)} {mux#12.itm(1)} {mux#12.itm(2)} {mux#12.itm(3)} {mux#12.itm(4)} {mux#12.itm(5)} {mux#12.itm(6)} {mux#12.itm(7)} {mux#12.itm(8)} {mux#12.itm(9)} {mux#12.itm(10)} {mux#12.itm(11)} {mux#12.itm(12)} {mux#12.itm(13)} {mux#12.itm(14)} {mux#12.itm(15)} {mux#12.itm(16)} {mux#12.itm(17)} {mux#12.itm(18)} {mux#12.itm(19)} {mux#12.itm(20)} {mux#12.itm(21)} {mux#12.itm(22)} {mux#12.itm(23)} {mux#12.itm(24)} {mux#12.itm(25)} {mux#12.itm(26)} {mux#12.itm(27)} {mux#12.itm(28)} {mux#12.itm(29)} -attr xrf 13387 -attr oid 186 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#13.itm(0)} -attr vt d
load net {mux#13.itm(1)} -attr vt d
load net {mux#13.itm(2)} -attr vt d
load net {mux#13.itm(3)} -attr vt d
load net {mux#13.itm(4)} -attr vt d
load net {mux#13.itm(5)} -attr vt d
load net {mux#13.itm(6)} -attr vt d
load net {mux#13.itm(7)} -attr vt d
load net {mux#13.itm(8)} -attr vt d
load net {mux#13.itm(9)} -attr vt d
load net {mux#13.itm(10)} -attr vt d
load net {mux#13.itm(11)} -attr vt d
load net {mux#13.itm(12)} -attr vt d
load net {mux#13.itm(13)} -attr vt d
load net {mux#13.itm(14)} -attr vt d
load net {mux#13.itm(15)} -attr vt d
load net {mux#13.itm(16)} -attr vt d
load net {mux#13.itm(17)} -attr vt d
load net {mux#13.itm(18)} -attr vt d
load net {mux#13.itm(19)} -attr vt d
load net {mux#13.itm(20)} -attr vt d
load net {mux#13.itm(21)} -attr vt d
load net {mux#13.itm(22)} -attr vt d
load net {mux#13.itm(23)} -attr vt d
load net {mux#13.itm(24)} -attr vt d
load net {mux#13.itm(25)} -attr vt d
load net {mux#13.itm(26)} -attr vt d
load net {mux#13.itm(27)} -attr vt d
load net {mux#13.itm(28)} -attr vt d
load net {mux#13.itm(29)} -attr vt d
load netBundle {mux#13.itm} 30 {mux#13.itm(0)} {mux#13.itm(1)} {mux#13.itm(2)} {mux#13.itm(3)} {mux#13.itm(4)} {mux#13.itm(5)} {mux#13.itm(6)} {mux#13.itm(7)} {mux#13.itm(8)} {mux#13.itm(9)} {mux#13.itm(10)} {mux#13.itm(11)} {mux#13.itm(12)} {mux#13.itm(13)} {mux#13.itm(14)} {mux#13.itm(15)} {mux#13.itm(16)} {mux#13.itm(17)} {mux#13.itm(18)} {mux#13.itm(19)} {mux#13.itm(20)} {mux#13.itm(21)} {mux#13.itm(22)} {mux#13.itm(23)} {mux#13.itm(24)} {mux#13.itm(25)} {mux#13.itm(26)} {mux#13.itm(27)} {mux#13.itm(28)} {mux#13.itm(29)} -attr xrf 13388 -attr oid 187 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {nor#30.itm(0)} -attr vt d
load net {nor#30.itm(1)} -attr vt d
load netBundle {nor#30.itm} 2 {nor#30.itm(0)} {nor#30.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30.itm}
load net {nor#31.itm(0)} -attr vt d
load net {nor#31.itm(1)} -attr vt d
load netBundle {nor#31.itm} 2 {nor#31.itm(0)} {nor#31.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31.itm}
load net {mux#19.itm(0)} -attr vt d
load net {mux#19.itm(1)} -attr vt d
load netBundle {mux#19.itm} 2 {mux#19.itm(0)} {mux#19.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {exs#22.itm(0)} -attr vt d
load net {exs#22.itm(1)} -attr vt d
load netBundle {exs#22.itm} 2 {exs#22.itm(0)} {exs#22.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {exs#3.itm(0)} -attr vt d
load net {exs#3.itm(1)} -attr vt d
load netBundle {exs#3.itm} 2 {exs#3.itm(0)} {exs#3.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {SHIFT:mux1h#26.itm(0)} -attr vt d
load net {SHIFT:mux1h#26.itm(1)} -attr vt d
load net {SHIFT:mux1h#26.itm(2)} -attr vt d
load net {SHIFT:mux1h#26.itm(3)} -attr vt d
load net {SHIFT:mux1h#26.itm(4)} -attr vt d
load net {SHIFT:mux1h#26.itm(5)} -attr vt d
load net {SHIFT:mux1h#26.itm(6)} -attr vt d
load net {SHIFT:mux1h#26.itm(7)} -attr vt d
load net {SHIFT:mux1h#26.itm(8)} -attr vt d
load net {SHIFT:mux1h#26.itm(9)} -attr vt d
load net {SHIFT:mux1h#26.itm(10)} -attr vt d
load net {SHIFT:mux1h#26.itm(11)} -attr vt d
load net {SHIFT:mux1h#26.itm(12)} -attr vt d
load net {SHIFT:mux1h#26.itm(13)} -attr vt d
load net {SHIFT:mux1h#26.itm(14)} -attr vt d
load netBundle {SHIFT:mux1h#26.itm} 15 {SHIFT:mux1h#26.itm(0)} {SHIFT:mux1h#26.itm(1)} {SHIFT:mux1h#26.itm(2)} {SHIFT:mux1h#26.itm(3)} {SHIFT:mux1h#26.itm(4)} {SHIFT:mux1h#26.itm(5)} {SHIFT:mux1h#26.itm(6)} {SHIFT:mux1h#26.itm(7)} {SHIFT:mux1h#26.itm(8)} {SHIFT:mux1h#26.itm(9)} {SHIFT:mux1h#26.itm(10)} {SHIFT:mux1h#26.itm(11)} {SHIFT:mux1h#26.itm(12)} {SHIFT:mux1h#26.itm(13)} {SHIFT:mux1h#26.itm(14)} -attr xrf 13389 -attr oid 188 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {slc(bx(2).sva#1).itm(0)} -attr vt d
load net {slc(bx(2).sva#1).itm(1)} -attr vt d
load net {slc(bx(2).sva#1).itm(2)} -attr vt d
load net {slc(bx(2).sva#1).itm(3)} -attr vt d
load net {slc(bx(2).sva#1).itm(4)} -attr vt d
load net {slc(bx(2).sva#1).itm(5)} -attr vt d
load net {slc(bx(2).sva#1).itm(6)} -attr vt d
load net {slc(bx(2).sva#1).itm(7)} -attr vt d
load net {slc(bx(2).sva#1).itm(8)} -attr vt d
load net {slc(bx(2).sva#1).itm(9)} -attr vt d
load net {slc(bx(2).sva#1).itm(10)} -attr vt d
load net {slc(bx(2).sva#1).itm(11)} -attr vt d
load net {slc(bx(2).sva#1).itm(12)} -attr vt d
load net {slc(bx(2).sva#1).itm(13)} -attr vt d
load net {slc(bx(2).sva#1).itm(14)} -attr vt d
load netBundle {slc(bx(2).sva#1).itm} 15 {slc(bx(2).sva#1).itm(0)} {slc(bx(2).sva#1).itm(1)} {slc(bx(2).sva#1).itm(2)} {slc(bx(2).sva#1).itm(3)} {slc(bx(2).sva#1).itm(4)} {slc(bx(2).sva#1).itm(5)} {slc(bx(2).sva#1).itm(6)} {slc(bx(2).sva#1).itm(7)} {slc(bx(2).sva#1).itm(8)} {slc(bx(2).sva#1).itm(9)} {slc(bx(2).sva#1).itm(10)} {slc(bx(2).sva#1).itm(11)} {slc(bx(2).sva#1).itm(12)} {slc(bx(2).sva#1).itm(13)} {slc(bx(2).sva#1).itm(14)} -attr xrf 13390 -attr oid 189 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1).itm}
load net {ACC1:if#1:acc#27.itm(0)} -attr vt d
load net {ACC1:if#1:acc#27.itm(1)} -attr vt d
load net {ACC1:if#1:acc#27.itm(2)} -attr vt d
load net {ACC1:if#1:acc#27.itm(3)} -attr vt d
load net {ACC1:if#1:acc#27.itm(4)} -attr vt d
load net {ACC1:if#1:acc#27.itm(5)} -attr vt d
load net {ACC1:if#1:acc#27.itm(6)} -attr vt d
load net {ACC1:if#1:acc#27.itm(7)} -attr vt d
load net {ACC1:if#1:acc#27.itm(8)} -attr vt d
load net {ACC1:if#1:acc#27.itm(9)} -attr vt d
load net {ACC1:if#1:acc#27.itm(10)} -attr vt d
load net {ACC1:if#1:acc#27.itm(11)} -attr vt d
load net {ACC1:if#1:acc#27.itm(12)} -attr vt d
load net {ACC1:if#1:acc#27.itm(13)} -attr vt d
load net {ACC1:if#1:acc#27.itm(14)} -attr vt d
load netBundle {ACC1:if#1:acc#27.itm} 15 {ACC1:if#1:acc#27.itm(0)} {ACC1:if#1:acc#27.itm(1)} {ACC1:if#1:acc#27.itm(2)} {ACC1:if#1:acc#27.itm(3)} {ACC1:if#1:acc#27.itm(4)} {ACC1:if#1:acc#27.itm(5)} {ACC1:if#1:acc#27.itm(6)} {ACC1:if#1:acc#27.itm(7)} {ACC1:if#1:acc#27.itm(8)} {ACC1:if#1:acc#27.itm(9)} {ACC1:if#1:acc#27.itm(10)} {ACC1:if#1:acc#27.itm(11)} {ACC1:if#1:acc#27.itm(12)} {ACC1:if#1:acc#27.itm(13)} {ACC1:if#1:acc#27.itm(14)} -attr xrf 13391 -attr oid 190 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {slc(regs.regs(1).sva.sg2).itm(0)} -attr vt d
load net {slc(regs.regs(1).sva.sg2).itm(1)} -attr vt d
load net {slc(regs.regs(1).sva.sg2).itm(2)} -attr vt d
load net {slc(regs.regs(1).sva.sg2).itm(3)} -attr vt d
load net {slc(regs.regs(1).sva.sg2).itm(4)} -attr vt d
load net {slc(regs.regs(1).sva.sg2).itm(5)} -attr vt d
load net {slc(regs.regs(1).sva.sg2).itm(6)} -attr vt d
load net {slc(regs.regs(1).sva.sg2).itm(7)} -attr vt d
load net {slc(regs.regs(1).sva.sg2).itm(8)} -attr vt d
load net {slc(regs.regs(1).sva.sg2).itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva.sg2).itm} 10 {slc(regs.regs(1).sva.sg2).itm(0)} {slc(regs.regs(1).sva.sg2).itm(1)} {slc(regs.regs(1).sva.sg2).itm(2)} {slc(regs.regs(1).sva.sg2).itm(3)} {slc(regs.regs(1).sva.sg2).itm(4)} {slc(regs.regs(1).sva.sg2).itm(5)} {slc(regs.regs(1).sva.sg2).itm(6)} {slc(regs.regs(1).sva.sg2).itm(7)} {slc(regs.regs(1).sva.sg2).itm(8)} {slc(regs.regs(1).sva.sg2).itm(9)} -attr xrf 13392 -attr oid 191 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2).itm}
load net {slc(bx(2).sva#3).itm(0)} -attr vt d
load net {slc(bx(2).sva#3).itm(1)} -attr vt d
load net {slc(bx(2).sva#3).itm(2)} -attr vt d
load net {slc(bx(2).sva#3).itm(3)} -attr vt d
load net {slc(bx(2).sva#3).itm(4)} -attr vt d
load net {slc(bx(2).sva#3).itm(5)} -attr vt d
load net {slc(bx(2).sva#3).itm(6)} -attr vt d
load net {slc(bx(2).sva#3).itm(7)} -attr vt d
load net {slc(bx(2).sva#3).itm(8)} -attr vt d
load net {slc(bx(2).sva#3).itm(9)} -attr vt d
load net {slc(bx(2).sva#3).itm(10)} -attr vt d
load net {slc(bx(2).sva#3).itm(11)} -attr vt d
load net {slc(bx(2).sva#3).itm(12)} -attr vt d
load net {slc(bx(2).sva#3).itm(13)} -attr vt d
load net {slc(bx(2).sva#3).itm(14)} -attr vt d
load netBundle {slc(bx(2).sva#3).itm} 15 {slc(bx(2).sva#3).itm(0)} {slc(bx(2).sva#3).itm(1)} {slc(bx(2).sva#3).itm(2)} {slc(bx(2).sva#3).itm(3)} {slc(bx(2).sva#3).itm(4)} {slc(bx(2).sva#3).itm(5)} {slc(bx(2).sva#3).itm(6)} {slc(bx(2).sva#3).itm(7)} {slc(bx(2).sva#3).itm(8)} {slc(bx(2).sva#3).itm(9)} {slc(bx(2).sva#3).itm(10)} {slc(bx(2).sva#3).itm(11)} {slc(bx(2).sva#3).itm(12)} {slc(bx(2).sva#3).itm(13)} {slc(bx(2).sva#3).itm(14)} -attr xrf 13393 -attr oid 192 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3).itm}
load net {SHIFT:mux1h#25.itm(0)} -attr vt d
load net {SHIFT:mux1h#25.itm(1)} -attr vt d
load net {SHIFT:mux1h#25.itm(2)} -attr vt d
load net {SHIFT:mux1h#25.itm(3)} -attr vt d
load net {SHIFT:mux1h#25.itm(4)} -attr vt d
load net {SHIFT:mux1h#25.itm(5)} -attr vt d
load net {SHIFT:mux1h#25.itm(6)} -attr vt d
load net {SHIFT:mux1h#25.itm(7)} -attr vt d
load net {SHIFT:mux1h#25.itm(8)} -attr vt d
load net {SHIFT:mux1h#25.itm(9)} -attr vt d
load net {SHIFT:mux1h#25.itm(10)} -attr vt d
load net {SHIFT:mux1h#25.itm(11)} -attr vt d
load net {SHIFT:mux1h#25.itm(12)} -attr vt d
load net {SHIFT:mux1h#25.itm(13)} -attr vt d
load net {SHIFT:mux1h#25.itm(14)} -attr vt d
load netBundle {SHIFT:mux1h#25.itm} 15 {SHIFT:mux1h#25.itm(0)} {SHIFT:mux1h#25.itm(1)} {SHIFT:mux1h#25.itm(2)} {SHIFT:mux1h#25.itm(3)} {SHIFT:mux1h#25.itm(4)} {SHIFT:mux1h#25.itm(5)} {SHIFT:mux1h#25.itm(6)} {SHIFT:mux1h#25.itm(7)} {SHIFT:mux1h#25.itm(8)} {SHIFT:mux1h#25.itm(9)} {SHIFT:mux1h#25.itm(10)} {SHIFT:mux1h#25.itm(11)} {SHIFT:mux1h#25.itm(12)} {SHIFT:mux1h#25.itm(13)} {SHIFT:mux1h#25.itm(14)} -attr xrf 13394 -attr oid 193 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {slc(bx(0).sva#1).itm(0)} -attr vt d
load net {slc(bx(0).sva#1).itm(1)} -attr vt d
load net {slc(bx(0).sva#1).itm(2)} -attr vt d
load net {slc(bx(0).sva#1).itm(3)} -attr vt d
load net {slc(bx(0).sva#1).itm(4)} -attr vt d
load net {slc(bx(0).sva#1).itm(5)} -attr vt d
load net {slc(bx(0).sva#1).itm(6)} -attr vt d
load net {slc(bx(0).sva#1).itm(7)} -attr vt d
load net {slc(bx(0).sva#1).itm(8)} -attr vt d
load net {slc(bx(0).sva#1).itm(9)} -attr vt d
load net {slc(bx(0).sva#1).itm(10)} -attr vt d
load net {slc(bx(0).sva#1).itm(11)} -attr vt d
load net {slc(bx(0).sva#1).itm(12)} -attr vt d
load net {slc(bx(0).sva#1).itm(13)} -attr vt d
load net {slc(bx(0).sva#1).itm(14)} -attr vt d
load netBundle {slc(bx(0).sva#1).itm} 15 {slc(bx(0).sva#1).itm(0)} {slc(bx(0).sva#1).itm(1)} {slc(bx(0).sva#1).itm(2)} {slc(bx(0).sva#1).itm(3)} {slc(bx(0).sva#1).itm(4)} {slc(bx(0).sva#1).itm(5)} {slc(bx(0).sva#1).itm(6)} {slc(bx(0).sva#1).itm(7)} {slc(bx(0).sva#1).itm(8)} {slc(bx(0).sva#1).itm(9)} {slc(bx(0).sva#1).itm(10)} {slc(bx(0).sva#1).itm(11)} {slc(bx(0).sva#1).itm(12)} {slc(bx(0).sva#1).itm(13)} {slc(bx(0).sva#1).itm(14)} -attr xrf 13395 -attr oid 194 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1).itm}
load net {ACC1:if#1:slc#2.itm(0)} -attr vt d
load net {ACC1:if#1:slc#2.itm(1)} -attr vt d
load net {ACC1:if#1:slc#2.itm(2)} -attr vt d
load net {ACC1:if#1:slc#2.itm(3)} -attr vt d
load net {ACC1:if#1:slc#2.itm(4)} -attr vt d
load net {ACC1:if#1:slc#2.itm(5)} -attr vt d
load net {ACC1:if#1:slc#2.itm(6)} -attr vt d
load net {ACC1:if#1:slc#2.itm(7)} -attr vt d
load net {ACC1:if#1:slc#2.itm(8)} -attr vt d
load net {ACC1:if#1:slc#2.itm(9)} -attr vt d
load net {ACC1:if#1:slc#2.itm(10)} -attr vt d
load net {ACC1:if#1:slc#2.itm(11)} -attr vt d
load net {ACC1:if#1:slc#2.itm(12)} -attr vt d
load net {ACC1:if#1:slc#2.itm(13)} -attr vt d
load net {ACC1:if#1:slc#2.itm(14)} -attr vt d
load netBundle {ACC1:if#1:slc#2.itm} 15 {ACC1:if#1:slc#2.itm(0)} {ACC1:if#1:slc#2.itm(1)} {ACC1:if#1:slc#2.itm(2)} {ACC1:if#1:slc#2.itm(3)} {ACC1:if#1:slc#2.itm(4)} {ACC1:if#1:slc#2.itm(5)} {ACC1:if#1:slc#2.itm(6)} {ACC1:if#1:slc#2.itm(7)} {ACC1:if#1:slc#2.itm(8)} {ACC1:if#1:slc#2.itm(9)} {ACC1:if#1:slc#2.itm(10)} {ACC1:if#1:slc#2.itm(11)} {ACC1:if#1:slc#2.itm(12)} {ACC1:if#1:slc#2.itm(13)} {ACC1:if#1:slc#2.itm(14)} -attr xrf 13396 -attr oid 195 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#2.itm}
load net {ACC1:if#1:acc#29.itm(0)} -attr vt d
load net {ACC1:if#1:acc#29.itm(1)} -attr vt d
load net {ACC1:if#1:acc#29.itm(2)} -attr vt d
load net {ACC1:if#1:acc#29.itm(3)} -attr vt d
load net {ACC1:if#1:acc#29.itm(4)} -attr vt d
load net {ACC1:if#1:acc#29.itm(5)} -attr vt d
load net {ACC1:if#1:acc#29.itm(6)} -attr vt d
load net {ACC1:if#1:acc#29.itm(7)} -attr vt d
load net {ACC1:if#1:acc#29.itm(8)} -attr vt d
load net {ACC1:if#1:acc#29.itm(9)} -attr vt d
load net {ACC1:if#1:acc#29.itm(10)} -attr vt d
load net {ACC1:if#1:acc#29.itm(11)} -attr vt d
load net {ACC1:if#1:acc#29.itm(12)} -attr vt d
load net {ACC1:if#1:acc#29.itm(13)} -attr vt d
load net {ACC1:if#1:acc#29.itm(14)} -attr vt d
load net {ACC1:if#1:acc#29.itm(15)} -attr vt d
load netBundle {ACC1:if#1:acc#29.itm} 16 {ACC1:if#1:acc#29.itm(0)} {ACC1:if#1:acc#29.itm(1)} {ACC1:if#1:acc#29.itm(2)} {ACC1:if#1:acc#29.itm(3)} {ACC1:if#1:acc#29.itm(4)} {ACC1:if#1:acc#29.itm(5)} {ACC1:if#1:acc#29.itm(6)} {ACC1:if#1:acc#29.itm(7)} {ACC1:if#1:acc#29.itm(8)} {ACC1:if#1:acc#29.itm(9)} {ACC1:if#1:acc#29.itm(10)} {ACC1:if#1:acc#29.itm(11)} {ACC1:if#1:acc#29.itm(12)} {ACC1:if#1:acc#29.itm(13)} {ACC1:if#1:acc#29.itm(14)} {ACC1:if#1:acc#29.itm(15)} -attr xrf 13397 -attr oid 196 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load net {conc#221.itm(0)} -attr vt d
load net {conc#221.itm(1)} -attr vt d
load net {conc#221.itm(2)} -attr vt d
load net {conc#221.itm(3)} -attr vt d
load net {conc#221.itm(4)} -attr vt d
load net {conc#221.itm(5)} -attr vt d
load net {conc#221.itm(6)} -attr vt d
load net {conc#221.itm(7)} -attr vt d
load net {conc#221.itm(8)} -attr vt d
load net {conc#221.itm(9)} -attr vt d
load net {conc#221.itm(10)} -attr vt d
load net {conc#221.itm(11)} -attr vt d
load netBundle {conc#221.itm} 12 {conc#221.itm(0)} {conc#221.itm(1)} {conc#221.itm(2)} {conc#221.itm(3)} {conc#221.itm(4)} {conc#221.itm(5)} {conc#221.itm(6)} {conc#221.itm(7)} {conc#221.itm(8)} {conc#221.itm(9)} {conc#221.itm(10)} {conc#221.itm(11)} -attr xrf 13398 -attr oid 197 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {regs.operator[]#38:not#1.itm(0)} -attr vt d
load net {regs.operator[]#38:not#1.itm(1)} -attr vt d
load net {regs.operator[]#38:not#1.itm(2)} -attr vt d
load net {regs.operator[]#38:not#1.itm(3)} -attr vt d
load net {regs.operator[]#38:not#1.itm(4)} -attr vt d
load net {regs.operator[]#38:not#1.itm(5)} -attr vt d
load net {regs.operator[]#38:not#1.itm(6)} -attr vt d
load net {regs.operator[]#38:not#1.itm(7)} -attr vt d
load net {regs.operator[]#38:not#1.itm(8)} -attr vt d
load net {regs.operator[]#38:not#1.itm(9)} -attr vt d
load netBundle {regs.operator[]#38:not#1.itm} 10 {regs.operator[]#38:not#1.itm(0)} {regs.operator[]#38:not#1.itm(1)} {regs.operator[]#38:not#1.itm(2)} {regs.operator[]#38:not#1.itm(3)} {regs.operator[]#38:not#1.itm(4)} {regs.operator[]#38:not#1.itm(5)} {regs.operator[]#38:not#1.itm(6)} {regs.operator[]#38:not#1.itm(7)} {regs.operator[]#38:not#1.itm(8)} {regs.operator[]#38:not#1.itm(9)} -attr xrf 13399 -attr oid 198 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#1.itm}
load net {slc(regs.regs(1).sva#2).itm(0)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(1)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(2)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(3)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(4)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(5)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(6)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(7)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(8)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva#2).itm} 10 {slc(regs.regs(1).sva#2).itm(0)} {slc(regs.regs(1).sva#2).itm(1)} {slc(regs.regs(1).sva#2).itm(2)} {slc(regs.regs(1).sva#2).itm(3)} {slc(regs.regs(1).sva#2).itm(4)} {slc(regs.regs(1).sva#2).itm(5)} {slc(regs.regs(1).sva#2).itm(6)} {slc(regs.regs(1).sva#2).itm(7)} {slc(regs.regs(1).sva#2).itm(8)} {slc(regs.regs(1).sva#2).itm(9)} -attr xrf 13400 -attr oid 199 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2).itm}
load net {conc#222.itm(0)} -attr vt d
load net {conc#222.itm(1)} -attr vt d
load net {conc#222.itm(2)} -attr vt d
load net {conc#222.itm(3)} -attr vt d
load net {conc#222.itm(4)} -attr vt d
load net {conc#222.itm(5)} -attr vt d
load net {conc#222.itm(6)} -attr vt d
load net {conc#222.itm(7)} -attr vt d
load net {conc#222.itm(8)} -attr vt d
load net {conc#222.itm(9)} -attr vt d
load net {conc#222.itm(10)} -attr vt d
load net {conc#222.itm(11)} -attr vt d
load net {conc#222.itm(12)} -attr vt d
load net {conc#222.itm(13)} -attr vt d
load net {conc#222.itm(14)} -attr vt d
load net {conc#222.itm(15)} -attr vt d
load netBundle {conc#222.itm} 16 {conc#222.itm(0)} {conc#222.itm(1)} {conc#222.itm(2)} {conc#222.itm(3)} {conc#222.itm(4)} {conc#222.itm(5)} {conc#222.itm(6)} {conc#222.itm(7)} {conc#222.itm(8)} {conc#222.itm(9)} {conc#222.itm(10)} {conc#222.itm(11)} {conc#222.itm(12)} {conc#222.itm(13)} {conc#222.itm(14)} {conc#222.itm(15)} -attr xrf 13401 -attr oid 200 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {slc(bx(0).sva#3).itm(0)} -attr vt d
load net {slc(bx(0).sva#3).itm(1)} -attr vt d
load net {slc(bx(0).sva#3).itm(2)} -attr vt d
load net {slc(bx(0).sva#3).itm(3)} -attr vt d
load net {slc(bx(0).sva#3).itm(4)} -attr vt d
load net {slc(bx(0).sva#3).itm(5)} -attr vt d
load net {slc(bx(0).sva#3).itm(6)} -attr vt d
load net {slc(bx(0).sva#3).itm(7)} -attr vt d
load net {slc(bx(0).sva#3).itm(8)} -attr vt d
load net {slc(bx(0).sva#3).itm(9)} -attr vt d
load net {slc(bx(0).sva#3).itm(10)} -attr vt d
load net {slc(bx(0).sva#3).itm(11)} -attr vt d
load net {slc(bx(0).sva#3).itm(12)} -attr vt d
load net {slc(bx(0).sva#3).itm(13)} -attr vt d
load net {slc(bx(0).sva#3).itm(14)} -attr vt d
load netBundle {slc(bx(0).sva#3).itm} 15 {slc(bx(0).sva#3).itm(0)} {slc(bx(0).sva#3).itm(1)} {slc(bx(0).sva#3).itm(2)} {slc(bx(0).sva#3).itm(3)} {slc(bx(0).sva#3).itm(4)} {slc(bx(0).sva#3).itm(5)} {slc(bx(0).sva#3).itm(6)} {slc(bx(0).sva#3).itm(7)} {slc(bx(0).sva#3).itm(8)} {slc(bx(0).sva#3).itm(9)} {slc(bx(0).sva#3).itm(10)} {slc(bx(0).sva#3).itm(11)} {slc(bx(0).sva#3).itm(12)} {slc(bx(0).sva#3).itm(13)} {slc(bx(0).sva#3).itm(14)} -attr xrf 13402 -attr oid 201 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3).itm}
load net {SHIFT:mux1h#28.itm(0)} -attr vt d
load net {SHIFT:mux1h#28.itm(1)} -attr vt d
load net {SHIFT:mux1h#28.itm(2)} -attr vt d
load net {SHIFT:mux1h#28.itm(3)} -attr vt d
load net {SHIFT:mux1h#28.itm(4)} -attr vt d
load net {SHIFT:mux1h#28.itm(5)} -attr vt d
load net {SHIFT:mux1h#28.itm(6)} -attr vt d
load net {SHIFT:mux1h#28.itm(7)} -attr vt d
load net {SHIFT:mux1h#28.itm(8)} -attr vt d
load net {SHIFT:mux1h#28.itm(9)} -attr vt d
load net {SHIFT:mux1h#28.itm(10)} -attr vt d
load net {SHIFT:mux1h#28.itm(11)} -attr vt d
load net {SHIFT:mux1h#28.itm(12)} -attr vt d
load net {SHIFT:mux1h#28.itm(13)} -attr vt d
load net {SHIFT:mux1h#28.itm(14)} -attr vt d
load netBundle {SHIFT:mux1h#28.itm} 15 {SHIFT:mux1h#28.itm(0)} {SHIFT:mux1h#28.itm(1)} {SHIFT:mux1h#28.itm(2)} {SHIFT:mux1h#28.itm(3)} {SHIFT:mux1h#28.itm(4)} {SHIFT:mux1h#28.itm(5)} {SHIFT:mux1h#28.itm(6)} {SHIFT:mux1h#28.itm(7)} {SHIFT:mux1h#28.itm(8)} {SHIFT:mux1h#28.itm(9)} {SHIFT:mux1h#28.itm(10)} {SHIFT:mux1h#28.itm(11)} {SHIFT:mux1h#28.itm(12)} {SHIFT:mux1h#28.itm(13)} {SHIFT:mux1h#28.itm(14)} -attr xrf 13403 -attr oid 202 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {slc(gx(2).sva#1).itm(0)} -attr vt d
load net {slc(gx(2).sva#1).itm(1)} -attr vt d
load net {slc(gx(2).sva#1).itm(2)} -attr vt d
load net {slc(gx(2).sva#1).itm(3)} -attr vt d
load net {slc(gx(2).sva#1).itm(4)} -attr vt d
load net {slc(gx(2).sva#1).itm(5)} -attr vt d
load net {slc(gx(2).sva#1).itm(6)} -attr vt d
load net {slc(gx(2).sva#1).itm(7)} -attr vt d
load net {slc(gx(2).sva#1).itm(8)} -attr vt d
load net {slc(gx(2).sva#1).itm(9)} -attr vt d
load net {slc(gx(2).sva#1).itm(10)} -attr vt d
load net {slc(gx(2).sva#1).itm(11)} -attr vt d
load net {slc(gx(2).sva#1).itm(12)} -attr vt d
load net {slc(gx(2).sva#1).itm(13)} -attr vt d
load net {slc(gx(2).sva#1).itm(14)} -attr vt d
load netBundle {slc(gx(2).sva#1).itm} 15 {slc(gx(2).sva#1).itm(0)} {slc(gx(2).sva#1).itm(1)} {slc(gx(2).sva#1).itm(2)} {slc(gx(2).sva#1).itm(3)} {slc(gx(2).sva#1).itm(4)} {slc(gx(2).sva#1).itm(5)} {slc(gx(2).sva#1).itm(6)} {slc(gx(2).sva#1).itm(7)} {slc(gx(2).sva#1).itm(8)} {slc(gx(2).sva#1).itm(9)} {slc(gx(2).sva#1).itm(10)} {slc(gx(2).sva#1).itm(11)} {slc(gx(2).sva#1).itm(12)} {slc(gx(2).sva#1).itm(13)} {slc(gx(2).sva#1).itm(14)} -attr xrf 13404 -attr oid 203 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1).itm}
load net {ACC1:if#1:acc#26.itm(0)} -attr vt d
load net {ACC1:if#1:acc#26.itm(1)} -attr vt d
load net {ACC1:if#1:acc#26.itm(2)} -attr vt d
load net {ACC1:if#1:acc#26.itm(3)} -attr vt d
load net {ACC1:if#1:acc#26.itm(4)} -attr vt d
load net {ACC1:if#1:acc#26.itm(5)} -attr vt d
load net {ACC1:if#1:acc#26.itm(6)} -attr vt d
load net {ACC1:if#1:acc#26.itm(7)} -attr vt d
load net {ACC1:if#1:acc#26.itm(8)} -attr vt d
load net {ACC1:if#1:acc#26.itm(9)} -attr vt d
load net {ACC1:if#1:acc#26.itm(10)} -attr vt d
load net {ACC1:if#1:acc#26.itm(11)} -attr vt d
load net {ACC1:if#1:acc#26.itm(12)} -attr vt d
load net {ACC1:if#1:acc#26.itm(13)} -attr vt d
load net {ACC1:if#1:acc#26.itm(14)} -attr vt d
load netBundle {ACC1:if#1:acc#26.itm} 15 {ACC1:if#1:acc#26.itm(0)} {ACC1:if#1:acc#26.itm(1)} {ACC1:if#1:acc#26.itm(2)} {ACC1:if#1:acc#26.itm(3)} {ACC1:if#1:acc#26.itm(4)} {ACC1:if#1:acc#26.itm(5)} {ACC1:if#1:acc#26.itm(6)} {ACC1:if#1:acc#26.itm(7)} {ACC1:if#1:acc#26.itm(8)} {ACC1:if#1:acc#26.itm(9)} {ACC1:if#1:acc#26.itm(10)} {ACC1:if#1:acc#26.itm(11)} {ACC1:if#1:acc#26.itm(12)} {ACC1:if#1:acc#26.itm(13)} {ACC1:if#1:acc#26.itm(14)} -attr xrf 13405 -attr oid 204 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {slc(regs.regs(1).sva.sg2)#1.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#1.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#1.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#1.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#1.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#1.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#1.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#1.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#1.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva.sg2)#1.itm} 10 {slc(regs.regs(1).sva.sg2)#1.itm(0)} {slc(regs.regs(1).sva.sg2)#1.itm(1)} {slc(regs.regs(1).sva.sg2)#1.itm(2)} {slc(regs.regs(1).sva.sg2)#1.itm(3)} {slc(regs.regs(1).sva.sg2)#1.itm(4)} {slc(regs.regs(1).sva.sg2)#1.itm(5)} {slc(regs.regs(1).sva.sg2)#1.itm(6)} {slc(regs.regs(1).sva.sg2)#1.itm(7)} {slc(regs.regs(1).sva.sg2)#1.itm(8)} {slc(regs.regs(1).sva.sg2)#1.itm(9)} -attr xrf 13406 -attr oid 205 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#1.itm}
load net {slc(gx(2).sva#3).itm(0)} -attr vt d
load net {slc(gx(2).sva#3).itm(1)} -attr vt d
load net {slc(gx(2).sva#3).itm(2)} -attr vt d
load net {slc(gx(2).sva#3).itm(3)} -attr vt d
load net {slc(gx(2).sva#3).itm(4)} -attr vt d
load net {slc(gx(2).sva#3).itm(5)} -attr vt d
load net {slc(gx(2).sva#3).itm(6)} -attr vt d
load net {slc(gx(2).sva#3).itm(7)} -attr vt d
load net {slc(gx(2).sva#3).itm(8)} -attr vt d
load net {slc(gx(2).sva#3).itm(9)} -attr vt d
load net {slc(gx(2).sva#3).itm(10)} -attr vt d
load net {slc(gx(2).sva#3).itm(11)} -attr vt d
load net {slc(gx(2).sva#3).itm(12)} -attr vt d
load net {slc(gx(2).sva#3).itm(13)} -attr vt d
load net {slc(gx(2).sva#3).itm(14)} -attr vt d
load netBundle {slc(gx(2).sva#3).itm} 15 {slc(gx(2).sva#3).itm(0)} {slc(gx(2).sva#3).itm(1)} {slc(gx(2).sva#3).itm(2)} {slc(gx(2).sva#3).itm(3)} {slc(gx(2).sva#3).itm(4)} {slc(gx(2).sva#3).itm(5)} {slc(gx(2).sva#3).itm(6)} {slc(gx(2).sva#3).itm(7)} {slc(gx(2).sva#3).itm(8)} {slc(gx(2).sva#3).itm(9)} {slc(gx(2).sva#3).itm(10)} {slc(gx(2).sva#3).itm(11)} {slc(gx(2).sva#3).itm(12)} {slc(gx(2).sva#3).itm(13)} {slc(gx(2).sva#3).itm(14)} -attr xrf 13407 -attr oid 206 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3).itm}
load net {SHIFT:mux1h#27.itm(0)} -attr vt d
load net {SHIFT:mux1h#27.itm(1)} -attr vt d
load net {SHIFT:mux1h#27.itm(2)} -attr vt d
load net {SHIFT:mux1h#27.itm(3)} -attr vt d
load net {SHIFT:mux1h#27.itm(4)} -attr vt d
load net {SHIFT:mux1h#27.itm(5)} -attr vt d
load net {SHIFT:mux1h#27.itm(6)} -attr vt d
load net {SHIFT:mux1h#27.itm(7)} -attr vt d
load net {SHIFT:mux1h#27.itm(8)} -attr vt d
load net {SHIFT:mux1h#27.itm(9)} -attr vt d
load net {SHIFT:mux1h#27.itm(10)} -attr vt d
load net {SHIFT:mux1h#27.itm(11)} -attr vt d
load net {SHIFT:mux1h#27.itm(12)} -attr vt d
load net {SHIFT:mux1h#27.itm(13)} -attr vt d
load net {SHIFT:mux1h#27.itm(14)} -attr vt d
load netBundle {SHIFT:mux1h#27.itm} 15 {SHIFT:mux1h#27.itm(0)} {SHIFT:mux1h#27.itm(1)} {SHIFT:mux1h#27.itm(2)} {SHIFT:mux1h#27.itm(3)} {SHIFT:mux1h#27.itm(4)} {SHIFT:mux1h#27.itm(5)} {SHIFT:mux1h#27.itm(6)} {SHIFT:mux1h#27.itm(7)} {SHIFT:mux1h#27.itm(8)} {SHIFT:mux1h#27.itm(9)} {SHIFT:mux1h#27.itm(10)} {SHIFT:mux1h#27.itm(11)} {SHIFT:mux1h#27.itm(12)} {SHIFT:mux1h#27.itm(13)} {SHIFT:mux1h#27.itm(14)} -attr xrf 13408 -attr oid 207 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {slc(gx(0).sva#1).itm(0)} -attr vt d
load net {slc(gx(0).sva#1).itm(1)} -attr vt d
load net {slc(gx(0).sva#1).itm(2)} -attr vt d
load net {slc(gx(0).sva#1).itm(3)} -attr vt d
load net {slc(gx(0).sva#1).itm(4)} -attr vt d
load net {slc(gx(0).sva#1).itm(5)} -attr vt d
load net {slc(gx(0).sva#1).itm(6)} -attr vt d
load net {slc(gx(0).sva#1).itm(7)} -attr vt d
load net {slc(gx(0).sva#1).itm(8)} -attr vt d
load net {slc(gx(0).sva#1).itm(9)} -attr vt d
load net {slc(gx(0).sva#1).itm(10)} -attr vt d
load net {slc(gx(0).sva#1).itm(11)} -attr vt d
load net {slc(gx(0).sva#1).itm(12)} -attr vt d
load net {slc(gx(0).sva#1).itm(13)} -attr vt d
load net {slc(gx(0).sva#1).itm(14)} -attr vt d
load netBundle {slc(gx(0).sva#1).itm} 15 {slc(gx(0).sva#1).itm(0)} {slc(gx(0).sva#1).itm(1)} {slc(gx(0).sva#1).itm(2)} {slc(gx(0).sva#1).itm(3)} {slc(gx(0).sva#1).itm(4)} {slc(gx(0).sva#1).itm(5)} {slc(gx(0).sva#1).itm(6)} {slc(gx(0).sva#1).itm(7)} {slc(gx(0).sva#1).itm(8)} {slc(gx(0).sva#1).itm(9)} {slc(gx(0).sva#1).itm(10)} {slc(gx(0).sva#1).itm(11)} {slc(gx(0).sva#1).itm(12)} {slc(gx(0).sva#1).itm(13)} {slc(gx(0).sva#1).itm(14)} -attr xrf 13409 -attr oid 208 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1).itm}
load net {ACC1:if#1:slc#1.itm(0)} -attr vt d
load net {ACC1:if#1:slc#1.itm(1)} -attr vt d
load net {ACC1:if#1:slc#1.itm(2)} -attr vt d
load net {ACC1:if#1:slc#1.itm(3)} -attr vt d
load net {ACC1:if#1:slc#1.itm(4)} -attr vt d
load net {ACC1:if#1:slc#1.itm(5)} -attr vt d
load net {ACC1:if#1:slc#1.itm(6)} -attr vt d
load net {ACC1:if#1:slc#1.itm(7)} -attr vt d
load net {ACC1:if#1:slc#1.itm(8)} -attr vt d
load net {ACC1:if#1:slc#1.itm(9)} -attr vt d
load net {ACC1:if#1:slc#1.itm(10)} -attr vt d
load net {ACC1:if#1:slc#1.itm(11)} -attr vt d
load net {ACC1:if#1:slc#1.itm(12)} -attr vt d
load net {ACC1:if#1:slc#1.itm(13)} -attr vt d
load net {ACC1:if#1:slc#1.itm(14)} -attr vt d
load netBundle {ACC1:if#1:slc#1.itm} 15 {ACC1:if#1:slc#1.itm(0)} {ACC1:if#1:slc#1.itm(1)} {ACC1:if#1:slc#1.itm(2)} {ACC1:if#1:slc#1.itm(3)} {ACC1:if#1:slc#1.itm(4)} {ACC1:if#1:slc#1.itm(5)} {ACC1:if#1:slc#1.itm(6)} {ACC1:if#1:slc#1.itm(7)} {ACC1:if#1:slc#1.itm(8)} {ACC1:if#1:slc#1.itm(9)} {ACC1:if#1:slc#1.itm(10)} {ACC1:if#1:slc#1.itm(11)} {ACC1:if#1:slc#1.itm(12)} {ACC1:if#1:slc#1.itm(13)} {ACC1:if#1:slc#1.itm(14)} -attr xrf 13410 -attr oid 209 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#1.itm}
load net {ACC1:if#1:acc.itm(0)} -attr vt d
load net {ACC1:if#1:acc.itm(1)} -attr vt d
load net {ACC1:if#1:acc.itm(2)} -attr vt d
load net {ACC1:if#1:acc.itm(3)} -attr vt d
load net {ACC1:if#1:acc.itm(4)} -attr vt d
load net {ACC1:if#1:acc.itm(5)} -attr vt d
load net {ACC1:if#1:acc.itm(6)} -attr vt d
load net {ACC1:if#1:acc.itm(7)} -attr vt d
load net {ACC1:if#1:acc.itm(8)} -attr vt d
load net {ACC1:if#1:acc.itm(9)} -attr vt d
load net {ACC1:if#1:acc.itm(10)} -attr vt d
load net {ACC1:if#1:acc.itm(11)} -attr vt d
load net {ACC1:if#1:acc.itm(12)} -attr vt d
load net {ACC1:if#1:acc.itm(13)} -attr vt d
load net {ACC1:if#1:acc.itm(14)} -attr vt d
load net {ACC1:if#1:acc.itm(15)} -attr vt d
load netBundle {ACC1:if#1:acc.itm} 16 {ACC1:if#1:acc.itm(0)} {ACC1:if#1:acc.itm(1)} {ACC1:if#1:acc.itm(2)} {ACC1:if#1:acc.itm(3)} {ACC1:if#1:acc.itm(4)} {ACC1:if#1:acc.itm(5)} {ACC1:if#1:acc.itm(6)} {ACC1:if#1:acc.itm(7)} {ACC1:if#1:acc.itm(8)} {ACC1:if#1:acc.itm(9)} {ACC1:if#1:acc.itm(10)} {ACC1:if#1:acc.itm(11)} {ACC1:if#1:acc.itm(12)} {ACC1:if#1:acc.itm(13)} {ACC1:if#1:acc.itm(14)} {ACC1:if#1:acc.itm(15)} -attr xrf 13411 -attr oid 210 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load net {conc#223.itm(0)} -attr vt d
load net {conc#223.itm(1)} -attr vt d
load net {conc#223.itm(2)} -attr vt d
load net {conc#223.itm(3)} -attr vt d
load net {conc#223.itm(4)} -attr vt d
load net {conc#223.itm(5)} -attr vt d
load net {conc#223.itm(6)} -attr vt d
load net {conc#223.itm(7)} -attr vt d
load net {conc#223.itm(8)} -attr vt d
load net {conc#223.itm(9)} -attr vt d
load net {conc#223.itm(10)} -attr vt d
load net {conc#223.itm(11)} -attr vt d
load netBundle {conc#223.itm} 12 {conc#223.itm(0)} {conc#223.itm(1)} {conc#223.itm(2)} {conc#223.itm(3)} {conc#223.itm(4)} {conc#223.itm(5)} {conc#223.itm(6)} {conc#223.itm(7)} {conc#223.itm(8)} {conc#223.itm(9)} {conc#223.itm(10)} {conc#223.itm(11)} -attr xrf 13412 -attr oid 211 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {regs.operator[]#37:not#1.itm(0)} -attr vt d
load net {regs.operator[]#37:not#1.itm(1)} -attr vt d
load net {regs.operator[]#37:not#1.itm(2)} -attr vt d
load net {regs.operator[]#37:not#1.itm(3)} -attr vt d
load net {regs.operator[]#37:not#1.itm(4)} -attr vt d
load net {regs.operator[]#37:not#1.itm(5)} -attr vt d
load net {regs.operator[]#37:not#1.itm(6)} -attr vt d
load net {regs.operator[]#37:not#1.itm(7)} -attr vt d
load net {regs.operator[]#37:not#1.itm(8)} -attr vt d
load net {regs.operator[]#37:not#1.itm(9)} -attr vt d
load netBundle {regs.operator[]#37:not#1.itm} 10 {regs.operator[]#37:not#1.itm(0)} {regs.operator[]#37:not#1.itm(1)} {regs.operator[]#37:not#1.itm(2)} {regs.operator[]#37:not#1.itm(3)} {regs.operator[]#37:not#1.itm(4)} {regs.operator[]#37:not#1.itm(5)} {regs.operator[]#37:not#1.itm(6)} {regs.operator[]#37:not#1.itm(7)} {regs.operator[]#37:not#1.itm(8)} {regs.operator[]#37:not#1.itm(9)} -attr xrf 13413 -attr oid 212 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#1.itm}
load net {slc(regs.regs(1).sva#2)#1.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva#2)#1.itm} 10 {slc(regs.regs(1).sva#2)#1.itm(0)} {slc(regs.regs(1).sva#2)#1.itm(1)} {slc(regs.regs(1).sva#2)#1.itm(2)} {slc(regs.regs(1).sva#2)#1.itm(3)} {slc(regs.regs(1).sva#2)#1.itm(4)} {slc(regs.regs(1).sva#2)#1.itm(5)} {slc(regs.regs(1).sva#2)#1.itm(6)} {slc(regs.regs(1).sva#2)#1.itm(7)} {slc(regs.regs(1).sva#2)#1.itm(8)} {slc(regs.regs(1).sva#2)#1.itm(9)} -attr xrf 13414 -attr oid 213 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {conc#224.itm(0)} -attr vt d
load net {conc#224.itm(1)} -attr vt d
load net {conc#224.itm(2)} -attr vt d
load net {conc#224.itm(3)} -attr vt d
load net {conc#224.itm(4)} -attr vt d
load net {conc#224.itm(5)} -attr vt d
load net {conc#224.itm(6)} -attr vt d
load net {conc#224.itm(7)} -attr vt d
load net {conc#224.itm(8)} -attr vt d
load net {conc#224.itm(9)} -attr vt d
load net {conc#224.itm(10)} -attr vt d
load net {conc#224.itm(11)} -attr vt d
load net {conc#224.itm(12)} -attr vt d
load net {conc#224.itm(13)} -attr vt d
load net {conc#224.itm(14)} -attr vt d
load net {conc#224.itm(15)} -attr vt d
load netBundle {conc#224.itm} 16 {conc#224.itm(0)} {conc#224.itm(1)} {conc#224.itm(2)} {conc#224.itm(3)} {conc#224.itm(4)} {conc#224.itm(5)} {conc#224.itm(6)} {conc#224.itm(7)} {conc#224.itm(8)} {conc#224.itm(9)} {conc#224.itm(10)} {conc#224.itm(11)} {conc#224.itm(12)} {conc#224.itm(13)} {conc#224.itm(14)} {conc#224.itm(15)} -attr xrf 13415 -attr oid 214 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {slc(gx(0).sva#3).itm(0)} -attr vt d
load net {slc(gx(0).sva#3).itm(1)} -attr vt d
load net {slc(gx(0).sva#3).itm(2)} -attr vt d
load net {slc(gx(0).sva#3).itm(3)} -attr vt d
load net {slc(gx(0).sva#3).itm(4)} -attr vt d
load net {slc(gx(0).sva#3).itm(5)} -attr vt d
load net {slc(gx(0).sva#3).itm(6)} -attr vt d
load net {slc(gx(0).sva#3).itm(7)} -attr vt d
load net {slc(gx(0).sva#3).itm(8)} -attr vt d
load net {slc(gx(0).sva#3).itm(9)} -attr vt d
load net {slc(gx(0).sva#3).itm(10)} -attr vt d
load net {slc(gx(0).sva#3).itm(11)} -attr vt d
load net {slc(gx(0).sva#3).itm(12)} -attr vt d
load net {slc(gx(0).sva#3).itm(13)} -attr vt d
load net {slc(gx(0).sva#3).itm(14)} -attr vt d
load netBundle {slc(gx(0).sva#3).itm} 15 {slc(gx(0).sva#3).itm(0)} {slc(gx(0).sva#3).itm(1)} {slc(gx(0).sva#3).itm(2)} {slc(gx(0).sva#3).itm(3)} {slc(gx(0).sva#3).itm(4)} {slc(gx(0).sva#3).itm(5)} {slc(gx(0).sva#3).itm(6)} {slc(gx(0).sva#3).itm(7)} {slc(gx(0).sva#3).itm(8)} {slc(gx(0).sva#3).itm(9)} {slc(gx(0).sva#3).itm(10)} {slc(gx(0).sva#3).itm(11)} {slc(gx(0).sva#3).itm(12)} {slc(gx(0).sva#3).itm(13)} {slc(gx(0).sva#3).itm(14)} -attr xrf 13416 -attr oid 215 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3).itm}
load net {SHIFT:mux1h#30.itm(0)} -attr vt d
load net {SHIFT:mux1h#30.itm(1)} -attr vt d
load net {SHIFT:mux1h#30.itm(2)} -attr vt d
load net {SHIFT:mux1h#30.itm(3)} -attr vt d
load net {SHIFT:mux1h#30.itm(4)} -attr vt d
load net {SHIFT:mux1h#30.itm(5)} -attr vt d
load net {SHIFT:mux1h#30.itm(6)} -attr vt d
load net {SHIFT:mux1h#30.itm(7)} -attr vt d
load net {SHIFT:mux1h#30.itm(8)} -attr vt d
load net {SHIFT:mux1h#30.itm(9)} -attr vt d
load net {SHIFT:mux1h#30.itm(10)} -attr vt d
load net {SHIFT:mux1h#30.itm(11)} -attr vt d
load net {SHIFT:mux1h#30.itm(12)} -attr vt d
load net {SHIFT:mux1h#30.itm(13)} -attr vt d
load net {SHIFT:mux1h#30.itm(14)} -attr vt d
load netBundle {SHIFT:mux1h#30.itm} 15 {SHIFT:mux1h#30.itm(0)} {SHIFT:mux1h#30.itm(1)} {SHIFT:mux1h#30.itm(2)} {SHIFT:mux1h#30.itm(3)} {SHIFT:mux1h#30.itm(4)} {SHIFT:mux1h#30.itm(5)} {SHIFT:mux1h#30.itm(6)} {SHIFT:mux1h#30.itm(7)} {SHIFT:mux1h#30.itm(8)} {SHIFT:mux1h#30.itm(9)} {SHIFT:mux1h#30.itm(10)} {SHIFT:mux1h#30.itm(11)} {SHIFT:mux1h#30.itm(12)} {SHIFT:mux1h#30.itm(13)} {SHIFT:mux1h#30.itm(14)} -attr xrf 13417 -attr oid 216 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {slc(rx(2).sva#1).itm(0)} -attr vt d
load net {slc(rx(2).sva#1).itm(1)} -attr vt d
load net {slc(rx(2).sva#1).itm(2)} -attr vt d
load net {slc(rx(2).sva#1).itm(3)} -attr vt d
load net {slc(rx(2).sva#1).itm(4)} -attr vt d
load net {slc(rx(2).sva#1).itm(5)} -attr vt d
load net {slc(rx(2).sva#1).itm(6)} -attr vt d
load net {slc(rx(2).sva#1).itm(7)} -attr vt d
load net {slc(rx(2).sva#1).itm(8)} -attr vt d
load net {slc(rx(2).sva#1).itm(9)} -attr vt d
load net {slc(rx(2).sva#1).itm(10)} -attr vt d
load net {slc(rx(2).sva#1).itm(11)} -attr vt d
load net {slc(rx(2).sva#1).itm(12)} -attr vt d
load net {slc(rx(2).sva#1).itm(13)} -attr vt d
load net {slc(rx(2).sva#1).itm(14)} -attr vt d
load netBundle {slc(rx(2).sva#1).itm} 15 {slc(rx(2).sva#1).itm(0)} {slc(rx(2).sva#1).itm(1)} {slc(rx(2).sva#1).itm(2)} {slc(rx(2).sva#1).itm(3)} {slc(rx(2).sva#1).itm(4)} {slc(rx(2).sva#1).itm(5)} {slc(rx(2).sva#1).itm(6)} {slc(rx(2).sva#1).itm(7)} {slc(rx(2).sva#1).itm(8)} {slc(rx(2).sva#1).itm(9)} {slc(rx(2).sva#1).itm(10)} {slc(rx(2).sva#1).itm(11)} {slc(rx(2).sva#1).itm(12)} {slc(rx(2).sva#1).itm(13)} {slc(rx(2).sva#1).itm(14)} -attr xrf 13418 -attr oid 217 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1).itm}
load net {ACC1:if#1:acc#25.itm(0)} -attr vt d
load net {ACC1:if#1:acc#25.itm(1)} -attr vt d
load net {ACC1:if#1:acc#25.itm(2)} -attr vt d
load net {ACC1:if#1:acc#25.itm(3)} -attr vt d
load net {ACC1:if#1:acc#25.itm(4)} -attr vt d
load net {ACC1:if#1:acc#25.itm(5)} -attr vt d
load net {ACC1:if#1:acc#25.itm(6)} -attr vt d
load net {ACC1:if#1:acc#25.itm(7)} -attr vt d
load net {ACC1:if#1:acc#25.itm(8)} -attr vt d
load net {ACC1:if#1:acc#25.itm(9)} -attr vt d
load net {ACC1:if#1:acc#25.itm(10)} -attr vt d
load net {ACC1:if#1:acc#25.itm(11)} -attr vt d
load net {ACC1:if#1:acc#25.itm(12)} -attr vt d
load net {ACC1:if#1:acc#25.itm(13)} -attr vt d
load net {ACC1:if#1:acc#25.itm(14)} -attr vt d
load netBundle {ACC1:if#1:acc#25.itm} 15 {ACC1:if#1:acc#25.itm(0)} {ACC1:if#1:acc#25.itm(1)} {ACC1:if#1:acc#25.itm(2)} {ACC1:if#1:acc#25.itm(3)} {ACC1:if#1:acc#25.itm(4)} {ACC1:if#1:acc#25.itm(5)} {ACC1:if#1:acc#25.itm(6)} {ACC1:if#1:acc#25.itm(7)} {ACC1:if#1:acc#25.itm(8)} {ACC1:if#1:acc#25.itm(9)} {ACC1:if#1:acc#25.itm(10)} {ACC1:if#1:acc#25.itm(11)} {ACC1:if#1:acc#25.itm(12)} {ACC1:if#1:acc#25.itm(13)} {ACC1:if#1:acc#25.itm(14)} -attr xrf 13419 -attr oid 218 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {slc(regs.regs(1).sva.sg2)#2.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#2.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#2.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#2.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#2.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#2.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#2.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#2.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#2.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva.sg2)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva.sg2)#2.itm} 10 {slc(regs.regs(1).sva.sg2)#2.itm(0)} {slc(regs.regs(1).sva.sg2)#2.itm(1)} {slc(regs.regs(1).sva.sg2)#2.itm(2)} {slc(regs.regs(1).sva.sg2)#2.itm(3)} {slc(regs.regs(1).sva.sg2)#2.itm(4)} {slc(regs.regs(1).sva.sg2)#2.itm(5)} {slc(regs.regs(1).sva.sg2)#2.itm(6)} {slc(regs.regs(1).sva.sg2)#2.itm(7)} {slc(regs.regs(1).sva.sg2)#2.itm(8)} {slc(regs.regs(1).sva.sg2)#2.itm(9)} -attr xrf 13420 -attr oid 219 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#2.itm}
load net {slc(rx(2).sva#3).itm(0)} -attr vt d
load net {slc(rx(2).sva#3).itm(1)} -attr vt d
load net {slc(rx(2).sva#3).itm(2)} -attr vt d
load net {slc(rx(2).sva#3).itm(3)} -attr vt d
load net {slc(rx(2).sva#3).itm(4)} -attr vt d
load net {slc(rx(2).sva#3).itm(5)} -attr vt d
load net {slc(rx(2).sva#3).itm(6)} -attr vt d
load net {slc(rx(2).sva#3).itm(7)} -attr vt d
load net {slc(rx(2).sva#3).itm(8)} -attr vt d
load net {slc(rx(2).sva#3).itm(9)} -attr vt d
load net {slc(rx(2).sva#3).itm(10)} -attr vt d
load net {slc(rx(2).sva#3).itm(11)} -attr vt d
load net {slc(rx(2).sva#3).itm(12)} -attr vt d
load net {slc(rx(2).sva#3).itm(13)} -attr vt d
load net {slc(rx(2).sva#3).itm(14)} -attr vt d
load netBundle {slc(rx(2).sva#3).itm} 15 {slc(rx(2).sva#3).itm(0)} {slc(rx(2).sva#3).itm(1)} {slc(rx(2).sva#3).itm(2)} {slc(rx(2).sva#3).itm(3)} {slc(rx(2).sva#3).itm(4)} {slc(rx(2).sva#3).itm(5)} {slc(rx(2).sva#3).itm(6)} {slc(rx(2).sva#3).itm(7)} {slc(rx(2).sva#3).itm(8)} {slc(rx(2).sva#3).itm(9)} {slc(rx(2).sva#3).itm(10)} {slc(rx(2).sva#3).itm(11)} {slc(rx(2).sva#3).itm(12)} {slc(rx(2).sva#3).itm(13)} {slc(rx(2).sva#3).itm(14)} -attr xrf 13421 -attr oid 220 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3).itm}
load net {SHIFT:mux1h#29.itm(0)} -attr vt d
load net {SHIFT:mux1h#29.itm(1)} -attr vt d
load net {SHIFT:mux1h#29.itm(2)} -attr vt d
load net {SHIFT:mux1h#29.itm(3)} -attr vt d
load net {SHIFT:mux1h#29.itm(4)} -attr vt d
load net {SHIFT:mux1h#29.itm(5)} -attr vt d
load net {SHIFT:mux1h#29.itm(6)} -attr vt d
load net {SHIFT:mux1h#29.itm(7)} -attr vt d
load net {SHIFT:mux1h#29.itm(8)} -attr vt d
load net {SHIFT:mux1h#29.itm(9)} -attr vt d
load net {SHIFT:mux1h#29.itm(10)} -attr vt d
load net {SHIFT:mux1h#29.itm(11)} -attr vt d
load net {SHIFT:mux1h#29.itm(12)} -attr vt d
load net {SHIFT:mux1h#29.itm(13)} -attr vt d
load net {SHIFT:mux1h#29.itm(14)} -attr vt d
load netBundle {SHIFT:mux1h#29.itm} 15 {SHIFT:mux1h#29.itm(0)} {SHIFT:mux1h#29.itm(1)} {SHIFT:mux1h#29.itm(2)} {SHIFT:mux1h#29.itm(3)} {SHIFT:mux1h#29.itm(4)} {SHIFT:mux1h#29.itm(5)} {SHIFT:mux1h#29.itm(6)} {SHIFT:mux1h#29.itm(7)} {SHIFT:mux1h#29.itm(8)} {SHIFT:mux1h#29.itm(9)} {SHIFT:mux1h#29.itm(10)} {SHIFT:mux1h#29.itm(11)} {SHIFT:mux1h#29.itm(12)} {SHIFT:mux1h#29.itm(13)} {SHIFT:mux1h#29.itm(14)} -attr xrf 13422 -attr oid 221 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {slc(rx(0).sva#1).itm(0)} -attr vt d
load net {slc(rx(0).sva#1).itm(1)} -attr vt d
load net {slc(rx(0).sva#1).itm(2)} -attr vt d
load net {slc(rx(0).sva#1).itm(3)} -attr vt d
load net {slc(rx(0).sva#1).itm(4)} -attr vt d
load net {slc(rx(0).sva#1).itm(5)} -attr vt d
load net {slc(rx(0).sva#1).itm(6)} -attr vt d
load net {slc(rx(0).sva#1).itm(7)} -attr vt d
load net {slc(rx(0).sva#1).itm(8)} -attr vt d
load net {slc(rx(0).sva#1).itm(9)} -attr vt d
load net {slc(rx(0).sva#1).itm(10)} -attr vt d
load net {slc(rx(0).sva#1).itm(11)} -attr vt d
load net {slc(rx(0).sva#1).itm(12)} -attr vt d
load net {slc(rx(0).sva#1).itm(13)} -attr vt d
load net {slc(rx(0).sva#1).itm(14)} -attr vt d
load netBundle {slc(rx(0).sva#1).itm} 15 {slc(rx(0).sva#1).itm(0)} {slc(rx(0).sva#1).itm(1)} {slc(rx(0).sva#1).itm(2)} {slc(rx(0).sva#1).itm(3)} {slc(rx(0).sva#1).itm(4)} {slc(rx(0).sva#1).itm(5)} {slc(rx(0).sva#1).itm(6)} {slc(rx(0).sva#1).itm(7)} {slc(rx(0).sva#1).itm(8)} {slc(rx(0).sva#1).itm(9)} {slc(rx(0).sva#1).itm(10)} {slc(rx(0).sva#1).itm(11)} {slc(rx(0).sva#1).itm(12)} {slc(rx(0).sva#1).itm(13)} {slc(rx(0).sva#1).itm(14)} -attr xrf 13423 -attr oid 222 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1).itm}
load net {ACC1:if#1:slc.itm(0)} -attr vt d
load net {ACC1:if#1:slc.itm(1)} -attr vt d
load net {ACC1:if#1:slc.itm(2)} -attr vt d
load net {ACC1:if#1:slc.itm(3)} -attr vt d
load net {ACC1:if#1:slc.itm(4)} -attr vt d
load net {ACC1:if#1:slc.itm(5)} -attr vt d
load net {ACC1:if#1:slc.itm(6)} -attr vt d
load net {ACC1:if#1:slc.itm(7)} -attr vt d
load net {ACC1:if#1:slc.itm(8)} -attr vt d
load net {ACC1:if#1:slc.itm(9)} -attr vt d
load net {ACC1:if#1:slc.itm(10)} -attr vt d
load net {ACC1:if#1:slc.itm(11)} -attr vt d
load net {ACC1:if#1:slc.itm(12)} -attr vt d
load net {ACC1:if#1:slc.itm(13)} -attr vt d
load net {ACC1:if#1:slc.itm(14)} -attr vt d
load netBundle {ACC1:if#1:slc.itm} 15 {ACC1:if#1:slc.itm(0)} {ACC1:if#1:slc.itm(1)} {ACC1:if#1:slc.itm(2)} {ACC1:if#1:slc.itm(3)} {ACC1:if#1:slc.itm(4)} {ACC1:if#1:slc.itm(5)} {ACC1:if#1:slc.itm(6)} {ACC1:if#1:slc.itm(7)} {ACC1:if#1:slc.itm(8)} {ACC1:if#1:slc.itm(9)} {ACC1:if#1:slc.itm(10)} {ACC1:if#1:slc.itm(11)} {ACC1:if#1:slc.itm(12)} {ACC1:if#1:slc.itm(13)} {ACC1:if#1:slc.itm(14)} -attr xrf 13424 -attr oid 223 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc.itm}
load net {ACC1:if#1:acc#28.itm(0)} -attr vt d
load net {ACC1:if#1:acc#28.itm(1)} -attr vt d
load net {ACC1:if#1:acc#28.itm(2)} -attr vt d
load net {ACC1:if#1:acc#28.itm(3)} -attr vt d
load net {ACC1:if#1:acc#28.itm(4)} -attr vt d
load net {ACC1:if#1:acc#28.itm(5)} -attr vt d
load net {ACC1:if#1:acc#28.itm(6)} -attr vt d
load net {ACC1:if#1:acc#28.itm(7)} -attr vt d
load net {ACC1:if#1:acc#28.itm(8)} -attr vt d
load net {ACC1:if#1:acc#28.itm(9)} -attr vt d
load net {ACC1:if#1:acc#28.itm(10)} -attr vt d
load net {ACC1:if#1:acc#28.itm(11)} -attr vt d
load net {ACC1:if#1:acc#28.itm(12)} -attr vt d
load net {ACC1:if#1:acc#28.itm(13)} -attr vt d
load net {ACC1:if#1:acc#28.itm(14)} -attr vt d
load net {ACC1:if#1:acc#28.itm(15)} -attr vt d
load netBundle {ACC1:if#1:acc#28.itm} 16 {ACC1:if#1:acc#28.itm(0)} {ACC1:if#1:acc#28.itm(1)} {ACC1:if#1:acc#28.itm(2)} {ACC1:if#1:acc#28.itm(3)} {ACC1:if#1:acc#28.itm(4)} {ACC1:if#1:acc#28.itm(5)} {ACC1:if#1:acc#28.itm(6)} {ACC1:if#1:acc#28.itm(7)} {ACC1:if#1:acc#28.itm(8)} {ACC1:if#1:acc#28.itm(9)} {ACC1:if#1:acc#28.itm(10)} {ACC1:if#1:acc#28.itm(11)} {ACC1:if#1:acc#28.itm(12)} {ACC1:if#1:acc#28.itm(13)} {ACC1:if#1:acc#28.itm(14)} {ACC1:if#1:acc#28.itm(15)} -attr xrf 13425 -attr oid 224 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load net {conc#225.itm(0)} -attr vt d
load net {conc#225.itm(1)} -attr vt d
load net {conc#225.itm(2)} -attr vt d
load net {conc#225.itm(3)} -attr vt d
load net {conc#225.itm(4)} -attr vt d
load net {conc#225.itm(5)} -attr vt d
load net {conc#225.itm(6)} -attr vt d
load net {conc#225.itm(7)} -attr vt d
load net {conc#225.itm(8)} -attr vt d
load net {conc#225.itm(9)} -attr vt d
load net {conc#225.itm(10)} -attr vt d
load net {conc#225.itm(11)} -attr vt d
load netBundle {conc#225.itm} 12 {conc#225.itm(0)} {conc#225.itm(1)} {conc#225.itm(2)} {conc#225.itm(3)} {conc#225.itm(4)} {conc#225.itm(5)} {conc#225.itm(6)} {conc#225.itm(7)} {conc#225.itm(8)} {conc#225.itm(9)} {conc#225.itm(10)} {conc#225.itm(11)} -attr xrf 13426 -attr oid 225 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {regs.operator[]#36:not#1.itm(0)} -attr vt d
load net {regs.operator[]#36:not#1.itm(1)} -attr vt d
load net {regs.operator[]#36:not#1.itm(2)} -attr vt d
load net {regs.operator[]#36:not#1.itm(3)} -attr vt d
load net {regs.operator[]#36:not#1.itm(4)} -attr vt d
load net {regs.operator[]#36:not#1.itm(5)} -attr vt d
load net {regs.operator[]#36:not#1.itm(6)} -attr vt d
load net {regs.operator[]#36:not#1.itm(7)} -attr vt d
load net {regs.operator[]#36:not#1.itm(8)} -attr vt d
load net {regs.operator[]#36:not#1.itm(9)} -attr vt d
load netBundle {regs.operator[]#36:not#1.itm} 10 {regs.operator[]#36:not#1.itm(0)} {regs.operator[]#36:not#1.itm(1)} {regs.operator[]#36:not#1.itm(2)} {regs.operator[]#36:not#1.itm(3)} {regs.operator[]#36:not#1.itm(4)} {regs.operator[]#36:not#1.itm(5)} {regs.operator[]#36:not#1.itm(6)} {regs.operator[]#36:not#1.itm(7)} {regs.operator[]#36:not#1.itm(8)} {regs.operator[]#36:not#1.itm(9)} -attr xrf 13427 -attr oid 226 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#1.itm}
load net {slc(regs.regs(1).sva#2)#2.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva#2)#2.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva#2)#2.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva#2)#2.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva#2)#2.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva#2)#2.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva#2)#2.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva#2)#2.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva#2)#2.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva#2)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva#2)#2.itm} 10 {slc(regs.regs(1).sva#2)#2.itm(0)} {slc(regs.regs(1).sva#2)#2.itm(1)} {slc(regs.regs(1).sva#2)#2.itm(2)} {slc(regs.regs(1).sva#2)#2.itm(3)} {slc(regs.regs(1).sva#2)#2.itm(4)} {slc(regs.regs(1).sva#2)#2.itm(5)} {slc(regs.regs(1).sva#2)#2.itm(6)} {slc(regs.regs(1).sva#2)#2.itm(7)} {slc(regs.regs(1).sva#2)#2.itm(8)} {slc(regs.regs(1).sva#2)#2.itm(9)} -attr xrf 13428 -attr oid 227 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#2.itm}
load net {conc#226.itm(0)} -attr vt d
load net {conc#226.itm(1)} -attr vt d
load net {conc#226.itm(2)} -attr vt d
load net {conc#226.itm(3)} -attr vt d
load net {conc#226.itm(4)} -attr vt d
load net {conc#226.itm(5)} -attr vt d
load net {conc#226.itm(6)} -attr vt d
load net {conc#226.itm(7)} -attr vt d
load net {conc#226.itm(8)} -attr vt d
load net {conc#226.itm(9)} -attr vt d
load net {conc#226.itm(10)} -attr vt d
load net {conc#226.itm(11)} -attr vt d
load net {conc#226.itm(12)} -attr vt d
load net {conc#226.itm(13)} -attr vt d
load net {conc#226.itm(14)} -attr vt d
load net {conc#226.itm(15)} -attr vt d
load netBundle {conc#226.itm} 16 {conc#226.itm(0)} {conc#226.itm(1)} {conc#226.itm(2)} {conc#226.itm(3)} {conc#226.itm(4)} {conc#226.itm(5)} {conc#226.itm(6)} {conc#226.itm(7)} {conc#226.itm(8)} {conc#226.itm(9)} {conc#226.itm(10)} {conc#226.itm(11)} {conc#226.itm(12)} {conc#226.itm(13)} {conc#226.itm(14)} {conc#226.itm(15)} -attr xrf 13429 -attr oid 228 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {slc(rx(0).sva#3).itm(0)} -attr vt d
load net {slc(rx(0).sva#3).itm(1)} -attr vt d
load net {slc(rx(0).sva#3).itm(2)} -attr vt d
load net {slc(rx(0).sva#3).itm(3)} -attr vt d
load net {slc(rx(0).sva#3).itm(4)} -attr vt d
load net {slc(rx(0).sva#3).itm(5)} -attr vt d
load net {slc(rx(0).sva#3).itm(6)} -attr vt d
load net {slc(rx(0).sva#3).itm(7)} -attr vt d
load net {slc(rx(0).sva#3).itm(8)} -attr vt d
load net {slc(rx(0).sva#3).itm(9)} -attr vt d
load net {slc(rx(0).sva#3).itm(10)} -attr vt d
load net {slc(rx(0).sva#3).itm(11)} -attr vt d
load net {slc(rx(0).sva#3).itm(12)} -attr vt d
load net {slc(rx(0).sva#3).itm(13)} -attr vt d
load net {slc(rx(0).sva#3).itm(14)} -attr vt d
load netBundle {slc(rx(0).sva#3).itm} 15 {slc(rx(0).sva#3).itm(0)} {slc(rx(0).sva#3).itm(1)} {slc(rx(0).sva#3).itm(2)} {slc(rx(0).sva#3).itm(3)} {slc(rx(0).sva#3).itm(4)} {slc(rx(0).sva#3).itm(5)} {slc(rx(0).sva#3).itm(6)} {slc(rx(0).sva#3).itm(7)} {slc(rx(0).sva#3).itm(8)} {slc(rx(0).sva#3).itm(9)} {slc(rx(0).sva#3).itm(10)} {slc(rx(0).sva#3).itm(11)} {slc(rx(0).sva#3).itm(12)} {slc(rx(0).sva#3).itm(13)} {slc(rx(0).sva#3).itm(14)} -attr xrf 13430 -attr oid 229 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3).itm}
load net {FRAME:avg:acc#24.itm(0)} -attr vt d
load net {FRAME:avg:acc#24.itm(1)} -attr vt d
load net {FRAME:avg:acc#24.itm(2)} -attr vt d
load net {FRAME:avg:acc#24.itm(3)} -attr vt d
load net {FRAME:avg:acc#24.itm(4)} -attr vt d
load net {FRAME:avg:acc#24.itm(5)} -attr vt d
load net {FRAME:avg:acc#24.itm(6)} -attr vt d
load net {FRAME:avg:acc#24.itm(7)} -attr vt d
load net {FRAME:avg:acc#24.itm(8)} -attr vt d
load net {FRAME:avg:acc#24.itm(9)} -attr vt d
load net {FRAME:avg:acc#24.itm(10)} -attr vt d
load net {FRAME:avg:acc#24.itm(11)} -attr vt d
load net {FRAME:avg:acc#24.itm(12)} -attr vt d
load net {FRAME:avg:acc#24.itm(13)} -attr vt d
load net {FRAME:avg:acc#24.itm(14)} -attr vt d
load netBundle {FRAME:avg:acc#24.itm} 15 {FRAME:avg:acc#24.itm(0)} {FRAME:avg:acc#24.itm(1)} {FRAME:avg:acc#24.itm(2)} {FRAME:avg:acc#24.itm(3)} {FRAME:avg:acc#24.itm(4)} {FRAME:avg:acc#24.itm(5)} {FRAME:avg:acc#24.itm(6)} {FRAME:avg:acc#24.itm(7)} {FRAME:avg:acc#24.itm(8)} {FRAME:avg:acc#24.itm(9)} {FRAME:avg:acc#24.itm(10)} {FRAME:avg:acc#24.itm(11)} {FRAME:avg:acc#24.itm(12)} {FRAME:avg:acc#24.itm(13)} {FRAME:avg:acc#24.itm(14)} -attr xrf 13431 -attr oid 230 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:conc.itm(0)} -attr vt d
load net {FRAME:avg:conc.itm(1)} -attr vt d
load net {FRAME:avg:conc.itm(2)} -attr vt d
load net {FRAME:avg:conc.itm(3)} -attr vt d
load net {FRAME:avg:conc.itm(4)} -attr vt d
load net {FRAME:avg:conc.itm(5)} -attr vt d
load net {FRAME:avg:conc.itm(6)} -attr vt d
load net {FRAME:avg:conc.itm(7)} -attr vt d
load net {FRAME:avg:conc.itm(8)} -attr vt d
load net {FRAME:avg:conc.itm(9)} -attr vt d
load net {FRAME:avg:conc.itm(10)} -attr vt d
load net {FRAME:avg:conc.itm(11)} -attr vt d
load net {FRAME:avg:conc.itm(12)} -attr vt d
load netBundle {FRAME:avg:conc.itm} 13 {FRAME:avg:conc.itm(0)} {FRAME:avg:conc.itm(1)} {FRAME:avg:conc.itm(2)} {FRAME:avg:conc.itm(3)} {FRAME:avg:conc.itm(4)} {FRAME:avg:conc.itm(5)} {FRAME:avg:conc.itm(6)} {FRAME:avg:conc.itm(7)} {FRAME:avg:conc.itm(8)} {FRAME:avg:conc.itm(9)} {FRAME:avg:conc.itm(10)} {FRAME:avg:conc.itm(11)} {FRAME:avg:conc.itm(12)} -attr xrf 13432 -attr oid 231 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(0)} -attr vt d
load net {acc#3.itm(1)} -attr vt d
load net {acc#3.itm(2)} -attr vt d
load net {acc#3.itm(3)} -attr vt d
load net {acc#3.itm(4)} -attr vt d
load net {acc#3.itm(5)} -attr vt d
load net {acc#3.itm(6)} -attr vt d
load net {acc#3.itm(7)} -attr vt d
load net {acc#3.itm(8)} -attr vt d
load net {acc#3.itm(9)} -attr vt d
load net {acc#3.itm(10)} -attr vt d
load net {acc#3.itm(11)} -attr vt d
load netBundle {acc#3.itm} 12 {acc#3.itm(0)} {acc#3.itm(1)} {acc#3.itm(2)} {acc#3.itm(3)} {acc#3.itm(4)} {acc#3.itm(5)} {acc#3.itm(6)} {acc#3.itm(7)} {acc#3.itm(8)} {acc#3.itm(9)} {acc#3.itm(10)} {acc#3.itm(11)} -attr xrf 13433 -attr oid 232 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {mul.itm(0)} -attr vt d
load net {mul.itm(1)} -attr vt d
load net {mul.itm(2)} -attr vt d
load net {mul.itm(3)} -attr vt d
load net {mul.itm(4)} -attr vt d
load net {mul.itm(5)} -attr vt d
load net {mul.itm(6)} -attr vt d
load net {mul.itm(7)} -attr vt d
load net {mul.itm(8)} -attr vt d
load net {mul.itm(9)} -attr vt d
load net {mul.itm(10)} -attr vt d
load net {mul.itm(11)} -attr vt d
load netBundle {mul.itm} 12 {mul.itm(0)} {mul.itm(1)} {mul.itm(2)} {mul.itm(3)} {mul.itm(4)} {mul.itm(5)} {mul.itm(6)} {mul.itm(7)} {mul.itm(8)} {mul.itm(9)} {mul.itm(10)} {mul.itm(11)} -attr xrf 13434 -attr oid 233 -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {acc#4.itm(0)} -attr vt d
load net {acc#4.itm(1)} -attr vt d
load netBundle {acc#4.itm} 2 {acc#4.itm(0)} {acc#4.itm(1)} -attr xrf 13435 -attr oid 234 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.itm}
load net {conc#112.itm(0)} -attr vt d
load net {conc#112.itm(1)} -attr vt d
load net {conc#112.itm(2)} -attr vt d
load net {conc#112.itm(3)} -attr vt d
load net {conc#112.itm(4)} -attr vt d
load net {conc#112.itm(5)} -attr vt d
load net {conc#112.itm(6)} -attr vt d
load net {conc#112.itm(7)} -attr vt d
load net {conc#112.itm(8)} -attr vt d
load netBundle {conc#112.itm} 9 {conc#112.itm(0)} {conc#112.itm(1)} {conc#112.itm(2)} {conc#112.itm(3)} {conc#112.itm(4)} {conc#112.itm(5)} {conc#112.itm(6)} {conc#112.itm(7)} {conc#112.itm(8)} -attr xrf 13436 -attr oid 235 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#112.itm}
load net {FRAME:avg:slc#23.itm(0)} -attr vt d
load net {FRAME:avg:slc#23.itm(1)} -attr vt d
load net {FRAME:avg:slc#23.itm(2)} -attr vt d
load net {FRAME:avg:slc#23.itm(3)} -attr vt d
load net {FRAME:avg:slc#23.itm(4)} -attr vt d
load net {FRAME:avg:slc#23.itm(5)} -attr vt d
load net {FRAME:avg:slc#23.itm(6)} -attr vt d
load net {FRAME:avg:slc#23.itm(7)} -attr vt d
load netBundle {FRAME:avg:slc#23.itm} 8 {FRAME:avg:slc#23.itm(0)} {FRAME:avg:slc#23.itm(1)} {FRAME:avg:slc#23.itm(2)} {FRAME:avg:slc#23.itm(3)} {FRAME:avg:slc#23.itm(4)} {FRAME:avg:slc#23.itm(5)} {FRAME:avg:slc#23.itm(6)} {FRAME:avg:slc#23.itm(7)} -attr xrf 13437 -attr oid 236 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#23.itm}
load net {FRAME:avg:acc#30.itm(0)} -attr vt d
load net {FRAME:avg:acc#30.itm(1)} -attr vt d
load net {FRAME:avg:acc#30.itm(2)} -attr vt d
load net {FRAME:avg:acc#30.itm(3)} -attr vt d
load net {FRAME:avg:acc#30.itm(4)} -attr vt d
load net {FRAME:avg:acc#30.itm(5)} -attr vt d
load net {FRAME:avg:acc#30.itm(6)} -attr vt d
load net {FRAME:avg:acc#30.itm(7)} -attr vt d
load net {FRAME:avg:acc#30.itm(8)} -attr vt d
load netBundle {FRAME:avg:acc#30.itm} 9 {FRAME:avg:acc#30.itm(0)} {FRAME:avg:acc#30.itm(1)} {FRAME:avg:acc#30.itm(2)} {FRAME:avg:acc#30.itm(3)} {FRAME:avg:acc#30.itm(4)} {FRAME:avg:acc#30.itm(5)} {FRAME:avg:acc#30.itm(6)} {FRAME:avg:acc#30.itm(7)} {FRAME:avg:acc#30.itm(8)} -attr xrf 13438 -attr oid 237 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#30.itm}
load net {conc#227.itm(0)} -attr vt d
load net {conc#227.itm(1)} -attr vt d
load net {conc#227.itm(2)} -attr vt d
load net {conc#227.itm(3)} -attr vt d
load net {conc#227.itm(4)} -attr vt d
load net {conc#227.itm(5)} -attr vt d
load net {conc#227.itm(6)} -attr vt d
load net {conc#227.itm(7)} -attr vt d
load netBundle {conc#227.itm} 8 {conc#227.itm(0)} {conc#227.itm(1)} {conc#227.itm(2)} {conc#227.itm(3)} {conc#227.itm(4)} {conc#227.itm(5)} {conc#227.itm(6)} {conc#227.itm(7)} -attr xrf 13439 -attr oid 238 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {FRAME:avg:conc#134.itm(0)} -attr vt d
load net {FRAME:avg:conc#134.itm(1)} -attr vt d
load net {FRAME:avg:conc#134.itm(2)} -attr vt d
load net {FRAME:avg:conc#134.itm(3)} -attr vt d
load net {FRAME:avg:conc#134.itm(4)} -attr vt d
load net {FRAME:avg:conc#134.itm(5)} -attr vt d
load net {FRAME:avg:conc#134.itm(6)} -attr vt d
load net {FRAME:avg:conc#134.itm(7)} -attr vt d
load netBundle {FRAME:avg:conc#134.itm} 8 {FRAME:avg:conc#134.itm(0)} {FRAME:avg:conc#134.itm(1)} {FRAME:avg:conc#134.itm(2)} {FRAME:avg:conc#134.itm(3)} {FRAME:avg:conc#134.itm(4)} {FRAME:avg:conc#134.itm(5)} {FRAME:avg:conc#134.itm(6)} {FRAME:avg:conc#134.itm(7)} -attr xrf 13440 -attr oid 239 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#134.itm}
load net {FRAME:avg:slc#22.itm(0)} -attr vt d
load net {FRAME:avg:slc#22.itm(1)} -attr vt d
load net {FRAME:avg:slc#22.itm(2)} -attr vt d
load net {FRAME:avg:slc#22.itm(3)} -attr vt d
load net {FRAME:avg:slc#22.itm(4)} -attr vt d
load net {FRAME:avg:slc#22.itm(5)} -attr vt d
load net {FRAME:avg:slc#22.itm(6)} -attr vt d
load netBundle {FRAME:avg:slc#22.itm} 7 {FRAME:avg:slc#22.itm(0)} {FRAME:avg:slc#22.itm(1)} {FRAME:avg:slc#22.itm(2)} {FRAME:avg:slc#22.itm(3)} {FRAME:avg:slc#22.itm(4)} {FRAME:avg:slc#22.itm(5)} {FRAME:avg:slc#22.itm(6)} -attr xrf 13441 -attr oid 240 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#22.itm}
load net {FRAME:avg:acc#17.itm(0)} -attr vt d
load net {FRAME:avg:acc#17.itm(1)} -attr vt d
load net {FRAME:avg:acc#17.itm(2)} -attr vt d
load net {FRAME:avg:acc#17.itm(3)} -attr vt d
load net {FRAME:avg:acc#17.itm(4)} -attr vt d
load net {FRAME:avg:acc#17.itm(5)} -attr vt d
load net {FRAME:avg:acc#17.itm(6)} -attr vt d
load net {FRAME:avg:acc#17.itm(7)} -attr vt d
load netBundle {FRAME:avg:acc#17.itm} 8 {FRAME:avg:acc#17.itm(0)} {FRAME:avg:acc#17.itm(1)} {FRAME:avg:acc#17.itm(2)} {FRAME:avg:acc#17.itm(3)} {FRAME:avg:acc#17.itm(4)} {FRAME:avg:acc#17.itm(5)} {FRAME:avg:acc#17.itm(6)} {FRAME:avg:acc#17.itm(7)} -attr xrf 13442 -attr oid 241 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {conc#228.itm(0)} -attr vt d
load net {conc#228.itm(1)} -attr vt d
load net {conc#228.itm(2)} -attr vt d
load net {conc#228.itm(3)} -attr vt d
load net {conc#228.itm(4)} -attr vt d
load net {conc#228.itm(5)} -attr vt d
load net {conc#228.itm(6)} -attr vt d
load net {conc#228.itm(7)} -attr vt d
load netBundle {conc#228.itm} 8 {conc#228.itm(0)} {conc#228.itm(1)} {conc#228.itm(2)} {conc#228.itm(3)} {conc#228.itm(4)} {conc#228.itm(5)} {conc#228.itm(6)} {conc#228.itm(7)} -attr xrf 13443 -attr oid 242 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {FRAME:avg:conc#130.itm(0)} -attr vt d
load net {FRAME:avg:conc#130.itm(1)} -attr vt d
load net {FRAME:avg:conc#130.itm(2)} -attr vt d
load net {FRAME:avg:conc#130.itm(3)} -attr vt d
load net {FRAME:avg:conc#130.itm(4)} -attr vt d
load net {FRAME:avg:conc#130.itm(5)} -attr vt d
load net {FRAME:avg:conc#130.itm(6)} -attr vt d
load netBundle {FRAME:avg:conc#130.itm} 7 {FRAME:avg:conc#130.itm(0)} {FRAME:avg:conc#130.itm(1)} {FRAME:avg:conc#130.itm(2)} {FRAME:avg:conc#130.itm(3)} {FRAME:avg:conc#130.itm(4)} {FRAME:avg:conc#130.itm(5)} {FRAME:avg:conc#130.itm(6)} -attr xrf 13444 -attr oid 243 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#130.itm}
load net {conc#229.itm(0)} -attr vt d
load net {conc#229.itm(1)} -attr vt d
load net {conc#229.itm(2)} -attr vt d
load netBundle {conc#229.itm} 3 {conc#229.itm(0)} {conc#229.itm(1)} {conc#229.itm(2)} -attr xrf 13445 -attr oid 244 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {FRAME:avg:conc#138.itm(0)} -attr vt d
load net {FRAME:avg:conc#138.itm(1)} -attr vt d
load netBundle {FRAME:avg:conc#138.itm} 2 {FRAME:avg:conc#138.itm(0)} {FRAME:avg:conc#138.itm(1)} -attr xrf 13446 -attr oid 245 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#138.itm}
load net {FRAME:avg:acc#22.itm(0)} -attr vt d
load net {FRAME:avg:acc#22.itm(1)} -attr vt d
load net {FRAME:avg:acc#22.itm(2)} -attr vt d
load net {FRAME:avg:acc#22.itm(3)} -attr vt d
load net {FRAME:avg:acc#22.itm(4)} -attr vt d
load net {FRAME:avg:acc#22.itm(5)} -attr vt d
load net {FRAME:avg:acc#22.itm(6)} -attr vt d
load net {FRAME:avg:acc#22.itm(7)} -attr vt d
load net {FRAME:avg:acc#22.itm(8)} -attr vt d
load net {FRAME:avg:acc#22.itm(9)} -attr vt d
load net {FRAME:avg:acc#22.itm(10)} -attr vt d
load net {FRAME:avg:acc#22.itm(11)} -attr vt d
load net {FRAME:avg:acc#22.itm(12)} -attr vt d
load netBundle {FRAME:avg:acc#22.itm} 13 {FRAME:avg:acc#22.itm(0)} {FRAME:avg:acc#22.itm(1)} {FRAME:avg:acc#22.itm(2)} {FRAME:avg:acc#22.itm(3)} {FRAME:avg:acc#22.itm(4)} {FRAME:avg:acc#22.itm(5)} {FRAME:avg:acc#22.itm(6)} {FRAME:avg:acc#22.itm(7)} {FRAME:avg:acc#22.itm(8)} {FRAME:avg:acc#22.itm(9)} {FRAME:avg:acc#22.itm(10)} {FRAME:avg:acc#22.itm(11)} {FRAME:avg:acc#22.itm(12)} -attr xrf 13447 -attr oid 246 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {conc#230.itm(0)} -attr vt d
load net {conc#230.itm(1)} -attr vt d
load net {conc#230.itm(2)} -attr vt d
load net {conc#230.itm(3)} -attr vt d
load net {conc#230.itm(4)} -attr vt d
load net {conc#230.itm(5)} -attr vt d
load net {conc#230.itm(6)} -attr vt d
load net {conc#230.itm(7)} -attr vt d
load net {conc#230.itm(8)} -attr vt d
load net {conc#230.itm(9)} -attr vt d
load net {conc#230.itm(10)} -attr vt d
load net {conc#230.itm(11)} -attr vt d
load netBundle {conc#230.itm} 12 {conc#230.itm(0)} {conc#230.itm(1)} {conc#230.itm(2)} {conc#230.itm(3)} {conc#230.itm(4)} {conc#230.itm(5)} {conc#230.itm(6)} {conc#230.itm(7)} {conc#230.itm(8)} {conc#230.itm(9)} {conc#230.itm(10)} {conc#230.itm(11)} -attr xrf 13448 -attr oid 247 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {FRAME:avg:exs#13.itm(0)} -attr vt d
load net {FRAME:avg:exs#13.itm(1)} -attr vt d
load netBundle {FRAME:avg:exs#13.itm} 2 {FRAME:avg:exs#13.itm(0)} {FRAME:avg:exs#13.itm(1)} -attr xrf 13449 -attr oid 248 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:exs#13.itm}
load net {FRAME:avg:acc#20.itm(0)} -attr vt d
load net {FRAME:avg:acc#20.itm(1)} -attr vt d
load net {FRAME:avg:acc#20.itm(2)} -attr vt d
load net {FRAME:avg:acc#20.itm(3)} -attr vt d
load net {FRAME:avg:acc#20.itm(4)} -attr vt d
load net {FRAME:avg:acc#20.itm(5)} -attr vt d
load net {FRAME:avg:acc#20.itm(6)} -attr vt d
load net {FRAME:avg:acc#20.itm(7)} -attr vt d
load net {FRAME:avg:acc#20.itm(8)} -attr vt d
load net {FRAME:avg:acc#20.itm(9)} -attr vt d
load net {FRAME:avg:acc#20.itm(10)} -attr vt d
load netBundle {FRAME:avg:acc#20.itm} 11 {FRAME:avg:acc#20.itm(0)} {FRAME:avg:acc#20.itm(1)} {FRAME:avg:acc#20.itm(2)} {FRAME:avg:acc#20.itm(3)} {FRAME:avg:acc#20.itm(4)} {FRAME:avg:acc#20.itm(5)} {FRAME:avg:acc#20.itm(6)} {FRAME:avg:acc#20.itm(7)} {FRAME:avg:acc#20.itm(8)} {FRAME:avg:acc#20.itm(9)} {FRAME:avg:acc#20.itm(10)} -attr xrf 13450 -attr oid 249 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {conc#231.itm(0)} -attr vt d
load net {conc#231.itm(1)} -attr vt d
load net {conc#231.itm(2)} -attr vt d
load net {conc#231.itm(3)} -attr vt d
load net {conc#231.itm(4)} -attr vt d
load net {conc#231.itm(5)} -attr vt d
load net {conc#231.itm(6)} -attr vt d
load net {conc#231.itm(7)} -attr vt d
load net {conc#231.itm(8)} -attr vt d
load net {conc#231.itm(9)} -attr vt d
load netBundle {conc#231.itm} 10 {conc#231.itm(0)} {conc#231.itm(1)} {conc#231.itm(2)} {conc#231.itm(3)} {conc#231.itm(4)} {conc#231.itm(5)} {conc#231.itm(6)} {conc#231.itm(7)} {conc#231.itm(8)} {conc#231.itm(9)} -attr xrf 13451 -attr oid 250 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {FRAME:avg:exs#18.itm(0)} -attr vt d
load net {FRAME:avg:exs#18.itm(1)} -attr vt d
load netBundle {FRAME:avg:exs#18.itm} 2 {FRAME:avg:exs#18.itm(0)} {FRAME:avg:exs#18.itm(1)} -attr xrf 13452 -attr oid 251 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:exs#18.itm}
load net {FRAME:avg:slc.itm(0)} -attr vt d
load net {FRAME:avg:slc.itm(1)} -attr vt d
load net {FRAME:avg:slc.itm(2)} -attr vt d
load net {FRAME:avg:slc.itm(3)} -attr vt d
load net {FRAME:avg:slc.itm(4)} -attr vt d
load net {FRAME:avg:slc.itm(5)} -attr vt d
load net {FRAME:avg:slc.itm(6)} -attr vt d
load net {FRAME:avg:slc.itm(7)} -attr vt d
load net {FRAME:avg:slc.itm(8)} -attr vt d
load netBundle {FRAME:avg:slc.itm} 9 {FRAME:avg:slc.itm(0)} {FRAME:avg:slc.itm(1)} {FRAME:avg:slc.itm(2)} {FRAME:avg:slc.itm(3)} {FRAME:avg:slc.itm(4)} {FRAME:avg:slc.itm(5)} {FRAME:avg:slc.itm(6)} {FRAME:avg:slc.itm(7)} {FRAME:avg:slc.itm(8)} -attr xrf 13453 -attr oid 252 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#18.itm(0)} -attr vt d
load net {FRAME:avg:acc#18.itm(1)} -attr vt d
load net {FRAME:avg:acc#18.itm(2)} -attr vt d
load net {FRAME:avg:acc#18.itm(3)} -attr vt d
load net {FRAME:avg:acc#18.itm(4)} -attr vt d
load net {FRAME:avg:acc#18.itm(5)} -attr vt d
load net {FRAME:avg:acc#18.itm(6)} -attr vt d
load net {FRAME:avg:acc#18.itm(7)} -attr vt d
load net {FRAME:avg:acc#18.itm(8)} -attr vt d
load net {FRAME:avg:acc#18.itm(9)} -attr vt d
load netBundle {FRAME:avg:acc#18.itm} 10 {FRAME:avg:acc#18.itm(0)} {FRAME:avg:acc#18.itm(1)} {FRAME:avg:acc#18.itm(2)} {FRAME:avg:acc#18.itm(3)} {FRAME:avg:acc#18.itm(4)} {FRAME:avg:acc#18.itm(5)} {FRAME:avg:acc#18.itm(6)} {FRAME:avg:acc#18.itm(7)} {FRAME:avg:acc#18.itm(8)} {FRAME:avg:acc#18.itm(9)} -attr xrf 13454 -attr oid 253 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#18.itm}
load net {conc#232.itm(0)} -attr vt d
load net {conc#232.itm(1)} -attr vt d
load net {conc#232.itm(2)} -attr vt d
load net {conc#232.itm(3)} -attr vt d
load net {conc#232.itm(4)} -attr vt d
load net {conc#232.itm(5)} -attr vt d
load net {conc#232.itm(6)} -attr vt d
load net {conc#232.itm(7)} -attr vt d
load net {conc#232.itm(8)} -attr vt d
load netBundle {conc#232.itm} 9 {conc#232.itm(0)} {conc#232.itm(1)} {conc#232.itm(2)} {conc#232.itm(3)} {conc#232.itm(4)} {conc#232.itm(5)} {conc#232.itm(6)} {conc#232.itm(7)} {conc#232.itm(8)} -attr xrf 13455 -attr oid 254 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {FRAME:avg:exs#22.itm(0)} -attr vt d
load net {FRAME:avg:exs#22.itm(1)} -attr vt d
load netBundle {FRAME:avg:exs#22.itm} 2 {FRAME:avg:exs#22.itm(0)} {FRAME:avg:exs#22.itm(1)} -attr xrf 13456 -attr oid 255 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:exs#22.itm}
load net {FRAME:avg:conc#133.itm(0)} -attr vt d
load net {FRAME:avg:conc#133.itm(1)} -attr vt d
load net {FRAME:avg:conc#133.itm(2)} -attr vt d
load net {FRAME:avg:conc#133.itm(3)} -attr vt d
load net {FRAME:avg:conc#133.itm(4)} -attr vt d
load net {FRAME:avg:conc#133.itm(5)} -attr vt d
load net {FRAME:avg:conc#133.itm(6)} -attr vt d
load net {FRAME:avg:conc#133.itm(7)} -attr vt d
load netBundle {FRAME:avg:conc#133.itm} 8 {FRAME:avg:conc#133.itm(0)} {FRAME:avg:conc#133.itm(1)} {FRAME:avg:conc#133.itm(2)} {FRAME:avg:conc#133.itm(3)} {FRAME:avg:conc#133.itm(4)} {FRAME:avg:conc#133.itm(5)} {FRAME:avg:conc#133.itm(6)} {FRAME:avg:conc#133.itm(7)} -attr xrf 13457 -attr oid 256 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#133.itm}
load net {FRAME:avg:slc#16.itm(0)} -attr vt d
load net {FRAME:avg:slc#16.itm(1)} -attr vt d
load net {FRAME:avg:slc#16.itm(2)} -attr vt d
load net {FRAME:avg:slc#16.itm(3)} -attr vt d
load net {FRAME:avg:slc#16.itm(4)} -attr vt d
load net {FRAME:avg:slc#16.itm(5)} -attr vt d
load net {FRAME:avg:slc#16.itm(6)} -attr vt d
load netBundle {FRAME:avg:slc#16.itm} 7 {FRAME:avg:slc#16.itm(0)} {FRAME:avg:slc#16.itm(1)} {FRAME:avg:slc#16.itm(2)} {FRAME:avg:slc#16.itm(3)} {FRAME:avg:slc#16.itm(4)} {FRAME:avg:slc#16.itm(5)} {FRAME:avg:slc#16.itm(6)} -attr xrf 13458 -attr oid 257 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#16.itm}
load net {FRAME:avg:acc#16.itm(0)} -attr vt d
load net {FRAME:avg:acc#16.itm(1)} -attr vt d
load net {FRAME:avg:acc#16.itm(2)} -attr vt d
load net {FRAME:avg:acc#16.itm(3)} -attr vt d
load net {FRAME:avg:acc#16.itm(4)} -attr vt d
load net {FRAME:avg:acc#16.itm(5)} -attr vt d
load net {FRAME:avg:acc#16.itm(6)} -attr vt d
load net {FRAME:avg:acc#16.itm(7)} -attr vt d
load netBundle {FRAME:avg:acc#16.itm} 8 {FRAME:avg:acc#16.itm(0)} {FRAME:avg:acc#16.itm(1)} {FRAME:avg:acc#16.itm(2)} {FRAME:avg:acc#16.itm(3)} {FRAME:avg:acc#16.itm(4)} {FRAME:avg:acc#16.itm(5)} {FRAME:avg:acc#16.itm(6)} {FRAME:avg:acc#16.itm(7)} -attr xrf 13459 -attr oid 258 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load net {conc#233.itm(0)} -attr vt d
load net {conc#233.itm(1)} -attr vt d
load net {conc#233.itm(2)} -attr vt d
load net {conc#233.itm(3)} -attr vt d
load net {conc#233.itm(4)} -attr vt d
load net {conc#233.itm(5)} -attr vt d
load net {conc#233.itm(6)} -attr vt d
load netBundle {conc#233.itm} 7 {conc#233.itm(0)} {conc#233.itm(1)} {conc#233.itm(2)} {conc#233.itm(3)} {conc#233.itm(4)} {conc#233.itm(5)} {conc#233.itm(6)} -attr xrf 13460 -attr oid 259 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {FRAME:avg:exs#25.itm(0)} -attr vt d
load net {FRAME:avg:exs#25.itm(1)} -attr vt d
load netBundle {FRAME:avg:exs#25.itm} 2 {FRAME:avg:exs#25.itm(0)} {FRAME:avg:exs#25.itm(1)} -attr xrf 13461 -attr oid 260 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:exs#25.itm}
load net {FRAME:avg:conc#129.itm(0)} -attr vt d
load net {FRAME:avg:conc#129.itm(1)} -attr vt d
load net {FRAME:avg:conc#129.itm(2)} -attr vt d
load net {FRAME:avg:conc#129.itm(3)} -attr vt d
load net {FRAME:avg:conc#129.itm(4)} -attr vt d
load netBundle {FRAME:avg:conc#129.itm} 5 {FRAME:avg:conc#129.itm(0)} {FRAME:avg:conc#129.itm(1)} {FRAME:avg:conc#129.itm(2)} {FRAME:avg:conc#129.itm(3)} {FRAME:avg:conc#129.itm(4)} -attr xrf 13462 -attr oid 261 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#129.itm}
load net {absmax#3:else:not.itm(0)} -attr vt d
load net {absmax#3:else:not.itm(1)} -attr vt d
load net {absmax#3:else:not.itm(2)} -attr vt d
load net {absmax#3:else:not.itm(3)} -attr vt d
load net {absmax#3:else:not.itm(4)} -attr vt d
load net {absmax#3:else:not.itm(5)} -attr vt d
load net {absmax#3:else:not.itm(6)} -attr vt d
load net {absmax#3:else:not.itm(7)} -attr vt d
load net {absmax#3:else:not.itm(8)} -attr vt d
load net {absmax#3:else:not.itm(9)} -attr vt d
load net {absmax#3:else:not.itm(10)} -attr vt d
load net {absmax#3:else:not.itm(11)} -attr vt d
load net {absmax#3:else:not.itm(12)} -attr vt d
load net {absmax#3:else:not.itm(13)} -attr vt d
load net {absmax#3:else:not.itm(14)} -attr vt d
load net {absmax#3:else:not.itm(15)} -attr vt d
load netBundle {absmax#3:else:not.itm} 16 {absmax#3:else:not.itm(0)} {absmax#3:else:not.itm(1)} {absmax#3:else:not.itm(2)} {absmax#3:else:not.itm(3)} {absmax#3:else:not.itm(4)} {absmax#3:else:not.itm(5)} {absmax#3:else:not.itm(6)} {absmax#3:else:not.itm(7)} {absmax#3:else:not.itm(8)} {absmax#3:else:not.itm(9)} {absmax#3:else:not.itm(10)} {absmax#3:else:not.itm(11)} {absmax#3:else:not.itm(12)} {absmax#3:else:not.itm(13)} {absmax#3:else:not.itm(14)} {absmax#3:else:not.itm(15)} -attr xrf 13463 -attr oid 262 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:not.itm(0)} -attr vt d
load net {absmax#3:not.itm(1)} -attr vt d
load net {absmax#3:not.itm(2)} -attr vt d
load net {absmax#3:not.itm(3)} -attr vt d
load net {absmax#3:not.itm(4)} -attr vt d
load net {absmax#3:not.itm(5)} -attr vt d
load netBundle {absmax#3:not.itm} 6 {absmax#3:not.itm(0)} {absmax#3:not.itm(1)} {absmax#3:not.itm(2)} {absmax#3:not.itm(3)} {absmax#3:not.itm(4)} {absmax#3:not.itm(5)} -attr xrf 13464 -attr oid 263 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:not.itm}
load net {slc(FRAME:avg.sva)#1.itm(0)} -attr vt d
load net {slc(FRAME:avg.sva)#1.itm(1)} -attr vt d
load net {slc(FRAME:avg.sva)#1.itm(2)} -attr vt d
load net {slc(FRAME:avg.sva)#1.itm(3)} -attr vt d
load net {slc(FRAME:avg.sva)#1.itm(4)} -attr vt d
load net {slc(FRAME:avg.sva)#1.itm(5)} -attr vt d
load netBundle {slc(FRAME:avg.sva)#1.itm} 6 {slc(FRAME:avg.sva)#1.itm(0)} {slc(FRAME:avg.sva)#1.itm(1)} {slc(FRAME:avg.sva)#1.itm(2)} {slc(FRAME:avg.sva)#1.itm(3)} {slc(FRAME:avg.sva)#1.itm(4)} {slc(FRAME:avg.sva)#1.itm(5)} -attr xrf 13465 -attr oid 264 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#1.itm}
load net {conc#234.itm(0)} -attr vt d
load net {conc#234.itm(1)} -attr vt d
load net {conc#234.itm(2)} -attr vt d
load netBundle {conc#234.itm} 3 {conc#234.itm(0)} {conc#234.itm(1)} {conc#234.itm(2)} -attr xrf 13466 -attr oid 265 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {absmax:else:not#3.itm(0)} -attr vt d
load net {absmax:else:not#3.itm(1)} -attr vt d
load net {absmax:else:not#3.itm(2)} -attr vt d
load net {absmax:else:not#3.itm(3)} -attr vt d
load net {absmax:else:not#3.itm(4)} -attr vt d
load net {absmax:else:not#3.itm(5)} -attr vt d
load net {absmax:else:not#3.itm(6)} -attr vt d
load net {absmax:else:not#3.itm(7)} -attr vt d
load net {absmax:else:not#3.itm(8)} -attr vt d
load net {absmax:else:not#3.itm(9)} -attr vt d
load net {absmax:else:not#3.itm(10)} -attr vt d
load net {absmax:else:not#3.itm(11)} -attr vt d
load net {absmax:else:not#3.itm(12)} -attr vt d
load net {absmax:else:not#3.itm(13)} -attr vt d
load net {absmax:else:not#3.itm(14)} -attr vt d
load net {absmax:else:not#3.itm(15)} -attr vt d
load netBundle {absmax:else:not#3.itm} 16 {absmax:else:not#3.itm(0)} {absmax:else:not#3.itm(1)} {absmax:else:not#3.itm(2)} {absmax:else:not#3.itm(3)} {absmax:else:not#3.itm(4)} {absmax:else:not#3.itm(5)} {absmax:else:not#3.itm(6)} {absmax:else:not#3.itm(7)} {absmax:else:not#3.itm(8)} {absmax:else:not#3.itm(9)} {absmax:else:not#3.itm(10)} {absmax:else:not#3.itm(11)} {absmax:else:not#3.itm(12)} {absmax:else:not#3.itm(13)} {absmax:else:not#3.itm(14)} {absmax:else:not#3.itm(15)} -attr xrf 13467 -attr oid 266 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {ACC4:conc#1.itm(0)} -attr vt d
load net {ACC4:conc#1.itm(1)} -attr vt d
load net {ACC4:conc#1.itm(2)} -attr vt d
load net {ACC4:conc#1.itm(3)} -attr vt d
load net {ACC4:conc#1.itm(4)} -attr vt d
load net {ACC4:conc#1.itm(5)} -attr vt d
load net {ACC4:conc#1.itm(6)} -attr vt d
load net {ACC4:conc#1.itm(7)} -attr vt d
load net {ACC4:conc#1.itm(8)} -attr vt d
load net {ACC4:conc#1.itm(9)} -attr vt d
load net {ACC4:conc#1.itm(10)} -attr vt d
load net {ACC4:conc#1.itm(11)} -attr vt d
load net {ACC4:conc#1.itm(12)} -attr vt d
load net {ACC4:conc#1.itm(13)} -attr vt d
load net {ACC4:conc#1.itm(14)} -attr vt d
load net {ACC4:conc#1.itm(15)} -attr vt d
load netBundle {ACC4:conc#1.itm} 16 {ACC4:conc#1.itm(0)} {ACC4:conc#1.itm(1)} {ACC4:conc#1.itm(2)} {ACC4:conc#1.itm(3)} {ACC4:conc#1.itm(4)} {ACC4:conc#1.itm(5)} {ACC4:conc#1.itm(6)} {ACC4:conc#1.itm(7)} {ACC4:conc#1.itm(8)} {ACC4:conc#1.itm(9)} {ACC4:conc#1.itm(10)} {ACC4:conc#1.itm(11)} {ACC4:conc#1.itm(12)} {ACC4:conc#1.itm(13)} {ACC4:conc#1.itm(14)} {ACC4:conc#1.itm(15)} -attr xrf 13468 -attr oid 267 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(0)} -attr vt d
load net {ACC4:mux.itm(1)} -attr vt d
load net {ACC4:mux.itm(2)} -attr vt d
load net {ACC4:mux.itm(3)} -attr vt d
load net {ACC4:mux.itm(4)} -attr vt d
load net {ACC4:mux.itm(5)} -attr vt d
load net {ACC4:mux.itm(6)} -attr vt d
load net {ACC4:mux.itm(7)} -attr vt d
load net {ACC4:mux.itm(8)} -attr vt d
load net {ACC4:mux.itm(9)} -attr vt d
load net {ACC4:mux.itm(10)} -attr vt d
load net {ACC4:mux.itm(11)} -attr vt d
load net {ACC4:mux.itm(12)} -attr vt d
load net {ACC4:mux.itm(13)} -attr vt d
load net {ACC4:mux.itm(14)} -attr vt d
load netBundle {ACC4:mux.itm} 15 {ACC4:mux.itm(0)} {ACC4:mux.itm(1)} {ACC4:mux.itm(2)} {ACC4:mux.itm(3)} {ACC4:mux.itm(4)} {ACC4:mux.itm(5)} {ACC4:mux.itm(6)} {ACC4:mux.itm(7)} {ACC4:mux.itm(8)} {ACC4:mux.itm(9)} {ACC4:mux.itm(10)} {ACC4:mux.itm(11)} {ACC4:mux.itm(12)} {ACC4:mux.itm(13)} {ACC4:mux.itm(14)} -attr xrf 13469 -attr oid 268 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {absmax#1:else:not#3.itm(0)} -attr vt d
load net {absmax#1:else:not#3.itm(1)} -attr vt d
load net {absmax#1:else:not#3.itm(2)} -attr vt d
load net {absmax#1:else:not#3.itm(3)} -attr vt d
load net {absmax#1:else:not#3.itm(4)} -attr vt d
load net {absmax#1:else:not#3.itm(5)} -attr vt d
load net {absmax#1:else:not#3.itm(6)} -attr vt d
load net {absmax#1:else:not#3.itm(7)} -attr vt d
load net {absmax#1:else:not#3.itm(8)} -attr vt d
load net {absmax#1:else:not#3.itm(9)} -attr vt d
load net {absmax#1:else:not#3.itm(10)} -attr vt d
load net {absmax#1:else:not#3.itm(11)} -attr vt d
load net {absmax#1:else:not#3.itm(12)} -attr vt d
load net {absmax#1:else:not#3.itm(13)} -attr vt d
load net {absmax#1:else:not#3.itm(14)} -attr vt d
load net {absmax#1:else:not#3.itm(15)} -attr vt d
load netBundle {absmax#1:else:not#3.itm} 16 {absmax#1:else:not#3.itm(0)} {absmax#1:else:not#3.itm(1)} {absmax#1:else:not#3.itm(2)} {absmax#1:else:not#3.itm(3)} {absmax#1:else:not#3.itm(4)} {absmax#1:else:not#3.itm(5)} {absmax#1:else:not#3.itm(6)} {absmax#1:else:not#3.itm(7)} {absmax#1:else:not#3.itm(8)} {absmax#1:else:not#3.itm(9)} {absmax#1:else:not#3.itm(10)} {absmax#1:else:not#3.itm(11)} {absmax#1:else:not#3.itm(12)} {absmax#1:else:not#3.itm(13)} {absmax#1:else:not#3.itm(14)} {absmax#1:else:not#3.itm(15)} -attr xrf 13470 -attr oid 269 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {ACC4:conc#2.itm(0)} -attr vt d
load net {ACC4:conc#2.itm(1)} -attr vt d
load net {ACC4:conc#2.itm(2)} -attr vt d
load net {ACC4:conc#2.itm(3)} -attr vt d
load net {ACC4:conc#2.itm(4)} -attr vt d
load net {ACC4:conc#2.itm(5)} -attr vt d
load net {ACC4:conc#2.itm(6)} -attr vt d
load net {ACC4:conc#2.itm(7)} -attr vt d
load net {ACC4:conc#2.itm(8)} -attr vt d
load net {ACC4:conc#2.itm(9)} -attr vt d
load net {ACC4:conc#2.itm(10)} -attr vt d
load net {ACC4:conc#2.itm(11)} -attr vt d
load net {ACC4:conc#2.itm(12)} -attr vt d
load net {ACC4:conc#2.itm(13)} -attr vt d
load net {ACC4:conc#2.itm(14)} -attr vt d
load net {ACC4:conc#2.itm(15)} -attr vt d
load netBundle {ACC4:conc#2.itm} 16 {ACC4:conc#2.itm(0)} {ACC4:conc#2.itm(1)} {ACC4:conc#2.itm(2)} {ACC4:conc#2.itm(3)} {ACC4:conc#2.itm(4)} {ACC4:conc#2.itm(5)} {ACC4:conc#2.itm(6)} {ACC4:conc#2.itm(7)} {ACC4:conc#2.itm(8)} {ACC4:conc#2.itm(9)} {ACC4:conc#2.itm(10)} {ACC4:conc#2.itm(11)} {ACC4:conc#2.itm(12)} {ACC4:conc#2.itm(13)} {ACC4:conc#2.itm(14)} {ACC4:conc#2.itm(15)} -attr xrf 13471 -attr oid 270 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#8.itm(0)} -attr vt d
load net {ACC4:mux#8.itm(1)} -attr vt d
load net {ACC4:mux#8.itm(2)} -attr vt d
load net {ACC4:mux#8.itm(3)} -attr vt d
load net {ACC4:mux#8.itm(4)} -attr vt d
load net {ACC4:mux#8.itm(5)} -attr vt d
load net {ACC4:mux#8.itm(6)} -attr vt d
load net {ACC4:mux#8.itm(7)} -attr vt d
load net {ACC4:mux#8.itm(8)} -attr vt d
load net {ACC4:mux#8.itm(9)} -attr vt d
load net {ACC4:mux#8.itm(10)} -attr vt d
load net {ACC4:mux#8.itm(11)} -attr vt d
load net {ACC4:mux#8.itm(12)} -attr vt d
load net {ACC4:mux#8.itm(13)} -attr vt d
load net {ACC4:mux#8.itm(14)} -attr vt d
load netBundle {ACC4:mux#8.itm} 15 {ACC4:mux#8.itm(0)} {ACC4:mux#8.itm(1)} {ACC4:mux#8.itm(2)} {ACC4:mux#8.itm(3)} {ACC4:mux#8.itm(4)} {ACC4:mux#8.itm(5)} {ACC4:mux#8.itm(6)} {ACC4:mux#8.itm(7)} {ACC4:mux#8.itm(8)} {ACC4:mux#8.itm(9)} {ACC4:mux#8.itm(10)} {ACC4:mux#8.itm(11)} {ACC4:mux#8.itm(12)} {ACC4:mux#8.itm(13)} {ACC4:mux#8.itm(14)} -attr xrf 13472 -attr oid 271 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8.itm}
load net {absmax#2:else:not#3.itm(0)} -attr vt d
load net {absmax#2:else:not#3.itm(1)} -attr vt d
load net {absmax#2:else:not#3.itm(2)} -attr vt d
load net {absmax#2:else:not#3.itm(3)} -attr vt d
load net {absmax#2:else:not#3.itm(4)} -attr vt d
load net {absmax#2:else:not#3.itm(5)} -attr vt d
load net {absmax#2:else:not#3.itm(6)} -attr vt d
load net {absmax#2:else:not#3.itm(7)} -attr vt d
load net {absmax#2:else:not#3.itm(8)} -attr vt d
load net {absmax#2:else:not#3.itm(9)} -attr vt d
load net {absmax#2:else:not#3.itm(10)} -attr vt d
load net {absmax#2:else:not#3.itm(11)} -attr vt d
load net {absmax#2:else:not#3.itm(12)} -attr vt d
load net {absmax#2:else:not#3.itm(13)} -attr vt d
load net {absmax#2:else:not#3.itm(14)} -attr vt d
load net {absmax#2:else:not#3.itm(15)} -attr vt d
load netBundle {absmax#2:else:not#3.itm} 16 {absmax#2:else:not#3.itm(0)} {absmax#2:else:not#3.itm(1)} {absmax#2:else:not#3.itm(2)} {absmax#2:else:not#3.itm(3)} {absmax#2:else:not#3.itm(4)} {absmax#2:else:not#3.itm(5)} {absmax#2:else:not#3.itm(6)} {absmax#2:else:not#3.itm(7)} {absmax#2:else:not#3.itm(8)} {absmax#2:else:not#3.itm(9)} {absmax#2:else:not#3.itm(10)} {absmax#2:else:not#3.itm(11)} {absmax#2:else:not#3.itm(12)} {absmax#2:else:not#3.itm(13)} {absmax#2:else:not#3.itm(14)} {absmax#2:else:not#3.itm(15)} -attr xrf 13473 -attr oid 272 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {ACC4:conc#3.itm(0)} -attr vt d
load net {ACC4:conc#3.itm(1)} -attr vt d
load net {ACC4:conc#3.itm(2)} -attr vt d
load net {ACC4:conc#3.itm(3)} -attr vt d
load net {ACC4:conc#3.itm(4)} -attr vt d
load net {ACC4:conc#3.itm(5)} -attr vt d
load net {ACC4:conc#3.itm(6)} -attr vt d
load net {ACC4:conc#3.itm(7)} -attr vt d
load net {ACC4:conc#3.itm(8)} -attr vt d
load net {ACC4:conc#3.itm(9)} -attr vt d
load net {ACC4:conc#3.itm(10)} -attr vt d
load net {ACC4:conc#3.itm(11)} -attr vt d
load net {ACC4:conc#3.itm(12)} -attr vt d
load net {ACC4:conc#3.itm(13)} -attr vt d
load net {ACC4:conc#3.itm(14)} -attr vt d
load net {ACC4:conc#3.itm(15)} -attr vt d
load netBundle {ACC4:conc#3.itm} 16 {ACC4:conc#3.itm(0)} {ACC4:conc#3.itm(1)} {ACC4:conc#3.itm(2)} {ACC4:conc#3.itm(3)} {ACC4:conc#3.itm(4)} {ACC4:conc#3.itm(5)} {ACC4:conc#3.itm(6)} {ACC4:conc#3.itm(7)} {ACC4:conc#3.itm(8)} {ACC4:conc#3.itm(9)} {ACC4:conc#3.itm(10)} {ACC4:conc#3.itm(11)} {ACC4:conc#3.itm(12)} {ACC4:conc#3.itm(13)} {ACC4:conc#3.itm(14)} {ACC4:conc#3.itm(15)} -attr xrf 13474 -attr oid 273 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#9.itm(0)} -attr vt d
load net {ACC4:mux#9.itm(1)} -attr vt d
load net {ACC4:mux#9.itm(2)} -attr vt d
load net {ACC4:mux#9.itm(3)} -attr vt d
load net {ACC4:mux#9.itm(4)} -attr vt d
load net {ACC4:mux#9.itm(5)} -attr vt d
load net {ACC4:mux#9.itm(6)} -attr vt d
load net {ACC4:mux#9.itm(7)} -attr vt d
load net {ACC4:mux#9.itm(8)} -attr vt d
load net {ACC4:mux#9.itm(9)} -attr vt d
load net {ACC4:mux#9.itm(10)} -attr vt d
load net {ACC4:mux#9.itm(11)} -attr vt d
load net {ACC4:mux#9.itm(12)} -attr vt d
load net {ACC4:mux#9.itm(13)} -attr vt d
load net {ACC4:mux#9.itm(14)} -attr vt d
load netBundle {ACC4:mux#9.itm} 15 {ACC4:mux#9.itm(0)} {ACC4:mux#9.itm(1)} {ACC4:mux#9.itm(2)} {ACC4:mux#9.itm(3)} {ACC4:mux#9.itm(4)} {ACC4:mux#9.itm(5)} {ACC4:mux#9.itm(6)} {ACC4:mux#9.itm(7)} {ACC4:mux#9.itm(8)} {ACC4:mux#9.itm(9)} {ACC4:mux#9.itm(10)} {ACC4:mux#9.itm(11)} {ACC4:mux#9.itm(12)} {ACC4:mux#9.itm(13)} {ACC4:mux#9.itm(14)} -attr xrf 13475 -attr oid 274 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9.itm}
load net {absmax#2:not.itm(0)} -attr vt d
load net {absmax#2:not.itm(1)} -attr vt d
load net {absmax#2:not.itm(2)} -attr vt d
load net {absmax#2:not.itm(3)} -attr vt d
load net {absmax#2:not.itm(4)} -attr vt d
load net {absmax#2:not.itm(5)} -attr vt d
load netBundle {absmax#2:not.itm} 6 {absmax#2:not.itm(0)} {absmax#2:not.itm(1)} {absmax#2:not.itm(2)} {absmax#2:not.itm(3)} {absmax#2:not.itm(4)} {absmax#2:not.itm(5)} -attr xrf 13476 -attr oid 275 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:not.itm}
load net {slc(blue.sva#1).itm(0)} -attr vt d
load net {slc(blue.sva#1).itm(1)} -attr vt d
load net {slc(blue.sva#1).itm(2)} -attr vt d
load net {slc(blue.sva#1).itm(3)} -attr vt d
load net {slc(blue.sva#1).itm(4)} -attr vt d
load net {slc(blue.sva#1).itm(5)} -attr vt d
load netBundle {slc(blue.sva#1).itm} 6 {slc(blue.sva#1).itm(0)} {slc(blue.sva#1).itm(1)} {slc(blue.sva#1).itm(2)} {slc(blue.sva#1).itm(3)} {slc(blue.sva#1).itm(4)} {slc(blue.sva#1).itm(5)} -attr xrf 13477 -attr oid 276 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue.sva#1).itm}
load net {absmax#1:not.itm(0)} -attr vt d
load net {absmax#1:not.itm(1)} -attr vt d
load net {absmax#1:not.itm(2)} -attr vt d
load net {absmax#1:not.itm(3)} -attr vt d
load net {absmax#1:not.itm(4)} -attr vt d
load net {absmax#1:not.itm(5)} -attr vt d
load netBundle {absmax#1:not.itm} 6 {absmax#1:not.itm(0)} {absmax#1:not.itm(1)} {absmax#1:not.itm(2)} {absmax#1:not.itm(3)} {absmax#1:not.itm(4)} {absmax#1:not.itm(5)} -attr xrf 13478 -attr oid 277 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:not.itm}
load net {slc(green.sva#1).itm(0)} -attr vt d
load net {slc(green.sva#1).itm(1)} -attr vt d
load net {slc(green.sva#1).itm(2)} -attr vt d
load net {slc(green.sva#1).itm(3)} -attr vt d
load net {slc(green.sva#1).itm(4)} -attr vt d
load net {slc(green.sva#1).itm(5)} -attr vt d
load netBundle {slc(green.sva#1).itm} 6 {slc(green.sva#1).itm(0)} {slc(green.sva#1).itm(1)} {slc(green.sva#1).itm(2)} {slc(green.sva#1).itm(3)} {slc(green.sva#1).itm(4)} {slc(green.sva#1).itm(5)} -attr xrf 13479 -attr oid 278 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green.sva#1).itm}
load net {absmax:not.itm(0)} -attr vt d
load net {absmax:not.itm(1)} -attr vt d
load net {absmax:not.itm(2)} -attr vt d
load net {absmax:not.itm(3)} -attr vt d
load net {absmax:not.itm(4)} -attr vt d
load net {absmax:not.itm(5)} -attr vt d
load netBundle {absmax:not.itm} 6 {absmax:not.itm(0)} {absmax:not.itm(1)} {absmax:not.itm(2)} {absmax:not.itm(3)} {absmax:not.itm(4)} {absmax:not.itm(5)} -attr xrf 13480 -attr oid 279 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:not.itm}
load net {slc(red.sva#1).itm(0)} -attr vt d
load net {slc(red.sva#1).itm(1)} -attr vt d
load net {slc(red.sva#1).itm(2)} -attr vt d
load net {slc(red.sva#1).itm(3)} -attr vt d
load net {slc(red.sva#1).itm(4)} -attr vt d
load net {slc(red.sva#1).itm(5)} -attr vt d
load netBundle {slc(red.sva#1).itm} 6 {slc(red.sva#1).itm(0)} {slc(red.sva#1).itm(1)} {slc(red.sva#1).itm(2)} {slc(red.sva#1).itm(3)} {slc(red.sva#1).itm(4)} {slc(red.sva#1).itm(5)} -attr xrf 13481 -attr oid 280 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red.sva#1).itm}
load net {exs#4.itm(0)} -attr vt d
load net {exs#4.itm(1)} -attr vt d
load net {exs#4.itm(2)} -attr vt d
load net {exs#4.itm(3)} -attr vt d
load net {exs#4.itm(4)} -attr vt d
load net {exs#4.itm(5)} -attr vt d
load net {exs#4.itm(6)} -attr vt d
load net {exs#4.itm(7)} -attr vt d
load net {exs#4.itm(8)} -attr vt d
load net {exs#4.itm(9)} -attr vt d
load net {exs#4.itm(10)} -attr vt d
load net {exs#4.itm(11)} -attr vt d
load net {exs#4.itm(12)} -attr vt d
load net {exs#4.itm(13)} -attr vt d
load net {exs#4.itm(14)} -attr vt d
load net {exs#4.itm(15)} -attr vt d
load netBundle {exs#4.itm} 16 {exs#4.itm(0)} {exs#4.itm(1)} {exs#4.itm(2)} {exs#4.itm(3)} {exs#4.itm(4)} {exs#4.itm(5)} {exs#4.itm(6)} {exs#4.itm(7)} {exs#4.itm(8)} {exs#4.itm(9)} {exs#4.itm(10)} {exs#4.itm(11)} {exs#4.itm(12)} {exs#4.itm(13)} {exs#4.itm(14)} {exs#4.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {exs#5.itm(0)} -attr vt d
load net {exs#5.itm(1)} -attr vt d
load net {exs#5.itm(2)} -attr vt d
load net {exs#5.itm(3)} -attr vt d
load net {exs#5.itm(4)} -attr vt d
load net {exs#5.itm(5)} -attr vt d
load net {exs#5.itm(6)} -attr vt d
load net {exs#5.itm(7)} -attr vt d
load net {exs#5.itm(8)} -attr vt d
load net {exs#5.itm(9)} -attr vt d
load net {exs#5.itm(10)} -attr vt d
load net {exs#5.itm(11)} -attr vt d
load net {exs#5.itm(12)} -attr vt d
load net {exs#5.itm(13)} -attr vt d
load net {exs#5.itm(14)} -attr vt d
load netBundle {exs#5.itm} 15 {exs#5.itm(0)} {exs#5.itm(1)} {exs#5.itm(2)} {exs#5.itm(3)} {exs#5.itm(4)} {exs#5.itm(5)} {exs#5.itm(6)} {exs#5.itm(7)} {exs#5.itm(8)} {exs#5.itm(9)} {exs#5.itm(10)} {exs#5.itm(11)} {exs#5.itm(12)} {exs#5.itm(13)} {exs#5.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {exs#6.itm(0)} -attr vt d
load net {exs#6.itm(1)} -attr vt d
load net {exs#6.itm(2)} -attr vt d
load net {exs#6.itm(3)} -attr vt d
load net {exs#6.itm(4)} -attr vt d
load net {exs#6.itm(5)} -attr vt d
load net {exs#6.itm(6)} -attr vt d
load net {exs#6.itm(7)} -attr vt d
load net {exs#6.itm(8)} -attr vt d
load net {exs#6.itm(9)} -attr vt d
load net {exs#6.itm(10)} -attr vt d
load net {exs#6.itm(11)} -attr vt d
load net {exs#6.itm(12)} -attr vt d
load net {exs#6.itm(13)} -attr vt d
load net {exs#6.itm(14)} -attr vt d
load netBundle {exs#6.itm} 15 {exs#6.itm(0)} {exs#6.itm(1)} {exs#6.itm(2)} {exs#6.itm(3)} {exs#6.itm(4)} {exs#6.itm(5)} {exs#6.itm(6)} {exs#6.itm(7)} {exs#6.itm(8)} {exs#6.itm(9)} {exs#6.itm(10)} {exs#6.itm(11)} {exs#6.itm(12)} {exs#6.itm(13)} {exs#6.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {exs#7.itm(0)} -attr vt d
load net {exs#7.itm(1)} -attr vt d
load net {exs#7.itm(2)} -attr vt d
load net {exs#7.itm(3)} -attr vt d
load net {exs#7.itm(4)} -attr vt d
load net {exs#7.itm(5)} -attr vt d
load net {exs#7.itm(6)} -attr vt d
load net {exs#7.itm(7)} -attr vt d
load net {exs#7.itm(8)} -attr vt d
load net {exs#7.itm(9)} -attr vt d
load net {exs#7.itm(10)} -attr vt d
load net {exs#7.itm(11)} -attr vt d
load net {exs#7.itm(12)} -attr vt d
load net {exs#7.itm(13)} -attr vt d
load net {exs#7.itm(14)} -attr vt d
load net {exs#7.itm(15)} -attr vt d
load netBundle {exs#7.itm} 16 {exs#7.itm(0)} {exs#7.itm(1)} {exs#7.itm(2)} {exs#7.itm(3)} {exs#7.itm(4)} {exs#7.itm(5)} {exs#7.itm(6)} {exs#7.itm(7)} {exs#7.itm(8)} {exs#7.itm(9)} {exs#7.itm(10)} {exs#7.itm(11)} {exs#7.itm(12)} {exs#7.itm(13)} {exs#7.itm(14)} {exs#7.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {exs#8.itm(0)} -attr vt d
load net {exs#8.itm(1)} -attr vt d
load net {exs#8.itm(2)} -attr vt d
load net {exs#8.itm(3)} -attr vt d
load net {exs#8.itm(4)} -attr vt d
load net {exs#8.itm(5)} -attr vt d
load net {exs#8.itm(6)} -attr vt d
load net {exs#8.itm(7)} -attr vt d
load net {exs#8.itm(8)} -attr vt d
load net {exs#8.itm(9)} -attr vt d
load net {exs#8.itm(10)} -attr vt d
load net {exs#8.itm(11)} -attr vt d
load net {exs#8.itm(12)} -attr vt d
load net {exs#8.itm(13)} -attr vt d
load net {exs#8.itm(14)} -attr vt d
load netBundle {exs#8.itm} 15 {exs#8.itm(0)} {exs#8.itm(1)} {exs#8.itm(2)} {exs#8.itm(3)} {exs#8.itm(4)} {exs#8.itm(5)} {exs#8.itm(6)} {exs#8.itm(7)} {exs#8.itm(8)} {exs#8.itm(9)} {exs#8.itm(10)} {exs#8.itm(11)} {exs#8.itm(12)} {exs#8.itm(13)} {exs#8.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {exs#9.itm(0)} -attr vt d
load net {exs#9.itm(1)} -attr vt d
load net {exs#9.itm(2)} -attr vt d
load net {exs#9.itm(3)} -attr vt d
load net {exs#9.itm(4)} -attr vt d
load net {exs#9.itm(5)} -attr vt d
load net {exs#9.itm(6)} -attr vt d
load net {exs#9.itm(7)} -attr vt d
load net {exs#9.itm(8)} -attr vt d
load net {exs#9.itm(9)} -attr vt d
load net {exs#9.itm(10)} -attr vt d
load net {exs#9.itm(11)} -attr vt d
load net {exs#9.itm(12)} -attr vt d
load net {exs#9.itm(13)} -attr vt d
load net {exs#9.itm(14)} -attr vt d
load netBundle {exs#9.itm} 15 {exs#9.itm(0)} {exs#9.itm(1)} {exs#9.itm(2)} {exs#9.itm(3)} {exs#9.itm(4)} {exs#9.itm(5)} {exs#9.itm(6)} {exs#9.itm(7)} {exs#9.itm(8)} {exs#9.itm(9)} {exs#9.itm(10)} {exs#9.itm(11)} {exs#9.itm(12)} {exs#9.itm(13)} {exs#9.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {exs#10.itm(0)} -attr vt d
load net {exs#10.itm(1)} -attr vt d
load net {exs#10.itm(2)} -attr vt d
load net {exs#10.itm(3)} -attr vt d
load net {exs#10.itm(4)} -attr vt d
load net {exs#10.itm(5)} -attr vt d
load net {exs#10.itm(6)} -attr vt d
load net {exs#10.itm(7)} -attr vt d
load net {exs#10.itm(8)} -attr vt d
load net {exs#10.itm(9)} -attr vt d
load net {exs#10.itm(10)} -attr vt d
load net {exs#10.itm(11)} -attr vt d
load net {exs#10.itm(12)} -attr vt d
load net {exs#10.itm(13)} -attr vt d
load net {exs#10.itm(14)} -attr vt d
load net {exs#10.itm(15)} -attr vt d
load netBundle {exs#10.itm} 16 {exs#10.itm(0)} {exs#10.itm(1)} {exs#10.itm(2)} {exs#10.itm(3)} {exs#10.itm(4)} {exs#10.itm(5)} {exs#10.itm(6)} {exs#10.itm(7)} {exs#10.itm(8)} {exs#10.itm(9)} {exs#10.itm(10)} {exs#10.itm(11)} {exs#10.itm(12)} {exs#10.itm(13)} {exs#10.itm(14)} {exs#10.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {exs#11.itm(0)} -attr vt d
load net {exs#11.itm(1)} -attr vt d
load net {exs#11.itm(2)} -attr vt d
load net {exs#11.itm(3)} -attr vt d
load net {exs#11.itm(4)} -attr vt d
load net {exs#11.itm(5)} -attr vt d
load net {exs#11.itm(6)} -attr vt d
load net {exs#11.itm(7)} -attr vt d
load net {exs#11.itm(8)} -attr vt d
load net {exs#11.itm(9)} -attr vt d
load net {exs#11.itm(10)} -attr vt d
load net {exs#11.itm(11)} -attr vt d
load net {exs#11.itm(12)} -attr vt d
load net {exs#11.itm(13)} -attr vt d
load net {exs#11.itm(14)} -attr vt d
load netBundle {exs#11.itm} 15 {exs#11.itm(0)} {exs#11.itm(1)} {exs#11.itm(2)} {exs#11.itm(3)} {exs#11.itm(4)} {exs#11.itm(5)} {exs#11.itm(6)} {exs#11.itm(7)} {exs#11.itm(8)} {exs#11.itm(9)} {exs#11.itm(10)} {exs#11.itm(11)} {exs#11.itm(12)} {exs#11.itm(13)} {exs#11.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {exs#12.itm(0)} -attr vt d
load net {exs#12.itm(1)} -attr vt d
load net {exs#12.itm(2)} -attr vt d
load net {exs#12.itm(3)} -attr vt d
load net {exs#12.itm(4)} -attr vt d
load net {exs#12.itm(5)} -attr vt d
load net {exs#12.itm(6)} -attr vt d
load net {exs#12.itm(7)} -attr vt d
load net {exs#12.itm(8)} -attr vt d
load net {exs#12.itm(9)} -attr vt d
load net {exs#12.itm(10)} -attr vt d
load net {exs#12.itm(11)} -attr vt d
load net {exs#12.itm(12)} -attr vt d
load net {exs#12.itm(13)} -attr vt d
load net {exs#12.itm(14)} -attr vt d
load netBundle {exs#12.itm} 15 {exs#12.itm(0)} {exs#12.itm(1)} {exs#12.itm(2)} {exs#12.itm(3)} {exs#12.itm(4)} {exs#12.itm(5)} {exs#12.itm(6)} {exs#12.itm(7)} {exs#12.itm(8)} {exs#12.itm(9)} {exs#12.itm(10)} {exs#12.itm(11)} {exs#12.itm(12)} {exs#12.itm(13)} {exs#12.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {by:conc#6.itm(0)} -attr vt d
load net {by:conc#6.itm(1)} -attr vt d
load net {by:conc#6.itm(2)} -attr vt d
load net {by:conc#6.itm(3)} -attr vt d
load net {by:conc#6.itm(4)} -attr vt d
load net {by:conc#6.itm(5)} -attr vt d
load net {by:conc#6.itm(6)} -attr vt d
load net {by:conc#6.itm(7)} -attr vt d
load net {by:conc#6.itm(8)} -attr vt d
load net {by:conc#6.itm(9)} -attr vt d
load net {by:conc#6.itm(10)} -attr vt d
load net {by:conc#6.itm(11)} -attr vt d
load net {by:conc#6.itm(12)} -attr vt d
load net {by:conc#6.itm(13)} -attr vt d
load net {by:conc#6.itm(14)} -attr vt d
load net {by:conc#6.itm(15)} -attr vt d
load netBundle {by:conc#6.itm} 16 {by:conc#6.itm(0)} {by:conc#6.itm(1)} {by:conc#6.itm(2)} {by:conc#6.itm(3)} {by:conc#6.itm(4)} {by:conc#6.itm(5)} {by:conc#6.itm(6)} {by:conc#6.itm(7)} {by:conc#6.itm(8)} {by:conc#6.itm(9)} {by:conc#6.itm(10)} {by:conc#6.itm(11)} {by:conc#6.itm(12)} {by:conc#6.itm(13)} {by:conc#6.itm(14)} {by:conc#6.itm(15)} -attr xrf 13482 -attr oid 281 -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {slc(regs.regs(0).sva.sg2)#3.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#3.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#3.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#3.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#3.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#3.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#3.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#3.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#3.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#3.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva.sg2)#3.itm} 10 {slc(regs.regs(0).sva.sg2)#3.itm(0)} {slc(regs.regs(0).sva.sg2)#3.itm(1)} {slc(regs.regs(0).sva.sg2)#3.itm(2)} {slc(regs.regs(0).sva.sg2)#3.itm(3)} {slc(regs.regs(0).sva.sg2)#3.itm(4)} {slc(regs.regs(0).sva.sg2)#3.itm(5)} {slc(regs.regs(0).sva.sg2)#3.itm(6)} {slc(regs.regs(0).sva.sg2)#3.itm(7)} {slc(regs.regs(0).sva.sg2)#3.itm(8)} {slc(regs.regs(0).sva.sg2)#3.itm(9)} -attr xrf 13483 -attr oid 282 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#3.itm}
load net {gy:conc#6.itm(0)} -attr vt d
load net {gy:conc#6.itm(1)} -attr vt d
load net {gy:conc#6.itm(2)} -attr vt d
load net {gy:conc#6.itm(3)} -attr vt d
load net {gy:conc#6.itm(4)} -attr vt d
load net {gy:conc#6.itm(5)} -attr vt d
load net {gy:conc#6.itm(6)} -attr vt d
load net {gy:conc#6.itm(7)} -attr vt d
load net {gy:conc#6.itm(8)} -attr vt d
load net {gy:conc#6.itm(9)} -attr vt d
load net {gy:conc#6.itm(10)} -attr vt d
load net {gy:conc#6.itm(11)} -attr vt d
load net {gy:conc#6.itm(12)} -attr vt d
load net {gy:conc#6.itm(13)} -attr vt d
load net {gy:conc#6.itm(14)} -attr vt d
load net {gy:conc#6.itm(15)} -attr vt d
load netBundle {gy:conc#6.itm} 16 {gy:conc#6.itm(0)} {gy:conc#6.itm(1)} {gy:conc#6.itm(2)} {gy:conc#6.itm(3)} {gy:conc#6.itm(4)} {gy:conc#6.itm(5)} {gy:conc#6.itm(6)} {gy:conc#6.itm(7)} {gy:conc#6.itm(8)} {gy:conc#6.itm(9)} {gy:conc#6.itm(10)} {gy:conc#6.itm(11)} {gy:conc#6.itm(12)} {gy:conc#6.itm(13)} {gy:conc#6.itm(14)} {gy:conc#6.itm(15)} -attr xrf 13484 -attr oid 283 -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {slc(regs.regs(0).sva.sg2)#4.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#4.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#4.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#4.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#4.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#4.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#4.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#4.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#4.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#4.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva.sg2)#4.itm} 10 {slc(regs.regs(0).sva.sg2)#4.itm(0)} {slc(regs.regs(0).sva.sg2)#4.itm(1)} {slc(regs.regs(0).sva.sg2)#4.itm(2)} {slc(regs.regs(0).sva.sg2)#4.itm(3)} {slc(regs.regs(0).sva.sg2)#4.itm(4)} {slc(regs.regs(0).sva.sg2)#4.itm(5)} {slc(regs.regs(0).sva.sg2)#4.itm(6)} {slc(regs.regs(0).sva.sg2)#4.itm(7)} {slc(regs.regs(0).sva.sg2)#4.itm(8)} {slc(regs.regs(0).sva.sg2)#4.itm(9)} -attr xrf 13485 -attr oid 284 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#4.itm}
load net {ry:conc#6.itm(0)} -attr vt d
load net {ry:conc#6.itm(1)} -attr vt d
load net {ry:conc#6.itm(2)} -attr vt d
load net {ry:conc#6.itm(3)} -attr vt d
load net {ry:conc#6.itm(4)} -attr vt d
load net {ry:conc#6.itm(5)} -attr vt d
load net {ry:conc#6.itm(6)} -attr vt d
load net {ry:conc#6.itm(7)} -attr vt d
load net {ry:conc#6.itm(8)} -attr vt d
load net {ry:conc#6.itm(9)} -attr vt d
load net {ry:conc#6.itm(10)} -attr vt d
load net {ry:conc#6.itm(11)} -attr vt d
load net {ry:conc#6.itm(12)} -attr vt d
load net {ry:conc#6.itm(13)} -attr vt d
load net {ry:conc#6.itm(14)} -attr vt d
load net {ry:conc#6.itm(15)} -attr vt d
load netBundle {ry:conc#6.itm} 16 {ry:conc#6.itm(0)} {ry:conc#6.itm(1)} {ry:conc#6.itm(2)} {ry:conc#6.itm(3)} {ry:conc#6.itm(4)} {ry:conc#6.itm(5)} {ry:conc#6.itm(6)} {ry:conc#6.itm(7)} {ry:conc#6.itm(8)} {ry:conc#6.itm(9)} {ry:conc#6.itm(10)} {ry:conc#6.itm(11)} {ry:conc#6.itm(12)} {ry:conc#6.itm(13)} {ry:conc#6.itm(14)} {ry:conc#6.itm(15)} -attr xrf 13486 -attr oid 285 -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {slc(regs.regs(0).sva.sg2)#5.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#5.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#5.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#5.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#5.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#5.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#5.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#5.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#5.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#5.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva.sg2)#5.itm} 10 {slc(regs.regs(0).sva.sg2)#5.itm(0)} {slc(regs.regs(0).sva.sg2)#5.itm(1)} {slc(regs.regs(0).sva.sg2)#5.itm(2)} {slc(regs.regs(0).sva.sg2)#5.itm(3)} {slc(regs.regs(0).sva.sg2)#5.itm(4)} {slc(regs.regs(0).sva.sg2)#5.itm(5)} {slc(regs.regs(0).sva.sg2)#5.itm(6)} {slc(regs.regs(0).sva.sg2)#5.itm(7)} {slc(regs.regs(0).sva.sg2)#5.itm(8)} {slc(regs.regs(0).sva.sg2)#5.itm(9)} -attr xrf 13487 -attr oid 286 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#5.itm}
load net {ACC3:if:acc#22.itm(0)} -attr vt d
load net {ACC3:if:acc#22.itm(1)} -attr vt d
load net {ACC3:if:acc#22.itm(2)} -attr vt d
load net {ACC3:if:acc#22.itm(3)} -attr vt d
load net {ACC3:if:acc#22.itm(4)} -attr vt d
load net {ACC3:if:acc#22.itm(5)} -attr vt d
load net {ACC3:if:acc#22.itm(6)} -attr vt d
load net {ACC3:if:acc#22.itm(7)} -attr vt d
load net {ACC3:if:acc#22.itm(8)} -attr vt d
load net {ACC3:if:acc#22.itm(9)} -attr vt d
load net {ACC3:if:acc#22.itm(10)} -attr vt d
load net {ACC3:if:acc#22.itm(11)} -attr vt d
load net {ACC3:if:acc#22.itm(12)} -attr vt d
load net {ACC3:if:acc#22.itm(13)} -attr vt d
load net {ACC3:if:acc#22.itm(14)} -attr vt d
load net {ACC3:if:acc#22.itm(15)} -attr vt d
load net {ACC3:if:acc#22.itm(16)} -attr vt d
load netBundle {ACC3:if:acc#22.itm} 17 {ACC3:if:acc#22.itm(0)} {ACC3:if:acc#22.itm(1)} {ACC3:if:acc#22.itm(2)} {ACC3:if:acc#22.itm(3)} {ACC3:if:acc#22.itm(4)} {ACC3:if:acc#22.itm(5)} {ACC3:if:acc#22.itm(6)} {ACC3:if:acc#22.itm(7)} {ACC3:if:acc#22.itm(8)} {ACC3:if:acc#22.itm(9)} {ACC3:if:acc#22.itm(10)} {ACC3:if:acc#22.itm(11)} {ACC3:if:acc#22.itm(12)} {ACC3:if:acc#22.itm(13)} {ACC3:if:acc#22.itm(14)} {ACC3:if:acc#22.itm(15)} {ACC3:if:acc#22.itm(16)} -attr xrf 13488 -attr oid 287 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {conc#235.itm(0)} -attr vt d
load net {conc#235.itm(1)} -attr vt d
load net {conc#235.itm(2)} -attr vt d
load net {conc#235.itm(3)} -attr vt d
load net {conc#235.itm(4)} -attr vt d
load net {conc#235.itm(5)} -attr vt d
load net {conc#235.itm(6)} -attr vt d
load net {conc#235.itm(7)} -attr vt d
load net {conc#235.itm(8)} -attr vt d
load net {conc#235.itm(9)} -attr vt d
load net {conc#235.itm(10)} -attr vt d
load net {conc#235.itm(11)} -attr vt d
load netBundle {conc#235.itm} 12 {conc#235.itm(0)} {conc#235.itm(1)} {conc#235.itm(2)} {conc#235.itm(3)} {conc#235.itm(4)} {conc#235.itm(5)} {conc#235.itm(6)} {conc#235.itm(7)} {conc#235.itm(8)} {conc#235.itm(9)} {conc#235.itm(10)} {conc#235.itm(11)} -attr xrf 13489 -attr oid 288 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {regs.operator[]#29:not#3.itm(0)} -attr vt d
load net {regs.operator[]#29:not#3.itm(1)} -attr vt d
load net {regs.operator[]#29:not#3.itm(2)} -attr vt d
load net {regs.operator[]#29:not#3.itm(3)} -attr vt d
load net {regs.operator[]#29:not#3.itm(4)} -attr vt d
load net {regs.operator[]#29:not#3.itm(5)} -attr vt d
load net {regs.operator[]#29:not#3.itm(6)} -attr vt d
load net {regs.operator[]#29:not#3.itm(7)} -attr vt d
load net {regs.operator[]#29:not#3.itm(8)} -attr vt d
load net {regs.operator[]#29:not#3.itm(9)} -attr vt d
load netBundle {regs.operator[]#29:not#3.itm} 10 {regs.operator[]#29:not#3.itm(0)} {regs.operator[]#29:not#3.itm(1)} {regs.operator[]#29:not#3.itm(2)} {regs.operator[]#29:not#3.itm(3)} {regs.operator[]#29:not#3.itm(4)} {regs.operator[]#29:not#3.itm(5)} {regs.operator[]#29:not#3.itm(6)} {regs.operator[]#29:not#3.itm(7)} {regs.operator[]#29:not#3.itm(8)} {regs.operator[]#29:not#3.itm(9)} -attr xrf 13490 -attr oid 289 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {slc(regs.regs(0).sva#2)#3.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva#2)#3.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva#2)#3.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva#2)#3.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva#2)#3.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva#2)#3.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva#2)#3.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva#2)#3.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva#2)#3.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva#2)#3.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva#2)#3.itm} 10 {slc(regs.regs(0).sva#2)#3.itm(0)} {slc(regs.regs(0).sva#2)#3.itm(1)} {slc(regs.regs(0).sva#2)#3.itm(2)} {slc(regs.regs(0).sva#2)#3.itm(3)} {slc(regs.regs(0).sva#2)#3.itm(4)} {slc(regs.regs(0).sva#2)#3.itm(5)} {slc(regs.regs(0).sva#2)#3.itm(6)} {slc(regs.regs(0).sva#2)#3.itm(7)} {slc(regs.regs(0).sva#2)#3.itm(8)} {slc(regs.regs(0).sva#2)#3.itm(9)} -attr xrf 13491 -attr oid 290 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#3.itm}
load net {conc#236.itm(0)} -attr vt d
load net {conc#236.itm(1)} -attr vt d
load net {conc#236.itm(2)} -attr vt d
load net {conc#236.itm(3)} -attr vt d
load net {conc#236.itm(4)} -attr vt d
load net {conc#236.itm(5)} -attr vt d
load net {conc#236.itm(6)} -attr vt d
load net {conc#236.itm(7)} -attr vt d
load net {conc#236.itm(8)} -attr vt d
load net {conc#236.itm(9)} -attr vt d
load net {conc#236.itm(10)} -attr vt d
load net {conc#236.itm(11)} -attr vt d
load net {conc#236.itm(12)} -attr vt d
load net {conc#236.itm(13)} -attr vt d
load net {conc#236.itm(14)} -attr vt d
load net {conc#236.itm(15)} -attr vt d
load net {conc#236.itm(16)} -attr vt d
load netBundle {conc#236.itm} 17 {conc#236.itm(0)} {conc#236.itm(1)} {conc#236.itm(2)} {conc#236.itm(3)} {conc#236.itm(4)} {conc#236.itm(5)} {conc#236.itm(6)} {conc#236.itm(7)} {conc#236.itm(8)} {conc#236.itm(9)} {conc#236.itm(10)} {conc#236.itm(11)} {conc#236.itm(12)} {conc#236.itm(13)} {conc#236.itm(14)} {conc#236.itm(15)} {conc#236.itm(16)} -attr xrf 13492 -attr oid 291 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC3:if:acc.itm(0)} -attr vt d
load net {ACC3:if:acc.itm(1)} -attr vt d
load net {ACC3:if:acc.itm(2)} -attr vt d
load net {ACC3:if:acc.itm(3)} -attr vt d
load net {ACC3:if:acc.itm(4)} -attr vt d
load net {ACC3:if:acc.itm(5)} -attr vt d
load net {ACC3:if:acc.itm(6)} -attr vt d
load net {ACC3:if:acc.itm(7)} -attr vt d
load net {ACC3:if:acc.itm(8)} -attr vt d
load net {ACC3:if:acc.itm(9)} -attr vt d
load net {ACC3:if:acc.itm(10)} -attr vt d
load net {ACC3:if:acc.itm(11)} -attr vt d
load net {ACC3:if:acc.itm(12)} -attr vt d
load net {ACC3:if:acc.itm(13)} -attr vt d
load net {ACC3:if:acc.itm(14)} -attr vt d
load net {ACC3:if:acc.itm(15)} -attr vt d
load net {ACC3:if:acc.itm(16)} -attr vt d
load netBundle {ACC3:if:acc.itm} 17 {ACC3:if:acc.itm(0)} {ACC3:if:acc.itm(1)} {ACC3:if:acc.itm(2)} {ACC3:if:acc.itm(3)} {ACC3:if:acc.itm(4)} {ACC3:if:acc.itm(5)} {ACC3:if:acc.itm(6)} {ACC3:if:acc.itm(7)} {ACC3:if:acc.itm(8)} {ACC3:if:acc.itm(9)} {ACC3:if:acc.itm(10)} {ACC3:if:acc.itm(11)} {ACC3:if:acc.itm(12)} {ACC3:if:acc.itm(13)} {ACC3:if:acc.itm(14)} {ACC3:if:acc.itm(15)} {ACC3:if:acc.itm(16)} -attr xrf 13493 -attr oid 292 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {conc#237.itm(0)} -attr vt d
load net {conc#237.itm(1)} -attr vt d
load net {conc#237.itm(2)} -attr vt d
load net {conc#237.itm(3)} -attr vt d
load net {conc#237.itm(4)} -attr vt d
load net {conc#237.itm(5)} -attr vt d
load net {conc#237.itm(6)} -attr vt d
load net {conc#237.itm(7)} -attr vt d
load net {conc#237.itm(8)} -attr vt d
load net {conc#237.itm(9)} -attr vt d
load net {conc#237.itm(10)} -attr vt d
load net {conc#237.itm(11)} -attr vt d
load netBundle {conc#237.itm} 12 {conc#237.itm(0)} {conc#237.itm(1)} {conc#237.itm(2)} {conc#237.itm(3)} {conc#237.itm(4)} {conc#237.itm(5)} {conc#237.itm(6)} {conc#237.itm(7)} {conc#237.itm(8)} {conc#237.itm(9)} {conc#237.itm(10)} {conc#237.itm(11)} -attr xrf 13494 -attr oid 293 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {regs.operator[]#28:not#3.itm(0)} -attr vt d
load net {regs.operator[]#28:not#3.itm(1)} -attr vt d
load net {regs.operator[]#28:not#3.itm(2)} -attr vt d
load net {regs.operator[]#28:not#3.itm(3)} -attr vt d
load net {regs.operator[]#28:not#3.itm(4)} -attr vt d
load net {regs.operator[]#28:not#3.itm(5)} -attr vt d
load net {regs.operator[]#28:not#3.itm(6)} -attr vt d
load net {regs.operator[]#28:not#3.itm(7)} -attr vt d
load net {regs.operator[]#28:not#3.itm(8)} -attr vt d
load net {regs.operator[]#28:not#3.itm(9)} -attr vt d
load netBundle {regs.operator[]#28:not#3.itm} 10 {regs.operator[]#28:not#3.itm(0)} {regs.operator[]#28:not#3.itm(1)} {regs.operator[]#28:not#3.itm(2)} {regs.operator[]#28:not#3.itm(3)} {regs.operator[]#28:not#3.itm(4)} {regs.operator[]#28:not#3.itm(5)} {regs.operator[]#28:not#3.itm(6)} {regs.operator[]#28:not#3.itm(7)} {regs.operator[]#28:not#3.itm(8)} {regs.operator[]#28:not#3.itm(9)} -attr xrf 13495 -attr oid 294 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {slc(regs.regs(0).sva#2)#4.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva#2)#4.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva#2)#4.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva#2)#4.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva#2)#4.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva#2)#4.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva#2)#4.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva#2)#4.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva#2)#4.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva#2)#4.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva#2)#4.itm} 10 {slc(regs.regs(0).sva#2)#4.itm(0)} {slc(regs.regs(0).sva#2)#4.itm(1)} {slc(regs.regs(0).sva#2)#4.itm(2)} {slc(regs.regs(0).sva#2)#4.itm(3)} {slc(regs.regs(0).sva#2)#4.itm(4)} {slc(regs.regs(0).sva#2)#4.itm(5)} {slc(regs.regs(0).sva#2)#4.itm(6)} {slc(regs.regs(0).sva#2)#4.itm(7)} {slc(regs.regs(0).sva#2)#4.itm(8)} {slc(regs.regs(0).sva#2)#4.itm(9)} -attr xrf 13496 -attr oid 295 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#4.itm}
load net {conc#238.itm(0)} -attr vt d
load net {conc#238.itm(1)} -attr vt d
load net {conc#238.itm(2)} -attr vt d
load net {conc#238.itm(3)} -attr vt d
load net {conc#238.itm(4)} -attr vt d
load net {conc#238.itm(5)} -attr vt d
load net {conc#238.itm(6)} -attr vt d
load net {conc#238.itm(7)} -attr vt d
load net {conc#238.itm(8)} -attr vt d
load net {conc#238.itm(9)} -attr vt d
load net {conc#238.itm(10)} -attr vt d
load net {conc#238.itm(11)} -attr vt d
load net {conc#238.itm(12)} -attr vt d
load net {conc#238.itm(13)} -attr vt d
load net {conc#238.itm(14)} -attr vt d
load net {conc#238.itm(15)} -attr vt d
load net {conc#238.itm(16)} -attr vt d
load netBundle {conc#238.itm} 17 {conc#238.itm(0)} {conc#238.itm(1)} {conc#238.itm(2)} {conc#238.itm(3)} {conc#238.itm(4)} {conc#238.itm(5)} {conc#238.itm(6)} {conc#238.itm(7)} {conc#238.itm(8)} {conc#238.itm(9)} {conc#238.itm(10)} {conc#238.itm(11)} {conc#238.itm(12)} {conc#238.itm(13)} {conc#238.itm(14)} {conc#238.itm(15)} {conc#238.itm(16)} -attr xrf 13497 -attr oid 296 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC3:if:acc#21.itm(0)} -attr vt d
load net {ACC3:if:acc#21.itm(1)} -attr vt d
load net {ACC3:if:acc#21.itm(2)} -attr vt d
load net {ACC3:if:acc#21.itm(3)} -attr vt d
load net {ACC3:if:acc#21.itm(4)} -attr vt d
load net {ACC3:if:acc#21.itm(5)} -attr vt d
load net {ACC3:if:acc#21.itm(6)} -attr vt d
load net {ACC3:if:acc#21.itm(7)} -attr vt d
load net {ACC3:if:acc#21.itm(8)} -attr vt d
load net {ACC3:if:acc#21.itm(9)} -attr vt d
load net {ACC3:if:acc#21.itm(10)} -attr vt d
load net {ACC3:if:acc#21.itm(11)} -attr vt d
load net {ACC3:if:acc#21.itm(12)} -attr vt d
load net {ACC3:if:acc#21.itm(13)} -attr vt d
load net {ACC3:if:acc#21.itm(14)} -attr vt d
load net {ACC3:if:acc#21.itm(15)} -attr vt d
load net {ACC3:if:acc#21.itm(16)} -attr vt d
load netBundle {ACC3:if:acc#21.itm} 17 {ACC3:if:acc#21.itm(0)} {ACC3:if:acc#21.itm(1)} {ACC3:if:acc#21.itm(2)} {ACC3:if:acc#21.itm(3)} {ACC3:if:acc#21.itm(4)} {ACC3:if:acc#21.itm(5)} {ACC3:if:acc#21.itm(6)} {ACC3:if:acc#21.itm(7)} {ACC3:if:acc#21.itm(8)} {ACC3:if:acc#21.itm(9)} {ACC3:if:acc#21.itm(10)} {ACC3:if:acc#21.itm(11)} {ACC3:if:acc#21.itm(12)} {ACC3:if:acc#21.itm(13)} {ACC3:if:acc#21.itm(14)} {ACC3:if:acc#21.itm(15)} {ACC3:if:acc#21.itm(16)} -attr xrf 13498 -attr oid 297 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {conc#239.itm(0)} -attr vt d
load net {conc#239.itm(1)} -attr vt d
load net {conc#239.itm(2)} -attr vt d
load net {conc#239.itm(3)} -attr vt d
load net {conc#239.itm(4)} -attr vt d
load net {conc#239.itm(5)} -attr vt d
load net {conc#239.itm(6)} -attr vt d
load net {conc#239.itm(7)} -attr vt d
load net {conc#239.itm(8)} -attr vt d
load net {conc#239.itm(9)} -attr vt d
load net {conc#239.itm(10)} -attr vt d
load net {conc#239.itm(11)} -attr vt d
load netBundle {conc#239.itm} 12 {conc#239.itm(0)} {conc#239.itm(1)} {conc#239.itm(2)} {conc#239.itm(3)} {conc#239.itm(4)} {conc#239.itm(5)} {conc#239.itm(6)} {conc#239.itm(7)} {conc#239.itm(8)} {conc#239.itm(9)} {conc#239.itm(10)} {conc#239.itm(11)} -attr xrf 13499 -attr oid 298 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#239.itm}
load net {regs.operator[]#27:not#3.itm(0)} -attr vt d
load net {regs.operator[]#27:not#3.itm(1)} -attr vt d
load net {regs.operator[]#27:not#3.itm(2)} -attr vt d
load net {regs.operator[]#27:not#3.itm(3)} -attr vt d
load net {regs.operator[]#27:not#3.itm(4)} -attr vt d
load net {regs.operator[]#27:not#3.itm(5)} -attr vt d
load net {regs.operator[]#27:not#3.itm(6)} -attr vt d
load net {regs.operator[]#27:not#3.itm(7)} -attr vt d
load net {regs.operator[]#27:not#3.itm(8)} -attr vt d
load net {regs.operator[]#27:not#3.itm(9)} -attr vt d
load netBundle {regs.operator[]#27:not#3.itm} 10 {regs.operator[]#27:not#3.itm(0)} {regs.operator[]#27:not#3.itm(1)} {regs.operator[]#27:not#3.itm(2)} {regs.operator[]#27:not#3.itm(3)} {regs.operator[]#27:not#3.itm(4)} {regs.operator[]#27:not#3.itm(5)} {regs.operator[]#27:not#3.itm(6)} {regs.operator[]#27:not#3.itm(7)} {regs.operator[]#27:not#3.itm(8)} {regs.operator[]#27:not#3.itm(9)} -attr xrf 13500 -attr oid 299 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {slc(regs.regs(0).sva#2)#5.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva#2)#5.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva#2)#5.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva#2)#5.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva#2)#5.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva#2)#5.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva#2)#5.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva#2)#5.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva#2)#5.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva#2)#5.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva#2)#5.itm} 10 {slc(regs.regs(0).sva#2)#5.itm(0)} {slc(regs.regs(0).sva#2)#5.itm(1)} {slc(regs.regs(0).sva#2)#5.itm(2)} {slc(regs.regs(0).sva#2)#5.itm(3)} {slc(regs.regs(0).sva#2)#5.itm(4)} {slc(regs.regs(0).sva#2)#5.itm(5)} {slc(regs.regs(0).sva#2)#5.itm(6)} {slc(regs.regs(0).sva#2)#5.itm(7)} {slc(regs.regs(0).sva#2)#5.itm(8)} {slc(regs.regs(0).sva#2)#5.itm(9)} -attr xrf 13501 -attr oid 300 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#5.itm}
load net {conc#240.itm(0)} -attr vt d
load net {conc#240.itm(1)} -attr vt d
load net {conc#240.itm(2)} -attr vt d
load net {conc#240.itm(3)} -attr vt d
load net {conc#240.itm(4)} -attr vt d
load net {conc#240.itm(5)} -attr vt d
load net {conc#240.itm(6)} -attr vt d
load net {conc#240.itm(7)} -attr vt d
load net {conc#240.itm(8)} -attr vt d
load net {conc#240.itm(9)} -attr vt d
load net {conc#240.itm(10)} -attr vt d
load net {conc#240.itm(11)} -attr vt d
load net {conc#240.itm(12)} -attr vt d
load net {conc#240.itm(13)} -attr vt d
load net {conc#240.itm(14)} -attr vt d
load net {conc#240.itm(15)} -attr vt d
load net {conc#240.itm(16)} -attr vt d
load netBundle {conc#240.itm} 17 {conc#240.itm(0)} {conc#240.itm(1)} {conc#240.itm(2)} {conc#240.itm(3)} {conc#240.itm(4)} {conc#240.itm(5)} {conc#240.itm(6)} {conc#240.itm(7)} {conc#240.itm(8)} {conc#240.itm(9)} {conc#240.itm(10)} {conc#240.itm(11)} {conc#240.itm(12)} {conc#240.itm(13)} {conc#240.itm(14)} {conc#240.itm(15)} {conc#240.itm(16)} -attr xrf 13502 -attr oid 301 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {by:conc#4.itm(0)} -attr vt d
load net {by:conc#4.itm(1)} -attr vt d
load net {by:conc#4.itm(2)} -attr vt d
load net {by:conc#4.itm(3)} -attr vt d
load net {by:conc#4.itm(4)} -attr vt d
load net {by:conc#4.itm(5)} -attr vt d
load net {by:conc#4.itm(6)} -attr vt d
load net {by:conc#4.itm(7)} -attr vt d
load net {by:conc#4.itm(8)} -attr vt d
load net {by:conc#4.itm(9)} -attr vt d
load net {by:conc#4.itm(10)} -attr vt d
load net {by:conc#4.itm(11)} -attr vt d
load net {by:conc#4.itm(12)} -attr vt d
load net {by:conc#4.itm(13)} -attr vt d
load net {by:conc#4.itm(14)} -attr vt d
load net {by:conc#4.itm(15)} -attr vt d
load netBundle {by:conc#4.itm} 16 {by:conc#4.itm(0)} {by:conc#4.itm(1)} {by:conc#4.itm(2)} {by:conc#4.itm(3)} {by:conc#4.itm(4)} {by:conc#4.itm(5)} {by:conc#4.itm(6)} {by:conc#4.itm(7)} {by:conc#4.itm(8)} {by:conc#4.itm(9)} {by:conc#4.itm(10)} {by:conc#4.itm(11)} {by:conc#4.itm(12)} {by:conc#4.itm(13)} {by:conc#4.itm(14)} {by:conc#4.itm(15)} -attr xrf 13503 -attr oid 302 -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {slc(regs.regs(2).sva.sg2)#5.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#5.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#5.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#5.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#5.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#5.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#5.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#5.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#5.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#5.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva.sg2)#5.itm} 10 {slc(regs.regs(2).sva.sg2)#5.itm(0)} {slc(regs.regs(2).sva.sg2)#5.itm(1)} {slc(regs.regs(2).sva.sg2)#5.itm(2)} {slc(regs.regs(2).sva.sg2)#5.itm(3)} {slc(regs.regs(2).sva.sg2)#5.itm(4)} {slc(regs.regs(2).sva.sg2)#5.itm(5)} {slc(regs.regs(2).sva.sg2)#5.itm(6)} {slc(regs.regs(2).sva.sg2)#5.itm(7)} {slc(regs.regs(2).sva.sg2)#5.itm(8)} {slc(regs.regs(2).sva.sg2)#5.itm(9)} -attr xrf 13504 -attr oid 303 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#5.itm}
load net {gy:conc#4.itm(0)} -attr vt d
load net {gy:conc#4.itm(1)} -attr vt d
load net {gy:conc#4.itm(2)} -attr vt d
load net {gy:conc#4.itm(3)} -attr vt d
load net {gy:conc#4.itm(4)} -attr vt d
load net {gy:conc#4.itm(5)} -attr vt d
load net {gy:conc#4.itm(6)} -attr vt d
load net {gy:conc#4.itm(7)} -attr vt d
load net {gy:conc#4.itm(8)} -attr vt d
load net {gy:conc#4.itm(9)} -attr vt d
load net {gy:conc#4.itm(10)} -attr vt d
load net {gy:conc#4.itm(11)} -attr vt d
load net {gy:conc#4.itm(12)} -attr vt d
load net {gy:conc#4.itm(13)} -attr vt d
load net {gy:conc#4.itm(14)} -attr vt d
load net {gy:conc#4.itm(15)} -attr vt d
load netBundle {gy:conc#4.itm} 16 {gy:conc#4.itm(0)} {gy:conc#4.itm(1)} {gy:conc#4.itm(2)} {gy:conc#4.itm(3)} {gy:conc#4.itm(4)} {gy:conc#4.itm(5)} {gy:conc#4.itm(6)} {gy:conc#4.itm(7)} {gy:conc#4.itm(8)} {gy:conc#4.itm(9)} {gy:conc#4.itm(10)} {gy:conc#4.itm(11)} {gy:conc#4.itm(12)} {gy:conc#4.itm(13)} {gy:conc#4.itm(14)} {gy:conc#4.itm(15)} -attr xrf 13505 -attr oid 304 -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {slc(regs.regs(2).sva.sg2)#4.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#4.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#4.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#4.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#4.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#4.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#4.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#4.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#4.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#4.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva.sg2)#4.itm} 10 {slc(regs.regs(2).sva.sg2)#4.itm(0)} {slc(regs.regs(2).sva.sg2)#4.itm(1)} {slc(regs.regs(2).sva.sg2)#4.itm(2)} {slc(regs.regs(2).sva.sg2)#4.itm(3)} {slc(regs.regs(2).sva.sg2)#4.itm(4)} {slc(regs.regs(2).sva.sg2)#4.itm(5)} {slc(regs.regs(2).sva.sg2)#4.itm(6)} {slc(regs.regs(2).sva.sg2)#4.itm(7)} {slc(regs.regs(2).sva.sg2)#4.itm(8)} {slc(regs.regs(2).sva.sg2)#4.itm(9)} -attr xrf 13506 -attr oid 305 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#4.itm}
load net {ry:conc#4.itm(0)} -attr vt d
load net {ry:conc#4.itm(1)} -attr vt d
load net {ry:conc#4.itm(2)} -attr vt d
load net {ry:conc#4.itm(3)} -attr vt d
load net {ry:conc#4.itm(4)} -attr vt d
load net {ry:conc#4.itm(5)} -attr vt d
load net {ry:conc#4.itm(6)} -attr vt d
load net {ry:conc#4.itm(7)} -attr vt d
load net {ry:conc#4.itm(8)} -attr vt d
load net {ry:conc#4.itm(9)} -attr vt d
load net {ry:conc#4.itm(10)} -attr vt d
load net {ry:conc#4.itm(11)} -attr vt d
load net {ry:conc#4.itm(12)} -attr vt d
load net {ry:conc#4.itm(13)} -attr vt d
load net {ry:conc#4.itm(14)} -attr vt d
load net {ry:conc#4.itm(15)} -attr vt d
load netBundle {ry:conc#4.itm} 16 {ry:conc#4.itm(0)} {ry:conc#4.itm(1)} {ry:conc#4.itm(2)} {ry:conc#4.itm(3)} {ry:conc#4.itm(4)} {ry:conc#4.itm(5)} {ry:conc#4.itm(6)} {ry:conc#4.itm(7)} {ry:conc#4.itm(8)} {ry:conc#4.itm(9)} {ry:conc#4.itm(10)} {ry:conc#4.itm(11)} {ry:conc#4.itm(12)} {ry:conc#4.itm(13)} {ry:conc#4.itm(14)} {ry:conc#4.itm(15)} -attr xrf 13507 -attr oid 306 -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {slc(regs.regs(2).sva.sg2)#3.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#3.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#3.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#3.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#3.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#3.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#3.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#3.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#3.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#3.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva.sg2)#3.itm} 10 {slc(regs.regs(2).sva.sg2)#3.itm(0)} {slc(regs.regs(2).sva.sg2)#3.itm(1)} {slc(regs.regs(2).sva.sg2)#3.itm(2)} {slc(regs.regs(2).sva.sg2)#3.itm(3)} {slc(regs.regs(2).sva.sg2)#3.itm(4)} {slc(regs.regs(2).sva.sg2)#3.itm(5)} {slc(regs.regs(2).sva.sg2)#3.itm(6)} {slc(regs.regs(2).sva.sg2)#3.itm(7)} {slc(regs.regs(2).sva.sg2)#3.itm(8)} {slc(regs.regs(2).sva.sg2)#3.itm(9)} -attr xrf 13508 -attr oid 307 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#3.itm}
load net {ACC3:if#2:acc#22.itm(0)} -attr vt d
load net {ACC3:if#2:acc#22.itm(1)} -attr vt d
load net {ACC3:if#2:acc#22.itm(2)} -attr vt d
load net {ACC3:if#2:acc#22.itm(3)} -attr vt d
load net {ACC3:if#2:acc#22.itm(4)} -attr vt d
load net {ACC3:if#2:acc#22.itm(5)} -attr vt d
load net {ACC3:if#2:acc#22.itm(6)} -attr vt d
load net {ACC3:if#2:acc#22.itm(7)} -attr vt d
load net {ACC3:if#2:acc#22.itm(8)} -attr vt d
load net {ACC3:if#2:acc#22.itm(9)} -attr vt d
load net {ACC3:if#2:acc#22.itm(10)} -attr vt d
load net {ACC3:if#2:acc#22.itm(11)} -attr vt d
load net {ACC3:if#2:acc#22.itm(12)} -attr vt d
load net {ACC3:if#2:acc#22.itm(13)} -attr vt d
load net {ACC3:if#2:acc#22.itm(14)} -attr vt d
load net {ACC3:if#2:acc#22.itm(15)} -attr vt d
load net {ACC3:if#2:acc#22.itm(16)} -attr vt d
load netBundle {ACC3:if#2:acc#22.itm} 17 {ACC3:if#2:acc#22.itm(0)} {ACC3:if#2:acc#22.itm(1)} {ACC3:if#2:acc#22.itm(2)} {ACC3:if#2:acc#22.itm(3)} {ACC3:if#2:acc#22.itm(4)} {ACC3:if#2:acc#22.itm(5)} {ACC3:if#2:acc#22.itm(6)} {ACC3:if#2:acc#22.itm(7)} {ACC3:if#2:acc#22.itm(8)} {ACC3:if#2:acc#22.itm(9)} {ACC3:if#2:acc#22.itm(10)} {ACC3:if#2:acc#22.itm(11)} {ACC3:if#2:acc#22.itm(12)} {ACC3:if#2:acc#22.itm(13)} {ACC3:if#2:acc#22.itm(14)} {ACC3:if#2:acc#22.itm(15)} {ACC3:if#2:acc#22.itm(16)} -attr xrf 13509 -attr oid 308 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {conc#241.itm(0)} -attr vt d
load net {conc#241.itm(1)} -attr vt d
load net {conc#241.itm(2)} -attr vt d
load net {conc#241.itm(3)} -attr vt d
load net {conc#241.itm(4)} -attr vt d
load net {conc#241.itm(5)} -attr vt d
load net {conc#241.itm(6)} -attr vt d
load net {conc#241.itm(7)} -attr vt d
load net {conc#241.itm(8)} -attr vt d
load net {conc#241.itm(9)} -attr vt d
load net {conc#241.itm(10)} -attr vt d
load net {conc#241.itm(11)} -attr vt d
load netBundle {conc#241.itm} 12 {conc#241.itm(0)} {conc#241.itm(1)} {conc#241.itm(2)} {conc#241.itm(3)} {conc#241.itm(4)} {conc#241.itm(5)} {conc#241.itm(6)} {conc#241.itm(7)} {conc#241.itm(8)} {conc#241.itm(9)} {conc#241.itm(10)} {conc#241.itm(11)} -attr xrf 13510 -attr oid 309 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#241.itm}
load net {regs.operator[]#47:not#3.itm(0)} -attr vt d
load net {regs.operator[]#47:not#3.itm(1)} -attr vt d
load net {regs.operator[]#47:not#3.itm(2)} -attr vt d
load net {regs.operator[]#47:not#3.itm(3)} -attr vt d
load net {regs.operator[]#47:not#3.itm(4)} -attr vt d
load net {regs.operator[]#47:not#3.itm(5)} -attr vt d
load net {regs.operator[]#47:not#3.itm(6)} -attr vt d
load net {regs.operator[]#47:not#3.itm(7)} -attr vt d
load net {regs.operator[]#47:not#3.itm(8)} -attr vt d
load net {regs.operator[]#47:not#3.itm(9)} -attr vt d
load netBundle {regs.operator[]#47:not#3.itm} 10 {regs.operator[]#47:not#3.itm(0)} {regs.operator[]#47:not#3.itm(1)} {regs.operator[]#47:not#3.itm(2)} {regs.operator[]#47:not#3.itm(3)} {regs.operator[]#47:not#3.itm(4)} {regs.operator[]#47:not#3.itm(5)} {regs.operator[]#47:not#3.itm(6)} {regs.operator[]#47:not#3.itm(7)} {regs.operator[]#47:not#3.itm(8)} {regs.operator[]#47:not#3.itm(9)} -attr xrf 13511 -attr oid 310 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#3.itm}
load net {slc(regs.regs(2).sva#2)#5.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#2)#5.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#2)#5.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#2)#5.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#2)#5.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#2)#5.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#2)#5.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#2)#5.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#2)#5.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#2)#5.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#2)#5.itm} 10 {slc(regs.regs(2).sva#2)#5.itm(0)} {slc(regs.regs(2).sva#2)#5.itm(1)} {slc(regs.regs(2).sva#2)#5.itm(2)} {slc(regs.regs(2).sva#2)#5.itm(3)} {slc(regs.regs(2).sva#2)#5.itm(4)} {slc(regs.regs(2).sva#2)#5.itm(5)} {slc(regs.regs(2).sva#2)#5.itm(6)} {slc(regs.regs(2).sva#2)#5.itm(7)} {slc(regs.regs(2).sva#2)#5.itm(8)} {slc(regs.regs(2).sva#2)#5.itm(9)} -attr xrf 13512 -attr oid 311 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#5.itm}
load net {conc#242.itm(0)} -attr vt d
load net {conc#242.itm(1)} -attr vt d
load net {conc#242.itm(2)} -attr vt d
load net {conc#242.itm(3)} -attr vt d
load net {conc#242.itm(4)} -attr vt d
load net {conc#242.itm(5)} -attr vt d
load net {conc#242.itm(6)} -attr vt d
load net {conc#242.itm(7)} -attr vt d
load net {conc#242.itm(8)} -attr vt d
load net {conc#242.itm(9)} -attr vt d
load net {conc#242.itm(10)} -attr vt d
load net {conc#242.itm(11)} -attr vt d
load net {conc#242.itm(12)} -attr vt d
load net {conc#242.itm(13)} -attr vt d
load net {conc#242.itm(14)} -attr vt d
load net {conc#242.itm(15)} -attr vt d
load net {conc#242.itm(16)} -attr vt d
load netBundle {conc#242.itm} 17 {conc#242.itm(0)} {conc#242.itm(1)} {conc#242.itm(2)} {conc#242.itm(3)} {conc#242.itm(4)} {conc#242.itm(5)} {conc#242.itm(6)} {conc#242.itm(7)} {conc#242.itm(8)} {conc#242.itm(9)} {conc#242.itm(10)} {conc#242.itm(11)} {conc#242.itm(12)} {conc#242.itm(13)} {conc#242.itm(14)} {conc#242.itm(15)} {conc#242.itm(16)} -attr xrf 13513 -attr oid 312 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {ACC3:if#2:acc.itm(0)} -attr vt d
load net {ACC3:if#2:acc.itm(1)} -attr vt d
load net {ACC3:if#2:acc.itm(2)} -attr vt d
load net {ACC3:if#2:acc.itm(3)} -attr vt d
load net {ACC3:if#2:acc.itm(4)} -attr vt d
load net {ACC3:if#2:acc.itm(5)} -attr vt d
load net {ACC3:if#2:acc.itm(6)} -attr vt d
load net {ACC3:if#2:acc.itm(7)} -attr vt d
load net {ACC3:if#2:acc.itm(8)} -attr vt d
load net {ACC3:if#2:acc.itm(9)} -attr vt d
load net {ACC3:if#2:acc.itm(10)} -attr vt d
load net {ACC3:if#2:acc.itm(11)} -attr vt d
load net {ACC3:if#2:acc.itm(12)} -attr vt d
load net {ACC3:if#2:acc.itm(13)} -attr vt d
load net {ACC3:if#2:acc.itm(14)} -attr vt d
load net {ACC3:if#2:acc.itm(15)} -attr vt d
load net {ACC3:if#2:acc.itm(16)} -attr vt d
load netBundle {ACC3:if#2:acc.itm} 17 {ACC3:if#2:acc.itm(0)} {ACC3:if#2:acc.itm(1)} {ACC3:if#2:acc.itm(2)} {ACC3:if#2:acc.itm(3)} {ACC3:if#2:acc.itm(4)} {ACC3:if#2:acc.itm(5)} {ACC3:if#2:acc.itm(6)} {ACC3:if#2:acc.itm(7)} {ACC3:if#2:acc.itm(8)} {ACC3:if#2:acc.itm(9)} {ACC3:if#2:acc.itm(10)} {ACC3:if#2:acc.itm(11)} {ACC3:if#2:acc.itm(12)} {ACC3:if#2:acc.itm(13)} {ACC3:if#2:acc.itm(14)} {ACC3:if#2:acc.itm(15)} {ACC3:if#2:acc.itm(16)} -attr xrf 13514 -attr oid 313 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {conc#243.itm(0)} -attr vt d
load net {conc#243.itm(1)} -attr vt d
load net {conc#243.itm(2)} -attr vt d
load net {conc#243.itm(3)} -attr vt d
load net {conc#243.itm(4)} -attr vt d
load net {conc#243.itm(5)} -attr vt d
load net {conc#243.itm(6)} -attr vt d
load net {conc#243.itm(7)} -attr vt d
load net {conc#243.itm(8)} -attr vt d
load net {conc#243.itm(9)} -attr vt d
load net {conc#243.itm(10)} -attr vt d
load net {conc#243.itm(11)} -attr vt d
load netBundle {conc#243.itm} 12 {conc#243.itm(0)} {conc#243.itm(1)} {conc#243.itm(2)} {conc#243.itm(3)} {conc#243.itm(4)} {conc#243.itm(5)} {conc#243.itm(6)} {conc#243.itm(7)} {conc#243.itm(8)} {conc#243.itm(9)} {conc#243.itm(10)} {conc#243.itm(11)} -attr xrf 13515 -attr oid 314 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#243.itm}
load net {regs.operator[]#46:not#3.itm(0)} -attr vt d
load net {regs.operator[]#46:not#3.itm(1)} -attr vt d
load net {regs.operator[]#46:not#3.itm(2)} -attr vt d
load net {regs.operator[]#46:not#3.itm(3)} -attr vt d
load net {regs.operator[]#46:not#3.itm(4)} -attr vt d
load net {regs.operator[]#46:not#3.itm(5)} -attr vt d
load net {regs.operator[]#46:not#3.itm(6)} -attr vt d
load net {regs.operator[]#46:not#3.itm(7)} -attr vt d
load net {regs.operator[]#46:not#3.itm(8)} -attr vt d
load net {regs.operator[]#46:not#3.itm(9)} -attr vt d
load netBundle {regs.operator[]#46:not#3.itm} 10 {regs.operator[]#46:not#3.itm(0)} {regs.operator[]#46:not#3.itm(1)} {regs.operator[]#46:not#3.itm(2)} {regs.operator[]#46:not#3.itm(3)} {regs.operator[]#46:not#3.itm(4)} {regs.operator[]#46:not#3.itm(5)} {regs.operator[]#46:not#3.itm(6)} {regs.operator[]#46:not#3.itm(7)} {regs.operator[]#46:not#3.itm(8)} {regs.operator[]#46:not#3.itm(9)} -attr xrf 13516 -attr oid 315 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#3.itm}
load net {slc(regs.regs(2).sva#2)#4.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#2)#4.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#2)#4.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#2)#4.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#2)#4.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#2)#4.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#2)#4.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#2)#4.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#2)#4.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#2)#4.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#2)#4.itm} 10 {slc(regs.regs(2).sva#2)#4.itm(0)} {slc(regs.regs(2).sva#2)#4.itm(1)} {slc(regs.regs(2).sva#2)#4.itm(2)} {slc(regs.regs(2).sva#2)#4.itm(3)} {slc(regs.regs(2).sva#2)#4.itm(4)} {slc(regs.regs(2).sva#2)#4.itm(5)} {slc(regs.regs(2).sva#2)#4.itm(6)} {slc(regs.regs(2).sva#2)#4.itm(7)} {slc(regs.regs(2).sva#2)#4.itm(8)} {slc(regs.regs(2).sva#2)#4.itm(9)} -attr xrf 13517 -attr oid 316 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#4.itm}
load net {conc#244.itm(0)} -attr vt d
load net {conc#244.itm(1)} -attr vt d
load net {conc#244.itm(2)} -attr vt d
load net {conc#244.itm(3)} -attr vt d
load net {conc#244.itm(4)} -attr vt d
load net {conc#244.itm(5)} -attr vt d
load net {conc#244.itm(6)} -attr vt d
load net {conc#244.itm(7)} -attr vt d
load net {conc#244.itm(8)} -attr vt d
load net {conc#244.itm(9)} -attr vt d
load net {conc#244.itm(10)} -attr vt d
load net {conc#244.itm(11)} -attr vt d
load net {conc#244.itm(12)} -attr vt d
load net {conc#244.itm(13)} -attr vt d
load net {conc#244.itm(14)} -attr vt d
load net {conc#244.itm(15)} -attr vt d
load net {conc#244.itm(16)} -attr vt d
load netBundle {conc#244.itm} 17 {conc#244.itm(0)} {conc#244.itm(1)} {conc#244.itm(2)} {conc#244.itm(3)} {conc#244.itm(4)} {conc#244.itm(5)} {conc#244.itm(6)} {conc#244.itm(7)} {conc#244.itm(8)} {conc#244.itm(9)} {conc#244.itm(10)} {conc#244.itm(11)} {conc#244.itm(12)} {conc#244.itm(13)} {conc#244.itm(14)} {conc#244.itm(15)} {conc#244.itm(16)} -attr xrf 13518 -attr oid 317 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {ACC3:if#2:acc#21.itm(0)} -attr vt d
load net {ACC3:if#2:acc#21.itm(1)} -attr vt d
load net {ACC3:if#2:acc#21.itm(2)} -attr vt d
load net {ACC3:if#2:acc#21.itm(3)} -attr vt d
load net {ACC3:if#2:acc#21.itm(4)} -attr vt d
load net {ACC3:if#2:acc#21.itm(5)} -attr vt d
load net {ACC3:if#2:acc#21.itm(6)} -attr vt d
load net {ACC3:if#2:acc#21.itm(7)} -attr vt d
load net {ACC3:if#2:acc#21.itm(8)} -attr vt d
load net {ACC3:if#2:acc#21.itm(9)} -attr vt d
load net {ACC3:if#2:acc#21.itm(10)} -attr vt d
load net {ACC3:if#2:acc#21.itm(11)} -attr vt d
load net {ACC3:if#2:acc#21.itm(12)} -attr vt d
load net {ACC3:if#2:acc#21.itm(13)} -attr vt d
load net {ACC3:if#2:acc#21.itm(14)} -attr vt d
load net {ACC3:if#2:acc#21.itm(15)} -attr vt d
load net {ACC3:if#2:acc#21.itm(16)} -attr vt d
load netBundle {ACC3:if#2:acc#21.itm} 17 {ACC3:if#2:acc#21.itm(0)} {ACC3:if#2:acc#21.itm(1)} {ACC3:if#2:acc#21.itm(2)} {ACC3:if#2:acc#21.itm(3)} {ACC3:if#2:acc#21.itm(4)} {ACC3:if#2:acc#21.itm(5)} {ACC3:if#2:acc#21.itm(6)} {ACC3:if#2:acc#21.itm(7)} {ACC3:if#2:acc#21.itm(8)} {ACC3:if#2:acc#21.itm(9)} {ACC3:if#2:acc#21.itm(10)} {ACC3:if#2:acc#21.itm(11)} {ACC3:if#2:acc#21.itm(12)} {ACC3:if#2:acc#21.itm(13)} {ACC3:if#2:acc#21.itm(14)} {ACC3:if#2:acc#21.itm(15)} {ACC3:if#2:acc#21.itm(16)} -attr xrf 13519 -attr oid 318 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {conc#245.itm(0)} -attr vt d
load net {conc#245.itm(1)} -attr vt d
load net {conc#245.itm(2)} -attr vt d
load net {conc#245.itm(3)} -attr vt d
load net {conc#245.itm(4)} -attr vt d
load net {conc#245.itm(5)} -attr vt d
load net {conc#245.itm(6)} -attr vt d
load net {conc#245.itm(7)} -attr vt d
load net {conc#245.itm(8)} -attr vt d
load net {conc#245.itm(9)} -attr vt d
load net {conc#245.itm(10)} -attr vt d
load net {conc#245.itm(11)} -attr vt d
load netBundle {conc#245.itm} 12 {conc#245.itm(0)} {conc#245.itm(1)} {conc#245.itm(2)} {conc#245.itm(3)} {conc#245.itm(4)} {conc#245.itm(5)} {conc#245.itm(6)} {conc#245.itm(7)} {conc#245.itm(8)} {conc#245.itm(9)} {conc#245.itm(10)} {conc#245.itm(11)} -attr xrf 13520 -attr oid 319 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#245.itm}
load net {regs.operator[]#45:not#3.itm(0)} -attr vt d
load net {regs.operator[]#45:not#3.itm(1)} -attr vt d
load net {regs.operator[]#45:not#3.itm(2)} -attr vt d
load net {regs.operator[]#45:not#3.itm(3)} -attr vt d
load net {regs.operator[]#45:not#3.itm(4)} -attr vt d
load net {regs.operator[]#45:not#3.itm(5)} -attr vt d
load net {regs.operator[]#45:not#3.itm(6)} -attr vt d
load net {regs.operator[]#45:not#3.itm(7)} -attr vt d
load net {regs.operator[]#45:not#3.itm(8)} -attr vt d
load net {regs.operator[]#45:not#3.itm(9)} -attr vt d
load netBundle {regs.operator[]#45:not#3.itm} 10 {regs.operator[]#45:not#3.itm(0)} {regs.operator[]#45:not#3.itm(1)} {regs.operator[]#45:not#3.itm(2)} {regs.operator[]#45:not#3.itm(3)} {regs.operator[]#45:not#3.itm(4)} {regs.operator[]#45:not#3.itm(5)} {regs.operator[]#45:not#3.itm(6)} {regs.operator[]#45:not#3.itm(7)} {regs.operator[]#45:not#3.itm(8)} {regs.operator[]#45:not#3.itm(9)} -attr xrf 13521 -attr oid 320 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#3.itm}
load net {slc(regs.regs(2).sva#2)#3.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#2)#3.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#2)#3.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#2)#3.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#2)#3.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#2)#3.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#2)#3.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#2)#3.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#2)#3.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#2)#3.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#2)#3.itm} 10 {slc(regs.regs(2).sva#2)#3.itm(0)} {slc(regs.regs(2).sva#2)#3.itm(1)} {slc(regs.regs(2).sva#2)#3.itm(2)} {slc(regs.regs(2).sva#2)#3.itm(3)} {slc(regs.regs(2).sva#2)#3.itm(4)} {slc(regs.regs(2).sva#2)#3.itm(5)} {slc(regs.regs(2).sva#2)#3.itm(6)} {slc(regs.regs(2).sva#2)#3.itm(7)} {slc(regs.regs(2).sva#2)#3.itm(8)} {slc(regs.regs(2).sva#2)#3.itm(9)} -attr xrf 13522 -attr oid 321 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#3.itm}
load net {conc#246.itm(0)} -attr vt d
load net {conc#246.itm(1)} -attr vt d
load net {conc#246.itm(2)} -attr vt d
load net {conc#246.itm(3)} -attr vt d
load net {conc#246.itm(4)} -attr vt d
load net {conc#246.itm(5)} -attr vt d
load net {conc#246.itm(6)} -attr vt d
load net {conc#246.itm(7)} -attr vt d
load net {conc#246.itm(8)} -attr vt d
load net {conc#246.itm(9)} -attr vt d
load net {conc#246.itm(10)} -attr vt d
load net {conc#246.itm(11)} -attr vt d
load net {conc#246.itm(12)} -attr vt d
load net {conc#246.itm(13)} -attr vt d
load net {conc#246.itm(14)} -attr vt d
load net {conc#246.itm(15)} -attr vt d
load net {conc#246.itm(16)} -attr vt d
load netBundle {conc#246.itm} 17 {conc#246.itm(0)} {conc#246.itm(1)} {conc#246.itm(2)} {conc#246.itm(3)} {conc#246.itm(4)} {conc#246.itm(5)} {conc#246.itm(6)} {conc#246.itm(7)} {conc#246.itm(8)} {conc#246.itm(9)} {conc#246.itm(10)} {conc#246.itm(11)} {conc#246.itm(12)} {conc#246.itm(13)} {conc#246.itm(14)} {conc#246.itm(15)} {conc#246.itm(16)} -attr xrf 13523 -attr oid 322 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {FRAME:avg:acc#9.itm(0)} -attr vt d
load net {FRAME:avg:acc#9.itm(1)} -attr vt d
load net {FRAME:avg:acc#9.itm(2)} -attr vt d
load net {FRAME:avg:acc#9.itm(3)} -attr vt d
load net {FRAME:avg:acc#9.itm(4)} -attr vt d
load net {FRAME:avg:acc#9.itm(5)} -attr vt d
load netBundle {FRAME:avg:acc#9.itm} 6 {FRAME:avg:acc#9.itm(0)} {FRAME:avg:acc#9.itm(1)} {FRAME:avg:acc#9.itm(2)} {FRAME:avg:acc#9.itm(3)} {FRAME:avg:acc#9.itm(4)} {FRAME:avg:acc#9.itm(5)} -attr xrf 13524 -attr oid 323 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#9.itm}
load net {conc#247.itm(0)} -attr vt d
load net {conc#247.itm(1)} -attr vt d
load net {conc#247.itm(2)} -attr vt d
load net {conc#247.itm(3)} -attr vt d
load net {conc#247.itm(4)} -attr vt d
load netBundle {conc#247.itm} 5 {conc#247.itm(0)} {conc#247.itm(1)} {conc#247.itm(2)} {conc#247.itm(3)} {conc#247.itm(4)} -attr xrf 13525 -attr oid 324 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#247.itm}
load net {FRAME:avg:slc#7.itm(0)} -attr vt d
load net {FRAME:avg:slc#7.itm(1)} -attr vt d
load net {FRAME:avg:slc#7.itm(2)} -attr vt d
load net {FRAME:avg:slc#7.itm(3)} -attr vt d
load netBundle {FRAME:avg:slc#7.itm} 4 {FRAME:avg:slc#7.itm(0)} {FRAME:avg:slc#7.itm(1)} {FRAME:avg:slc#7.itm(2)} {FRAME:avg:slc#7.itm(3)} -attr xrf 13526 -attr oid 325 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#7.itm}
load net {FRAME:avg:acc#8.itm(0)} -attr vt d
load net {FRAME:avg:acc#8.itm(1)} -attr vt d
load net {FRAME:avg:acc#8.itm(2)} -attr vt d
load net {FRAME:avg:acc#8.itm(3)} -attr vt d
load net {FRAME:avg:acc#8.itm(4)} -attr vt d
load netBundle {FRAME:avg:acc#8.itm} 5 {FRAME:avg:acc#8.itm(0)} {FRAME:avg:acc#8.itm(1)} {FRAME:avg:acc#8.itm(2)} {FRAME:avg:acc#8.itm(3)} {FRAME:avg:acc#8.itm(4)} -attr xrf 13527 -attr oid 326 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#8.itm}
load net {conc#248.itm(0)} -attr vt d
load net {conc#248.itm(1)} -attr vt d
load net {conc#248.itm(2)} -attr vt d
load net {conc#248.itm(3)} -attr vt d
load netBundle {conc#248.itm} 4 {conc#248.itm(0)} {conc#248.itm(1)} {conc#248.itm(2)} {conc#248.itm(3)} -attr xrf 13528 -attr oid 327 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#248.itm}
load net {FRAME:avg:slc#6.itm(0)} -attr vt d
load net {FRAME:avg:slc#6.itm(1)} -attr vt d
load net {FRAME:avg:slc#6.itm(2)} -attr vt d
load netBundle {FRAME:avg:slc#6.itm} 3 {FRAME:avg:slc#6.itm(0)} {FRAME:avg:slc#6.itm(1)} {FRAME:avg:slc#6.itm(2)} -attr xrf 13529 -attr oid 328 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#6.itm}
load net {FRAME:avg:acc#7.itm(0)} -attr vt d
load net {FRAME:avg:acc#7.itm(1)} -attr vt d
load net {FRAME:avg:acc#7.itm(2)} -attr vt d
load net {FRAME:avg:acc#7.itm(3)} -attr vt d
load netBundle {FRAME:avg:acc#7.itm} 4 {FRAME:avg:acc#7.itm(0)} {FRAME:avg:acc#7.itm(1)} {FRAME:avg:acc#7.itm(2)} {FRAME:avg:acc#7.itm(3)} -attr xrf 13530 -attr oid 329 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#7.itm}
load net {conc#249.itm(0)} -attr vt d
load net {conc#249.itm(1)} -attr vt d
load net {conc#249.itm(2)} -attr vt d
load netBundle {conc#249.itm} 3 {conc#249.itm(0)} {conc#249.itm(1)} {conc#249.itm(2)} -attr xrf 13531 -attr oid 330 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#249.itm}
load net {FRAME:avg:slc#4.itm(0)} -attr vt d
load net {FRAME:avg:slc#4.itm(1)} -attr vt d
load netBundle {FRAME:avg:slc#4.itm} 2 {FRAME:avg:slc#4.itm(0)} {FRAME:avg:slc#4.itm(1)} -attr xrf 13532 -attr oid 331 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#4.itm}
load net {FRAME:avg:acc#5.itm(0)} -attr vt d
load net {FRAME:avg:acc#5.itm(1)} -attr vt d
load net {FRAME:avg:acc#5.itm(2)} -attr vt d
load netBundle {FRAME:avg:acc#5.itm} 3 {FRAME:avg:acc#5.itm(0)} {FRAME:avg:acc#5.itm(1)} {FRAME:avg:acc#5.itm(2)} -attr xrf 13533 -attr oid 332 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#5.itm}
load net {conc#250.itm(0)} -attr vt d
load net {conc#250.itm(1)} -attr vt d
load netBundle {conc#250.itm} 2 {conc#250.itm(0)} {conc#250.itm(1)} -attr xrf 13534 -attr oid 333 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#250.itm}
load net {FRAME:avg:conc#105.itm(0)} -attr vt d
load net {FRAME:avg:conc#105.itm(1)} -attr vt d
load netBundle {FRAME:avg:conc#105.itm} 2 {FRAME:avg:conc#105.itm(0)} {FRAME:avg:conc#105.itm(1)} -attr xrf 13535 -attr oid 334 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#105.itm}
load net {FRAME:avg:conc#109.itm(0)} -attr vt d
load net {FRAME:avg:conc#109.itm(1)} -attr vt d
load net {FRAME:avg:conc#109.itm(2)} -attr vt d
load netBundle {FRAME:avg:conc#109.itm} 3 {FRAME:avg:conc#109.itm(0)} {FRAME:avg:conc#109.itm(1)} {FRAME:avg:conc#109.itm(2)} -attr xrf 13536 -attr oid 335 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#109.itm}
load net {FRAME:avg:slc#3.itm(0)} -attr vt d
load net {FRAME:avg:slc#3.itm(1)} -attr vt d
load netBundle {FRAME:avg:slc#3.itm} 2 {FRAME:avg:slc#3.itm(0)} {FRAME:avg:slc#3.itm(1)} -attr xrf 13537 -attr oid 336 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#3.itm}
load net {FRAME:avg:acc#4.itm(0)} -attr vt d
load net {FRAME:avg:acc#4.itm(1)} -attr vt d
load net {FRAME:avg:acc#4.itm(2)} -attr vt d
load netBundle {FRAME:avg:acc#4.itm} 3 {FRAME:avg:acc#4.itm(0)} {FRAME:avg:acc#4.itm(1)} {FRAME:avg:acc#4.itm(2)} -attr xrf 13538 -attr oid 337 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#4.itm}
load net {conc#251.itm(0)} -attr vt d
load net {conc#251.itm(1)} -attr vt d
load netBundle {conc#251.itm} 2 {conc#251.itm(0)} {conc#251.itm(1)} -attr xrf 13539 -attr oid 338 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#251.itm}
load net {FRAME:avg:conc#103.itm(0)} -attr vt d
load net {FRAME:avg:conc#103.itm(1)} -attr vt d
load netBundle {FRAME:avg:conc#103.itm} 2 {FRAME:avg:conc#103.itm(0)} {FRAME:avg:conc#103.itm(1)} -attr xrf 13540 -attr oid 339 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#103.itm}
load net {FRAME:avg:conc#111.itm(0)} -attr vt d
load net {FRAME:avg:conc#111.itm(1)} -attr vt d
load net {FRAME:avg:conc#111.itm(2)} -attr vt d
load net {FRAME:avg:conc#111.itm(3)} -attr vt d
load netBundle {FRAME:avg:conc#111.itm} 4 {FRAME:avg:conc#111.itm(0)} {FRAME:avg:conc#111.itm(1)} {FRAME:avg:conc#111.itm(2)} {FRAME:avg:conc#111.itm(3)} -attr xrf 13541 -attr oid 340 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#111.itm}
load net {FRAME:avg:slc#5.itm(0)} -attr vt d
load net {FRAME:avg:slc#5.itm(1)} -attr vt d
load net {FRAME:avg:slc#5.itm(2)} -attr vt d
load netBundle {FRAME:avg:slc#5.itm} 3 {FRAME:avg:slc#5.itm(0)} {FRAME:avg:slc#5.itm(1)} {FRAME:avg:slc#5.itm(2)} -attr xrf 13542 -attr oid 341 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#5.itm}
load net {FRAME:avg:acc#6.itm(0)} -attr vt d
load net {FRAME:avg:acc#6.itm(1)} -attr vt d
load net {FRAME:avg:acc#6.itm(2)} -attr vt d
load net {FRAME:avg:acc#6.itm(3)} -attr vt d
load netBundle {FRAME:avg:acc#6.itm} 4 {FRAME:avg:acc#6.itm(0)} {FRAME:avg:acc#6.itm(1)} {FRAME:avg:acc#6.itm(2)} {FRAME:avg:acc#6.itm(3)} -attr xrf 13543 -attr oid 342 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#6.itm}
load net {conc#252.itm(0)} -attr vt d
load net {conc#252.itm(1)} -attr vt d
load net {conc#252.itm(2)} -attr vt d
load netBundle {conc#252.itm} 3 {conc#252.itm(0)} {conc#252.itm(1)} {conc#252.itm(2)} -attr xrf 13544 -attr oid 343 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#252.itm}
load net {FRAME:avg:slc#2.itm(0)} -attr vt d
load net {FRAME:avg:slc#2.itm(1)} -attr vt d
load netBundle {FRAME:avg:slc#2.itm} 2 {FRAME:avg:slc#2.itm(0)} {FRAME:avg:slc#2.itm(1)} -attr xrf 13545 -attr oid 344 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#2.itm}
load net {FRAME:avg:acc#3.itm(0)} -attr vt d
load net {FRAME:avg:acc#3.itm(1)} -attr vt d
load net {FRAME:avg:acc#3.itm(2)} -attr vt d
load netBundle {FRAME:avg:acc#3.itm} 3 {FRAME:avg:acc#3.itm(0)} {FRAME:avg:acc#3.itm(1)} {FRAME:avg:acc#3.itm(2)} -attr xrf 13546 -attr oid 345 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#3.itm}
load net {conc#253.itm(0)} -attr vt d
load net {conc#253.itm(1)} -attr vt d
load netBundle {conc#253.itm} 2 {conc#253.itm(0)} {conc#253.itm(1)} -attr xrf 13547 -attr oid 346 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#253.itm}
load net {FRAME:avg:conc#101.itm(0)} -attr vt d
load net {FRAME:avg:conc#101.itm(1)} -attr vt d
load netBundle {FRAME:avg:conc#101.itm} 2 {FRAME:avg:conc#101.itm(0)} {FRAME:avg:conc#101.itm(1)} -attr xrf 13548 -attr oid 347 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#101.itm}
load net {FRAME:avg:conc#107.itm(0)} -attr vt d
load net {FRAME:avg:conc#107.itm(1)} -attr vt d
load net {FRAME:avg:conc#107.itm(2)} -attr vt d
load netBundle {FRAME:avg:conc#107.itm} 3 {FRAME:avg:conc#107.itm(0)} {FRAME:avg:conc#107.itm(1)} {FRAME:avg:conc#107.itm(2)} -attr xrf 13549 -attr oid 348 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#107.itm}
load net {FRAME:avg:slc#1.itm(0)} -attr vt d
load net {FRAME:avg:slc#1.itm(1)} -attr vt d
load netBundle {FRAME:avg:slc#1.itm} 2 {FRAME:avg:slc#1.itm(0)} {FRAME:avg:slc#1.itm(1)} -attr xrf 13550 -attr oid 349 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#1.itm}
load net {FRAME:avg:acc#2.itm(0)} -attr vt d
load net {FRAME:avg:acc#2.itm(1)} -attr vt d
load net {FRAME:avg:acc#2.itm(2)} -attr vt d
load netBundle {FRAME:avg:acc#2.itm} 3 {FRAME:avg:acc#2.itm(0)} {FRAME:avg:acc#2.itm(1)} {FRAME:avg:acc#2.itm(2)} -attr xrf 13551 -attr oid 350 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#2.itm}
load net {conc#254.itm(0)} -attr vt d
load net {conc#254.itm(1)} -attr vt d
load netBundle {conc#254.itm} 2 {conc#254.itm(0)} {conc#254.itm(1)} -attr xrf 13552 -attr oid 351 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#254.itm}
load net {FRAME:avg:conc#99.itm(0)} -attr vt d
load net {FRAME:avg:conc#99.itm(1)} -attr vt d
load netBundle {FRAME:avg:conc#99.itm} 2 {FRAME:avg:conc#99.itm(0)} {FRAME:avg:conc#99.itm(1)} -attr xrf 13553 -attr oid 352 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#99.itm}
load net {conc#255.itm(0)} -attr vt d
load net {conc#255.itm(1)} -attr vt d
load net {conc#255.itm(2)} -attr vt d
load net {conc#255.itm(3)} -attr vt d
load net {conc#255.itm(4)} -attr vt d
load netBundle {conc#255.itm} 5 {conc#255.itm(0)} {conc#255.itm(1)} {conc#255.itm(2)} {conc#255.itm(3)} {conc#255.itm(4)} -attr xrf 13554 -attr oid 353 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#255.itm}
load net {FRAME:avg:acc.itm(0)} -attr vt d
load net {FRAME:avg:acc.itm(1)} -attr vt d
load net {FRAME:avg:acc.itm(2)} -attr vt d
load net {FRAME:avg:acc.itm(3)} -attr vt d
load net {FRAME:avg:acc.itm(4)} -attr vt d
load net {FRAME:avg:acc.itm(5)} -attr vt d
load net {FRAME:avg:acc.itm(6)} -attr vt d
load net {FRAME:avg:acc.itm(7)} -attr vt d
load net {FRAME:avg:acc.itm(8)} -attr vt d
load net {FRAME:avg:acc.itm(9)} -attr vt d
load net {FRAME:avg:acc.itm(10)} -attr vt d
load net {FRAME:avg:acc.itm(11)} -attr vt d
load net {FRAME:avg:acc.itm(12)} -attr vt d
load net {FRAME:avg:acc.itm(13)} -attr vt d
load net {FRAME:avg:acc.itm(14)} -attr vt d
load net {FRAME:avg:acc.itm(15)} -attr vt d
load net {FRAME:avg:acc.itm(16)} -attr vt d
load netBundle {FRAME:avg:acc.itm} 17 {FRAME:avg:acc.itm(0)} {FRAME:avg:acc.itm(1)} {FRAME:avg:acc.itm(2)} {FRAME:avg:acc.itm(3)} {FRAME:avg:acc.itm(4)} {FRAME:avg:acc.itm(5)} {FRAME:avg:acc.itm(6)} {FRAME:avg:acc.itm(7)} {FRAME:avg:acc.itm(8)} {FRAME:avg:acc.itm(9)} {FRAME:avg:acc.itm(10)} {FRAME:avg:acc.itm(11)} {FRAME:avg:acc.itm(12)} {FRAME:avg:acc.itm(13)} {FRAME:avg:acc.itm(14)} {FRAME:avg:acc.itm(15)} {FRAME:avg:acc.itm(16)} -attr xrf 13555 -attr oid 354 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {absmax#1:mux1h.itm(0)} -attr vt d
load net {absmax#1:mux1h.itm(1)} -attr vt d
load net {absmax#1:mux1h.itm(2)} -attr vt d
load net {absmax#1:mux1h.itm(3)} -attr vt d
load net {absmax#1:mux1h.itm(4)} -attr vt d
load net {absmax#1:mux1h.itm(5)} -attr vt d
load net {absmax#1:mux1h.itm(6)} -attr vt d
load net {absmax#1:mux1h.itm(7)} -attr vt d
load net {absmax#1:mux1h.itm(8)} -attr vt d
load net {absmax#1:mux1h.itm(9)} -attr vt d
load net {absmax#1:mux1h.itm(10)} -attr vt d
load net {absmax#1:mux1h.itm(11)} -attr vt d
load net {absmax#1:mux1h.itm(12)} -attr vt d
load net {absmax#1:mux1h.itm(13)} -attr vt d
load net {absmax#1:mux1h.itm(14)} -attr vt d
load net {absmax#1:mux1h.itm(15)} -attr vt d
load netBundle {absmax#1:mux1h.itm} 16 {absmax#1:mux1h.itm(0)} {absmax#1:mux1h.itm(1)} {absmax#1:mux1h.itm(2)} {absmax#1:mux1h.itm(3)} {absmax#1:mux1h.itm(4)} {absmax#1:mux1h.itm(5)} {absmax#1:mux1h.itm(6)} {absmax#1:mux1h.itm(7)} {absmax#1:mux1h.itm(8)} {absmax#1:mux1h.itm(9)} {absmax#1:mux1h.itm(10)} {absmax#1:mux1h.itm(11)} {absmax#1:mux1h.itm(12)} {absmax#1:mux1h.itm(13)} {absmax#1:mux1h.itm(14)} {absmax#1:mux1h.itm(15)} -attr xrf 13556 -attr oid 355 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:else:else:acc.itm(0)} -attr vt d
load net {absmax#1:else:else:acc.itm(1)} -attr vt d
load net {absmax#1:else:else:acc.itm(2)} -attr vt d
load net {absmax#1:else:else:acc.itm(3)} -attr vt d
load net {absmax#1:else:else:acc.itm(4)} -attr vt d
load net {absmax#1:else:else:acc.itm(5)} -attr vt d
load net {absmax#1:else:else:acc.itm(6)} -attr vt d
load net {absmax#1:else:else:acc.itm(7)} -attr vt d
load net {absmax#1:else:else:acc.itm(8)} -attr vt d
load net {absmax#1:else:else:acc.itm(9)} -attr vt d
load net {absmax#1:else:else:acc.itm(10)} -attr vt d
load net {absmax#1:else:else:acc.itm(11)} -attr vt d
load net {absmax#1:else:else:acc.itm(12)} -attr vt d
load net {absmax#1:else:else:acc.itm(13)} -attr vt d
load net {absmax#1:else:else:acc.itm(14)} -attr vt d
load net {absmax#1:else:else:acc.itm(15)} -attr vt d
load netBundle {absmax#1:else:else:acc.itm} 16 {absmax#1:else:else:acc.itm(0)} {absmax#1:else:else:acc.itm(1)} {absmax#1:else:else:acc.itm(2)} {absmax#1:else:else:acc.itm(3)} {absmax#1:else:else:acc.itm(4)} {absmax#1:else:else:acc.itm(5)} {absmax#1:else:else:acc.itm(6)} {absmax#1:else:else:acc.itm(7)} {absmax#1:else:else:acc.itm(8)} {absmax#1:else:else:acc.itm(9)} {absmax#1:else:else:acc.itm(10)} {absmax#1:else:else:acc.itm(11)} {absmax#1:else:else:acc.itm(12)} {absmax#1:else:else:acc.itm(13)} {absmax#1:else:else:acc.itm(14)} {absmax#1:else:else:acc.itm(15)} -attr xrf 13557 -attr oid 356 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:not#1.itm(0)} -attr vt d
load net {absmax#1:else:not#1.itm(1)} -attr vt d
load net {absmax#1:else:not#1.itm(2)} -attr vt d
load net {absmax#1:else:not#1.itm(3)} -attr vt d
load net {absmax#1:else:not#1.itm(4)} -attr vt d
load net {absmax#1:else:not#1.itm(5)} -attr vt d
load net {absmax#1:else:not#1.itm(6)} -attr vt d
load net {absmax#1:else:not#1.itm(7)} -attr vt d
load net {absmax#1:else:not#1.itm(8)} -attr vt d
load net {absmax#1:else:not#1.itm(9)} -attr vt d
load net {absmax#1:else:not#1.itm(10)} -attr vt d
load net {absmax#1:else:not#1.itm(11)} -attr vt d
load net {absmax#1:else:not#1.itm(12)} -attr vt d
load net {absmax#1:else:not#1.itm(13)} -attr vt d
load net {absmax#1:else:not#1.itm(14)} -attr vt d
load net {absmax#1:else:not#1.itm(15)} -attr vt d
load netBundle {absmax#1:else:not#1.itm} 16 {absmax#1:else:not#1.itm(0)} {absmax#1:else:not#1.itm(1)} {absmax#1:else:not#1.itm(2)} {absmax#1:else:not#1.itm(3)} {absmax#1:else:not#1.itm(4)} {absmax#1:else:not#1.itm(5)} {absmax#1:else:not#1.itm(6)} {absmax#1:else:not#1.itm(7)} {absmax#1:else:not#1.itm(8)} {absmax#1:else:not#1.itm(9)} {absmax#1:else:not#1.itm(10)} {absmax#1:else:not#1.itm(11)} {absmax#1:else:not#1.itm(12)} {absmax#1:else:not#1.itm(13)} {absmax#1:else:not#1.itm(14)} {absmax#1:else:not#1.itm(15)} -attr xrf 13558 -attr oid 357 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {conc#256.itm(0)} -attr vt d
load net {conc#256.itm(1)} -attr vt d
load net {conc#256.itm(2)} -attr vt d
load net {conc#256.itm(3)} -attr vt d
load net {conc#256.itm(4)} -attr vt d
load net {conc#256.itm(5)} -attr vt d
load net {conc#256.itm(6)} -attr vt d
load net {conc#256.itm(7)} -attr vt d
load net {conc#256.itm(8)} -attr vt d
load net {conc#256.itm(9)} -attr vt d
load net {conc#256.itm(10)} -attr vt d
load net {conc#256.itm(11)} -attr vt d
load net {conc#256.itm(12)} -attr vt d
load net {conc#256.itm(13)} -attr vt d
load net {conc#256.itm(14)} -attr vt d
load net {conc#256.itm(15)} -attr vt d
load netBundle {conc#256.itm} 16 {conc#256.itm(0)} {conc#256.itm(1)} {conc#256.itm(2)} {conc#256.itm(3)} {conc#256.itm(4)} {conc#256.itm(5)} {conc#256.itm(6)} {conc#256.itm(7)} {conc#256.itm(8)} {conc#256.itm(9)} {conc#256.itm(10)} {conc#256.itm(11)} {conc#256.itm(12)} {conc#256.itm(13)} {conc#256.itm(14)} {conc#256.itm(15)} -attr xrf 13559 -attr oid 358 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {slc(green.sva#1)#1.itm(0)} -attr vt d
load net {slc(green.sva#1)#1.itm(1)} -attr vt d
load net {slc(green.sva#1)#1.itm(2)} -attr vt d
load net {slc(green.sva#1)#1.itm(3)} -attr vt d
load net {slc(green.sva#1)#1.itm(4)} -attr vt d
load net {slc(green.sva#1)#1.itm(5)} -attr vt d
load net {slc(green.sva#1)#1.itm(6)} -attr vt d
load net {slc(green.sva#1)#1.itm(7)} -attr vt d
load net {slc(green.sva#1)#1.itm(8)} -attr vt d
load net {slc(green.sva#1)#1.itm(9)} -attr vt d
load netBundle {slc(green.sva#1)#1.itm} 10 {slc(green.sva#1)#1.itm(0)} {slc(green.sva#1)#1.itm(1)} {slc(green.sva#1)#1.itm(2)} {slc(green.sva#1)#1.itm(3)} {slc(green.sva#1)#1.itm(4)} {slc(green.sva#1)#1.itm(5)} {slc(green.sva#1)#1.itm(6)} {slc(green.sva#1)#1.itm(7)} {slc(green.sva#1)#1.itm(8)} {slc(green.sva#1)#1.itm(9)} -attr xrf 13560 -attr oid 359 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green.sva#1)#1.itm}
load net {absmax#2:mux1h.itm(0)} -attr vt d
load net {absmax#2:mux1h.itm(1)} -attr vt d
load net {absmax#2:mux1h.itm(2)} -attr vt d
load net {absmax#2:mux1h.itm(3)} -attr vt d
load net {absmax#2:mux1h.itm(4)} -attr vt d
load net {absmax#2:mux1h.itm(5)} -attr vt d
load net {absmax#2:mux1h.itm(6)} -attr vt d
load net {absmax#2:mux1h.itm(7)} -attr vt d
load net {absmax#2:mux1h.itm(8)} -attr vt d
load net {absmax#2:mux1h.itm(9)} -attr vt d
load net {absmax#2:mux1h.itm(10)} -attr vt d
load net {absmax#2:mux1h.itm(11)} -attr vt d
load net {absmax#2:mux1h.itm(12)} -attr vt d
load net {absmax#2:mux1h.itm(13)} -attr vt d
load net {absmax#2:mux1h.itm(14)} -attr vt d
load net {absmax#2:mux1h.itm(15)} -attr vt d
load netBundle {absmax#2:mux1h.itm} 16 {absmax#2:mux1h.itm(0)} {absmax#2:mux1h.itm(1)} {absmax#2:mux1h.itm(2)} {absmax#2:mux1h.itm(3)} {absmax#2:mux1h.itm(4)} {absmax#2:mux1h.itm(5)} {absmax#2:mux1h.itm(6)} {absmax#2:mux1h.itm(7)} {absmax#2:mux1h.itm(8)} {absmax#2:mux1h.itm(9)} {absmax#2:mux1h.itm(10)} {absmax#2:mux1h.itm(11)} {absmax#2:mux1h.itm(12)} {absmax#2:mux1h.itm(13)} {absmax#2:mux1h.itm(14)} {absmax#2:mux1h.itm(15)} -attr xrf 13561 -attr oid 360 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:else:else:acc.itm(0)} -attr vt d
load net {absmax#2:else:else:acc.itm(1)} -attr vt d
load net {absmax#2:else:else:acc.itm(2)} -attr vt d
load net {absmax#2:else:else:acc.itm(3)} -attr vt d
load net {absmax#2:else:else:acc.itm(4)} -attr vt d
load net {absmax#2:else:else:acc.itm(5)} -attr vt d
load net {absmax#2:else:else:acc.itm(6)} -attr vt d
load net {absmax#2:else:else:acc.itm(7)} -attr vt d
load net {absmax#2:else:else:acc.itm(8)} -attr vt d
load net {absmax#2:else:else:acc.itm(9)} -attr vt d
load net {absmax#2:else:else:acc.itm(10)} -attr vt d
load net {absmax#2:else:else:acc.itm(11)} -attr vt d
load net {absmax#2:else:else:acc.itm(12)} -attr vt d
load net {absmax#2:else:else:acc.itm(13)} -attr vt d
load net {absmax#2:else:else:acc.itm(14)} -attr vt d
load net {absmax#2:else:else:acc.itm(15)} -attr vt d
load netBundle {absmax#2:else:else:acc.itm} 16 {absmax#2:else:else:acc.itm(0)} {absmax#2:else:else:acc.itm(1)} {absmax#2:else:else:acc.itm(2)} {absmax#2:else:else:acc.itm(3)} {absmax#2:else:else:acc.itm(4)} {absmax#2:else:else:acc.itm(5)} {absmax#2:else:else:acc.itm(6)} {absmax#2:else:else:acc.itm(7)} {absmax#2:else:else:acc.itm(8)} {absmax#2:else:else:acc.itm(9)} {absmax#2:else:else:acc.itm(10)} {absmax#2:else:else:acc.itm(11)} {absmax#2:else:else:acc.itm(12)} {absmax#2:else:else:acc.itm(13)} {absmax#2:else:else:acc.itm(14)} {absmax#2:else:else:acc.itm(15)} -attr xrf 13562 -attr oid 361 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:not#1.itm(0)} -attr vt d
load net {absmax#2:else:not#1.itm(1)} -attr vt d
load net {absmax#2:else:not#1.itm(2)} -attr vt d
load net {absmax#2:else:not#1.itm(3)} -attr vt d
load net {absmax#2:else:not#1.itm(4)} -attr vt d
load net {absmax#2:else:not#1.itm(5)} -attr vt d
load net {absmax#2:else:not#1.itm(6)} -attr vt d
load net {absmax#2:else:not#1.itm(7)} -attr vt d
load net {absmax#2:else:not#1.itm(8)} -attr vt d
load net {absmax#2:else:not#1.itm(9)} -attr vt d
load net {absmax#2:else:not#1.itm(10)} -attr vt d
load net {absmax#2:else:not#1.itm(11)} -attr vt d
load net {absmax#2:else:not#1.itm(12)} -attr vt d
load net {absmax#2:else:not#1.itm(13)} -attr vt d
load net {absmax#2:else:not#1.itm(14)} -attr vt d
load net {absmax#2:else:not#1.itm(15)} -attr vt d
load netBundle {absmax#2:else:not#1.itm} 16 {absmax#2:else:not#1.itm(0)} {absmax#2:else:not#1.itm(1)} {absmax#2:else:not#1.itm(2)} {absmax#2:else:not#1.itm(3)} {absmax#2:else:not#1.itm(4)} {absmax#2:else:not#1.itm(5)} {absmax#2:else:not#1.itm(6)} {absmax#2:else:not#1.itm(7)} {absmax#2:else:not#1.itm(8)} {absmax#2:else:not#1.itm(9)} {absmax#2:else:not#1.itm(10)} {absmax#2:else:not#1.itm(11)} {absmax#2:else:not#1.itm(12)} {absmax#2:else:not#1.itm(13)} {absmax#2:else:not#1.itm(14)} {absmax#2:else:not#1.itm(15)} -attr xrf 13563 -attr oid 362 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {conc#257.itm(0)} -attr vt d
load net {conc#257.itm(1)} -attr vt d
load net {conc#257.itm(2)} -attr vt d
load net {conc#257.itm(3)} -attr vt d
load net {conc#257.itm(4)} -attr vt d
load net {conc#257.itm(5)} -attr vt d
load net {conc#257.itm(6)} -attr vt d
load net {conc#257.itm(7)} -attr vt d
load net {conc#257.itm(8)} -attr vt d
load net {conc#257.itm(9)} -attr vt d
load net {conc#257.itm(10)} -attr vt d
load net {conc#257.itm(11)} -attr vt d
load net {conc#257.itm(12)} -attr vt d
load net {conc#257.itm(13)} -attr vt d
load net {conc#257.itm(14)} -attr vt d
load net {conc#257.itm(15)} -attr vt d
load netBundle {conc#257.itm} 16 {conc#257.itm(0)} {conc#257.itm(1)} {conc#257.itm(2)} {conc#257.itm(3)} {conc#257.itm(4)} {conc#257.itm(5)} {conc#257.itm(6)} {conc#257.itm(7)} {conc#257.itm(8)} {conc#257.itm(9)} {conc#257.itm(10)} {conc#257.itm(11)} {conc#257.itm(12)} {conc#257.itm(13)} {conc#257.itm(14)} {conc#257.itm(15)} -attr xrf 13564 -attr oid 363 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {slc(blue.sva#1)#1.itm(0)} -attr vt d
load net {slc(blue.sva#1)#1.itm(1)} -attr vt d
load net {slc(blue.sva#1)#1.itm(2)} -attr vt d
load net {slc(blue.sva#1)#1.itm(3)} -attr vt d
load net {slc(blue.sva#1)#1.itm(4)} -attr vt d
load net {slc(blue.sva#1)#1.itm(5)} -attr vt d
load net {slc(blue.sva#1)#1.itm(6)} -attr vt d
load net {slc(blue.sva#1)#1.itm(7)} -attr vt d
load net {slc(blue.sva#1)#1.itm(8)} -attr vt d
load net {slc(blue.sva#1)#1.itm(9)} -attr vt d
load netBundle {slc(blue.sva#1)#1.itm} 10 {slc(blue.sva#1)#1.itm(0)} {slc(blue.sva#1)#1.itm(1)} {slc(blue.sva#1)#1.itm(2)} {slc(blue.sva#1)#1.itm(3)} {slc(blue.sva#1)#1.itm(4)} {slc(blue.sva#1)#1.itm(5)} {slc(blue.sva#1)#1.itm(6)} {slc(blue.sva#1)#1.itm(7)} {slc(blue.sva#1)#1.itm(8)} {slc(blue.sva#1)#1.itm(9)} -attr xrf 13565 -attr oid 364 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue.sva#1)#1.itm}
load net {absmax:mux1h.itm(0)} -attr vt d
load net {absmax:mux1h.itm(1)} -attr vt d
load net {absmax:mux1h.itm(2)} -attr vt d
load net {absmax:mux1h.itm(3)} -attr vt d
load net {absmax:mux1h.itm(4)} -attr vt d
load net {absmax:mux1h.itm(5)} -attr vt d
load net {absmax:mux1h.itm(6)} -attr vt d
load net {absmax:mux1h.itm(7)} -attr vt d
load net {absmax:mux1h.itm(8)} -attr vt d
load net {absmax:mux1h.itm(9)} -attr vt d
load net {absmax:mux1h.itm(10)} -attr vt d
load net {absmax:mux1h.itm(11)} -attr vt d
load net {absmax:mux1h.itm(12)} -attr vt d
load net {absmax:mux1h.itm(13)} -attr vt d
load net {absmax:mux1h.itm(14)} -attr vt d
load net {absmax:mux1h.itm(15)} -attr vt d
load netBundle {absmax:mux1h.itm} 16 {absmax:mux1h.itm(0)} {absmax:mux1h.itm(1)} {absmax:mux1h.itm(2)} {absmax:mux1h.itm(3)} {absmax:mux1h.itm(4)} {absmax:mux1h.itm(5)} {absmax:mux1h.itm(6)} {absmax:mux1h.itm(7)} {absmax:mux1h.itm(8)} {absmax:mux1h.itm(9)} {absmax:mux1h.itm(10)} {absmax:mux1h.itm(11)} {absmax:mux1h.itm(12)} {absmax:mux1h.itm(13)} {absmax:mux1h.itm(14)} {absmax:mux1h.itm(15)} -attr xrf 13566 -attr oid 365 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:else:else:acc.itm(0)} -attr vt d
load net {absmax:else:else:acc.itm(1)} -attr vt d
load net {absmax:else:else:acc.itm(2)} -attr vt d
load net {absmax:else:else:acc.itm(3)} -attr vt d
load net {absmax:else:else:acc.itm(4)} -attr vt d
load net {absmax:else:else:acc.itm(5)} -attr vt d
load net {absmax:else:else:acc.itm(6)} -attr vt d
load net {absmax:else:else:acc.itm(7)} -attr vt d
load net {absmax:else:else:acc.itm(8)} -attr vt d
load net {absmax:else:else:acc.itm(9)} -attr vt d
load net {absmax:else:else:acc.itm(10)} -attr vt d
load net {absmax:else:else:acc.itm(11)} -attr vt d
load net {absmax:else:else:acc.itm(12)} -attr vt d
load net {absmax:else:else:acc.itm(13)} -attr vt d
load net {absmax:else:else:acc.itm(14)} -attr vt d
load net {absmax:else:else:acc.itm(15)} -attr vt d
load netBundle {absmax:else:else:acc.itm} 16 {absmax:else:else:acc.itm(0)} {absmax:else:else:acc.itm(1)} {absmax:else:else:acc.itm(2)} {absmax:else:else:acc.itm(3)} {absmax:else:else:acc.itm(4)} {absmax:else:else:acc.itm(5)} {absmax:else:else:acc.itm(6)} {absmax:else:else:acc.itm(7)} {absmax:else:else:acc.itm(8)} {absmax:else:else:acc.itm(9)} {absmax:else:else:acc.itm(10)} {absmax:else:else:acc.itm(11)} {absmax:else:else:acc.itm(12)} {absmax:else:else:acc.itm(13)} {absmax:else:else:acc.itm(14)} {absmax:else:else:acc.itm(15)} -attr xrf 13567 -attr oid 366 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:not#1.itm(0)} -attr vt d
load net {absmax:else:not#1.itm(1)} -attr vt d
load net {absmax:else:not#1.itm(2)} -attr vt d
load net {absmax:else:not#1.itm(3)} -attr vt d
load net {absmax:else:not#1.itm(4)} -attr vt d
load net {absmax:else:not#1.itm(5)} -attr vt d
load net {absmax:else:not#1.itm(6)} -attr vt d
load net {absmax:else:not#1.itm(7)} -attr vt d
load net {absmax:else:not#1.itm(8)} -attr vt d
load net {absmax:else:not#1.itm(9)} -attr vt d
load net {absmax:else:not#1.itm(10)} -attr vt d
load net {absmax:else:not#1.itm(11)} -attr vt d
load net {absmax:else:not#1.itm(12)} -attr vt d
load net {absmax:else:not#1.itm(13)} -attr vt d
load net {absmax:else:not#1.itm(14)} -attr vt d
load net {absmax:else:not#1.itm(15)} -attr vt d
load netBundle {absmax:else:not#1.itm} 16 {absmax:else:not#1.itm(0)} {absmax:else:not#1.itm(1)} {absmax:else:not#1.itm(2)} {absmax:else:not#1.itm(3)} {absmax:else:not#1.itm(4)} {absmax:else:not#1.itm(5)} {absmax:else:not#1.itm(6)} {absmax:else:not#1.itm(7)} {absmax:else:not#1.itm(8)} {absmax:else:not#1.itm(9)} {absmax:else:not#1.itm(10)} {absmax:else:not#1.itm(11)} {absmax:else:not#1.itm(12)} {absmax:else:not#1.itm(13)} {absmax:else:not#1.itm(14)} {absmax:else:not#1.itm(15)} -attr xrf 13568 -attr oid 367 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {conc#258.itm(0)} -attr vt d
load net {conc#258.itm(1)} -attr vt d
load net {conc#258.itm(2)} -attr vt d
load net {conc#258.itm(3)} -attr vt d
load net {conc#258.itm(4)} -attr vt d
load net {conc#258.itm(5)} -attr vt d
load net {conc#258.itm(6)} -attr vt d
load net {conc#258.itm(7)} -attr vt d
load net {conc#258.itm(8)} -attr vt d
load net {conc#258.itm(9)} -attr vt d
load net {conc#258.itm(10)} -attr vt d
load net {conc#258.itm(11)} -attr vt d
load net {conc#258.itm(12)} -attr vt d
load net {conc#258.itm(13)} -attr vt d
load net {conc#258.itm(14)} -attr vt d
load net {conc#258.itm(15)} -attr vt d
load netBundle {conc#258.itm} 16 {conc#258.itm(0)} {conc#258.itm(1)} {conc#258.itm(2)} {conc#258.itm(3)} {conc#258.itm(4)} {conc#258.itm(5)} {conc#258.itm(6)} {conc#258.itm(7)} {conc#258.itm(8)} {conc#258.itm(9)} {conc#258.itm(10)} {conc#258.itm(11)} {conc#258.itm(12)} {conc#258.itm(13)} {conc#258.itm(14)} {conc#258.itm(15)} -attr xrf 13569 -attr oid 368 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {slc(red.sva#1)#1.itm(0)} -attr vt d
load net {slc(red.sva#1)#1.itm(1)} -attr vt d
load net {slc(red.sva#1)#1.itm(2)} -attr vt d
load net {slc(red.sva#1)#1.itm(3)} -attr vt d
load net {slc(red.sva#1)#1.itm(4)} -attr vt d
load net {slc(red.sva#1)#1.itm(5)} -attr vt d
load net {slc(red.sva#1)#1.itm(6)} -attr vt d
load net {slc(red.sva#1)#1.itm(7)} -attr vt d
load net {slc(red.sva#1)#1.itm(8)} -attr vt d
load net {slc(red.sva#1)#1.itm(9)} -attr vt d
load netBundle {slc(red.sva#1)#1.itm} 10 {slc(red.sva#1)#1.itm(0)} {slc(red.sva#1)#1.itm(1)} {slc(red.sva#1)#1.itm(2)} {slc(red.sva#1)#1.itm(3)} {slc(red.sva#1)#1.itm(4)} {slc(red.sva#1)#1.itm(5)} {slc(red.sva#1)#1.itm(6)} {slc(red.sva#1)#1.itm(7)} {slc(red.sva#1)#1.itm(8)} {slc(red.sva#1)#1.itm(9)} -attr xrf 13570 -attr oid 369 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red.sva#1)#1.itm}
load net {exs#13.itm(0)} -attr vt d
load net {exs#13.itm(1)} -attr vt d
load net {exs#13.itm(2)} -attr vt d
load net {exs#13.itm(3)} -attr vt d
load net {exs#13.itm(4)} -attr vt d
load net {exs#13.itm(5)} -attr vt d
load net {exs#13.itm(6)} -attr vt d
load net {exs#13.itm(7)} -attr vt d
load net {exs#13.itm(8)} -attr vt d
load net {exs#13.itm(9)} -attr vt d
load net {exs#13.itm(10)} -attr vt d
load net {exs#13.itm(11)} -attr vt d
load net {exs#13.itm(12)} -attr vt d
load net {exs#13.itm(13)} -attr vt d
load net {exs#13.itm(14)} -attr vt d
load netBundle {exs#13.itm} 15 {exs#13.itm(0)} {exs#13.itm(1)} {exs#13.itm(2)} {exs#13.itm(3)} {exs#13.itm(4)} {exs#13.itm(5)} {exs#13.itm(6)} {exs#13.itm(7)} {exs#13.itm(8)} {exs#13.itm(9)} {exs#13.itm(10)} {exs#13.itm(11)} {exs#13.itm(12)} {exs#13.itm(13)} {exs#13.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {exs#14.itm(0)} -attr vt d
load net {exs#14.itm(1)} -attr vt d
load net {exs#14.itm(2)} -attr vt d
load net {exs#14.itm(3)} -attr vt d
load net {exs#14.itm(4)} -attr vt d
load net {exs#14.itm(5)} -attr vt d
load net {exs#14.itm(6)} -attr vt d
load net {exs#14.itm(7)} -attr vt d
load net {exs#14.itm(8)} -attr vt d
load net {exs#14.itm(9)} -attr vt d
load net {exs#14.itm(10)} -attr vt d
load net {exs#14.itm(11)} -attr vt d
load net {exs#14.itm(12)} -attr vt d
load net {exs#14.itm(13)} -attr vt d
load net {exs#14.itm(14)} -attr vt d
load netBundle {exs#14.itm} 15 {exs#14.itm(0)} {exs#14.itm(1)} {exs#14.itm(2)} {exs#14.itm(3)} {exs#14.itm(4)} {exs#14.itm(5)} {exs#14.itm(6)} {exs#14.itm(7)} {exs#14.itm(8)} {exs#14.itm(9)} {exs#14.itm(10)} {exs#14.itm(11)} {exs#14.itm(12)} {exs#14.itm(13)} {exs#14.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {exs#15.itm(0)} -attr vt d
load net {exs#15.itm(1)} -attr vt d
load net {exs#15.itm(2)} -attr vt d
load net {exs#15.itm(3)} -attr vt d
load net {exs#15.itm(4)} -attr vt d
load net {exs#15.itm(5)} -attr vt d
load net {exs#15.itm(6)} -attr vt d
load net {exs#15.itm(7)} -attr vt d
load net {exs#15.itm(8)} -attr vt d
load net {exs#15.itm(9)} -attr vt d
load net {exs#15.itm(10)} -attr vt d
load net {exs#15.itm(11)} -attr vt d
load net {exs#15.itm(12)} -attr vt d
load net {exs#15.itm(13)} -attr vt d
load net {exs#15.itm(14)} -attr vt d
load netBundle {exs#15.itm} 15 {exs#15.itm(0)} {exs#15.itm(1)} {exs#15.itm(2)} {exs#15.itm(3)} {exs#15.itm(4)} {exs#15.itm(5)} {exs#15.itm(6)} {exs#15.itm(7)} {exs#15.itm(8)} {exs#15.itm(9)} {exs#15.itm(10)} {exs#15.itm(11)} {exs#15.itm(12)} {exs#15.itm(13)} {exs#15.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {exs#16.itm(0)} -attr vt d
load net {exs#16.itm(1)} -attr vt d
load net {exs#16.itm(2)} -attr vt d
load net {exs#16.itm(3)} -attr vt d
load net {exs#16.itm(4)} -attr vt d
load net {exs#16.itm(5)} -attr vt d
load net {exs#16.itm(6)} -attr vt d
load net {exs#16.itm(7)} -attr vt d
load net {exs#16.itm(8)} -attr vt d
load net {exs#16.itm(9)} -attr vt d
load net {exs#16.itm(10)} -attr vt d
load net {exs#16.itm(11)} -attr vt d
load net {exs#16.itm(12)} -attr vt d
load net {exs#16.itm(13)} -attr vt d
load net {exs#16.itm(14)} -attr vt d
load netBundle {exs#16.itm} 15 {exs#16.itm(0)} {exs#16.itm(1)} {exs#16.itm(2)} {exs#16.itm(3)} {exs#16.itm(4)} {exs#16.itm(5)} {exs#16.itm(6)} {exs#16.itm(7)} {exs#16.itm(8)} {exs#16.itm(9)} {exs#16.itm(10)} {exs#16.itm(11)} {exs#16.itm(12)} {exs#16.itm(13)} {exs#16.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {exs#17.itm(0)} -attr vt d
load net {exs#17.itm(1)} -attr vt d
load net {exs#17.itm(2)} -attr vt d
load net {exs#17.itm(3)} -attr vt d
load net {exs#17.itm(4)} -attr vt d
load net {exs#17.itm(5)} -attr vt d
load net {exs#17.itm(6)} -attr vt d
load net {exs#17.itm(7)} -attr vt d
load net {exs#17.itm(8)} -attr vt d
load net {exs#17.itm(9)} -attr vt d
load net {exs#17.itm(10)} -attr vt d
load net {exs#17.itm(11)} -attr vt d
load net {exs#17.itm(12)} -attr vt d
load net {exs#17.itm(13)} -attr vt d
load net {exs#17.itm(14)} -attr vt d
load netBundle {exs#17.itm} 15 {exs#17.itm(0)} {exs#17.itm(1)} {exs#17.itm(2)} {exs#17.itm(3)} {exs#17.itm(4)} {exs#17.itm(5)} {exs#17.itm(6)} {exs#17.itm(7)} {exs#17.itm(8)} {exs#17.itm(9)} {exs#17.itm(10)} {exs#17.itm(11)} {exs#17.itm(12)} {exs#17.itm(13)} {exs#17.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {exs#18.itm(0)} -attr vt d
load net {exs#18.itm(1)} -attr vt d
load net {exs#18.itm(2)} -attr vt d
load net {exs#18.itm(3)} -attr vt d
load net {exs#18.itm(4)} -attr vt d
load net {exs#18.itm(5)} -attr vt d
load net {exs#18.itm(6)} -attr vt d
load net {exs#18.itm(7)} -attr vt d
load net {exs#18.itm(8)} -attr vt d
load net {exs#18.itm(9)} -attr vt d
load net {exs#18.itm(10)} -attr vt d
load net {exs#18.itm(11)} -attr vt d
load net {exs#18.itm(12)} -attr vt d
load net {exs#18.itm(13)} -attr vt d
load net {exs#18.itm(14)} -attr vt d
load netBundle {exs#18.itm} 15 {exs#18.itm(0)} {exs#18.itm(1)} {exs#18.itm(2)} {exs#18.itm(3)} {exs#18.itm(4)} {exs#18.itm(5)} {exs#18.itm(6)} {exs#18.itm(7)} {exs#18.itm(8)} {exs#18.itm(9)} {exs#18.itm(10)} {exs#18.itm(11)} {exs#18.itm(12)} {exs#18.itm(13)} {exs#18.itm(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {mux#3.itm(0)} -attr vt d
load net {mux#3.itm(1)} -attr vt d
load netBundle {mux#3.itm} 2 {mux#3.itm(0)} {mux#3.itm(1)} -attr xrf 13571 -attr oid 370 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#3.itm}
load net {bx:conc#6.itm(0)} -attr vt d
load net {bx:conc#6.itm(1)} -attr vt d
load net {bx:conc#6.itm(2)} -attr vt d
load net {bx:conc#6.itm(3)} -attr vt d
load net {bx:conc#6.itm(4)} -attr vt d
load net {bx:conc#6.itm(5)} -attr vt d
load net {bx:conc#6.itm(6)} -attr vt d
load net {bx:conc#6.itm(7)} -attr vt d
load net {bx:conc#6.itm(8)} -attr vt d
load net {bx:conc#6.itm(9)} -attr vt d
load net {bx:conc#6.itm(10)} -attr vt d
load net {bx:conc#6.itm(11)} -attr vt d
load net {bx:conc#6.itm(12)} -attr vt d
load net {bx:conc#6.itm(13)} -attr vt d
load net {bx:conc#6.itm(14)} -attr vt d
load net {bx:conc#6.itm(15)} -attr vt d
load netBundle {bx:conc#6.itm} 16 {bx:conc#6.itm(0)} {bx:conc#6.itm(1)} {bx:conc#6.itm(2)} {bx:conc#6.itm(3)} {bx:conc#6.itm(4)} {bx:conc#6.itm(5)} {bx:conc#6.itm(6)} {bx:conc#6.itm(7)} {bx:conc#6.itm(8)} {bx:conc#6.itm(9)} {bx:conc#6.itm(10)} {bx:conc#6.itm(11)} {bx:conc#6.itm(12)} {bx:conc#6.itm(13)} {bx:conc#6.itm(14)} {bx:conc#6.itm(15)} -attr xrf 13572 -attr oid 371 -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {slc(regs.regs(0).sva.sg2).itm(0)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(1)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(2)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(3)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(4)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(5)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(6)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(7)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(8)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva.sg2).itm} 10 {slc(regs.regs(0).sva.sg2).itm(0)} {slc(regs.regs(0).sva.sg2).itm(1)} {slc(regs.regs(0).sva.sg2).itm(2)} {slc(regs.regs(0).sva.sg2).itm(3)} {slc(regs.regs(0).sva.sg2).itm(4)} {slc(regs.regs(0).sva.sg2).itm(5)} {slc(regs.regs(0).sva.sg2).itm(6)} {slc(regs.regs(0).sva.sg2).itm(7)} {slc(regs.regs(0).sva.sg2).itm(8)} {slc(regs.regs(0).sva.sg2).itm(9)} -attr xrf 13573 -attr oid 372 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {gx:conc#6.itm(0)} -attr vt d
load net {gx:conc#6.itm(1)} -attr vt d
load net {gx:conc#6.itm(2)} -attr vt d
load net {gx:conc#6.itm(3)} -attr vt d
load net {gx:conc#6.itm(4)} -attr vt d
load net {gx:conc#6.itm(5)} -attr vt d
load net {gx:conc#6.itm(6)} -attr vt d
load net {gx:conc#6.itm(7)} -attr vt d
load net {gx:conc#6.itm(8)} -attr vt d
load net {gx:conc#6.itm(9)} -attr vt d
load net {gx:conc#6.itm(10)} -attr vt d
load net {gx:conc#6.itm(11)} -attr vt d
load net {gx:conc#6.itm(12)} -attr vt d
load net {gx:conc#6.itm(13)} -attr vt d
load net {gx:conc#6.itm(14)} -attr vt d
load net {gx:conc#6.itm(15)} -attr vt d
load netBundle {gx:conc#6.itm} 16 {gx:conc#6.itm(0)} {gx:conc#6.itm(1)} {gx:conc#6.itm(2)} {gx:conc#6.itm(3)} {gx:conc#6.itm(4)} {gx:conc#6.itm(5)} {gx:conc#6.itm(6)} {gx:conc#6.itm(7)} {gx:conc#6.itm(8)} {gx:conc#6.itm(9)} {gx:conc#6.itm(10)} {gx:conc#6.itm(11)} {gx:conc#6.itm(12)} {gx:conc#6.itm(13)} {gx:conc#6.itm(14)} {gx:conc#6.itm(15)} -attr xrf 13574 -attr oid 373 -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {slc(regs.regs(0).sva.sg2)#1.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva.sg2)#1.itm} 10 {slc(regs.regs(0).sva.sg2)#1.itm(0)} {slc(regs.regs(0).sva.sg2)#1.itm(1)} {slc(regs.regs(0).sva.sg2)#1.itm(2)} {slc(regs.regs(0).sva.sg2)#1.itm(3)} {slc(regs.regs(0).sva.sg2)#1.itm(4)} {slc(regs.regs(0).sva.sg2)#1.itm(5)} {slc(regs.regs(0).sva.sg2)#1.itm(6)} {slc(regs.regs(0).sva.sg2)#1.itm(7)} {slc(regs.regs(0).sva.sg2)#1.itm(8)} {slc(regs.regs(0).sva.sg2)#1.itm(9)} -attr xrf 13575 -attr oid 374 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {rx:conc#6.itm(0)} -attr vt d
load net {rx:conc#6.itm(1)} -attr vt d
load net {rx:conc#6.itm(2)} -attr vt d
load net {rx:conc#6.itm(3)} -attr vt d
load net {rx:conc#6.itm(4)} -attr vt d
load net {rx:conc#6.itm(5)} -attr vt d
load net {rx:conc#6.itm(6)} -attr vt d
load net {rx:conc#6.itm(7)} -attr vt d
load net {rx:conc#6.itm(8)} -attr vt d
load net {rx:conc#6.itm(9)} -attr vt d
load net {rx:conc#6.itm(10)} -attr vt d
load net {rx:conc#6.itm(11)} -attr vt d
load net {rx:conc#6.itm(12)} -attr vt d
load net {rx:conc#6.itm(13)} -attr vt d
load net {rx:conc#6.itm(14)} -attr vt d
load net {rx:conc#6.itm(15)} -attr vt d
load netBundle {rx:conc#6.itm} 16 {rx:conc#6.itm(0)} {rx:conc#6.itm(1)} {rx:conc#6.itm(2)} {rx:conc#6.itm(3)} {rx:conc#6.itm(4)} {rx:conc#6.itm(5)} {rx:conc#6.itm(6)} {rx:conc#6.itm(7)} {rx:conc#6.itm(8)} {rx:conc#6.itm(9)} {rx:conc#6.itm(10)} {rx:conc#6.itm(11)} {rx:conc#6.itm(12)} {rx:conc#6.itm(13)} {rx:conc#6.itm(14)} {rx:conc#6.itm(15)} -attr xrf 13576 -attr oid 375 -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {slc(regs.regs(0).sva.sg2)#2.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva.sg2)#2.itm} 10 {slc(regs.regs(0).sva.sg2)#2.itm(0)} {slc(regs.regs(0).sva.sg2)#2.itm(1)} {slc(regs.regs(0).sva.sg2)#2.itm(2)} {slc(regs.regs(0).sva.sg2)#2.itm(3)} {slc(regs.regs(0).sva.sg2)#2.itm(4)} {slc(regs.regs(0).sva.sg2)#2.itm(5)} {slc(regs.regs(0).sva.sg2)#2.itm(6)} {slc(regs.regs(0).sva.sg2)#2.itm(7)} {slc(regs.regs(0).sva.sg2)#2.itm(8)} {slc(regs.regs(0).sva.sg2)#2.itm(9)} -attr xrf 13577 -attr oid 376 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {ACC1:if:acc#24.itm(0)} -attr vt d
load net {ACC1:if:acc#24.itm(1)} -attr vt d
load net {ACC1:if:acc#24.itm(2)} -attr vt d
load net {ACC1:if:acc#24.itm(3)} -attr vt d
load net {ACC1:if:acc#24.itm(4)} -attr vt d
load net {ACC1:if:acc#24.itm(5)} -attr vt d
load net {ACC1:if:acc#24.itm(6)} -attr vt d
load net {ACC1:if:acc#24.itm(7)} -attr vt d
load net {ACC1:if:acc#24.itm(8)} -attr vt d
load net {ACC1:if:acc#24.itm(9)} -attr vt d
load net {ACC1:if:acc#24.itm(10)} -attr vt d
load net {ACC1:if:acc#24.itm(11)} -attr vt d
load net {ACC1:if:acc#24.itm(12)} -attr vt d
load net {ACC1:if:acc#24.itm(13)} -attr vt d
load net {ACC1:if:acc#24.itm(14)} -attr vt d
load net {ACC1:if:acc#24.itm(15)} -attr vt d
load net {ACC1:if:acc#24.itm(16)} -attr vt d
load netBundle {ACC1:if:acc#24.itm} 17 {ACC1:if:acc#24.itm(0)} {ACC1:if:acc#24.itm(1)} {ACC1:if:acc#24.itm(2)} {ACC1:if:acc#24.itm(3)} {ACC1:if:acc#24.itm(4)} {ACC1:if:acc#24.itm(5)} {ACC1:if:acc#24.itm(6)} {ACC1:if:acc#24.itm(7)} {ACC1:if:acc#24.itm(8)} {ACC1:if:acc#24.itm(9)} {ACC1:if:acc#24.itm(10)} {ACC1:if:acc#24.itm(11)} {ACC1:if:acc#24.itm(12)} {ACC1:if:acc#24.itm(13)} {ACC1:if:acc#24.itm(14)} {ACC1:if:acc#24.itm(15)} {ACC1:if:acc#24.itm(16)} -attr xrf 13578 -attr oid 377 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {conc#259.itm(0)} -attr vt d
load net {conc#259.itm(1)} -attr vt d
load net {conc#259.itm(2)} -attr vt d
load net {conc#259.itm(3)} -attr vt d
load net {conc#259.itm(4)} -attr vt d
load net {conc#259.itm(5)} -attr vt d
load net {conc#259.itm(6)} -attr vt d
load net {conc#259.itm(7)} -attr vt d
load net {conc#259.itm(8)} -attr vt d
load net {conc#259.itm(9)} -attr vt d
load net {conc#259.itm(10)} -attr vt d
load net {conc#259.itm(11)} -attr vt d
load netBundle {conc#259.itm} 12 {conc#259.itm(0)} {conc#259.itm(1)} {conc#259.itm(2)} {conc#259.itm(3)} {conc#259.itm(4)} {conc#259.itm(5)} {conc#259.itm(6)} {conc#259.itm(7)} {conc#259.itm(8)} {conc#259.itm(9)} {conc#259.itm(10)} {conc#259.itm(11)} -attr xrf 13579 -attr oid 378 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#259.itm}
load net {regs.operator[]#29:not#1.itm(0)} -attr vt d
load net {regs.operator[]#29:not#1.itm(1)} -attr vt d
load net {regs.operator[]#29:not#1.itm(2)} -attr vt d
load net {regs.operator[]#29:not#1.itm(3)} -attr vt d
load net {regs.operator[]#29:not#1.itm(4)} -attr vt d
load net {regs.operator[]#29:not#1.itm(5)} -attr vt d
load net {regs.operator[]#29:not#1.itm(6)} -attr vt d
load net {regs.operator[]#29:not#1.itm(7)} -attr vt d
load net {regs.operator[]#29:not#1.itm(8)} -attr vt d
load net {regs.operator[]#29:not#1.itm(9)} -attr vt d
load netBundle {regs.operator[]#29:not#1.itm} 10 {regs.operator[]#29:not#1.itm(0)} {regs.operator[]#29:not#1.itm(1)} {regs.operator[]#29:not#1.itm(2)} {regs.operator[]#29:not#1.itm(3)} {regs.operator[]#29:not#1.itm(4)} {regs.operator[]#29:not#1.itm(5)} {regs.operator[]#29:not#1.itm(6)} {regs.operator[]#29:not#1.itm(7)} {regs.operator[]#29:not#1.itm(8)} {regs.operator[]#29:not#1.itm(9)} -attr xrf 13580 -attr oid 379 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {slc(regs.regs(0).sva#2).itm(0)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(1)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(2)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(3)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(4)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(5)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(6)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(7)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(8)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva#2).itm} 10 {slc(regs.regs(0).sva#2).itm(0)} {slc(regs.regs(0).sva#2).itm(1)} {slc(regs.regs(0).sva#2).itm(2)} {slc(regs.regs(0).sva#2).itm(3)} {slc(regs.regs(0).sva#2).itm(4)} {slc(regs.regs(0).sva#2).itm(5)} {slc(regs.regs(0).sva#2).itm(6)} {slc(regs.regs(0).sva#2).itm(7)} {slc(regs.regs(0).sva#2).itm(8)} {slc(regs.regs(0).sva#2).itm(9)} -attr xrf 13581 -attr oid 380 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {conc#260.itm(0)} -attr vt d
load net {conc#260.itm(1)} -attr vt d
load net {conc#260.itm(2)} -attr vt d
load net {conc#260.itm(3)} -attr vt d
load net {conc#260.itm(4)} -attr vt d
load net {conc#260.itm(5)} -attr vt d
load net {conc#260.itm(6)} -attr vt d
load net {conc#260.itm(7)} -attr vt d
load net {conc#260.itm(8)} -attr vt d
load net {conc#260.itm(9)} -attr vt d
load net {conc#260.itm(10)} -attr vt d
load net {conc#260.itm(11)} -attr vt d
load net {conc#260.itm(12)} -attr vt d
load net {conc#260.itm(13)} -attr vt d
load net {conc#260.itm(14)} -attr vt d
load net {conc#260.itm(15)} -attr vt d
load net {conc#260.itm(16)} -attr vt d
load netBundle {conc#260.itm} 17 {conc#260.itm(0)} {conc#260.itm(1)} {conc#260.itm(2)} {conc#260.itm(3)} {conc#260.itm(4)} {conc#260.itm(5)} {conc#260.itm(6)} {conc#260.itm(7)} {conc#260.itm(8)} {conc#260.itm(9)} {conc#260.itm(10)} {conc#260.itm(11)} {conc#260.itm(12)} {conc#260.itm(13)} {conc#260.itm(14)} {conc#260.itm(15)} {conc#260.itm(16)} -attr xrf 13582 -attr oid 381 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {ACC1:if:acc.itm(0)} -attr vt d
load net {ACC1:if:acc.itm(1)} -attr vt d
load net {ACC1:if:acc.itm(2)} -attr vt d
load net {ACC1:if:acc.itm(3)} -attr vt d
load net {ACC1:if:acc.itm(4)} -attr vt d
load net {ACC1:if:acc.itm(5)} -attr vt d
load net {ACC1:if:acc.itm(6)} -attr vt d
load net {ACC1:if:acc.itm(7)} -attr vt d
load net {ACC1:if:acc.itm(8)} -attr vt d
load net {ACC1:if:acc.itm(9)} -attr vt d
load net {ACC1:if:acc.itm(10)} -attr vt d
load net {ACC1:if:acc.itm(11)} -attr vt d
load net {ACC1:if:acc.itm(12)} -attr vt d
load net {ACC1:if:acc.itm(13)} -attr vt d
load net {ACC1:if:acc.itm(14)} -attr vt d
load net {ACC1:if:acc.itm(15)} -attr vt d
load net {ACC1:if:acc.itm(16)} -attr vt d
load netBundle {ACC1:if:acc.itm} 17 {ACC1:if:acc.itm(0)} {ACC1:if:acc.itm(1)} {ACC1:if:acc.itm(2)} {ACC1:if:acc.itm(3)} {ACC1:if:acc.itm(4)} {ACC1:if:acc.itm(5)} {ACC1:if:acc.itm(6)} {ACC1:if:acc.itm(7)} {ACC1:if:acc.itm(8)} {ACC1:if:acc.itm(9)} {ACC1:if:acc.itm(10)} {ACC1:if:acc.itm(11)} {ACC1:if:acc.itm(12)} {ACC1:if:acc.itm(13)} {ACC1:if:acc.itm(14)} {ACC1:if:acc.itm(15)} {ACC1:if:acc.itm(16)} -attr xrf 13583 -attr oid 382 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {conc#261.itm(0)} -attr vt d
load net {conc#261.itm(1)} -attr vt d
load net {conc#261.itm(2)} -attr vt d
load net {conc#261.itm(3)} -attr vt d
load net {conc#261.itm(4)} -attr vt d
load net {conc#261.itm(5)} -attr vt d
load net {conc#261.itm(6)} -attr vt d
load net {conc#261.itm(7)} -attr vt d
load net {conc#261.itm(8)} -attr vt d
load net {conc#261.itm(9)} -attr vt d
load net {conc#261.itm(10)} -attr vt d
load net {conc#261.itm(11)} -attr vt d
load netBundle {conc#261.itm} 12 {conc#261.itm(0)} {conc#261.itm(1)} {conc#261.itm(2)} {conc#261.itm(3)} {conc#261.itm(4)} {conc#261.itm(5)} {conc#261.itm(6)} {conc#261.itm(7)} {conc#261.itm(8)} {conc#261.itm(9)} {conc#261.itm(10)} {conc#261.itm(11)} -attr xrf 13584 -attr oid 383 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#261.itm}
load net {regs.operator[]#28:not#1.itm(0)} -attr vt d
load net {regs.operator[]#28:not#1.itm(1)} -attr vt d
load net {regs.operator[]#28:not#1.itm(2)} -attr vt d
load net {regs.operator[]#28:not#1.itm(3)} -attr vt d
load net {regs.operator[]#28:not#1.itm(4)} -attr vt d
load net {regs.operator[]#28:not#1.itm(5)} -attr vt d
load net {regs.operator[]#28:not#1.itm(6)} -attr vt d
load net {regs.operator[]#28:not#1.itm(7)} -attr vt d
load net {regs.operator[]#28:not#1.itm(8)} -attr vt d
load net {regs.operator[]#28:not#1.itm(9)} -attr vt d
load netBundle {regs.operator[]#28:not#1.itm} 10 {regs.operator[]#28:not#1.itm(0)} {regs.operator[]#28:not#1.itm(1)} {regs.operator[]#28:not#1.itm(2)} {regs.operator[]#28:not#1.itm(3)} {regs.operator[]#28:not#1.itm(4)} {regs.operator[]#28:not#1.itm(5)} {regs.operator[]#28:not#1.itm(6)} {regs.operator[]#28:not#1.itm(7)} {regs.operator[]#28:not#1.itm(8)} {regs.operator[]#28:not#1.itm(9)} -attr xrf 13585 -attr oid 384 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {slc(regs.regs(0).sva#2)#1.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva#2)#1.itm} 10 {slc(regs.regs(0).sva#2)#1.itm(0)} {slc(regs.regs(0).sva#2)#1.itm(1)} {slc(regs.regs(0).sva#2)#1.itm(2)} {slc(regs.regs(0).sva#2)#1.itm(3)} {slc(regs.regs(0).sva#2)#1.itm(4)} {slc(regs.regs(0).sva#2)#1.itm(5)} {slc(regs.regs(0).sva#2)#1.itm(6)} {slc(regs.regs(0).sva#2)#1.itm(7)} {slc(regs.regs(0).sva#2)#1.itm(8)} {slc(regs.regs(0).sva#2)#1.itm(9)} -attr xrf 13586 -attr oid 385 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {conc#262.itm(0)} -attr vt d
load net {conc#262.itm(1)} -attr vt d
load net {conc#262.itm(2)} -attr vt d
load net {conc#262.itm(3)} -attr vt d
load net {conc#262.itm(4)} -attr vt d
load net {conc#262.itm(5)} -attr vt d
load net {conc#262.itm(6)} -attr vt d
load net {conc#262.itm(7)} -attr vt d
load net {conc#262.itm(8)} -attr vt d
load net {conc#262.itm(9)} -attr vt d
load net {conc#262.itm(10)} -attr vt d
load net {conc#262.itm(11)} -attr vt d
load net {conc#262.itm(12)} -attr vt d
load net {conc#262.itm(13)} -attr vt d
load net {conc#262.itm(14)} -attr vt d
load net {conc#262.itm(15)} -attr vt d
load net {conc#262.itm(16)} -attr vt d
load netBundle {conc#262.itm} 17 {conc#262.itm(0)} {conc#262.itm(1)} {conc#262.itm(2)} {conc#262.itm(3)} {conc#262.itm(4)} {conc#262.itm(5)} {conc#262.itm(6)} {conc#262.itm(7)} {conc#262.itm(8)} {conc#262.itm(9)} {conc#262.itm(10)} {conc#262.itm(11)} {conc#262.itm(12)} {conc#262.itm(13)} {conc#262.itm(14)} {conc#262.itm(15)} {conc#262.itm(16)} -attr xrf 13587 -attr oid 386 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {ACC1:if:acc#23.itm(0)} -attr vt d
load net {ACC1:if:acc#23.itm(1)} -attr vt d
load net {ACC1:if:acc#23.itm(2)} -attr vt d
load net {ACC1:if:acc#23.itm(3)} -attr vt d
load net {ACC1:if:acc#23.itm(4)} -attr vt d
load net {ACC1:if:acc#23.itm(5)} -attr vt d
load net {ACC1:if:acc#23.itm(6)} -attr vt d
load net {ACC1:if:acc#23.itm(7)} -attr vt d
load net {ACC1:if:acc#23.itm(8)} -attr vt d
load net {ACC1:if:acc#23.itm(9)} -attr vt d
load net {ACC1:if:acc#23.itm(10)} -attr vt d
load net {ACC1:if:acc#23.itm(11)} -attr vt d
load net {ACC1:if:acc#23.itm(12)} -attr vt d
load net {ACC1:if:acc#23.itm(13)} -attr vt d
load net {ACC1:if:acc#23.itm(14)} -attr vt d
load net {ACC1:if:acc#23.itm(15)} -attr vt d
load net {ACC1:if:acc#23.itm(16)} -attr vt d
load netBundle {ACC1:if:acc#23.itm} 17 {ACC1:if:acc#23.itm(0)} {ACC1:if:acc#23.itm(1)} {ACC1:if:acc#23.itm(2)} {ACC1:if:acc#23.itm(3)} {ACC1:if:acc#23.itm(4)} {ACC1:if:acc#23.itm(5)} {ACC1:if:acc#23.itm(6)} {ACC1:if:acc#23.itm(7)} {ACC1:if:acc#23.itm(8)} {ACC1:if:acc#23.itm(9)} {ACC1:if:acc#23.itm(10)} {ACC1:if:acc#23.itm(11)} {ACC1:if:acc#23.itm(12)} {ACC1:if:acc#23.itm(13)} {ACC1:if:acc#23.itm(14)} {ACC1:if:acc#23.itm(15)} {ACC1:if:acc#23.itm(16)} -attr xrf 13588 -attr oid 387 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {conc#263.itm(0)} -attr vt d
load net {conc#263.itm(1)} -attr vt d
load net {conc#263.itm(2)} -attr vt d
load net {conc#263.itm(3)} -attr vt d
load net {conc#263.itm(4)} -attr vt d
load net {conc#263.itm(5)} -attr vt d
load net {conc#263.itm(6)} -attr vt d
load net {conc#263.itm(7)} -attr vt d
load net {conc#263.itm(8)} -attr vt d
load net {conc#263.itm(9)} -attr vt d
load net {conc#263.itm(10)} -attr vt d
load net {conc#263.itm(11)} -attr vt d
load netBundle {conc#263.itm} 12 {conc#263.itm(0)} {conc#263.itm(1)} {conc#263.itm(2)} {conc#263.itm(3)} {conc#263.itm(4)} {conc#263.itm(5)} {conc#263.itm(6)} {conc#263.itm(7)} {conc#263.itm(8)} {conc#263.itm(9)} {conc#263.itm(10)} {conc#263.itm(11)} -attr xrf 13589 -attr oid 388 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#263.itm}
load net {regs.operator[]#27:not#1.itm(0)} -attr vt d
load net {regs.operator[]#27:not#1.itm(1)} -attr vt d
load net {regs.operator[]#27:not#1.itm(2)} -attr vt d
load net {regs.operator[]#27:not#1.itm(3)} -attr vt d
load net {regs.operator[]#27:not#1.itm(4)} -attr vt d
load net {regs.operator[]#27:not#1.itm(5)} -attr vt d
load net {regs.operator[]#27:not#1.itm(6)} -attr vt d
load net {regs.operator[]#27:not#1.itm(7)} -attr vt d
load net {regs.operator[]#27:not#1.itm(8)} -attr vt d
load net {regs.operator[]#27:not#1.itm(9)} -attr vt d
load netBundle {regs.operator[]#27:not#1.itm} 10 {regs.operator[]#27:not#1.itm(0)} {regs.operator[]#27:not#1.itm(1)} {regs.operator[]#27:not#1.itm(2)} {regs.operator[]#27:not#1.itm(3)} {regs.operator[]#27:not#1.itm(4)} {regs.operator[]#27:not#1.itm(5)} {regs.operator[]#27:not#1.itm(6)} {regs.operator[]#27:not#1.itm(7)} {regs.operator[]#27:not#1.itm(8)} {regs.operator[]#27:not#1.itm(9)} -attr xrf 13590 -attr oid 389 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {slc(regs.regs(0).sva#2)#2.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva#2)#2.itm} 10 {slc(regs.regs(0).sva#2)#2.itm(0)} {slc(regs.regs(0).sva#2)#2.itm(1)} {slc(regs.regs(0).sva#2)#2.itm(2)} {slc(regs.regs(0).sva#2)#2.itm(3)} {slc(regs.regs(0).sva#2)#2.itm(4)} {slc(regs.regs(0).sva#2)#2.itm(5)} {slc(regs.regs(0).sva#2)#2.itm(6)} {slc(regs.regs(0).sva#2)#2.itm(7)} {slc(regs.regs(0).sva#2)#2.itm(8)} {slc(regs.regs(0).sva#2)#2.itm(9)} -attr xrf 13591 -attr oid 390 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {conc#264.itm(0)} -attr vt d
load net {conc#264.itm(1)} -attr vt d
load net {conc#264.itm(2)} -attr vt d
load net {conc#264.itm(3)} -attr vt d
load net {conc#264.itm(4)} -attr vt d
load net {conc#264.itm(5)} -attr vt d
load net {conc#264.itm(6)} -attr vt d
load net {conc#264.itm(7)} -attr vt d
load net {conc#264.itm(8)} -attr vt d
load net {conc#264.itm(9)} -attr vt d
load net {conc#264.itm(10)} -attr vt d
load net {conc#264.itm(11)} -attr vt d
load net {conc#264.itm(12)} -attr vt d
load net {conc#264.itm(13)} -attr vt d
load net {conc#264.itm(14)} -attr vt d
load net {conc#264.itm(15)} -attr vt d
load net {conc#264.itm(16)} -attr vt d
load netBundle {conc#264.itm} 17 {conc#264.itm(0)} {conc#264.itm(1)} {conc#264.itm(2)} {conc#264.itm(3)} {conc#264.itm(4)} {conc#264.itm(5)} {conc#264.itm(6)} {conc#264.itm(7)} {conc#264.itm(8)} {conc#264.itm(9)} {conc#264.itm(10)} {conc#264.itm(11)} {conc#264.itm(12)} {conc#264.itm(13)} {conc#264.itm(14)} {conc#264.itm(15)} {conc#264.itm(16)} -attr xrf 13592 -attr oid 391 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {bx:conc#4.itm(0)} -attr vt d
load net {bx:conc#4.itm(1)} -attr vt d
load net {bx:conc#4.itm(2)} -attr vt d
load net {bx:conc#4.itm(3)} -attr vt d
load net {bx:conc#4.itm(4)} -attr vt d
load net {bx:conc#4.itm(5)} -attr vt d
load net {bx:conc#4.itm(6)} -attr vt d
load net {bx:conc#4.itm(7)} -attr vt d
load net {bx:conc#4.itm(8)} -attr vt d
load net {bx:conc#4.itm(9)} -attr vt d
load net {bx:conc#4.itm(10)} -attr vt d
load net {bx:conc#4.itm(11)} -attr vt d
load net {bx:conc#4.itm(12)} -attr vt d
load net {bx:conc#4.itm(13)} -attr vt d
load net {bx:conc#4.itm(14)} -attr vt d
load net {bx:conc#4.itm(15)} -attr vt d
load netBundle {bx:conc#4.itm} 16 {bx:conc#4.itm(0)} {bx:conc#4.itm(1)} {bx:conc#4.itm(2)} {bx:conc#4.itm(3)} {bx:conc#4.itm(4)} {bx:conc#4.itm(5)} {bx:conc#4.itm(6)} {bx:conc#4.itm(7)} {bx:conc#4.itm(8)} {bx:conc#4.itm(9)} {bx:conc#4.itm(10)} {bx:conc#4.itm(11)} {bx:conc#4.itm(12)} {bx:conc#4.itm(13)} {bx:conc#4.itm(14)} {bx:conc#4.itm(15)} -attr xrf 13593 -attr oid 392 -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {slc(regs.regs(2).sva.sg2).itm(0)} -attr vt d
load net {slc(regs.regs(2).sva.sg2).itm(1)} -attr vt d
load net {slc(regs.regs(2).sva.sg2).itm(2)} -attr vt d
load net {slc(regs.regs(2).sva.sg2).itm(3)} -attr vt d
load net {slc(regs.regs(2).sva.sg2).itm(4)} -attr vt d
load net {slc(regs.regs(2).sva.sg2).itm(5)} -attr vt d
load net {slc(regs.regs(2).sva.sg2).itm(6)} -attr vt d
load net {slc(regs.regs(2).sva.sg2).itm(7)} -attr vt d
load net {slc(regs.regs(2).sva.sg2).itm(8)} -attr vt d
load net {slc(regs.regs(2).sva.sg2).itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva.sg2).itm} 10 {slc(regs.regs(2).sva.sg2).itm(0)} {slc(regs.regs(2).sva.sg2).itm(1)} {slc(regs.regs(2).sva.sg2).itm(2)} {slc(regs.regs(2).sva.sg2).itm(3)} {slc(regs.regs(2).sva.sg2).itm(4)} {slc(regs.regs(2).sva.sg2).itm(5)} {slc(regs.regs(2).sva.sg2).itm(6)} {slc(regs.regs(2).sva.sg2).itm(7)} {slc(regs.regs(2).sva.sg2).itm(8)} {slc(regs.regs(2).sva.sg2).itm(9)} -attr xrf 13594 -attr oid 393 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2).itm}
load net {gx:conc#4.itm(0)} -attr vt d
load net {gx:conc#4.itm(1)} -attr vt d
load net {gx:conc#4.itm(2)} -attr vt d
load net {gx:conc#4.itm(3)} -attr vt d
load net {gx:conc#4.itm(4)} -attr vt d
load net {gx:conc#4.itm(5)} -attr vt d
load net {gx:conc#4.itm(6)} -attr vt d
load net {gx:conc#4.itm(7)} -attr vt d
load net {gx:conc#4.itm(8)} -attr vt d
load net {gx:conc#4.itm(9)} -attr vt d
load net {gx:conc#4.itm(10)} -attr vt d
load net {gx:conc#4.itm(11)} -attr vt d
load net {gx:conc#4.itm(12)} -attr vt d
load net {gx:conc#4.itm(13)} -attr vt d
load net {gx:conc#4.itm(14)} -attr vt d
load net {gx:conc#4.itm(15)} -attr vt d
load netBundle {gx:conc#4.itm} 16 {gx:conc#4.itm(0)} {gx:conc#4.itm(1)} {gx:conc#4.itm(2)} {gx:conc#4.itm(3)} {gx:conc#4.itm(4)} {gx:conc#4.itm(5)} {gx:conc#4.itm(6)} {gx:conc#4.itm(7)} {gx:conc#4.itm(8)} {gx:conc#4.itm(9)} {gx:conc#4.itm(10)} {gx:conc#4.itm(11)} {gx:conc#4.itm(12)} {gx:conc#4.itm(13)} {gx:conc#4.itm(14)} {gx:conc#4.itm(15)} -attr xrf 13595 -attr oid 394 -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {slc(regs.regs(2).sva.sg2)#1.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#1.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#1.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#1.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#1.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#1.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#1.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#1.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#1.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva.sg2)#1.itm} 10 {slc(regs.regs(2).sva.sg2)#1.itm(0)} {slc(regs.regs(2).sva.sg2)#1.itm(1)} {slc(regs.regs(2).sva.sg2)#1.itm(2)} {slc(regs.regs(2).sva.sg2)#1.itm(3)} {slc(regs.regs(2).sva.sg2)#1.itm(4)} {slc(regs.regs(2).sva.sg2)#1.itm(5)} {slc(regs.regs(2).sva.sg2)#1.itm(6)} {slc(regs.regs(2).sva.sg2)#1.itm(7)} {slc(regs.regs(2).sva.sg2)#1.itm(8)} {slc(regs.regs(2).sva.sg2)#1.itm(9)} -attr xrf 13596 -attr oid 395 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#1.itm}
load net {rx:conc#4.itm(0)} -attr vt d
load net {rx:conc#4.itm(1)} -attr vt d
load net {rx:conc#4.itm(2)} -attr vt d
load net {rx:conc#4.itm(3)} -attr vt d
load net {rx:conc#4.itm(4)} -attr vt d
load net {rx:conc#4.itm(5)} -attr vt d
load net {rx:conc#4.itm(6)} -attr vt d
load net {rx:conc#4.itm(7)} -attr vt d
load net {rx:conc#4.itm(8)} -attr vt d
load net {rx:conc#4.itm(9)} -attr vt d
load net {rx:conc#4.itm(10)} -attr vt d
load net {rx:conc#4.itm(11)} -attr vt d
load net {rx:conc#4.itm(12)} -attr vt d
load net {rx:conc#4.itm(13)} -attr vt d
load net {rx:conc#4.itm(14)} -attr vt d
load net {rx:conc#4.itm(15)} -attr vt d
load netBundle {rx:conc#4.itm} 16 {rx:conc#4.itm(0)} {rx:conc#4.itm(1)} {rx:conc#4.itm(2)} {rx:conc#4.itm(3)} {rx:conc#4.itm(4)} {rx:conc#4.itm(5)} {rx:conc#4.itm(6)} {rx:conc#4.itm(7)} {rx:conc#4.itm(8)} {rx:conc#4.itm(9)} {rx:conc#4.itm(10)} {rx:conc#4.itm(11)} {rx:conc#4.itm(12)} {rx:conc#4.itm(13)} {rx:conc#4.itm(14)} {rx:conc#4.itm(15)} -attr xrf 13597 -attr oid 396 -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {slc(regs.regs(2).sva.sg2)#2.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#2.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#2.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#2.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#2.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#2.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#2.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#2.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#2.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva.sg2)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva.sg2)#2.itm} 10 {slc(regs.regs(2).sva.sg2)#2.itm(0)} {slc(regs.regs(2).sva.sg2)#2.itm(1)} {slc(regs.regs(2).sva.sg2)#2.itm(2)} {slc(regs.regs(2).sva.sg2)#2.itm(3)} {slc(regs.regs(2).sva.sg2)#2.itm(4)} {slc(regs.regs(2).sva.sg2)#2.itm(5)} {slc(regs.regs(2).sva.sg2)#2.itm(6)} {slc(regs.regs(2).sva.sg2)#2.itm(7)} {slc(regs.regs(2).sva.sg2)#2.itm(8)} {slc(regs.regs(2).sva.sg2)#2.itm(9)} -attr xrf 13598 -attr oid 397 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#2.itm}
load net {ACC1:if#2:acc#24.itm(0)} -attr vt d
load net {ACC1:if#2:acc#24.itm(1)} -attr vt d
load net {ACC1:if#2:acc#24.itm(2)} -attr vt d
load net {ACC1:if#2:acc#24.itm(3)} -attr vt d
load net {ACC1:if#2:acc#24.itm(4)} -attr vt d
load net {ACC1:if#2:acc#24.itm(5)} -attr vt d
load net {ACC1:if#2:acc#24.itm(6)} -attr vt d
load net {ACC1:if#2:acc#24.itm(7)} -attr vt d
load net {ACC1:if#2:acc#24.itm(8)} -attr vt d
load net {ACC1:if#2:acc#24.itm(9)} -attr vt d
load net {ACC1:if#2:acc#24.itm(10)} -attr vt d
load net {ACC1:if#2:acc#24.itm(11)} -attr vt d
load net {ACC1:if#2:acc#24.itm(12)} -attr vt d
load net {ACC1:if#2:acc#24.itm(13)} -attr vt d
load net {ACC1:if#2:acc#24.itm(14)} -attr vt d
load net {ACC1:if#2:acc#24.itm(15)} -attr vt d
load net {ACC1:if#2:acc#24.itm(16)} -attr vt d
load netBundle {ACC1:if#2:acc#24.itm} 17 {ACC1:if#2:acc#24.itm(0)} {ACC1:if#2:acc#24.itm(1)} {ACC1:if#2:acc#24.itm(2)} {ACC1:if#2:acc#24.itm(3)} {ACC1:if#2:acc#24.itm(4)} {ACC1:if#2:acc#24.itm(5)} {ACC1:if#2:acc#24.itm(6)} {ACC1:if#2:acc#24.itm(7)} {ACC1:if#2:acc#24.itm(8)} {ACC1:if#2:acc#24.itm(9)} {ACC1:if#2:acc#24.itm(10)} {ACC1:if#2:acc#24.itm(11)} {ACC1:if#2:acc#24.itm(12)} {ACC1:if#2:acc#24.itm(13)} {ACC1:if#2:acc#24.itm(14)} {ACC1:if#2:acc#24.itm(15)} {ACC1:if#2:acc#24.itm(16)} -attr xrf 13599 -attr oid 398 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {conc#265.itm(0)} -attr vt d
load net {conc#265.itm(1)} -attr vt d
load net {conc#265.itm(2)} -attr vt d
load net {conc#265.itm(3)} -attr vt d
load net {conc#265.itm(4)} -attr vt d
load net {conc#265.itm(5)} -attr vt d
load net {conc#265.itm(6)} -attr vt d
load net {conc#265.itm(7)} -attr vt d
load net {conc#265.itm(8)} -attr vt d
load net {conc#265.itm(9)} -attr vt d
load net {conc#265.itm(10)} -attr vt d
load net {conc#265.itm(11)} -attr vt d
load netBundle {conc#265.itm} 12 {conc#265.itm(0)} {conc#265.itm(1)} {conc#265.itm(2)} {conc#265.itm(3)} {conc#265.itm(4)} {conc#265.itm(5)} {conc#265.itm(6)} {conc#265.itm(7)} {conc#265.itm(8)} {conc#265.itm(9)} {conc#265.itm(10)} {conc#265.itm(11)} -attr xrf 13600 -attr oid 399 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#265.itm}
load net {regs.operator[]#47:not#1.itm(0)} -attr vt d
load net {regs.operator[]#47:not#1.itm(1)} -attr vt d
load net {regs.operator[]#47:not#1.itm(2)} -attr vt d
load net {regs.operator[]#47:not#1.itm(3)} -attr vt d
load net {regs.operator[]#47:not#1.itm(4)} -attr vt d
load net {regs.operator[]#47:not#1.itm(5)} -attr vt d
load net {regs.operator[]#47:not#1.itm(6)} -attr vt d
load net {regs.operator[]#47:not#1.itm(7)} -attr vt d
load net {regs.operator[]#47:not#1.itm(8)} -attr vt d
load net {regs.operator[]#47:not#1.itm(9)} -attr vt d
load netBundle {regs.operator[]#47:not#1.itm} 10 {regs.operator[]#47:not#1.itm(0)} {regs.operator[]#47:not#1.itm(1)} {regs.operator[]#47:not#1.itm(2)} {regs.operator[]#47:not#1.itm(3)} {regs.operator[]#47:not#1.itm(4)} {regs.operator[]#47:not#1.itm(5)} {regs.operator[]#47:not#1.itm(6)} {regs.operator[]#47:not#1.itm(7)} {regs.operator[]#47:not#1.itm(8)} {regs.operator[]#47:not#1.itm(9)} -attr xrf 13601 -attr oid 400 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#1.itm}
load net {slc(regs.regs(2).sva#2).itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#2).itm} 10 {slc(regs.regs(2).sva#2).itm(0)} {slc(regs.regs(2).sva#2).itm(1)} {slc(regs.regs(2).sva#2).itm(2)} {slc(regs.regs(2).sva#2).itm(3)} {slc(regs.regs(2).sva#2).itm(4)} {slc(regs.regs(2).sva#2).itm(5)} {slc(regs.regs(2).sva#2).itm(6)} {slc(regs.regs(2).sva#2).itm(7)} {slc(regs.regs(2).sva#2).itm(8)} {slc(regs.regs(2).sva#2).itm(9)} -attr xrf 13602 -attr oid 401 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2).itm}
load net {conc#266.itm(0)} -attr vt d
load net {conc#266.itm(1)} -attr vt d
load net {conc#266.itm(2)} -attr vt d
load net {conc#266.itm(3)} -attr vt d
load net {conc#266.itm(4)} -attr vt d
load net {conc#266.itm(5)} -attr vt d
load net {conc#266.itm(6)} -attr vt d
load net {conc#266.itm(7)} -attr vt d
load net {conc#266.itm(8)} -attr vt d
load net {conc#266.itm(9)} -attr vt d
load net {conc#266.itm(10)} -attr vt d
load net {conc#266.itm(11)} -attr vt d
load net {conc#266.itm(12)} -attr vt d
load net {conc#266.itm(13)} -attr vt d
load net {conc#266.itm(14)} -attr vt d
load net {conc#266.itm(15)} -attr vt d
load net {conc#266.itm(16)} -attr vt d
load netBundle {conc#266.itm} 17 {conc#266.itm(0)} {conc#266.itm(1)} {conc#266.itm(2)} {conc#266.itm(3)} {conc#266.itm(4)} {conc#266.itm(5)} {conc#266.itm(6)} {conc#266.itm(7)} {conc#266.itm(8)} {conc#266.itm(9)} {conc#266.itm(10)} {conc#266.itm(11)} {conc#266.itm(12)} {conc#266.itm(13)} {conc#266.itm(14)} {conc#266.itm(15)} {conc#266.itm(16)} -attr xrf 13603 -attr oid 402 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {ACC1:if#2:acc.itm(0)} -attr vt d
load net {ACC1:if#2:acc.itm(1)} -attr vt d
load net {ACC1:if#2:acc.itm(2)} -attr vt d
load net {ACC1:if#2:acc.itm(3)} -attr vt d
load net {ACC1:if#2:acc.itm(4)} -attr vt d
load net {ACC1:if#2:acc.itm(5)} -attr vt d
load net {ACC1:if#2:acc.itm(6)} -attr vt d
load net {ACC1:if#2:acc.itm(7)} -attr vt d
load net {ACC1:if#2:acc.itm(8)} -attr vt d
load net {ACC1:if#2:acc.itm(9)} -attr vt d
load net {ACC1:if#2:acc.itm(10)} -attr vt d
load net {ACC1:if#2:acc.itm(11)} -attr vt d
load net {ACC1:if#2:acc.itm(12)} -attr vt d
load net {ACC1:if#2:acc.itm(13)} -attr vt d
load net {ACC1:if#2:acc.itm(14)} -attr vt d
load net {ACC1:if#2:acc.itm(15)} -attr vt d
load net {ACC1:if#2:acc.itm(16)} -attr vt d
load netBundle {ACC1:if#2:acc.itm} 17 {ACC1:if#2:acc.itm(0)} {ACC1:if#2:acc.itm(1)} {ACC1:if#2:acc.itm(2)} {ACC1:if#2:acc.itm(3)} {ACC1:if#2:acc.itm(4)} {ACC1:if#2:acc.itm(5)} {ACC1:if#2:acc.itm(6)} {ACC1:if#2:acc.itm(7)} {ACC1:if#2:acc.itm(8)} {ACC1:if#2:acc.itm(9)} {ACC1:if#2:acc.itm(10)} {ACC1:if#2:acc.itm(11)} {ACC1:if#2:acc.itm(12)} {ACC1:if#2:acc.itm(13)} {ACC1:if#2:acc.itm(14)} {ACC1:if#2:acc.itm(15)} {ACC1:if#2:acc.itm(16)} -attr xrf 13604 -attr oid 403 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {conc#267.itm(0)} -attr vt d
load net {conc#267.itm(1)} -attr vt d
load net {conc#267.itm(2)} -attr vt d
load net {conc#267.itm(3)} -attr vt d
load net {conc#267.itm(4)} -attr vt d
load net {conc#267.itm(5)} -attr vt d
load net {conc#267.itm(6)} -attr vt d
load net {conc#267.itm(7)} -attr vt d
load net {conc#267.itm(8)} -attr vt d
load net {conc#267.itm(9)} -attr vt d
load net {conc#267.itm(10)} -attr vt d
load net {conc#267.itm(11)} -attr vt d
load netBundle {conc#267.itm} 12 {conc#267.itm(0)} {conc#267.itm(1)} {conc#267.itm(2)} {conc#267.itm(3)} {conc#267.itm(4)} {conc#267.itm(5)} {conc#267.itm(6)} {conc#267.itm(7)} {conc#267.itm(8)} {conc#267.itm(9)} {conc#267.itm(10)} {conc#267.itm(11)} -attr xrf 13605 -attr oid 404 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#267.itm}
load net {regs.operator[]#46:not#1.itm(0)} -attr vt d
load net {regs.operator[]#46:not#1.itm(1)} -attr vt d
load net {regs.operator[]#46:not#1.itm(2)} -attr vt d
load net {regs.operator[]#46:not#1.itm(3)} -attr vt d
load net {regs.operator[]#46:not#1.itm(4)} -attr vt d
load net {regs.operator[]#46:not#1.itm(5)} -attr vt d
load net {regs.operator[]#46:not#1.itm(6)} -attr vt d
load net {regs.operator[]#46:not#1.itm(7)} -attr vt d
load net {regs.operator[]#46:not#1.itm(8)} -attr vt d
load net {regs.operator[]#46:not#1.itm(9)} -attr vt d
load netBundle {regs.operator[]#46:not#1.itm} 10 {regs.operator[]#46:not#1.itm(0)} {regs.operator[]#46:not#1.itm(1)} {regs.operator[]#46:not#1.itm(2)} {regs.operator[]#46:not#1.itm(3)} {regs.operator[]#46:not#1.itm(4)} {regs.operator[]#46:not#1.itm(5)} {regs.operator[]#46:not#1.itm(6)} {regs.operator[]#46:not#1.itm(7)} {regs.operator[]#46:not#1.itm(8)} {regs.operator[]#46:not#1.itm(9)} -attr xrf 13606 -attr oid 405 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#1.itm}
load net {slc(regs.regs(2).sva#2)#1.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#2)#1.itm} 10 {slc(regs.regs(2).sva#2)#1.itm(0)} {slc(regs.regs(2).sva#2)#1.itm(1)} {slc(regs.regs(2).sva#2)#1.itm(2)} {slc(regs.regs(2).sva#2)#1.itm(3)} {slc(regs.regs(2).sva#2)#1.itm(4)} {slc(regs.regs(2).sva#2)#1.itm(5)} {slc(regs.regs(2).sva#2)#1.itm(6)} {slc(regs.regs(2).sva#2)#1.itm(7)} {slc(regs.regs(2).sva#2)#1.itm(8)} {slc(regs.regs(2).sva#2)#1.itm(9)} -attr xrf 13607 -attr oid 406 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {conc#268.itm(0)} -attr vt d
load net {conc#268.itm(1)} -attr vt d
load net {conc#268.itm(2)} -attr vt d
load net {conc#268.itm(3)} -attr vt d
load net {conc#268.itm(4)} -attr vt d
load net {conc#268.itm(5)} -attr vt d
load net {conc#268.itm(6)} -attr vt d
load net {conc#268.itm(7)} -attr vt d
load net {conc#268.itm(8)} -attr vt d
load net {conc#268.itm(9)} -attr vt d
load net {conc#268.itm(10)} -attr vt d
load net {conc#268.itm(11)} -attr vt d
load net {conc#268.itm(12)} -attr vt d
load net {conc#268.itm(13)} -attr vt d
load net {conc#268.itm(14)} -attr vt d
load net {conc#268.itm(15)} -attr vt d
load net {conc#268.itm(16)} -attr vt d
load netBundle {conc#268.itm} 17 {conc#268.itm(0)} {conc#268.itm(1)} {conc#268.itm(2)} {conc#268.itm(3)} {conc#268.itm(4)} {conc#268.itm(5)} {conc#268.itm(6)} {conc#268.itm(7)} {conc#268.itm(8)} {conc#268.itm(9)} {conc#268.itm(10)} {conc#268.itm(11)} {conc#268.itm(12)} {conc#268.itm(13)} {conc#268.itm(14)} {conc#268.itm(15)} {conc#268.itm(16)} -attr xrf 13608 -attr oid 407 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {ACC1:if#2:acc#23.itm(0)} -attr vt d
load net {ACC1:if#2:acc#23.itm(1)} -attr vt d
load net {ACC1:if#2:acc#23.itm(2)} -attr vt d
load net {ACC1:if#2:acc#23.itm(3)} -attr vt d
load net {ACC1:if#2:acc#23.itm(4)} -attr vt d
load net {ACC1:if#2:acc#23.itm(5)} -attr vt d
load net {ACC1:if#2:acc#23.itm(6)} -attr vt d
load net {ACC1:if#2:acc#23.itm(7)} -attr vt d
load net {ACC1:if#2:acc#23.itm(8)} -attr vt d
load net {ACC1:if#2:acc#23.itm(9)} -attr vt d
load net {ACC1:if#2:acc#23.itm(10)} -attr vt d
load net {ACC1:if#2:acc#23.itm(11)} -attr vt d
load net {ACC1:if#2:acc#23.itm(12)} -attr vt d
load net {ACC1:if#2:acc#23.itm(13)} -attr vt d
load net {ACC1:if#2:acc#23.itm(14)} -attr vt d
load net {ACC1:if#2:acc#23.itm(15)} -attr vt d
load net {ACC1:if#2:acc#23.itm(16)} -attr vt d
load netBundle {ACC1:if#2:acc#23.itm} 17 {ACC1:if#2:acc#23.itm(0)} {ACC1:if#2:acc#23.itm(1)} {ACC1:if#2:acc#23.itm(2)} {ACC1:if#2:acc#23.itm(3)} {ACC1:if#2:acc#23.itm(4)} {ACC1:if#2:acc#23.itm(5)} {ACC1:if#2:acc#23.itm(6)} {ACC1:if#2:acc#23.itm(7)} {ACC1:if#2:acc#23.itm(8)} {ACC1:if#2:acc#23.itm(9)} {ACC1:if#2:acc#23.itm(10)} {ACC1:if#2:acc#23.itm(11)} {ACC1:if#2:acc#23.itm(12)} {ACC1:if#2:acc#23.itm(13)} {ACC1:if#2:acc#23.itm(14)} {ACC1:if#2:acc#23.itm(15)} {ACC1:if#2:acc#23.itm(16)} -attr xrf 13609 -attr oid 408 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {conc#269.itm(0)} -attr vt d
load net {conc#269.itm(1)} -attr vt d
load net {conc#269.itm(2)} -attr vt d
load net {conc#269.itm(3)} -attr vt d
load net {conc#269.itm(4)} -attr vt d
load net {conc#269.itm(5)} -attr vt d
load net {conc#269.itm(6)} -attr vt d
load net {conc#269.itm(7)} -attr vt d
load net {conc#269.itm(8)} -attr vt d
load net {conc#269.itm(9)} -attr vt d
load net {conc#269.itm(10)} -attr vt d
load net {conc#269.itm(11)} -attr vt d
load netBundle {conc#269.itm} 12 {conc#269.itm(0)} {conc#269.itm(1)} {conc#269.itm(2)} {conc#269.itm(3)} {conc#269.itm(4)} {conc#269.itm(5)} {conc#269.itm(6)} {conc#269.itm(7)} {conc#269.itm(8)} {conc#269.itm(9)} {conc#269.itm(10)} {conc#269.itm(11)} -attr xrf 13610 -attr oid 409 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#269.itm}
load net {regs.operator[]#45:not#1.itm(0)} -attr vt d
load net {regs.operator[]#45:not#1.itm(1)} -attr vt d
load net {regs.operator[]#45:not#1.itm(2)} -attr vt d
load net {regs.operator[]#45:not#1.itm(3)} -attr vt d
load net {regs.operator[]#45:not#1.itm(4)} -attr vt d
load net {regs.operator[]#45:not#1.itm(5)} -attr vt d
load net {regs.operator[]#45:not#1.itm(6)} -attr vt d
load net {regs.operator[]#45:not#1.itm(7)} -attr vt d
load net {regs.operator[]#45:not#1.itm(8)} -attr vt d
load net {regs.operator[]#45:not#1.itm(9)} -attr vt d
load netBundle {regs.operator[]#45:not#1.itm} 10 {regs.operator[]#45:not#1.itm(0)} {regs.operator[]#45:not#1.itm(1)} {regs.operator[]#45:not#1.itm(2)} {regs.operator[]#45:not#1.itm(3)} {regs.operator[]#45:not#1.itm(4)} {regs.operator[]#45:not#1.itm(5)} {regs.operator[]#45:not#1.itm(6)} {regs.operator[]#45:not#1.itm(7)} {regs.operator[]#45:not#1.itm(8)} {regs.operator[]#45:not#1.itm(9)} -attr xrf 13611 -attr oid 410 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#1.itm}
load net {slc(regs.regs(2).sva#2)#2.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#2)#2.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#2)#2.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#2)#2.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#2)#2.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#2)#2.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#2)#2.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#2)#2.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#2)#2.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#2)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#2)#2.itm} 10 {slc(regs.regs(2).sva#2)#2.itm(0)} {slc(regs.regs(2).sva#2)#2.itm(1)} {slc(regs.regs(2).sva#2)#2.itm(2)} {slc(regs.regs(2).sva#2)#2.itm(3)} {slc(regs.regs(2).sva#2)#2.itm(4)} {slc(regs.regs(2).sva#2)#2.itm(5)} {slc(regs.regs(2).sva#2)#2.itm(6)} {slc(regs.regs(2).sva#2)#2.itm(7)} {slc(regs.regs(2).sva#2)#2.itm(8)} {slc(regs.regs(2).sva#2)#2.itm(9)} -attr xrf 13612 -attr oid 411 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#2.itm}
load net {conc#270.itm(0)} -attr vt d
load net {conc#270.itm(1)} -attr vt d
load net {conc#270.itm(2)} -attr vt d
load net {conc#270.itm(3)} -attr vt d
load net {conc#270.itm(4)} -attr vt d
load net {conc#270.itm(5)} -attr vt d
load net {conc#270.itm(6)} -attr vt d
load net {conc#270.itm(7)} -attr vt d
load net {conc#270.itm(8)} -attr vt d
load net {conc#270.itm(9)} -attr vt d
load net {conc#270.itm(10)} -attr vt d
load net {conc#270.itm(11)} -attr vt d
load net {conc#270.itm(12)} -attr vt d
load net {conc#270.itm(13)} -attr vt d
load net {conc#270.itm(14)} -attr vt d
load net {conc#270.itm(15)} -attr vt d
load net {conc#270.itm(16)} -attr vt d
load netBundle {conc#270.itm} 17 {conc#270.itm(0)} {conc#270.itm(1)} {conc#270.itm(2)} {conc#270.itm(3)} {conc#270.itm(4)} {conc#270.itm(5)} {conc#270.itm(6)} {conc#270.itm(7)} {conc#270.itm(8)} {conc#270.itm(9)} {conc#270.itm(10)} {conc#270.itm(11)} {conc#270.itm(12)} {conc#270.itm(13)} {conc#270.itm(14)} {conc#270.itm(15)} {conc#270.itm(16)} -attr xrf 13613 -attr oid 412 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {slc(vin:rsc:mgc_in_wire.d).itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(9)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(10)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(11)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(12)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(13)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(14)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(15)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(16)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(17)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(18)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(19)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(20)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(21)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(22)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(23)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(24)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(25)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(26)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(27)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(28)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(29)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d).itm} 30 {slc(vin:rsc:mgc_in_wire.d).itm(0)} {slc(vin:rsc:mgc_in_wire.d).itm(1)} {slc(vin:rsc:mgc_in_wire.d).itm(2)} {slc(vin:rsc:mgc_in_wire.d).itm(3)} {slc(vin:rsc:mgc_in_wire.d).itm(4)} {slc(vin:rsc:mgc_in_wire.d).itm(5)} {slc(vin:rsc:mgc_in_wire.d).itm(6)} {slc(vin:rsc:mgc_in_wire.d).itm(7)} {slc(vin:rsc:mgc_in_wire.d).itm(8)} {slc(vin:rsc:mgc_in_wire.d).itm(9)} {slc(vin:rsc:mgc_in_wire.d).itm(10)} {slc(vin:rsc:mgc_in_wire.d).itm(11)} {slc(vin:rsc:mgc_in_wire.d).itm(12)} {slc(vin:rsc:mgc_in_wire.d).itm(13)} {slc(vin:rsc:mgc_in_wire.d).itm(14)} {slc(vin:rsc:mgc_in_wire.d).itm(15)} {slc(vin:rsc:mgc_in_wire.d).itm(16)} {slc(vin:rsc:mgc_in_wire.d).itm(17)} {slc(vin:rsc:mgc_in_wire.d).itm(18)} {slc(vin:rsc:mgc_in_wire.d).itm(19)} {slc(vin:rsc:mgc_in_wire.d).itm(20)} {slc(vin:rsc:mgc_in_wire.d).itm(21)} {slc(vin:rsc:mgc_in_wire.d).itm(22)} {slc(vin:rsc:mgc_in_wire.d).itm(23)} {slc(vin:rsc:mgc_in_wire.d).itm(24)} {slc(vin:rsc:mgc_in_wire.d).itm(25)} {slc(vin:rsc:mgc_in_wire.d).itm(26)} {slc(vin:rsc:mgc_in_wire.d).itm(27)} {slc(vin:rsc:mgc_in_wire.d).itm(28)} {slc(vin:rsc:mgc_in_wire.d).itm(29)} -attr xrf 13614 -attr oid 413 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(9)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(10)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(11)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(12)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(13)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(14)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(15)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(16)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(17)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(18)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(19)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(20)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(21)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(22)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(23)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(24)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(25)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(26)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(27)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(28)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(29)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#1.itm} 30 {slc(vin:rsc:mgc_in_wire.d)#1.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(9)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(10)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(11)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(12)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(13)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(14)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(15)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(16)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(17)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(18)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(19)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(20)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(21)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(22)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(23)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(24)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(25)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(26)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(27)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(28)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(29)} -attr xrf 13615 -attr oid 414 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {clk} -attr xrf 13616 -attr oid 415
load net {clk} -port {clk} -attr xrf 13617 -attr oid 416
load net {en} -attr xrf 13618 -attr oid 417
load net {en} -port {en} -attr xrf 13619 -attr oid 418
load net {arst_n} -attr xrf 13620 -attr oid 419
load net {arst_n} -port {arst_n} -attr xrf 13621 -attr oid 420
load net {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 90 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(89)} -attr xrf 13622 -attr oid 421 -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(0)} -port {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -port {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -port {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -port {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -port {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -port {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -port {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -port {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -port {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -port {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -port {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -port {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -port {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -port {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -port {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -port {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -port {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -port {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -port {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -port {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -port {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -port {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -port {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -port {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -port {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -port {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -port {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -port {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -port {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -port {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(30)} -port {vin:rsc:mgc_in_wire.d(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(31)} -port {vin:rsc:mgc_in_wire.d(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(32)} -port {vin:rsc:mgc_in_wire.d(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(33)} -port {vin:rsc:mgc_in_wire.d(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(34)} -port {vin:rsc:mgc_in_wire.d(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(35)} -port {vin:rsc:mgc_in_wire.d(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(36)} -port {vin:rsc:mgc_in_wire.d(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(37)} -port {vin:rsc:mgc_in_wire.d(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(38)} -port {vin:rsc:mgc_in_wire.d(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(39)} -port {vin:rsc:mgc_in_wire.d(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(40)} -port {vin:rsc:mgc_in_wire.d(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(41)} -port {vin:rsc:mgc_in_wire.d(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(42)} -port {vin:rsc:mgc_in_wire.d(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(43)} -port {vin:rsc:mgc_in_wire.d(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(44)} -port {vin:rsc:mgc_in_wire.d(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(45)} -port {vin:rsc:mgc_in_wire.d(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(46)} -port {vin:rsc:mgc_in_wire.d(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(47)} -port {vin:rsc:mgc_in_wire.d(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(48)} -port {vin:rsc:mgc_in_wire.d(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(49)} -port {vin:rsc:mgc_in_wire.d(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(50)} -port {vin:rsc:mgc_in_wire.d(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(51)} -port {vin:rsc:mgc_in_wire.d(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(52)} -port {vin:rsc:mgc_in_wire.d(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(53)} -port {vin:rsc:mgc_in_wire.d(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(54)} -port {vin:rsc:mgc_in_wire.d(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(55)} -port {vin:rsc:mgc_in_wire.d(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(56)} -port {vin:rsc:mgc_in_wire.d(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(57)} -port {vin:rsc:mgc_in_wire.d(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(58)} -port {vin:rsc:mgc_in_wire.d(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(59)} -port {vin:rsc:mgc_in_wire.d(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(60)} -port {vin:rsc:mgc_in_wire.d(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(61)} -port {vin:rsc:mgc_in_wire.d(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(62)} -port {vin:rsc:mgc_in_wire.d(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(63)} -port {vin:rsc:mgc_in_wire.d(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(64)} -port {vin:rsc:mgc_in_wire.d(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(65)} -port {vin:rsc:mgc_in_wire.d(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(66)} -port {vin:rsc:mgc_in_wire.d(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(67)} -port {vin:rsc:mgc_in_wire.d(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(68)} -port {vin:rsc:mgc_in_wire.d(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(69)} -port {vin:rsc:mgc_in_wire.d(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(70)} -port {vin:rsc:mgc_in_wire.d(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(71)} -port {vin:rsc:mgc_in_wire.d(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(72)} -port {vin:rsc:mgc_in_wire.d(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(73)} -port {vin:rsc:mgc_in_wire.d(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(74)} -port {vin:rsc:mgc_in_wire.d(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(75)} -port {vin:rsc:mgc_in_wire.d(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(76)} -port {vin:rsc:mgc_in_wire.d(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(77)} -port {vin:rsc:mgc_in_wire.d(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(78)} -port {vin:rsc:mgc_in_wire.d(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(79)} -port {vin:rsc:mgc_in_wire.d(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(80)} -port {vin:rsc:mgc_in_wire.d(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(81)} -port {vin:rsc:mgc_in_wire.d(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(82)} -port {vin:rsc:mgc_in_wire.d(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(83)} -port {vin:rsc:mgc_in_wire.d(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(84)} -port {vin:rsc:mgc_in_wire.d(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(85)} -port {vin:rsc:mgc_in_wire.d(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(86)} -port {vin:rsc:mgc_in_wire.d(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(87)} -port {vin:rsc:mgc_in_wire.d(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(88)} -port {vin:rsc:mgc_in_wire.d(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(89)} -port {vin:rsc:mgc_in_wire.d(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 90 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(89)} -attr xrf 13623 -attr oid 422 -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d} 10 {vout:rsc:mgc_out_stdreg.d(0)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(9)} -attr xrf 13624 -attr oid 423 -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -port {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -port {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -port {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -port {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -port {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -port {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -port {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -port {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -port {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -port {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load inst "absmax#3:else:else:not" "not(10)" "INTERFACE" -attr xrf 13625 -attr oid 424 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {FRAME:avg.sva#1(0)} -pin  "absmax#3:else:else:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva).itm}
load net {FRAME:avg.sva#1(1)} -pin  "absmax#3:else:else:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva).itm}
load net {FRAME:avg.sva#1(2)} -pin  "absmax#3:else:else:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva).itm}
load net {FRAME:avg.sva#1(3)} -pin  "absmax#3:else:else:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva).itm}
load net {FRAME:avg.sva#1(4)} -pin  "absmax#3:else:else:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva).itm}
load net {FRAME:avg.sva#1(5)} -pin  "absmax#3:else:else:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva).itm}
load net {FRAME:avg.sva#1(6)} -pin  "absmax#3:else:else:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva).itm}
load net {FRAME:avg.sva#1(7)} -pin  "absmax#3:else:else:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva).itm}
load net {FRAME:avg.sva#1(8)} -pin  "absmax#3:else:else:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva).itm}
load net {FRAME:avg.sva#1(9)} -pin  "absmax#3:else:else:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva).itm}
load net {absmax#3:else:else:not.itm(0)} -pin  "absmax#3:else:else:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(1)} -pin  "absmax#3:else:else:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(2)} -pin  "absmax#3:else:else:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(3)} -pin  "absmax#3:else:else:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(4)} -pin  "absmax#3:else:else:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(5)} -pin  "absmax#3:else:else:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(6)} -pin  "absmax#3:else:else:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(7)} -pin  "absmax#3:else:else:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(8)} -pin  "absmax#3:else:else:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(9)} -pin  "absmax#3:else:else:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load inst "absmax#3:else:else:acc" "add(10,-1,1,0,10)" "INTERFACE" -attr xrf 13626 -attr oid 425 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,9,1,11)"
load net {absmax#3:else:else:not.itm(0)} -pin  "absmax#3:else:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(1)} -pin  "absmax#3:else:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(2)} -pin  "absmax#3:else:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(3)} -pin  "absmax#3:else:else:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(4)} -pin  "absmax#3:else:else:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(5)} -pin  "absmax#3:else:else:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(6)} -pin  "absmax#3:else:else:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(7)} -pin  "absmax#3:else:else:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(8)} -pin  "absmax#3:else:else:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {absmax#3:else:else:not.itm(9)} -pin  "absmax#3:else:else:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:not.itm}
load net {PWR} -pin  "absmax#3:else:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {absmax#3:else:else:acc.itm(0)} -pin  "absmax#3:else:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(1)} -pin  "absmax#3:else:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(2)} -pin  "absmax#3:else:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(3)} -pin  "absmax#3:else:else:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(4)} -pin  "absmax#3:else:else:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(5)} -pin  "absmax#3:else:else:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(6)} -pin  "absmax#3:else:else:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(7)} -pin  "absmax#3:else:else:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(8)} -pin  "absmax#3:else:else:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(9)} -pin  "absmax#3:else:else:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load inst "mux#1" "mux(2,1)" "INTERFACE" -attr xrf 13627 -attr oid 426 -attr @path {/edge_detect/edge_detect:core/mux#1} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {absmax#3:else:slc.svs} -pin  "mux#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/absmax#3:else:slc.svs}
load net {absmax#3:else:acc.itm(16)} -pin  "mux#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/absmax#3:else:slc.svs:mx0w0}
load net {absmax#3:if:acc.itm(6)} -pin  "mux#1" {S(0)} -attr @path {/edge_detect/edge_detect:core/absmax#3:slc#2.itm}
load net {mux#1.itm} -pin  "mux#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/mux#1.itm}
load inst "absmax#3:else:mux" "mux(2,10)" "INTERFACE" -attr xrf 13628 -attr oid 427 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux} -attr area 9.194230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {FRAME:avg.sva#1(0)} -pin  "absmax#3:else:mux" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#2.itm}
load net {FRAME:avg.sva#1(1)} -pin  "absmax#3:else:mux" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#2.itm}
load net {FRAME:avg.sva#1(2)} -pin  "absmax#3:else:mux" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#2.itm}
load net {FRAME:avg.sva#1(3)} -pin  "absmax#3:else:mux" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#2.itm}
load net {FRAME:avg.sva#1(4)} -pin  "absmax#3:else:mux" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#2.itm}
load net {FRAME:avg.sva#1(5)} -pin  "absmax#3:else:mux" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#2.itm}
load net {FRAME:avg.sva#1(6)} -pin  "absmax#3:else:mux" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#2.itm}
load net {FRAME:avg.sva#1(7)} -pin  "absmax#3:else:mux" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#2.itm}
load net {FRAME:avg.sva#1(8)} -pin  "absmax#3:else:mux" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#2.itm}
load net {FRAME:avg.sva#1(9)} -pin  "absmax#3:else:mux" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#2.itm}
load net {absmax#3:else:else:acc.itm(0)} -pin  "absmax#3:else:mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(1)} -pin  "absmax#3:else:mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(2)} -pin  "absmax#3:else:mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(3)} -pin  "absmax#3:else:mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(4)} -pin  "absmax#3:else:mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(5)} -pin  "absmax#3:else:mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(6)} -pin  "absmax#3:else:mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(7)} -pin  "absmax#3:else:mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(8)} -pin  "absmax#3:else:mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(9)} -pin  "absmax#3:else:mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {mux#1.itm} -pin  "absmax#3:else:mux" {S(0)} -attr @path {/edge_detect/edge_detect:core/mux#1.itm}
load net {absmax#3:else:mux.itm(0)} -pin  "absmax#3:else:mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(1)} -pin  "absmax#3:else:mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(2)} -pin  "absmax#3:else:mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(3)} -pin  "absmax#3:else:mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(4)} -pin  "absmax#3:else:mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(5)} -pin  "absmax#3:else:mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(6)} -pin  "absmax#3:else:mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(7)} -pin  "absmax#3:else:mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(8)} -pin  "absmax#3:else:mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(9)} -pin  "absmax#3:else:mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load inst "absmax#3:or" "or(2,10)" "INTERFACE" -attr xrf 13629 -attr oid 428 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or} -attr area 7.298324 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(10,2)"
load net {absmax#3:else:mux.itm(0)} -pin  "absmax#3:or" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(1)} -pin  "absmax#3:or" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(2)} -pin  "absmax#3:or" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(3)} -pin  "absmax#3:or" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(4)} -pin  "absmax#3:or" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(5)} -pin  "absmax#3:or" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(6)} -pin  "absmax#3:or" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(7)} -pin  "absmax#3:or" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(8)} -pin  "absmax#3:or" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:else:mux.itm(9)} -pin  "absmax#3:or" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux.itm}
load net {absmax#3:if:acc.itm(6)} -pin  "absmax#3:or" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:if:acc.itm(6)} -pin  "absmax#3:or" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:if:acc.itm(6)} -pin  "absmax#3:or" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:if:acc.itm(6)} -pin  "absmax#3:or" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:if:acc.itm(6)} -pin  "absmax#3:or" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:if:acc.itm(6)} -pin  "absmax#3:or" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:if:acc.itm(6)} -pin  "absmax#3:or" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:if:acc.itm(6)} -pin  "absmax#3:or" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:if:acc.itm(6)} -pin  "absmax#3:or" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:if:acc.itm(6)} -pin  "absmax#3:or" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:or.itm(0)} -pin  "absmax#3:or" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(1)} -pin  "absmax#3:or" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(2)} -pin  "absmax#3:or" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(3)} -pin  "absmax#3:or" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(4)} -pin  "absmax#3:or" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(5)} -pin  "absmax#3:or" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(6)} -pin  "absmax#3:or" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(7)} -pin  "absmax#3:or" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(8)} -pin  "absmax#3:or" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(9)} -pin  "absmax#3:or" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load inst "or#15" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#15} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {or.dcpl#14} -pin  "or#15" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#14}
load net {or.dcpl#12} -pin  "or#15" {A1(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#12}
load net {or#15.itm} -pin  "or#15" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#15.itm}
load inst "mux" "mux(2,10)" "INTERFACE" -attr xrf 13630 -attr oid 429 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux} -attr area 9.195230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {vout:rsc:mgc_out_stdreg.d(0)} -pin  "mux" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -pin  "mux" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -pin  "mux" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -pin  "mux" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -pin  "mux" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -pin  "mux" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -pin  "mux" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -pin  "mux" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -pin  "mux" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -pin  "mux" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {absmax#3:or.itm(0)} -pin  "mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(1)} -pin  "mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(2)} -pin  "mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(3)} -pin  "mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(4)} -pin  "mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(5)} -pin  "mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(6)} -pin  "mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(7)} -pin  "mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(8)} -pin  "mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {absmax#3:or.itm(9)} -pin  "mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or.itm}
load net {or#15.itm} -pin  "mux" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#15.itm}
load net {mux.itm(0)} -pin  "mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(1)} -pin  "mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(2)} -pin  "mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(3)} -pin  "mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(4)} -pin  "mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(5)} -pin  "mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(6)} -pin  "mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(7)} -pin  "mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(8)} -pin  "mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(9)} -pin  "mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load inst "reg(vout:rsc:mgc_out_stdreg.d)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 13631 -attr oid 430 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(vout:rsc:mgc_out_stdreg.d)}
load net {mux.itm(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {clk} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 13632 -attr oid 431 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {vout:rsc:mgc_out_stdreg.d(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load inst "or#20" "or(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#20} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {or.dcpl#14} -pin  "or#20" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#14}
load net {or.dcpl#12} -pin  "or#20" {A1(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#12}
load net {absmax#3:if:acc.itm(6)} -pin  "or#20" {A2(0)} -attr @path {/edge_detect/edge_detect:core/absmax#3:slc#1.itm}
load net {or#20.itm} -pin  "or#20" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#20.itm}
load inst "mux#2" "mux(2,1)" "INTERFACE" -attr xrf 13633 -attr oid 432 -attr @path {/edge_detect/edge_detect:core/mux#2} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {absmax#3:else:slc.svs} -pin  "mux#2" {A0(0)} -attr @path {/edge_detect/edge_detect:core/absmax#3:else:slc.svs}
load net {absmax#3:else:acc.itm(16)} -pin  "mux#2" {A1(0)} -attr @path {/edge_detect/edge_detect:core/absmax#3:else:slc.svs:mx0w0}
load net {or#20.itm} -pin  "mux#2" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#20.itm}
load net {mux#2.itm} -pin  "mux#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/mux#2.itm}
load inst "reg(absmax#3:else:slc.svs)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13634 -attr oid 433 -attr @path {/edge_detect/edge_detect:core/reg(absmax#3:else:slc.svs)}
load net {mux#2.itm} -pin  "reg(absmax#3:else:slc.svs)" {D(0)} -attr @path {/edge_detect/edge_detect:core/mux#2.itm}
load net {GND} -pin  "reg(absmax#3:else:slc.svs)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(absmax#3:else:slc.svs)" {clk} -attr xrf 13635 -attr oid 434 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(absmax#3:else:slc.svs)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(absmax#3:else:slc.svs)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {absmax#3:else:slc.svs} -pin  "reg(absmax#3:else:slc.svs)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax#3:else:slc.svs}
load inst "FRAME:avg:acc#25" "add(15,0,14,0,16)" "INTERFACE" -attr xrf 13636 -attr oid 435 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25} -attr area 16.201524 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,14,0,16)"
load net {acc.psp.sva(16)} -pin  "FRAME:avg:acc#25" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {GND} -pin  "FRAME:avg:acc#25" {A(1)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {acc.psp.sva(16)} -pin  "FRAME:avg:acc#25" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {GND} -pin  "FRAME:avg:acc#25" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {acc.psp.sva(16)} -pin  "FRAME:avg:acc#25" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {GND} -pin  "FRAME:avg:acc#25" {A(5)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {acc.psp.sva(16)} -pin  "FRAME:avg:acc#25" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {GND} -pin  "FRAME:avg:acc#25" {A(7)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {acc.psp.sva(16)} -pin  "FRAME:avg:acc#25" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {GND} -pin  "FRAME:avg:acc#25" {A(9)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {acc.psp.sva(16)} -pin  "FRAME:avg:acc#25" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {GND} -pin  "FRAME:avg:acc#25" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {acc.psp.sva(16)} -pin  "FRAME:avg:acc#25" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {GND} -pin  "FRAME:avg:acc#25" {A(13)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {acc.psp.sva(16)} -pin  "FRAME:avg:acc#25" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {acc.psp.sva(15)} -pin  "FRAME:avg:acc#25" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {acc.psp.sva(15)} -pin  "FRAME:avg:acc#25" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {GND} -pin  "FRAME:avg:acc#25" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {acc.psp.sva(15)} -pin  "FRAME:avg:acc#25" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {GND} -pin  "FRAME:avg:acc#25" {B(4)} -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {acc.psp.sva(15)} -pin  "FRAME:avg:acc#25" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {GND} -pin  "FRAME:avg:acc#25" {B(6)} -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {acc.psp.sva(15)} -pin  "FRAME:avg:acc#25" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {GND} -pin  "FRAME:avg:acc#25" {B(8)} -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {acc.psp.sva(15)} -pin  "FRAME:avg:acc#25" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {GND} -pin  "FRAME:avg:acc#25" {B(10)} -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {acc.psp.sva(15)} -pin  "FRAME:avg:acc#25" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {GND} -pin  "FRAME:avg:acc#25" {B(12)} -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {acc.psp.sva(15)} -pin  "FRAME:avg:acc#25" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#205.itm}
load net {FRAME:avg:acc#25.itm(0)} -pin  "FRAME:avg:acc#25" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(1)} -pin  "FRAME:avg:acc#25" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(2)} -pin  "FRAME:avg:acc#25" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(3)} -pin  "FRAME:avg:acc#25" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(4)} -pin  "FRAME:avg:acc#25" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(5)} -pin  "FRAME:avg:acc#25" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(6)} -pin  "FRAME:avg:acc#25" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(7)} -pin  "FRAME:avg:acc#25" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(8)} -pin  "FRAME:avg:acc#25" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(9)} -pin  "FRAME:avg:acc#25" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(10)} -pin  "FRAME:avg:acc#25" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(11)} -pin  "FRAME:avg:acc#25" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(12)} -pin  "FRAME:avg:acc#25" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(13)} -pin  "FRAME:avg:acc#25" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(14)} -pin  "FRAME:avg:acc#25" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(15)} -pin  "FRAME:avg:acc#25" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load inst "reg(FRAME:avg:acc#25.itm#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 13637 -attr oid 436 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:acc#25.itm#1)}
load net {FRAME:avg:acc#25.itm(0)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(1)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(2)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(3)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(4)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(5)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(6)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(7)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(8)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(9)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(10)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(11)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(12)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(13)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(14)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {FRAME:avg:acc#25.itm(15)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm}
load net {GND} -pin  "reg(FRAME:avg:acc#25.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:avg:acc#25.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:avg:acc#25.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:avg:acc#25.itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:avg:acc#25.itm#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:avg:acc#25.itm#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:avg:acc#25.itm#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:avg:acc#25.itm#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:avg:acc#25.itm#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:avg:acc#25.itm#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:avg:acc#25.itm#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:avg:acc#25.itm#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:avg:acc#25.itm#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:avg:acc#25.itm#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:avg:acc#25.itm#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:avg:acc#25.itm#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(FRAME:avg:acc#25.itm#1)" {clk} -attr xrf 13638 -attr oid 437 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:acc#25.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:acc#25.itm#1(0)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(1)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(2)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(3)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(4)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(5)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(6)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(7)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(8)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(9)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(10)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(11)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(12)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(13)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(14)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(15)} -pin  "reg(FRAME:avg:acc#25.itm#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load inst "reg(FRAME:avg:slc(acc.idiv)#85.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13639 -attr oid 438 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.idiv)#85.itm#1)}
load net {acc.psp.sva(14)} -pin  "reg(FRAME:avg:slc(acc.idiv)#85.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#13.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.idiv)#85.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.idiv)#85.itm#1)" {clk} -attr xrf 13640 -attr oid 439 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.idiv)#85.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.idiv)#85.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.idiv)#85.itm#1} -pin  "reg(FRAME:avg:slc(acc.idiv)#85.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.idiv)#85.itm#1}
load inst "reg(FRAME:avg:slc(acc.idiv)#76.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13641 -attr oid 440 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.idiv)#76.itm#1)}
load net {acc.psp.sva(12)} -pin  "reg(FRAME:avg:slc(acc.idiv)#76.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#12.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.idiv)#76.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.idiv)#76.itm#1)" {clk} -attr xrf 13642 -attr oid 441 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.idiv)#76.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.idiv)#76.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.idiv)#76.itm#1} -pin  "reg(FRAME:avg:slc(acc.idiv)#76.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.idiv)#76.itm#1}
load inst "reg(FRAME:avg:slc(acc.idiv)#67.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13643 -attr oid 442 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.idiv)#67.itm#1)}
load net {acc.psp.sva(10)} -pin  "reg(FRAME:avg:slc(acc.idiv)#67.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#11.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.idiv)#67.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.idiv)#67.itm#1)" {clk} -attr xrf 13644 -attr oid 443 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.idiv)#67.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.idiv)#67.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.idiv)#67.itm#1} -pin  "reg(FRAME:avg:slc(acc.idiv)#67.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.idiv)#67.itm#1}
load inst "reg(FRAME:avg:slc(acc.idiv)#61.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13645 -attr oid 444 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.idiv)#61.itm#1)}
load net {acc.psp.sva(8)} -pin  "reg(FRAME:avg:slc(acc.idiv)#61.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#10.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.idiv)#61.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.idiv)#61.itm#1)" {clk} -attr xrf 13646 -attr oid 445 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.idiv)#61.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.idiv)#61.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.idiv)#61.itm#1} -pin  "reg(FRAME:avg:slc(acc.idiv)#61.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.idiv)#61.itm#1}
load inst "FRAME:avg:acc#13" "add(5,0,4,0,6)" "INTERFACE" -attr xrf 13647 -attr oid 446 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#13} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6)"
load net {PWR} -pin  "FRAME:avg:acc#13" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#207.itm}
load net {acc.psp.sva(5)} -pin  "FRAME:avg:acc#13" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#207.itm}
load net {acc.psp.sva(5)} -pin  "FRAME:avg:acc#13" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#207.itm}
load net {GND} -pin  "FRAME:avg:acc#13" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#207.itm}
load net {acc.psp.sva(5)} -pin  "FRAME:avg:acc#13" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#207.itm}
load net {acc.psp.sva(4)} -pin  "FRAME:avg:acc#13" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#123.itm}
load net {acc.psp.sva(2)} -pin  "FRAME:avg:acc#13" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#123.itm}
load net {acc.psp.sva(3)} -pin  "FRAME:avg:acc#13" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#123.itm}
load net {acc.psp.sva(4)} -pin  "FRAME:avg:acc#13" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#123.itm}
load net {FRAME:avg:acc#13.itm(0)} -pin  "FRAME:avg:acc#13" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#13.itm}
load net {FRAME:avg:acc#13.itm(1)} -pin  "FRAME:avg:acc#13" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#13.itm}
load net {FRAME:avg:acc#13.itm(2)} -pin  "FRAME:avg:acc#13" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#13.itm}
load net {FRAME:avg:acc#13.itm(3)} -pin  "FRAME:avg:acc#13" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#13.itm}
load net {FRAME:avg:acc#13.itm(4)} -pin  "FRAME:avg:acc#13" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#13.itm}
load net {FRAME:avg:acc#13.itm(5)} -pin  "FRAME:avg:acc#13" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#13.itm}
load inst "FRAME:avg:acc#15" "add(6,0,6,0,7)" "INTERFACE" -attr xrf 13648 -attr oid 447 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15} -attr area 7.275998 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,0,7)"
load net {PWR} -pin  "FRAME:avg:acc#15" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {FRAME:avg:acc#13.itm(1)} -pin  "FRAME:avg:acc#15" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {FRAME:avg:acc#13.itm(2)} -pin  "FRAME:avg:acc#15" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {FRAME:avg:acc#13.itm(3)} -pin  "FRAME:avg:acc#15" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {FRAME:avg:acc#13.itm(4)} -pin  "FRAME:avg:acc#15" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {FRAME:avg:acc#13.itm(5)} -pin  "FRAME:avg:acc#15" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#206.itm}
load net {FRAME:avg:acc#9.itm(3)} -pin  "FRAME:avg:acc#15" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#208.itm}
load net {acc.psp.sva(6)} -pin  "FRAME:avg:acc#15" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#208.itm}
load net {GND} -pin  "FRAME:avg:acc#15" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#208.itm}
load net {acc.psp.sva(6)} -pin  "FRAME:avg:acc#15" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#208.itm}
load net {GND} -pin  "FRAME:avg:acc#15" {B(4)} -attr @path {/edge_detect/edge_detect:core/conc#208.itm}
load net {acc.psp.sva(6)} -pin  "FRAME:avg:acc#15" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#208.itm}
load net {FRAME:avg:acc#15.itm(0)} -pin  "FRAME:avg:acc#15" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load net {FRAME:avg:acc#15.itm(1)} -pin  "FRAME:avg:acc#15" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load net {FRAME:avg:acc#15.itm(2)} -pin  "FRAME:avg:acc#15" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load net {FRAME:avg:acc#15.itm(3)} -pin  "FRAME:avg:acc#15" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load net {FRAME:avg:acc#15.itm(4)} -pin  "FRAME:avg:acc#15" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load net {FRAME:avg:acc#15.itm(5)} -pin  "FRAME:avg:acc#15" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load net {FRAME:avg:acc#15.itm(6)} -pin  "FRAME:avg:acc#15" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load inst "reg(FRAME:avg:slc#13.itm#1)" "reg(6,1,1,-1,0)" "INTERFACE" -attr xrf 13649 -attr oid 448 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc#13.itm#1)}
load net {FRAME:avg:acc#15.itm(1)} -pin  "reg(FRAME:avg:slc#13.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#13.itm}
load net {FRAME:avg:acc#15.itm(2)} -pin  "reg(FRAME:avg:slc#13.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#13.itm}
load net {FRAME:avg:acc#15.itm(3)} -pin  "reg(FRAME:avg:slc#13.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#13.itm}
load net {FRAME:avg:acc#15.itm(4)} -pin  "reg(FRAME:avg:slc#13.itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#13.itm}
load net {FRAME:avg:acc#15.itm(5)} -pin  "reg(FRAME:avg:slc#13.itm#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#13.itm}
load net {FRAME:avg:acc#15.itm(6)} -pin  "reg(FRAME:avg:slc#13.itm#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#13.itm}
load net {GND} -pin  "reg(FRAME:avg:slc#13.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_6}
load net {GND} -pin  "reg(FRAME:avg:slc#13.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_6}
load net {GND} -pin  "reg(FRAME:avg:slc#13.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_6}
load net {GND} -pin  "reg(FRAME:avg:slc#13.itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_6}
load net {GND} -pin  "reg(FRAME:avg:slc#13.itm#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_6}
load net {GND} -pin  "reg(FRAME:avg:slc#13.itm#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_6}
load net {clk} -pin  "reg(FRAME:avg:slc#13.itm#1)" {clk} -attr xrf 13650 -attr oid 449 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc#13.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc#13.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc#13.itm#1(0)} -pin  "reg(FRAME:avg:slc#13.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#13.itm#1}
load net {FRAME:avg:slc#13.itm#1(1)} -pin  "reg(FRAME:avg:slc#13.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#13.itm#1}
load net {FRAME:avg:slc#13.itm#1(2)} -pin  "reg(FRAME:avg:slc#13.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#13.itm#1}
load net {FRAME:avg:slc#13.itm#1(3)} -pin  "reg(FRAME:avg:slc#13.itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#13.itm#1}
load net {FRAME:avg:slc#13.itm#1(4)} -pin  "reg(FRAME:avg:slc#13.itm#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#13.itm#1}
load net {FRAME:avg:slc#13.itm#1(5)} -pin  "reg(FRAME:avg:slc#13.itm#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#13.itm#1}
load inst "reg(FRAME:avg:slc(acc.idiv)#80.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13651 -attr oid 450 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.idiv)#80.itm#1)}
load net {acc.psp.sva(13)} -pin  "reg(FRAME:avg:slc(acc.idiv)#80.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#5.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.idiv)#80.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.idiv)#80.itm#1)" {clk} -attr xrf 13652 -attr oid 451 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.idiv)#80.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.idiv)#80.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.idiv)#80.itm#1} -pin  "reg(FRAME:avg:slc(acc.idiv)#80.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.idiv)#80.itm#1}
load inst "reg(FRAME:avg:slc(acc.idiv)#71.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13653 -attr oid 452 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.idiv)#71.itm#1)}
load net {acc.psp.sva(11)} -pin  "reg(FRAME:avg:slc(acc.idiv)#71.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#4.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.idiv)#71.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.idiv)#71.itm#1)" {clk} -attr xrf 13654 -attr oid 453 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.idiv)#71.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.idiv)#71.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.idiv)#71.itm#1} -pin  "reg(FRAME:avg:slc(acc.idiv)#71.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.idiv)#71.itm#1}
load inst "reg(FRAME:avg:slc(acc.idiv)#64.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13655 -attr oid 454 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.idiv)#64.itm#1)}
load net {acc.psp.sva(9)} -pin  "reg(FRAME:avg:slc(acc.idiv)#64.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#3.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.idiv)#64.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.idiv)#64.itm#1)" {clk} -attr xrf 13656 -attr oid 455 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.idiv)#64.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.idiv)#64.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.idiv)#64.itm#1} -pin  "reg(FRAME:avg:slc(acc.idiv)#64.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.idiv)#64.itm#1}
load inst "reg(FRAME:avg:slc(acc.idiv)#59.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13657 -attr oid 456 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.idiv)#59.itm#1)}
load net {acc.psp.sva(7)} -pin  "reg(FRAME:avg:slc(acc.idiv)#59.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#2.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.idiv)#59.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.idiv)#59.itm#1)" {clk} -attr xrf 13658 -attr oid 457 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.idiv)#59.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.idiv)#59.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.idiv)#59.itm#1} -pin  "reg(FRAME:avg:slc(acc.idiv)#59.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.idiv)#59.itm#1}
load inst "FRAME:avg:not#16" "not(1)" "INTERFACE" -attr xrf 13659 -attr oid 458 -attr vt c -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#16} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:avg:acc#9.itm(5)} -pin  "FRAME:avg:not#16" {A(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva)#13.itm}
load net {FRAME:avg:not#16.itm} -pin  "FRAME:avg:not#16" {Z(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#16.itm}
load inst "FRAME:avg:not#22" "not(1)" "INTERFACE" -attr xrf 13660 -attr oid 459 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#22} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:avg:acc#9.itm(5)} -pin  "FRAME:avg:not#22" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva)#9.itm}
load net {FRAME:avg:not#22.itm} -pin  "FRAME:avg:not#22" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#22.itm}
load inst "FRAME:avg:acc#12" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 13661 -attr oid 460 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#12} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "FRAME:avg:acc#12" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#210.itm}
load net {FRAME:avg:not#22.itm} -pin  "FRAME:avg:acc#12" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#210.itm}
load net {PWR} -pin  "FRAME:avg:acc#12" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#210.itm}
load net {FRAME:avg:not#16.itm} -pin  "FRAME:avg:acc#12" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#210.itm}
load net {PWR} -pin  "FRAME:avg:acc#12" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#211.itm}
load net {acc.psp.sva(1)} -pin  "FRAME:avg:acc#12" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#211.itm}
load net {FRAME:avg:acc#9.itm(4)} -pin  "FRAME:avg:acc#12" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#211.itm}
load net {FRAME:avg:acc#12.itm(0)} -pin  "FRAME:avg:acc#12" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#12.itm}
load net {FRAME:avg:acc#12.itm(1)} -pin  "FRAME:avg:acc#12" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#12.itm}
load net {FRAME:avg:acc#12.itm(2)} -pin  "FRAME:avg:acc#12" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#12.itm}
load net {FRAME:avg:acc#12.itm(3)} -pin  "FRAME:avg:acc#12" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#12.itm}
load net {FRAME:avg:acc#12.itm(4)} -pin  "FRAME:avg:acc#12" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#12.itm}
load inst "FRAME:avg:acc#14" "add(4,0,5,-1,5)" "INTERFACE" -attr xrf 13662 -attr oid 461 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#14} -attr area 6.289444 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,4,0,5)"
load net {PWR} -pin  "FRAME:avg:acc#14" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#209.itm}
load net {acc.psp.sva(3)} -pin  "FRAME:avg:acc#14" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#209.itm}
load net {PWR} -pin  "FRAME:avg:acc#14" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#209.itm}
load net {PWR} -pin  "FRAME:avg:acc#14" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#209.itm}
load net {FRAME:avg:acc#9.itm(2)} -pin  "FRAME:avg:acc#14" {B(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#125.itm}
load net {FRAME:avg:acc#12.itm(1)} -pin  "FRAME:avg:acc#14" {B(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#125.itm}
load net {FRAME:avg:acc#12.itm(2)} -pin  "FRAME:avg:acc#14" {B(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#125.itm}
load net {FRAME:avg:acc#12.itm(3)} -pin  "FRAME:avg:acc#14" {B(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#125.itm}
load net {FRAME:avg:acc#12.itm(4)} -pin  "FRAME:avg:acc#14" {B(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#125.itm}
load net {FRAME:avg:acc#14.itm(0)} -pin  "FRAME:avg:acc#14" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#14.itm}
load net {FRAME:avg:acc#14.itm(1)} -pin  "FRAME:avg:acc#14" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#14.itm}
load net {FRAME:avg:acc#14.itm(2)} -pin  "FRAME:avg:acc#14" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#14.itm}
load net {FRAME:avg:acc#14.itm(3)} -pin  "FRAME:avg:acc#14" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#14.itm}
load net {FRAME:avg:acc#14.itm(4)} -pin  "FRAME:avg:acc#14" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#14.itm}
load inst "reg(FRAME:avg:slc#14.itm#3)" "reg(4,1,1,-1,0)" "INTERFACE" -attr xrf 13663 -attr oid 462 -attr vt dc -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc#14.itm#3)}
load net {FRAME:avg:acc#14.itm(1)} -pin  "reg(FRAME:avg:slc#14.itm#3)" {D(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#21.itm}
load net {FRAME:avg:acc#14.itm(2)} -pin  "reg(FRAME:avg:slc#14.itm#3)" {D(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#21.itm}
load net {FRAME:avg:acc#14.itm(3)} -pin  "reg(FRAME:avg:slc#14.itm#3)" {D(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#21.itm}
load net {FRAME:avg:acc#14.itm(4)} -pin  "reg(FRAME:avg:slc#14.itm#3)" {D(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#21.itm}
load net {GND} -pin  "reg(FRAME:avg:slc#14.itm#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {GND} -pin  "reg(FRAME:avg:slc#14.itm#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {GND} -pin  "reg(FRAME:avg:slc#14.itm#3)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {GND} -pin  "reg(FRAME:avg:slc#14.itm#3)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {clk} -pin  "reg(FRAME:avg:slc#14.itm#3)" {clk} -attr xrf 13664 -attr oid 463 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc#14.itm#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc#14.itm#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc#14.itm#3(0)} -pin  "reg(FRAME:avg:slc#14.itm#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#14.itm#3}
load net {FRAME:avg:slc#14.itm#3(1)} -pin  "reg(FRAME:avg:slc#14.itm#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#14.itm#3}
load net {FRAME:avg:slc#14.itm#3(2)} -pin  "reg(FRAME:avg:slc#14.itm#3)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#14.itm#3}
load net {FRAME:avg:slc#14.itm#3(3)} -pin  "reg(FRAME:avg:slc#14.itm#3)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#14.itm#3}
load inst "reg(FRAME:avg:slc(acc.imod)#7.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13665 -attr oid 464 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.imod)#7.itm#1)}
load net {FRAME:avg:acc#9.itm(4)} -pin  "reg(FRAME:avg:slc(acc.imod)#7.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva).itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.imod)#7.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.imod)#7.itm#1)" {clk} -attr xrf 13666 -attr oid 465 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.imod)#7.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.imod)#7.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.imod)#7.itm#1} -pin  "reg(FRAME:avg:slc(acc.imod)#7.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.imod)#7.itm#1}
load inst "FRAME:avg:not#10" "not(1)" "INTERFACE" -attr xrf 13667 -attr oid 466 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#10} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:avg:acc#9.itm(4)} -pin  "FRAME:avg:not#10" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva)#6.itm}
load net {FRAME:avg:not#10.itm} -pin  "FRAME:avg:not#10" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#10.itm}
load inst "FRAME:avg:acc#10" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 13668 -attr oid 467 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#10} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:avg:acc#10" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#213.itm}
load net {FRAME:avg:acc#9.itm(3)} -pin  "FRAME:avg:acc#10" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#213.itm}
load net {PWR} -pin  "FRAME:avg:acc#10" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#214.itm}
load net {FRAME:avg:not#10.itm} -pin  "FRAME:avg:acc#10" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#214.itm}
load net {FRAME:avg:acc#10.itm(0)} -pin  "FRAME:avg:acc#10" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#10.itm}
load net {FRAME:avg:acc#10.itm(1)} -pin  "FRAME:avg:acc#10" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#10.itm}
load net {FRAME:avg:acc#10.itm(2)} -pin  "FRAME:avg:acc#10" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#10.itm}
load inst "FRAME:avg:not#9" "not(1)" "INTERFACE" -attr xrf 13669 -attr oid 468 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#9} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:avg:acc#9.itm(2)} -pin  "FRAME:avg:not#9" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva)#7.itm}
load net {FRAME:avg:not#9.itm} -pin  "FRAME:avg:not#9" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#9.itm}
load inst "FRAME:avg:not#11" "not(1)" "INTERFACE" -attr xrf 13670 -attr oid 469 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#11} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:avg:acc#9.itm(5)} -pin  "FRAME:avg:not#11" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva)#2.itm}
load net {FRAME:avg:not#11.itm} -pin  "FRAME:avg:not#11" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#11.itm}
load inst "FRAME:avg:acc#11" "add(3,0,2,0,4)" "INTERFACE" -attr xrf 13671 -attr oid 470 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#11} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "FRAME:avg:acc#11" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#212.itm}
load net {FRAME:avg:acc#10.itm(1)} -pin  "FRAME:avg:acc#11" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#212.itm}
load net {FRAME:avg:acc#10.itm(2)} -pin  "FRAME:avg:acc#11" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#212.itm}
load net {FRAME:avg:not#11.itm} -pin  "FRAME:avg:acc#11" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#118.itm}
load net {FRAME:avg:not#9.itm} -pin  "FRAME:avg:acc#11" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#118.itm}
load net {FRAME:avg:acc#11.itm(0)} -pin  "FRAME:avg:acc#11" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#11.itm}
load net {FRAME:avg:acc#11.itm(1)} -pin  "FRAME:avg:acc#11" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#11.itm}
load net {FRAME:avg:acc#11.itm(2)} -pin  "FRAME:avg:acc#11" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#11.itm}
load net {FRAME:avg:acc#11.itm(3)} -pin  "FRAME:avg:acc#11" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#11.itm}
load inst "reg(FRAME:avg:slc#10.itm#1)" "reg(3,1,1,-1,0)" "INTERFACE" -attr xrf 13672 -attr oid 471 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc#10.itm#1)}
load net {FRAME:avg:acc#11.itm(1)} -pin  "reg(FRAME:avg:slc#10.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm}
load net {FRAME:avg:acc#11.itm(2)} -pin  "reg(FRAME:avg:slc#10.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm}
load net {FRAME:avg:acc#11.itm(3)} -pin  "reg(FRAME:avg:slc#10.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm}
load net {GND} -pin  "reg(FRAME:avg:slc#10.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(FRAME:avg:slc#10.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(FRAME:avg:slc#10.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {clk} -pin  "reg(FRAME:avg:slc#10.itm#1)" {clk} -attr xrf 13673 -attr oid 472 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc#10.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc#10.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc#10.itm#1(0)} -pin  "reg(FRAME:avg:slc#10.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm#1}
load net {FRAME:avg:slc#10.itm#1(1)} -pin  "reg(FRAME:avg:slc#10.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm#1}
load net {FRAME:avg:slc#10.itm#1(2)} -pin  "reg(FRAME:avg:slc#10.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm#1}
load inst "reg(FRAME:avg:slc(acc.imod).itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13674 -attr oid 473 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.imod).itm#1)}
load net {FRAME:avg:acc#9.itm(1)} -pin  "reg(FRAME:avg:slc(acc.imod).itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva)#5.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.imod).itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.imod).itm#1)" {clk} -attr xrf 13675 -attr oid 474 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.imod).itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.imod).itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.imod).itm#1} -pin  "reg(FRAME:avg:slc(acc.imod).itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.imod).itm#1}
load inst "ACC4:not#35" "not(1)" "INTERFACE" -attr xrf 13676 -attr oid 475 -attr @path {/edge_detect/edge_detect:core/ACC4:not#35} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC4:acc.itm(1)} -pin  "ACC4:not#35" {A(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:slc.itm}
load net {ACC4:not#35.itm} -pin  "ACC4:not#35" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#35.itm}
load inst "reg(exit:ACC4.sva#2.st#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13677 -attr oid 476 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC4.sva#2.st#1)}
load net {ACC4:not#35.itm} -pin  "reg(exit:ACC4.sva#2.st#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#35.itm}
load net {GND} -pin  "reg(exit:ACC4.sva#2.st#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(exit:ACC4.sva#2.st#1)" {clk} -attr xrf 13678 -attr oid 477 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC4.sva#2.st#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC4.sva#2.st#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC4.sva#2.st#1} -pin  "reg(exit:ACC4.sva#2.st#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva#2.st#1}
load inst "reg(exit:ACC2.lpi#1.dfm.st#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13679 -attr oid 478 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC2.lpi#1.dfm.st#1)}
load net {exit:ACC2.lpi#1.dfm} -pin  "reg(exit:ACC2.lpi#1.dfm.st#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {GND} -pin  "reg(exit:ACC2.lpi#1.dfm.st#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(exit:ACC2.lpi#1.dfm.st#1)" {clk} -attr xrf 13680 -attr oid 479 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC2.lpi#1.dfm.st#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC2.lpi#1.dfm.st#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC2.lpi#1.dfm.st#1} -pin  "reg(exit:ACC2.lpi#1.dfm.st#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm.st#1}
load inst "reg(exit:ACC1.lpi#1.dfm.st#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13681 -attr oid 480 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC1.lpi#1.dfm.st#1)}
load net {exit:ACC1.lpi#1.dfm} -pin  "reg(exit:ACC1.lpi#1.dfm.st#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {GND} -pin  "reg(exit:ACC1.lpi#1.dfm.st#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(exit:ACC1.lpi#1.dfm.st#1)" {clk} -attr xrf 13682 -attr oid 481 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC1.lpi#1.dfm.st#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC1.lpi#1.dfm.st#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC1.lpi#1.dfm.st#1} -pin  "reg(exit:ACC1.lpi#1.dfm.st#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm.st#1}
load inst "reg(exit:SHIFT.lpi#1.dfm.st#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13683 -attr oid 482 -attr @path {/edge_detect/edge_detect:core/reg(exit:SHIFT.lpi#1.dfm.st#1)}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {GND} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#1)" {clk} -attr xrf 13684 -attr oid 483 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:SHIFT.lpi#1.dfm.st#1} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm.st#1}
load inst "mux#16" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {i#5.lpi#1(0)} -pin  "mux#16" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {i#5.lpi#1(1)} -pin  "mux#16" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {i#5.sva(0)} -pin  "mux#16" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.sva}
load net {i#5.sva(1)} -pin  "mux#16" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.sva}
load net {or.dcpl} -pin  "mux#16" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl}
load net {mux#16.itm(0)} -pin  "mux#16" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(1)} -pin  "mux#16" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load inst "nor#4" "nor(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#4} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {or.dcpl} -pin  "nor#4" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl}
load net {and.dcpl#69} -pin  "nor#4" {A1(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#69}
load net {nor#4.itm} -pin  "nor#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#4.itm}
load inst "and#77" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#77} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC1:and#8.cse#1} -pin  "and#77" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#8.cse#1}
load net {nor#4.itm} -pin  "and#77" {A1(0)} -attr @path {/edge_detect/edge_detect:core/nor#4.itm}
load net {and#77.itm} -pin  "and#77" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#77.itm}
load inst "nor#25" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#25} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#16.itm(0)} -pin  "nor#25" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(1)} -pin  "nor#25" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {and#77.itm} -pin  "nor#25" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {and#77.itm} -pin  "nor#25" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {nor#25.itm(0)} -pin  "nor#25" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#25.itm}
load net {nor#25.itm(1)} -pin  "nor#25" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#25.itm}
load inst "nor#24" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#24} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#25.itm(0)} -pin  "nor#24" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#25.itm}
load net {nor#25.itm(1)} -pin  "nor#24" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#25.itm}
load net {and.dcpl#69} -pin  "nor#24" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs.itm}
load net {and.dcpl#69} -pin  "nor#24" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs.itm}
load net {nor#24.itm(0)} -pin  "nor#24" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#24.itm}
load net {nor#24.itm(1)} -pin  "nor#24" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#24.itm}
load inst "reg(i#5.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 13685 -attr oid 484 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(i#5.lpi#1)}
load net {nor#24.itm(0)} -pin  "reg(i#5.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#24.itm}
load net {nor#24.itm(1)} -pin  "reg(i#5.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#24.itm}
load net {GND} -pin  "reg(i#5.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(i#5.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(i#5.lpi#1)" {clk} -attr xrf 13686 -attr oid 485 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(i#5.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(i#5.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {i#5.lpi#1(0)} -pin  "reg(i#5.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {i#5.lpi#1(1)} -pin  "reg(i#5.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load inst "nor#5" "nor(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#5} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {or.dcpl#34} -pin  "nor#5" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#34}
load net {and.dcpl#71} -pin  "nor#5" {A1(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#71}
load net {nor#5.itm} -pin  "nor#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#5.itm}
load inst "and#80" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#80} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#42.cse#1} -pin  "and#80" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#42.cse#1}
load net {nor#5.itm} -pin  "and#80" {A1(0)} -attr @path {/edge_detect/edge_detect:core/nor#5.itm}
load net {and#80.cse} -pin  "and#80" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#80.cse}
load inst "mux#17" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {i#8.lpi#1(0)} -pin  "mux#17" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {i#8.lpi#1(1)} -pin  "mux#17" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {i#8.sva(0)} -pin  "mux#17" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.sva}
load net {i#8.sva(1)} -pin  "mux#17" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.sva}
load net {or.dcpl#34} -pin  "mux#17" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#34}
load net {mux#17.itm(0)} -pin  "mux#17" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(1)} -pin  "mux#17" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load inst "nor#27" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#27} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#17.itm(0)} -pin  "nor#27" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(1)} -pin  "nor#27" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {and#80.cse} -pin  "nor#27" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {and#80.cse} -pin  "nor#27" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {nor#27.itm(0)} -pin  "nor#27" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#27.itm}
load net {nor#27.itm(1)} -pin  "nor#27" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#27.itm}
load inst "nor#26" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#26} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#27.itm(0)} -pin  "nor#26" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#27.itm}
load net {nor#27.itm(1)} -pin  "nor#26" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#27.itm}
load net {and.dcpl#71} -pin  "nor#26" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {and.dcpl#71} -pin  "nor#26" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#1.itm}
load net {nor#26.itm(0)} -pin  "nor#26" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#26.itm}
load net {nor#26.itm(1)} -pin  "nor#26" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#26.itm}
load inst "reg(i#8.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 13687 -attr oid 486 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(i#8.lpi#1)}
load net {nor#26.itm(0)} -pin  "reg(i#8.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#26.itm}
load net {nor#26.itm(1)} -pin  "reg(i#8.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#26.itm}
load net {GND} -pin  "reg(i#8.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(i#8.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(i#8.lpi#1)" {clk} -attr xrf 13688 -attr oid 487 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(i#8.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(i#8.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {i#8.lpi#1(0)} -pin  "reg(i#8.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {i#8.lpi#1(1)} -pin  "reg(i#8.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load inst "mux#18" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {i#6.lpi#1(0)} -pin  "mux#18" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {i#6.lpi#1(1)} -pin  "mux#18" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {i#6.sva(0)} -pin  "mux#18" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.sva}
load net {i#6.sva(1)} -pin  "mux#18" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.sva}
load net {or.dcpl#35} -pin  "mux#18" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#35}
load net {mux#18.itm(0)} -pin  "mux#18" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(1)} -pin  "mux#18" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load inst "nor#32" "nor(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#32} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,3)"
load net {SHIFT:and#42.cse#1} -pin  "nor#32" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#42.cse#1}
load net {or.dcpl#35} -pin  "nor#32" {A1(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#35}
load net {and.dcpl#73} -pin  "nor#32" {A2(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#73}
load net {nor#32.itm} -pin  "nor#32" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#32.itm}
load inst "nor#29" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#29} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#18.itm(0)} -pin  "nor#29" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(1)} -pin  "nor#29" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {nor#32.itm} -pin  "nor#29" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {nor#32.itm} -pin  "nor#29" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {nor#29.itm(0)} -pin  "nor#29" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#29.itm}
load net {nor#29.itm(1)} -pin  "nor#29" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#29.itm}
load inst "nor#28" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#28} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#29.itm(0)} -pin  "nor#28" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#29.itm}
load net {nor#29.itm(1)} -pin  "nor#28" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#29.itm}
load net {and.dcpl#73} -pin  "nor#28" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {and.dcpl#73} -pin  "nor#28" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#2.itm}
load net {nor#28.itm(0)} -pin  "nor#28" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#28.itm}
load net {nor#28.itm(1)} -pin  "nor#28" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#28.itm}
load inst "reg(i#6.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 13689 -attr oid 488 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(i#6.lpi#1)}
load net {nor#28.itm(0)} -pin  "reg(i#6.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#28.itm}
load net {nor#28.itm(1)} -pin  "reg(i#6.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#28.itm}
load net {GND} -pin  "reg(i#6.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(i#6.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(i#6.lpi#1)" {clk} -attr xrf 13690 -attr oid 489 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(i#6.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(i#6.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {i#6.lpi#1(0)} -pin  "reg(i#6.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {i#6.lpi#1(1)} -pin  "reg(i#6.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load inst "mux#4" "mux(2,1)" "INTERFACE" -attr xrf 13691 -attr oid 490 -attr @path {/edge_detect/edge_detect:core/mux#4} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {SHIFT:acc#1.psp(1)} -pin  "mux#4" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:acc#1.psp).itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "mux#4" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {or.dcpl#1} -pin  "mux#4" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#1}
load net {mux#4.itm} -pin  "mux#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/mux#4.itm}
load inst "reg(exit:SHIFT.lpi#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13692 -attr oid 491 -attr @path {/edge_detect/edge_detect:core/reg(exit:SHIFT.lpi#1)}
load net {mux#4.itm} -pin  "reg(exit:SHIFT.lpi#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/mux#4.itm}
load net {GND} -pin  "reg(exit:SHIFT.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(exit:SHIFT.lpi#1)" {clk} -attr xrf 13693 -attr oid 492 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:SHIFT.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:SHIFT.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:SHIFT.lpi#1} -pin  "reg(exit:SHIFT.lpi#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load inst "ACC4:not" "not(1)" "INTERFACE" -attr xrf 13694 -attr oid 493 -attr @path {/edge_detect/edge_detect:core/ACC4:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC4:acc.itm(1)} -pin  "ACC4:not" {A(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:slc#1.itm}
load net {ACC4:not.itm} -pin  "ACC4:not" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not.itm}
load inst "SHIFT:and#41" "and(4,1)" "INTERFACE" -attr xrf 13695 -attr oid 494 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#41} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {ACC4:not.itm} -pin  "SHIFT:and#41" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not.itm}
load net {exit:ACC2.lpi#1.dfm} -pin  "SHIFT:and#41" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {exit:ACC1.lpi#1.dfm} -pin  "SHIFT:and#41" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#41" {A3(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#41.itm} -pin  "SHIFT:and#41" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#41.itm}
load inst "reg(exit:ACC4.sva)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13696 -attr oid 495 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC4.sva)}
load net {SHIFT:and#41.itm} -pin  "reg(exit:ACC4.sva)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#41.itm}
load net {PWR} -pin  "reg(exit:ACC4.sva)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C1_1_Not_Not}
load net {clk} -pin  "reg(exit:ACC4.sva)" {clk} -attr xrf 13697 -attr oid 496 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC4.sva)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC4.sva)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC4.sva} -pin  "reg(exit:ACC4.sva)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load inst "ACC1:not#3" "not(1)" "INTERFACE" -attr xrf 13698 -attr oid 497 -attr @path {/edge_detect/edge_detect:core/ACC1:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:acc.itm(1)} -pin  "ACC1:not#3" {A(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:slc#2.itm}
load net {ACC1:not#3.itm} -pin  "ACC1:not#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:not#3.itm}
load inst "ACC1:mux#30" "mux(2,1)" "INTERFACE" -attr xrf 13699 -attr oid 498 -attr @path {/edge_detect/edge_detect:core/ACC1:mux#30} -attr area 0.919423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {exit:ACC1.lpi#1.dfm} -pin  "ACC1:mux#30" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {ACC1:not#3.itm} -pin  "ACC1:mux#30" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:not#3.itm}
load net {exit:ACC1.lpi#1.dfm} -pin  "ACC1:mux#30" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {ACC1:mux#30.itm} -pin  "ACC1:mux#30" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:mux#30.itm}
load inst "mux#5" "mux(2,1)" "INTERFACE" -attr xrf 13700 -attr oid 499 -attr @path {/edge_detect/edge_detect:core/mux#5} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {exit:ACC1.lpi#1.dfm} -pin  "mux#5" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {ACC1:mux#30.itm} -pin  "mux#5" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:mux#30.itm}
load net {or.dcpl#1} -pin  "mux#5" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#1}
load net {mux#5.itm} -pin  "mux#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/mux#5.itm}
load inst "reg(exit:ACC1.lpi#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13701 -attr oid 500 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC1.lpi#1)}
load net {mux#5.itm} -pin  "reg(exit:ACC1.lpi#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/mux#5.itm}
load net {GND} -pin  "reg(exit:ACC1.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(exit:ACC1.lpi#1)" {clk} -attr xrf 13702 -attr oid 501 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC1.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC1.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC1.lpi#1} -pin  "reg(exit:ACC1.lpi#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1}
load inst "ACC2:mux#20" "mux(2,1)" "INTERFACE" -attr xrf 13703 -attr oid 502 -attr @path {/edge_detect/edge_detect:core/ACC2:mux#20} -attr area 0.919423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {exit:ACC2.lpi#1.dfm} -pin  "ACC2:mux#20" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {exit:ACC2.sva#1} -pin  "ACC2:mux#20" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.sva#1}
load net {exit:ACC2.lpi#1.dfm} -pin  "ACC2:mux#20" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {ACC2:mux#20.itm} -pin  "ACC2:mux#20" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:mux#20.itm}
load inst "ACC1:mux#31" "mux(2,1)" "INTERFACE" -attr xrf 13704 -attr oid 503 -attr @path {/edge_detect/edge_detect:core/ACC1:mux#31} -attr area 0.919423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {ACC2:mux#20.itm} -pin  "ACC1:mux#31" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:mux#20.itm}
load net {exit:ACC2.lpi#1.dfm} -pin  "ACC1:mux#31" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {exit:ACC1.lpi#1.dfm} -pin  "ACC1:mux#31" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {ACC1:mux#31.itm} -pin  "ACC1:mux#31" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:mux#31.itm}
load inst "mux#6" "mux(2,1)" "INTERFACE" -attr xrf 13705 -attr oid 504 -attr @path {/edge_detect/edge_detect:core/mux#6} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {exit:ACC2.lpi#1.dfm} -pin  "mux#6" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {ACC1:mux#31.itm} -pin  "mux#6" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:mux#31.itm}
load net {or.dcpl#1} -pin  "mux#6" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#1}
load net {mux#6.itm} -pin  "mux#6" {Z(0)} -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load inst "reg(exit:ACC2.lpi#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13706 -attr oid 505 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC2.lpi#1)}
load net {mux#6.itm} -pin  "reg(exit:ACC2.lpi#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {GND} -pin  "reg(exit:ACC2.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(exit:ACC2.lpi#1)" {clk} -attr xrf 13707 -attr oid 506 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC2.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC2.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC2.lpi#1} -pin  "reg(exit:ACC2.lpi#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1}
load inst "mux#7" "mux(2,2)" "INTERFACE" -attr xrf 13708 -attr oid 507 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {SHIFT:i#1.lpi#3(0)} -pin  "mux#7" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "mux#7" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:acc#1.psp(0)} -pin  "mux#7" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load net {SHIFT:acc#1.psp(1)} -pin  "mux#7" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load net {and.dcpl#1} -pin  "mux#7" {S(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#1}
load net {mux#7.itm(0)} -pin  "mux#7" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(1)} -pin  "mux#7" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load inst "reg(SHIFT:i#1.lpi#3)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 13709 -attr oid 508 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(SHIFT:i#1.lpi#3)}
load net {mux#7.itm(0)} -pin  "reg(SHIFT:i#1.lpi#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(1)} -pin  "reg(SHIFT:i#1.lpi#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {GND} -pin  "reg(SHIFT:i#1.lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(SHIFT:i#1.lpi#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(SHIFT:i#1.lpi#3)" {clk} -attr xrf 13710 -attr oid 509 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(SHIFT:i#1.lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(SHIFT:i#1.lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {SHIFT:i#1.lpi#3(0)} -pin  "reg(SHIFT:i#1.lpi#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "reg(SHIFT:i#1.lpi#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load inst "ACC3:if#1:acc#25" "add(15,-1,10,0,15)" "INTERFACE" -attr xrf 13711 -attr oid 510 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25} -attr area 16.201524 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,14,0,16)"
load net {by(2).lpi#1.dfm.sg1(0)} -pin  "ACC3:if#1:acc#25" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(1)} -pin  "ACC3:if#1:acc#25" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(2)} -pin  "ACC3:if#1:acc#25" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(3)} -pin  "ACC3:if#1:acc#25" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(4)} -pin  "ACC3:if#1:acc#25" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(5)} -pin  "ACC3:if#1:acc#25" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(6)} -pin  "ACC3:if#1:acc#25" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(7)} -pin  "ACC3:if#1:acc#25" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(8)} -pin  "ACC3:if#1:acc#25" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(9)} -pin  "ACC3:if#1:acc#25" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(10)} -pin  "ACC3:if#1:acc#25" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(11)} -pin  "ACC3:if#1:acc#25" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(12)} -pin  "ACC3:if#1:acc#25" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(13)} -pin  "ACC3:if#1:acc#25" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(14)} -pin  "ACC3:if#1:acc#25" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {regs.regs(1).sva.sg2(0)} -pin  "ACC3:if#1:acc#25" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#3.itm}
load net {regs.regs(1).sva.sg2(1)} -pin  "ACC3:if#1:acc#25" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#3.itm}
load net {regs.regs(1).sva.sg2(2)} -pin  "ACC3:if#1:acc#25" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#3.itm}
load net {regs.regs(1).sva.sg2(3)} -pin  "ACC3:if#1:acc#25" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#3.itm}
load net {regs.regs(1).sva.sg2(4)} -pin  "ACC3:if#1:acc#25" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#3.itm}
load net {regs.regs(1).sva.sg2(5)} -pin  "ACC3:if#1:acc#25" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#3.itm}
load net {regs.regs(1).sva.sg2(6)} -pin  "ACC3:if#1:acc#25" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#3.itm}
load net {regs.regs(1).sva.sg2(7)} -pin  "ACC3:if#1:acc#25" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#3.itm}
load net {regs.regs(1).sva.sg2(8)} -pin  "ACC3:if#1:acc#25" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#3.itm}
load net {regs.regs(1).sva.sg2(9)} -pin  "ACC3:if#1:acc#25" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#3.itm}
load net {ACC3:if#1:acc#25.itm(0)} -pin  "ACC3:if#1:acc#25" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(1)} -pin  "ACC3:if#1:acc#25" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(2)} -pin  "ACC3:if#1:acc#25" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(3)} -pin  "ACC3:if#1:acc#25" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(4)} -pin  "ACC3:if#1:acc#25" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(5)} -pin  "ACC3:if#1:acc#25" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(6)} -pin  "ACC3:if#1:acc#25" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(7)} -pin  "ACC3:if#1:acc#25" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(8)} -pin  "ACC3:if#1:acc#25" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(9)} -pin  "ACC3:if#1:acc#25" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(10)} -pin  "ACC3:if#1:acc#25" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(11)} -pin  "ACC3:if#1:acc#25" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(12)} -pin  "ACC3:if#1:acc#25" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(13)} -pin  "ACC3:if#1:acc#25" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(14)} -pin  "ACC3:if#1:acc#25" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load inst "SHIFT:mux1h#20" "mux1h(4,15)" "INTERFACE" -attr xrf 13712 -attr oid 511 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {by(2).lpi#1.dfm.sg1(0)} -pin  "SHIFT:mux1h#20" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(1)} -pin  "SHIFT:mux1h#20" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(2)} -pin  "SHIFT:mux1h#20" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(3)} -pin  "SHIFT:mux1h#20" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(4)} -pin  "SHIFT:mux1h#20" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(5)} -pin  "SHIFT:mux1h#20" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(6)} -pin  "SHIFT:mux1h#20" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(7)} -pin  "SHIFT:mux1h#20" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(8)} -pin  "SHIFT:mux1h#20" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(9)} -pin  "SHIFT:mux1h#20" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(10)} -pin  "SHIFT:mux1h#20" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(11)} -pin  "SHIFT:mux1h#20" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(12)} -pin  "SHIFT:mux1h#20" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(13)} -pin  "SHIFT:mux1h#20" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(14)} -pin  "SHIFT:mux1h#20" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).sva#1(1)} -pin  "SHIFT:mux1h#20" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1).itm}
load net {by(2).sva#1(2)} -pin  "SHIFT:mux1h#20" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1).itm}
load net {by(2).sva#1(3)} -pin  "SHIFT:mux1h#20" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1).itm}
load net {by(2).sva#1(4)} -pin  "SHIFT:mux1h#20" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1).itm}
load net {by(2).sva#1(5)} -pin  "SHIFT:mux1h#20" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1).itm}
load net {by(2).sva#1(6)} -pin  "SHIFT:mux1h#20" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1).itm}
load net {by(2).sva#1(7)} -pin  "SHIFT:mux1h#20" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1).itm}
load net {by(2).sva#1(8)} -pin  "SHIFT:mux1h#20" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1).itm}
load net {by(2).sva#1(9)} -pin  "SHIFT:mux1h#20" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1).itm}
load net {by(2).sva#1(10)} -pin  "SHIFT:mux1h#20" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1).itm}
load net {by(2).sva#1(11)} -pin  "SHIFT:mux1h#20" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1).itm}
load net {by(2).sva#1(12)} -pin  "SHIFT:mux1h#20" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1).itm}
load net {by(2).sva#1(13)} -pin  "SHIFT:mux1h#20" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1).itm}
load net {by(2).sva#1(14)} -pin  "SHIFT:mux1h#20" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1).itm}
load net {by(2).sva#1(15)} -pin  "SHIFT:mux1h#20" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1).itm}
load net {ACC3:if#1:acc#25.itm(0)} -pin  "SHIFT:mux1h#20" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(1)} -pin  "SHIFT:mux1h#20" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(2)} -pin  "SHIFT:mux1h#20" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(3)} -pin  "SHIFT:mux1h#20" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(4)} -pin  "SHIFT:mux1h#20" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(5)} -pin  "SHIFT:mux1h#20" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(6)} -pin  "SHIFT:mux1h#20" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(7)} -pin  "SHIFT:mux1h#20" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(8)} -pin  "SHIFT:mux1h#20" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(9)} -pin  "SHIFT:mux1h#20" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(10)} -pin  "SHIFT:mux1h#20" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(11)} -pin  "SHIFT:mux1h#20" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(12)} -pin  "SHIFT:mux1h#20" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(13)} -pin  "SHIFT:mux1h#20" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {ACC3:if#1:acc#25.itm(14)} -pin  "SHIFT:mux1h#20" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#25.itm}
load net {by(2).sva#3(1)} -pin  "SHIFT:mux1h#20" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3).itm}
load net {by(2).sva#3(2)} -pin  "SHIFT:mux1h#20" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3).itm}
load net {by(2).sva#3(3)} -pin  "SHIFT:mux1h#20" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3).itm}
load net {by(2).sva#3(4)} -pin  "SHIFT:mux1h#20" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3).itm}
load net {by(2).sva#3(5)} -pin  "SHIFT:mux1h#20" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3).itm}
load net {by(2).sva#3(6)} -pin  "SHIFT:mux1h#20" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3).itm}
load net {by(2).sva#3(7)} -pin  "SHIFT:mux1h#20" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3).itm}
load net {by(2).sva#3(8)} -pin  "SHIFT:mux1h#20" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3).itm}
load net {by(2).sva#3(9)} -pin  "SHIFT:mux1h#20" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3).itm}
load net {by(2).sva#3(10)} -pin  "SHIFT:mux1h#20" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3).itm}
load net {by(2).sva#3(11)} -pin  "SHIFT:mux1h#20" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3).itm}
load net {by(2).sva#3(12)} -pin  "SHIFT:mux1h#20" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3).itm}
load net {by(2).sva#3(13)} -pin  "SHIFT:mux1h#20" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3).itm}
load net {by(2).sva#3(14)} -pin  "SHIFT:mux1h#20" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3).itm}
load net {by(2).sva#3(15)} -pin  "SHIFT:mux1h#20" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3).itm}
load net {SHIFT:or.ssc} -pin  "SHIFT:mux1h#20" {S0} -attr xrf 13713 -attr oid 512 -attr @path {/edge_detect/edge_detect:core/SHIFT:or.ssc}
load net {ACC2:and#1.ssc} -pin  "SHIFT:mux1h#20" {S1} -attr xrf 13714 -attr oid 513 -attr @path {/edge_detect/edge_detect:core/ACC2:and#1.ssc}
load net {ACC2:and#2.ssc} -pin  "SHIFT:mux1h#20" {S2} -attr xrf 13715 -attr oid 514 -attr @path {/edge_detect/edge_detect:core/ACC2:and#2.ssc}
load net {ACC2:and#3.ssc} -pin  "SHIFT:mux1h#20" {S3} -attr xrf 13716 -attr oid 515 -attr @path {/edge_detect/edge_detect:core/ACC2:and#3.ssc}
load net {SHIFT:mux1h#20.itm(0)} -pin  "SHIFT:mux1h#20" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(1)} -pin  "SHIFT:mux1h#20" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(2)} -pin  "SHIFT:mux1h#20" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(3)} -pin  "SHIFT:mux1h#20" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(4)} -pin  "SHIFT:mux1h#20" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(5)} -pin  "SHIFT:mux1h#20" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(6)} -pin  "SHIFT:mux1h#20" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(7)} -pin  "SHIFT:mux1h#20" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(8)} -pin  "SHIFT:mux1h#20" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(9)} -pin  "SHIFT:mux1h#20" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(10)} -pin  "SHIFT:mux1h#20" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(11)} -pin  "SHIFT:mux1h#20" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(12)} -pin  "SHIFT:mux1h#20" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(13)} -pin  "SHIFT:mux1h#20" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(14)} -pin  "SHIFT:mux1h#20" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load inst "reg(by(2).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 13717 -attr oid 516 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(by(2).lpi#1.sg1)}
load net {SHIFT:mux1h#20.itm(0)} -pin  "reg(by(2).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(1)} -pin  "reg(by(2).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(2)} -pin  "reg(by(2).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(3)} -pin  "reg(by(2).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(4)} -pin  "reg(by(2).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(5)} -pin  "reg(by(2).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(6)} -pin  "reg(by(2).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(7)} -pin  "reg(by(2).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(8)} -pin  "reg(by(2).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(9)} -pin  "reg(by(2).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(10)} -pin  "reg(by(2).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(11)} -pin  "reg(by(2).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(12)} -pin  "reg(by(2).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(13)} -pin  "reg(by(2).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {SHIFT:mux1h#20.itm(14)} -pin  "reg(by(2).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#20.itm}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(2).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {clk} -pin  "reg(by(2).lpi#1.sg1)" {clk} -attr xrf 13718 -attr oid 517 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(by(2).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(by(2).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {by(2).lpi#1.sg1(0)} -pin  "reg(by(2).lpi#1.sg1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(1)} -pin  "reg(by(2).lpi#1.sg1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(2)} -pin  "reg(by(2).lpi#1.sg1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(3)} -pin  "reg(by(2).lpi#1.sg1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(4)} -pin  "reg(by(2).lpi#1.sg1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(5)} -pin  "reg(by(2).lpi#1.sg1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(6)} -pin  "reg(by(2).lpi#1.sg1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(7)} -pin  "reg(by(2).lpi#1.sg1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(8)} -pin  "reg(by(2).lpi#1.sg1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(9)} -pin  "reg(by(2).lpi#1.sg1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(10)} -pin  "reg(by(2).lpi#1.sg1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(11)} -pin  "reg(by(2).lpi#1.sg1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(12)} -pin  "reg(by(2).lpi#1.sg1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(13)} -pin  "reg(by(2).lpi#1.sg1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(14)} -pin  "reg(by(2).lpi#1.sg1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load inst "SHIFT:mux1h#7" "mux1h(3,1)" "INTERFACE" -attr xrf 13719 -attr oid 518 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#7} -attr area 2.190624 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,3)"
load net {by(2).lpi#1.dfm#5} -pin  "SHIFT:mux1h#7" {A0(0)} -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm#5}
load net {by(2).sva#1(0)} -pin  "SHIFT:mux1h#7" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#1)#1.itm}
load net {by(2).sva#3(0)} -pin  "SHIFT:mux1h#7" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(by(2).sva#3)#1.itm}
load net {SHIFT:or#25.cse} -pin  "SHIFT:mux1h#7" {S0} -attr xrf 13720 -attr oid 519 -attr @path {/edge_detect/edge_detect:core/SHIFT:or#25.cse}
load net {ACC2:and#1.ssc} -pin  "SHIFT:mux1h#7" {S1} -attr xrf 13721 -attr oid 520 -attr @path {/edge_detect/edge_detect:core/ACC2:and#1.ssc}
load net {ACC2:and#3.ssc} -pin  "SHIFT:mux1h#7" {S2} -attr xrf 13722 -attr oid 521 -attr @path {/edge_detect/edge_detect:core/ACC2:and#3.ssc}
load net {SHIFT:mux1h#7.itm} -pin  "SHIFT:mux1h#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#7.itm}
load inst "reg(by(2).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13723 -attr oid 522 -attr @path {/edge_detect/edge_detect:core/reg(by(2).lpi#3)}
load net {SHIFT:mux1h#7.itm} -pin  "reg(by(2).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#7.itm}
load net {GND} -pin  "reg(by(2).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(by(2).lpi#3)" {clk} -attr xrf 13724 -attr oid 523 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(by(2).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(by(2).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {by(2).lpi#3} -pin  "reg(by(2).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/by(2).lpi#3}
load inst "regs.operator[]#38:not#3" "not(10)" "INTERFACE" -attr xrf 13725 -attr oid 524 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(1).sva#2(0)} -pin  "regs.operator[]#38:not#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#3.itm}
load net {regs.regs(1).sva#2(1)} -pin  "regs.operator[]#38:not#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#3.itm}
load net {regs.regs(1).sva#2(2)} -pin  "regs.operator[]#38:not#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#3.itm}
load net {regs.regs(1).sva#2(3)} -pin  "regs.operator[]#38:not#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#3.itm}
load net {regs.regs(1).sva#2(4)} -pin  "regs.operator[]#38:not#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#3.itm}
load net {regs.regs(1).sva#2(5)} -pin  "regs.operator[]#38:not#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#3.itm}
load net {regs.regs(1).sva#2(6)} -pin  "regs.operator[]#38:not#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#3.itm}
load net {regs.regs(1).sva#2(7)} -pin  "regs.operator[]#38:not#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#3.itm}
load net {regs.regs(1).sva#2(8)} -pin  "regs.operator[]#38:not#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#3.itm}
load net {regs.regs(1).sva#2(9)} -pin  "regs.operator[]#38:not#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#3.itm}
load net {regs.operator[]#38:not#3.itm(0)} -pin  "regs.operator[]#38:not#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#3.itm}
load net {regs.operator[]#38:not#3.itm(1)} -pin  "regs.operator[]#38:not#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#3.itm}
load net {regs.operator[]#38:not#3.itm(2)} -pin  "regs.operator[]#38:not#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#3.itm}
load net {regs.operator[]#38:not#3.itm(3)} -pin  "regs.operator[]#38:not#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#3.itm}
load net {regs.operator[]#38:not#3.itm(4)} -pin  "regs.operator[]#38:not#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#3.itm}
load net {regs.operator[]#38:not#3.itm(5)} -pin  "regs.operator[]#38:not#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#3.itm}
load net {regs.operator[]#38:not#3.itm(6)} -pin  "regs.operator[]#38:not#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#3.itm}
load net {regs.operator[]#38:not#3.itm(7)} -pin  "regs.operator[]#38:not#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#3.itm}
load net {regs.operator[]#38:not#3.itm(8)} -pin  "regs.operator[]#38:not#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#3.itm}
load net {regs.operator[]#38:not#3.itm(9)} -pin  "regs.operator[]#38:not#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#3.itm}
load inst "ACC3:if#1:acc#29" "add(12,1,16,-1,16)" "INTERFACE" -attr xrf 13726 -attr oid 525 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {PWR} -pin  "ACC3:if#1:acc#29" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {regs.operator[]#38:not#3.itm(0)} -pin  "ACC3:if#1:acc#29" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {regs.operator[]#38:not#3.itm(1)} -pin  "ACC3:if#1:acc#29" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {regs.operator[]#38:not#3.itm(2)} -pin  "ACC3:if#1:acc#29" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {regs.operator[]#38:not#3.itm(3)} -pin  "ACC3:if#1:acc#29" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {regs.operator[]#38:not#3.itm(4)} -pin  "ACC3:if#1:acc#29" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {regs.operator[]#38:not#3.itm(5)} -pin  "ACC3:if#1:acc#29" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {regs.operator[]#38:not#3.itm(6)} -pin  "ACC3:if#1:acc#29" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {regs.operator[]#38:not#3.itm(7)} -pin  "ACC3:if#1:acc#29" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {regs.operator[]#38:not#3.itm(8)} -pin  "ACC3:if#1:acc#29" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {regs.operator[]#38:not#3.itm(9)} -pin  "ACC3:if#1:acc#29" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {PWR} -pin  "ACC3:if#1:acc#29" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#215.itm}
load net {PWR} -pin  "ACC3:if#1:acc#29" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {by(0).lpi#1.dfm.sg1(0)} -pin  "ACC3:if#1:acc#29" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {by(0).lpi#1.dfm.sg1(1)} -pin  "ACC3:if#1:acc#29" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {by(0).lpi#1.dfm.sg1(2)} -pin  "ACC3:if#1:acc#29" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {by(0).lpi#1.dfm.sg1(3)} -pin  "ACC3:if#1:acc#29" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {by(0).lpi#1.dfm.sg1(4)} -pin  "ACC3:if#1:acc#29" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {by(0).lpi#1.dfm.sg1(5)} -pin  "ACC3:if#1:acc#29" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {by(0).lpi#1.dfm.sg1(6)} -pin  "ACC3:if#1:acc#29" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {by(0).lpi#1.dfm.sg1(7)} -pin  "ACC3:if#1:acc#29" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {by(0).lpi#1.dfm.sg1(8)} -pin  "ACC3:if#1:acc#29" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {by(0).lpi#1.dfm.sg1(9)} -pin  "ACC3:if#1:acc#29" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {by(0).lpi#1.dfm.sg1(10)} -pin  "ACC3:if#1:acc#29" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {by(0).lpi#1.dfm.sg1(11)} -pin  "ACC3:if#1:acc#29" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {by(0).lpi#1.dfm.sg1(12)} -pin  "ACC3:if#1:acc#29" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {by(0).lpi#1.dfm.sg1(13)} -pin  "ACC3:if#1:acc#29" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {by(0).lpi#1.dfm.sg1(14)} -pin  "ACC3:if#1:acc#29" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#216.itm}
load net {ACC3:if#1:acc#29.itm(0)} -pin  "ACC3:if#1:acc#29" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load net {ACC3:if#1:acc#29.itm(1)} -pin  "ACC3:if#1:acc#29" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load net {ACC3:if#1:acc#29.itm(2)} -pin  "ACC3:if#1:acc#29" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load net {ACC3:if#1:acc#29.itm(3)} -pin  "ACC3:if#1:acc#29" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load net {ACC3:if#1:acc#29.itm(4)} -pin  "ACC3:if#1:acc#29" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load net {ACC3:if#1:acc#29.itm(5)} -pin  "ACC3:if#1:acc#29" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load net {ACC3:if#1:acc#29.itm(6)} -pin  "ACC3:if#1:acc#29" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load net {ACC3:if#1:acc#29.itm(7)} -pin  "ACC3:if#1:acc#29" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load net {ACC3:if#1:acc#29.itm(8)} -pin  "ACC3:if#1:acc#29" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load net {ACC3:if#1:acc#29.itm(9)} -pin  "ACC3:if#1:acc#29" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load net {ACC3:if#1:acc#29.itm(10)} -pin  "ACC3:if#1:acc#29" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load net {ACC3:if#1:acc#29.itm(11)} -pin  "ACC3:if#1:acc#29" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load net {ACC3:if#1:acc#29.itm(12)} -pin  "ACC3:if#1:acc#29" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load net {ACC3:if#1:acc#29.itm(13)} -pin  "ACC3:if#1:acc#29" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load net {ACC3:if#1:acc#29.itm(14)} -pin  "ACC3:if#1:acc#29" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load net {ACC3:if#1:acc#29.itm(15)} -pin  "ACC3:if#1:acc#29" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#29.itm}
load inst "SHIFT:mux1h#19" "mux1h(4,15)" "INTERFACE" -attr xrf 13727 -attr oid 526 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {by(0).lpi#1.dfm.sg1(0)} -pin  "SHIFT:mux1h#19" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(1)} -pin  "SHIFT:mux1h#19" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(2)} -pin  "SHIFT:mux1h#19" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(3)} -pin  "SHIFT:mux1h#19" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(4)} -pin  "SHIFT:mux1h#19" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(5)} -pin  "SHIFT:mux1h#19" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(6)} -pin  "SHIFT:mux1h#19" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(7)} -pin  "SHIFT:mux1h#19" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(8)} -pin  "SHIFT:mux1h#19" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(9)} -pin  "SHIFT:mux1h#19" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(10)} -pin  "SHIFT:mux1h#19" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(11)} -pin  "SHIFT:mux1h#19" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(12)} -pin  "SHIFT:mux1h#19" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(13)} -pin  "SHIFT:mux1h#19" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(14)} -pin  "SHIFT:mux1h#19" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {ACC3:if:acc#22.itm(2)} -pin  "SHIFT:mux1h#19" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1).itm}
load net {ACC3:if:acc#22.itm(3)} -pin  "SHIFT:mux1h#19" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1).itm}
load net {ACC3:if:acc#22.itm(4)} -pin  "SHIFT:mux1h#19" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1).itm}
load net {ACC3:if:acc#22.itm(5)} -pin  "SHIFT:mux1h#19" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1).itm}
load net {ACC3:if:acc#22.itm(6)} -pin  "SHIFT:mux1h#19" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1).itm}
load net {ACC3:if:acc#22.itm(7)} -pin  "SHIFT:mux1h#19" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1).itm}
load net {ACC3:if:acc#22.itm(8)} -pin  "SHIFT:mux1h#19" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1).itm}
load net {ACC3:if:acc#22.itm(9)} -pin  "SHIFT:mux1h#19" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1).itm}
load net {ACC3:if:acc#22.itm(10)} -pin  "SHIFT:mux1h#19" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1).itm}
load net {ACC3:if:acc#22.itm(11)} -pin  "SHIFT:mux1h#19" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1).itm}
load net {ACC3:if:acc#22.itm(12)} -pin  "SHIFT:mux1h#19" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1).itm}
load net {ACC3:if:acc#22.itm(13)} -pin  "SHIFT:mux1h#19" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1).itm}
load net {ACC3:if:acc#22.itm(14)} -pin  "SHIFT:mux1h#19" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1).itm}
load net {ACC3:if:acc#22.itm(15)} -pin  "SHIFT:mux1h#19" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1).itm}
load net {ACC3:if:acc#22.itm(16)} -pin  "SHIFT:mux1h#19" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1).itm}
load net {ACC3:if#1:acc#29.itm(1)} -pin  "SHIFT:mux1h#19" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#29.itm(2)} -pin  "SHIFT:mux1h#19" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#29.itm(3)} -pin  "SHIFT:mux1h#19" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#29.itm(4)} -pin  "SHIFT:mux1h#19" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#29.itm(5)} -pin  "SHIFT:mux1h#19" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#29.itm(6)} -pin  "SHIFT:mux1h#19" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#29.itm(7)} -pin  "SHIFT:mux1h#19" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#29.itm(8)} -pin  "SHIFT:mux1h#19" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#29.itm(9)} -pin  "SHIFT:mux1h#19" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#29.itm(10)} -pin  "SHIFT:mux1h#19" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#29.itm(11)} -pin  "SHIFT:mux1h#19" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#29.itm(12)} -pin  "SHIFT:mux1h#19" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#29.itm(13)} -pin  "SHIFT:mux1h#19" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#29.itm(14)} -pin  "SHIFT:mux1h#19" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#1:acc#29.itm(15)} -pin  "SHIFT:mux1h#19" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#2.itm}
load net {ACC3:if#2:acc#22.itm(2)} -pin  "SHIFT:mux1h#19" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3).itm}
load net {ACC3:if#2:acc#22.itm(3)} -pin  "SHIFT:mux1h#19" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3).itm}
load net {ACC3:if#2:acc#22.itm(4)} -pin  "SHIFT:mux1h#19" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3).itm}
load net {ACC3:if#2:acc#22.itm(5)} -pin  "SHIFT:mux1h#19" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3).itm}
load net {ACC3:if#2:acc#22.itm(6)} -pin  "SHIFT:mux1h#19" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3).itm}
load net {ACC3:if#2:acc#22.itm(7)} -pin  "SHIFT:mux1h#19" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3).itm}
load net {ACC3:if#2:acc#22.itm(8)} -pin  "SHIFT:mux1h#19" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3).itm}
load net {ACC3:if#2:acc#22.itm(9)} -pin  "SHIFT:mux1h#19" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3).itm}
load net {ACC3:if#2:acc#22.itm(10)} -pin  "SHIFT:mux1h#19" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3).itm}
load net {ACC3:if#2:acc#22.itm(11)} -pin  "SHIFT:mux1h#19" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3).itm}
load net {ACC3:if#2:acc#22.itm(12)} -pin  "SHIFT:mux1h#19" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3).itm}
load net {ACC3:if#2:acc#22.itm(13)} -pin  "SHIFT:mux1h#19" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3).itm}
load net {ACC3:if#2:acc#22.itm(14)} -pin  "SHIFT:mux1h#19" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3).itm}
load net {ACC3:if#2:acc#22.itm(15)} -pin  "SHIFT:mux1h#19" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3).itm}
load net {ACC3:if#2:acc#22.itm(16)} -pin  "SHIFT:mux1h#19" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3).itm}
load net {SHIFT:or.ssc} -pin  "SHIFT:mux1h#19" {S0} -attr xrf 13728 -attr oid 527 -attr @path {/edge_detect/edge_detect:core/SHIFT:or.ssc}
load net {ACC2:and#1.ssc} -pin  "SHIFT:mux1h#19" {S1} -attr xrf 13729 -attr oid 528 -attr @path {/edge_detect/edge_detect:core/ACC2:and#1.ssc}
load net {ACC2:and#2.ssc} -pin  "SHIFT:mux1h#19" {S2} -attr xrf 13730 -attr oid 529 -attr @path {/edge_detect/edge_detect:core/ACC2:and#2.ssc}
load net {ACC2:and#3.ssc} -pin  "SHIFT:mux1h#19" {S3} -attr xrf 13731 -attr oid 530 -attr @path {/edge_detect/edge_detect:core/ACC2:and#3.ssc}
load net {SHIFT:mux1h#19.itm(0)} -pin  "SHIFT:mux1h#19" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(1)} -pin  "SHIFT:mux1h#19" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(2)} -pin  "SHIFT:mux1h#19" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(3)} -pin  "SHIFT:mux1h#19" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(4)} -pin  "SHIFT:mux1h#19" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(5)} -pin  "SHIFT:mux1h#19" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(6)} -pin  "SHIFT:mux1h#19" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(7)} -pin  "SHIFT:mux1h#19" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(8)} -pin  "SHIFT:mux1h#19" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(9)} -pin  "SHIFT:mux1h#19" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(10)} -pin  "SHIFT:mux1h#19" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(11)} -pin  "SHIFT:mux1h#19" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(12)} -pin  "SHIFT:mux1h#19" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(13)} -pin  "SHIFT:mux1h#19" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(14)} -pin  "SHIFT:mux1h#19" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load inst "reg(by(0).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 13732 -attr oid 531 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(by(0).lpi#1.sg1)}
load net {SHIFT:mux1h#19.itm(0)} -pin  "reg(by(0).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(1)} -pin  "reg(by(0).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(2)} -pin  "reg(by(0).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(3)} -pin  "reg(by(0).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(4)} -pin  "reg(by(0).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(5)} -pin  "reg(by(0).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(6)} -pin  "reg(by(0).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(7)} -pin  "reg(by(0).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(8)} -pin  "reg(by(0).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(9)} -pin  "reg(by(0).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(10)} -pin  "reg(by(0).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(11)} -pin  "reg(by(0).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(12)} -pin  "reg(by(0).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(13)} -pin  "reg(by(0).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {SHIFT:mux1h#19.itm(14)} -pin  "reg(by(0).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#19.itm}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(by(0).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {clk} -pin  "reg(by(0).lpi#1.sg1)" {clk} -attr xrf 13733 -attr oid 532 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(by(0).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(by(0).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {by(0).lpi#1.sg1(0)} -pin  "reg(by(0).lpi#1.sg1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(1)} -pin  "reg(by(0).lpi#1.sg1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(2)} -pin  "reg(by(0).lpi#1.sg1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(3)} -pin  "reg(by(0).lpi#1.sg1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(4)} -pin  "reg(by(0).lpi#1.sg1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(5)} -pin  "reg(by(0).lpi#1.sg1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(6)} -pin  "reg(by(0).lpi#1.sg1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(7)} -pin  "reg(by(0).lpi#1.sg1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(8)} -pin  "reg(by(0).lpi#1.sg1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(9)} -pin  "reg(by(0).lpi#1.sg1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(10)} -pin  "reg(by(0).lpi#1.sg1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(11)} -pin  "reg(by(0).lpi#1.sg1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(12)} -pin  "reg(by(0).lpi#1.sg1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(13)} -pin  "reg(by(0).lpi#1.sg1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(14)} -pin  "reg(by(0).lpi#1.sg1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load inst "SHIFT:mux1h#6" "mux1h(3,1)" "INTERFACE" -attr xrf 13734 -attr oid 533 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#6} -attr area 2.190624 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,3)"
load net {by(0).lpi#1.dfm#5} -pin  "SHIFT:mux1h#6" {A0(0)} -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm#5}
load net {ACC3:if:acc#22.itm(1)} -pin  "SHIFT:mux1h#6" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#1)#1.itm}
load net {ACC3:if#2:acc#22.itm(1)} -pin  "SHIFT:mux1h#6" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(by(0).sva#3)#1.itm}
load net {SHIFT:or#25.cse} -pin  "SHIFT:mux1h#6" {S0} -attr xrf 13735 -attr oid 534 -attr @path {/edge_detect/edge_detect:core/SHIFT:or#25.cse}
load net {ACC2:and#1.ssc} -pin  "SHIFT:mux1h#6" {S1} -attr xrf 13736 -attr oid 535 -attr @path {/edge_detect/edge_detect:core/ACC2:and#1.ssc}
load net {ACC2:and#3.ssc} -pin  "SHIFT:mux1h#6" {S2} -attr xrf 13737 -attr oid 536 -attr @path {/edge_detect/edge_detect:core/ACC2:and#3.ssc}
load net {SHIFT:mux1h#6.itm} -pin  "SHIFT:mux1h#6" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#6.itm}
load inst "reg(by(0).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13738 -attr oid 537 -attr @path {/edge_detect/edge_detect:core/reg(by(0).lpi#3)}
load net {SHIFT:mux1h#6.itm} -pin  "reg(by(0).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#6.itm}
load net {GND} -pin  "reg(by(0).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(by(0).lpi#3)" {clk} -attr xrf 13739 -attr oid 538 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(by(0).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(by(0).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {by(0).lpi#3} -pin  "reg(by(0).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/by(0).lpi#3}
load inst "ACC3:if#1:acc#24" "add(15,-1,10,0,15)" "INTERFACE" -attr xrf 13740 -attr oid 539 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24} -attr area 16.201524 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,14,0,16)"
load net {gy(2).lpi#1.dfm.sg1(0)} -pin  "ACC3:if#1:acc#24" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(1)} -pin  "ACC3:if#1:acc#24" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(2)} -pin  "ACC3:if#1:acc#24" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(3)} -pin  "ACC3:if#1:acc#24" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(4)} -pin  "ACC3:if#1:acc#24" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(5)} -pin  "ACC3:if#1:acc#24" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(6)} -pin  "ACC3:if#1:acc#24" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(7)} -pin  "ACC3:if#1:acc#24" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(8)} -pin  "ACC3:if#1:acc#24" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(9)} -pin  "ACC3:if#1:acc#24" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(10)} -pin  "ACC3:if#1:acc#24" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(11)} -pin  "ACC3:if#1:acc#24" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(12)} -pin  "ACC3:if#1:acc#24" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(13)} -pin  "ACC3:if#1:acc#24" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(14)} -pin  "ACC3:if#1:acc#24" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {regs.regs(1).sva.sg2(10)} -pin  "ACC3:if#1:acc#24" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#4.itm}
load net {regs.regs(1).sva.sg2(11)} -pin  "ACC3:if#1:acc#24" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#4.itm}
load net {regs.regs(1).sva.sg2(12)} -pin  "ACC3:if#1:acc#24" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#4.itm}
load net {regs.regs(1).sva.sg2(13)} -pin  "ACC3:if#1:acc#24" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#4.itm}
load net {regs.regs(1).sva.sg2(14)} -pin  "ACC3:if#1:acc#24" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#4.itm}
load net {regs.regs(1).sva.sg2(15)} -pin  "ACC3:if#1:acc#24" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#4.itm}
load net {regs.regs(1).sva.sg2(16)} -pin  "ACC3:if#1:acc#24" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#4.itm}
load net {regs.regs(1).sva.sg2(17)} -pin  "ACC3:if#1:acc#24" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#4.itm}
load net {regs.regs(1).sva.sg2(18)} -pin  "ACC3:if#1:acc#24" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#4.itm}
load net {regs.regs(1).sva.sg2(19)} -pin  "ACC3:if#1:acc#24" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#4.itm}
load net {ACC3:if#1:acc#24.itm(0)} -pin  "ACC3:if#1:acc#24" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(1)} -pin  "ACC3:if#1:acc#24" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(2)} -pin  "ACC3:if#1:acc#24" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(3)} -pin  "ACC3:if#1:acc#24" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(4)} -pin  "ACC3:if#1:acc#24" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(5)} -pin  "ACC3:if#1:acc#24" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(6)} -pin  "ACC3:if#1:acc#24" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(7)} -pin  "ACC3:if#1:acc#24" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(8)} -pin  "ACC3:if#1:acc#24" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(9)} -pin  "ACC3:if#1:acc#24" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(10)} -pin  "ACC3:if#1:acc#24" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(11)} -pin  "ACC3:if#1:acc#24" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(12)} -pin  "ACC3:if#1:acc#24" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(13)} -pin  "ACC3:if#1:acc#24" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(14)} -pin  "ACC3:if#1:acc#24" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load inst "SHIFT:mux1h#22" "mux1h(4,15)" "INTERFACE" -attr xrf 13741 -attr oid 540 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {gy(2).lpi#1.dfm.sg1(0)} -pin  "SHIFT:mux1h#22" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(1)} -pin  "SHIFT:mux1h#22" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(2)} -pin  "SHIFT:mux1h#22" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(3)} -pin  "SHIFT:mux1h#22" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(4)} -pin  "SHIFT:mux1h#22" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(5)} -pin  "SHIFT:mux1h#22" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(6)} -pin  "SHIFT:mux1h#22" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(7)} -pin  "SHIFT:mux1h#22" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(8)} -pin  "SHIFT:mux1h#22" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(9)} -pin  "SHIFT:mux1h#22" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(10)} -pin  "SHIFT:mux1h#22" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(11)} -pin  "SHIFT:mux1h#22" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(12)} -pin  "SHIFT:mux1h#22" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(13)} -pin  "SHIFT:mux1h#22" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(14)} -pin  "SHIFT:mux1h#22" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).sva#1(1)} -pin  "SHIFT:mux1h#22" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1).itm}
load net {gy(2).sva#1(2)} -pin  "SHIFT:mux1h#22" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1).itm}
load net {gy(2).sva#1(3)} -pin  "SHIFT:mux1h#22" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1).itm}
load net {gy(2).sva#1(4)} -pin  "SHIFT:mux1h#22" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1).itm}
load net {gy(2).sva#1(5)} -pin  "SHIFT:mux1h#22" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1).itm}
load net {gy(2).sva#1(6)} -pin  "SHIFT:mux1h#22" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1).itm}
load net {gy(2).sva#1(7)} -pin  "SHIFT:mux1h#22" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1).itm}
load net {gy(2).sva#1(8)} -pin  "SHIFT:mux1h#22" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1).itm}
load net {gy(2).sva#1(9)} -pin  "SHIFT:mux1h#22" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1).itm}
load net {gy(2).sva#1(10)} -pin  "SHIFT:mux1h#22" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1).itm}
load net {gy(2).sva#1(11)} -pin  "SHIFT:mux1h#22" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1).itm}
load net {gy(2).sva#1(12)} -pin  "SHIFT:mux1h#22" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1).itm}
load net {gy(2).sva#1(13)} -pin  "SHIFT:mux1h#22" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1).itm}
load net {gy(2).sva#1(14)} -pin  "SHIFT:mux1h#22" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1).itm}
load net {gy(2).sva#1(15)} -pin  "SHIFT:mux1h#22" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1).itm}
load net {ACC3:if#1:acc#24.itm(0)} -pin  "SHIFT:mux1h#22" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(1)} -pin  "SHIFT:mux1h#22" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(2)} -pin  "SHIFT:mux1h#22" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(3)} -pin  "SHIFT:mux1h#22" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(4)} -pin  "SHIFT:mux1h#22" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(5)} -pin  "SHIFT:mux1h#22" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(6)} -pin  "SHIFT:mux1h#22" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(7)} -pin  "SHIFT:mux1h#22" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(8)} -pin  "SHIFT:mux1h#22" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(9)} -pin  "SHIFT:mux1h#22" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(10)} -pin  "SHIFT:mux1h#22" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(11)} -pin  "SHIFT:mux1h#22" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(12)} -pin  "SHIFT:mux1h#22" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(13)} -pin  "SHIFT:mux1h#22" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {ACC3:if#1:acc#24.itm(14)} -pin  "SHIFT:mux1h#22" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#24.itm}
load net {gy(2).sva#3(1)} -pin  "SHIFT:mux1h#22" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3).itm}
load net {gy(2).sva#3(2)} -pin  "SHIFT:mux1h#22" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3).itm}
load net {gy(2).sva#3(3)} -pin  "SHIFT:mux1h#22" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3).itm}
load net {gy(2).sva#3(4)} -pin  "SHIFT:mux1h#22" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3).itm}
load net {gy(2).sva#3(5)} -pin  "SHIFT:mux1h#22" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3).itm}
load net {gy(2).sva#3(6)} -pin  "SHIFT:mux1h#22" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3).itm}
load net {gy(2).sva#3(7)} -pin  "SHIFT:mux1h#22" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3).itm}
load net {gy(2).sva#3(8)} -pin  "SHIFT:mux1h#22" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3).itm}
load net {gy(2).sva#3(9)} -pin  "SHIFT:mux1h#22" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3).itm}
load net {gy(2).sva#3(10)} -pin  "SHIFT:mux1h#22" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3).itm}
load net {gy(2).sva#3(11)} -pin  "SHIFT:mux1h#22" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3).itm}
load net {gy(2).sva#3(12)} -pin  "SHIFT:mux1h#22" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3).itm}
load net {gy(2).sva#3(13)} -pin  "SHIFT:mux1h#22" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3).itm}
load net {gy(2).sva#3(14)} -pin  "SHIFT:mux1h#22" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3).itm}
load net {gy(2).sva#3(15)} -pin  "SHIFT:mux1h#22" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3).itm}
load net {SHIFT:or.ssc} -pin  "SHIFT:mux1h#22" {S0} -attr xrf 13742 -attr oid 541 -attr @path {/edge_detect/edge_detect:core/SHIFT:or.ssc}
load net {ACC2:and#1.ssc} -pin  "SHIFT:mux1h#22" {S1} -attr xrf 13743 -attr oid 542 -attr @path {/edge_detect/edge_detect:core/ACC2:and#1.ssc}
load net {ACC2:and#2.ssc} -pin  "SHIFT:mux1h#22" {S2} -attr xrf 13744 -attr oid 543 -attr @path {/edge_detect/edge_detect:core/ACC2:and#2.ssc}
load net {ACC2:and#3.ssc} -pin  "SHIFT:mux1h#22" {S3} -attr xrf 13745 -attr oid 544 -attr @path {/edge_detect/edge_detect:core/ACC2:and#3.ssc}
load net {SHIFT:mux1h#22.itm(0)} -pin  "SHIFT:mux1h#22" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(1)} -pin  "SHIFT:mux1h#22" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(2)} -pin  "SHIFT:mux1h#22" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(3)} -pin  "SHIFT:mux1h#22" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(4)} -pin  "SHIFT:mux1h#22" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(5)} -pin  "SHIFT:mux1h#22" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(6)} -pin  "SHIFT:mux1h#22" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(7)} -pin  "SHIFT:mux1h#22" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(8)} -pin  "SHIFT:mux1h#22" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(9)} -pin  "SHIFT:mux1h#22" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(10)} -pin  "SHIFT:mux1h#22" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(11)} -pin  "SHIFT:mux1h#22" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(12)} -pin  "SHIFT:mux1h#22" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(13)} -pin  "SHIFT:mux1h#22" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(14)} -pin  "SHIFT:mux1h#22" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load inst "reg(gy(2).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 13746 -attr oid 545 -attr vt dc -attr @path {/edge_detect/edge_detect:core/reg(gy(2).lpi#1.sg1)}
load net {SHIFT:mux1h#22.itm(0)} -pin  "reg(gy(2).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(1)} -pin  "reg(gy(2).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(2)} -pin  "reg(gy(2).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(3)} -pin  "reg(gy(2).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(4)} -pin  "reg(gy(2).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(5)} -pin  "reg(gy(2).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(6)} -pin  "reg(gy(2).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(7)} -pin  "reg(gy(2).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(8)} -pin  "reg(gy(2).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(9)} -pin  "reg(gy(2).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(10)} -pin  "reg(gy(2).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(11)} -pin  "reg(gy(2).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(12)} -pin  "reg(gy(2).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(13)} -pin  "reg(gy(2).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {SHIFT:mux1h#22.itm(14)} -pin  "reg(gy(2).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#22.itm}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(2).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {clk} -pin  "reg(gy(2).lpi#1.sg1)" {clk} -attr xrf 13747 -attr oid 546 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(gy(2).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(gy(2).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {gy(2).lpi#1.sg1(0)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(1)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(2)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(3)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(4)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(5)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(6)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(7)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(8)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(9)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(10)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(11)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(12)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(13)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(14)} -pin  "reg(gy(2).lpi#1.sg1)" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load inst "SHIFT:mux1h#5" "mux1h(3,1)" "INTERFACE" -attr xrf 13748 -attr oid 547 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#5} -attr area 2.190624 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,3)"
load net {gy(2).lpi#1.dfm#5} -pin  "SHIFT:mux1h#5" {A0(0)} -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm#5}
load net {gy(2).sva#1(0)} -pin  "SHIFT:mux1h#5" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#1)#1.itm}
load net {gy(2).sva#3(0)} -pin  "SHIFT:mux1h#5" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(gy(2).sva#3)#1.itm}
load net {SHIFT:or#25.cse} -pin  "SHIFT:mux1h#5" {S0} -attr xrf 13749 -attr oid 548 -attr @path {/edge_detect/edge_detect:core/SHIFT:or#25.cse}
load net {ACC2:and#1.ssc} -pin  "SHIFT:mux1h#5" {S1} -attr xrf 13750 -attr oid 549 -attr @path {/edge_detect/edge_detect:core/ACC2:and#1.ssc}
load net {ACC2:and#3.ssc} -pin  "SHIFT:mux1h#5" {S2} -attr xrf 13751 -attr oid 550 -attr @path {/edge_detect/edge_detect:core/ACC2:and#3.ssc}
load net {SHIFT:mux1h#5.itm} -pin  "SHIFT:mux1h#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#5.itm}
load inst "reg(gy(2).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13752 -attr oid 551 -attr @path {/edge_detect/edge_detect:core/reg(gy(2).lpi#3)}
load net {SHIFT:mux1h#5.itm} -pin  "reg(gy(2).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#5.itm}
load net {GND} -pin  "reg(gy(2).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(gy(2).lpi#3)" {clk} -attr xrf 13753 -attr oid 552 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(gy(2).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(gy(2).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {gy(2).lpi#3} -pin  "reg(gy(2).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#3}
load inst "regs.operator[]#37:not#3" "not(10)" "INTERFACE" -attr xrf 13754 -attr oid 553 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(1).sva#2(10)} -pin  "regs.operator[]#37:not#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#4.itm}
load net {regs.regs(1).sva#2(11)} -pin  "regs.operator[]#37:not#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#4.itm}
load net {regs.regs(1).sva#2(12)} -pin  "regs.operator[]#37:not#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#4.itm}
load net {regs.regs(1).sva#2(13)} -pin  "regs.operator[]#37:not#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#4.itm}
load net {regs.regs(1).sva#2(14)} -pin  "regs.operator[]#37:not#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#4.itm}
load net {regs.regs(1).sva#2(15)} -pin  "regs.operator[]#37:not#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#4.itm}
load net {regs.regs(1).sva#2(16)} -pin  "regs.operator[]#37:not#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#4.itm}
load net {regs.regs(1).sva#2(17)} -pin  "regs.operator[]#37:not#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#4.itm}
load net {regs.regs(1).sva#2(18)} -pin  "regs.operator[]#37:not#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#4.itm}
load net {regs.regs(1).sva#2(19)} -pin  "regs.operator[]#37:not#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#4.itm}
load net {regs.operator[]#37:not#3.itm(0)} -pin  "regs.operator[]#37:not#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#3.itm}
load net {regs.operator[]#37:not#3.itm(1)} -pin  "regs.operator[]#37:not#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#3.itm}
load net {regs.operator[]#37:not#3.itm(2)} -pin  "regs.operator[]#37:not#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#3.itm}
load net {regs.operator[]#37:not#3.itm(3)} -pin  "regs.operator[]#37:not#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#3.itm}
load net {regs.operator[]#37:not#3.itm(4)} -pin  "regs.operator[]#37:not#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#3.itm}
load net {regs.operator[]#37:not#3.itm(5)} -pin  "regs.operator[]#37:not#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#3.itm}
load net {regs.operator[]#37:not#3.itm(6)} -pin  "regs.operator[]#37:not#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#3.itm}
load net {regs.operator[]#37:not#3.itm(7)} -pin  "regs.operator[]#37:not#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#3.itm}
load net {regs.operator[]#37:not#3.itm(8)} -pin  "regs.operator[]#37:not#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#3.itm}
load net {regs.operator[]#37:not#3.itm(9)} -pin  "regs.operator[]#37:not#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#3.itm}
load inst "ACC3:if#1:acc" "add(12,1,16,-1,16)" "INTERFACE" -attr xrf 13755 -attr oid 554 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {PWR} -pin  "ACC3:if#1:acc" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#217.itm}
load net {regs.operator[]#37:not#3.itm(0)} -pin  "ACC3:if#1:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#217.itm}
load net {regs.operator[]#37:not#3.itm(1)} -pin  "ACC3:if#1:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#217.itm}
load net {regs.operator[]#37:not#3.itm(2)} -pin  "ACC3:if#1:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#217.itm}
load net {regs.operator[]#37:not#3.itm(3)} -pin  "ACC3:if#1:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#217.itm}
load net {regs.operator[]#37:not#3.itm(4)} -pin  "ACC3:if#1:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#217.itm}
load net {regs.operator[]#37:not#3.itm(5)} -pin  "ACC3:if#1:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#217.itm}
load net {regs.operator[]#37:not#3.itm(6)} -pin  "ACC3:if#1:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#217.itm}
load net {regs.operator[]#37:not#3.itm(7)} -pin  "ACC3:if#1:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#217.itm}
load net {regs.operator[]#37:not#3.itm(8)} -pin  "ACC3:if#1:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#217.itm}
load net {regs.operator[]#37:not#3.itm(9)} -pin  "ACC3:if#1:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#217.itm}
load net {PWR} -pin  "ACC3:if#1:acc" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#217.itm}
load net {PWR} -pin  "ACC3:if#1:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {gy(0).lpi#1.dfm.sg1(0)} -pin  "ACC3:if#1:acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {gy(0).lpi#1.dfm.sg1(1)} -pin  "ACC3:if#1:acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {gy(0).lpi#1.dfm.sg1(2)} -pin  "ACC3:if#1:acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {gy(0).lpi#1.dfm.sg1(3)} -pin  "ACC3:if#1:acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {gy(0).lpi#1.dfm.sg1(4)} -pin  "ACC3:if#1:acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {gy(0).lpi#1.dfm.sg1(5)} -pin  "ACC3:if#1:acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {gy(0).lpi#1.dfm.sg1(6)} -pin  "ACC3:if#1:acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {gy(0).lpi#1.dfm.sg1(7)} -pin  "ACC3:if#1:acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {gy(0).lpi#1.dfm.sg1(8)} -pin  "ACC3:if#1:acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {gy(0).lpi#1.dfm.sg1(9)} -pin  "ACC3:if#1:acc" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {gy(0).lpi#1.dfm.sg1(10)} -pin  "ACC3:if#1:acc" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {gy(0).lpi#1.dfm.sg1(11)} -pin  "ACC3:if#1:acc" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {gy(0).lpi#1.dfm.sg1(12)} -pin  "ACC3:if#1:acc" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {gy(0).lpi#1.dfm.sg1(13)} -pin  "ACC3:if#1:acc" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {gy(0).lpi#1.dfm.sg1(14)} -pin  "ACC3:if#1:acc" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#218.itm}
load net {ACC3:if#1:acc.itm(0)} -pin  "ACC3:if#1:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(1)} -pin  "ACC3:if#1:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(2)} -pin  "ACC3:if#1:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(3)} -pin  "ACC3:if#1:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(4)} -pin  "ACC3:if#1:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(5)} -pin  "ACC3:if#1:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(6)} -pin  "ACC3:if#1:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(7)} -pin  "ACC3:if#1:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(8)} -pin  "ACC3:if#1:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(9)} -pin  "ACC3:if#1:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(10)} -pin  "ACC3:if#1:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(11)} -pin  "ACC3:if#1:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(12)} -pin  "ACC3:if#1:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(13)} -pin  "ACC3:if#1:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(14)} -pin  "ACC3:if#1:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load net {ACC3:if#1:acc.itm(15)} -pin  "ACC3:if#1:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc.itm}
load inst "SHIFT:mux1h#21" "mux1h(4,15)" "INTERFACE" -attr xrf 13756 -attr oid 555 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {gy(0).lpi#1.dfm.sg1(0)} -pin  "SHIFT:mux1h#21" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(1)} -pin  "SHIFT:mux1h#21" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(2)} -pin  "SHIFT:mux1h#21" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(3)} -pin  "SHIFT:mux1h#21" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(4)} -pin  "SHIFT:mux1h#21" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(5)} -pin  "SHIFT:mux1h#21" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(6)} -pin  "SHIFT:mux1h#21" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(7)} -pin  "SHIFT:mux1h#21" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(8)} -pin  "SHIFT:mux1h#21" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(9)} -pin  "SHIFT:mux1h#21" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(10)} -pin  "SHIFT:mux1h#21" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(11)} -pin  "SHIFT:mux1h#21" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(12)} -pin  "SHIFT:mux1h#21" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(13)} -pin  "SHIFT:mux1h#21" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(14)} -pin  "SHIFT:mux1h#21" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {ACC3:if:acc.itm(2)} -pin  "SHIFT:mux1h#21" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1).itm}
load net {ACC3:if:acc.itm(3)} -pin  "SHIFT:mux1h#21" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1).itm}
load net {ACC3:if:acc.itm(4)} -pin  "SHIFT:mux1h#21" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1).itm}
load net {ACC3:if:acc.itm(5)} -pin  "SHIFT:mux1h#21" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1).itm}
load net {ACC3:if:acc.itm(6)} -pin  "SHIFT:mux1h#21" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1).itm}
load net {ACC3:if:acc.itm(7)} -pin  "SHIFT:mux1h#21" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1).itm}
load net {ACC3:if:acc.itm(8)} -pin  "SHIFT:mux1h#21" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1).itm}
load net {ACC3:if:acc.itm(9)} -pin  "SHIFT:mux1h#21" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1).itm}
load net {ACC3:if:acc.itm(10)} -pin  "SHIFT:mux1h#21" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1).itm}
load net {ACC3:if:acc.itm(11)} -pin  "SHIFT:mux1h#21" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1).itm}
load net {ACC3:if:acc.itm(12)} -pin  "SHIFT:mux1h#21" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1).itm}
load net {ACC3:if:acc.itm(13)} -pin  "SHIFT:mux1h#21" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1).itm}
load net {ACC3:if:acc.itm(14)} -pin  "SHIFT:mux1h#21" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1).itm}
load net {ACC3:if:acc.itm(15)} -pin  "SHIFT:mux1h#21" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1).itm}
load net {ACC3:if:acc.itm(16)} -pin  "SHIFT:mux1h#21" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1).itm}
load net {ACC3:if#1:acc.itm(1)} -pin  "SHIFT:mux1h#21" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(2)} -pin  "SHIFT:mux1h#21" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(3)} -pin  "SHIFT:mux1h#21" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(4)} -pin  "SHIFT:mux1h#21" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(5)} -pin  "SHIFT:mux1h#21" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(6)} -pin  "SHIFT:mux1h#21" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(7)} -pin  "SHIFT:mux1h#21" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(8)} -pin  "SHIFT:mux1h#21" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(9)} -pin  "SHIFT:mux1h#21" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(10)} -pin  "SHIFT:mux1h#21" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(11)} -pin  "SHIFT:mux1h#21" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(12)} -pin  "SHIFT:mux1h#21" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(13)} -pin  "SHIFT:mux1h#21" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(14)} -pin  "SHIFT:mux1h#21" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#1:acc.itm(15)} -pin  "SHIFT:mux1h#21" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc#1.itm}
load net {ACC3:if#2:acc.itm(2)} -pin  "SHIFT:mux1h#21" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3).itm}
load net {ACC3:if#2:acc.itm(3)} -pin  "SHIFT:mux1h#21" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3).itm}
load net {ACC3:if#2:acc.itm(4)} -pin  "SHIFT:mux1h#21" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3).itm}
load net {ACC3:if#2:acc.itm(5)} -pin  "SHIFT:mux1h#21" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3).itm}
load net {ACC3:if#2:acc.itm(6)} -pin  "SHIFT:mux1h#21" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3).itm}
load net {ACC3:if#2:acc.itm(7)} -pin  "SHIFT:mux1h#21" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3).itm}
load net {ACC3:if#2:acc.itm(8)} -pin  "SHIFT:mux1h#21" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3).itm}
load net {ACC3:if#2:acc.itm(9)} -pin  "SHIFT:mux1h#21" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3).itm}
load net {ACC3:if#2:acc.itm(10)} -pin  "SHIFT:mux1h#21" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3).itm}
load net {ACC3:if#2:acc.itm(11)} -pin  "SHIFT:mux1h#21" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3).itm}
load net {ACC3:if#2:acc.itm(12)} -pin  "SHIFT:mux1h#21" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3).itm}
load net {ACC3:if#2:acc.itm(13)} -pin  "SHIFT:mux1h#21" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3).itm}
load net {ACC3:if#2:acc.itm(14)} -pin  "SHIFT:mux1h#21" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3).itm}
load net {ACC3:if#2:acc.itm(15)} -pin  "SHIFT:mux1h#21" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3).itm}
load net {ACC3:if#2:acc.itm(16)} -pin  "SHIFT:mux1h#21" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3).itm}
load net {SHIFT:or.ssc} -pin  "SHIFT:mux1h#21" {S0} -attr xrf 13757 -attr oid 556 -attr @path {/edge_detect/edge_detect:core/SHIFT:or.ssc}
load net {ACC2:and#1.ssc} -pin  "SHIFT:mux1h#21" {S1} -attr xrf 13758 -attr oid 557 -attr @path {/edge_detect/edge_detect:core/ACC2:and#1.ssc}
load net {ACC2:and#2.ssc} -pin  "SHIFT:mux1h#21" {S2} -attr xrf 13759 -attr oid 558 -attr @path {/edge_detect/edge_detect:core/ACC2:and#2.ssc}
load net {ACC2:and#3.ssc} -pin  "SHIFT:mux1h#21" {S3} -attr xrf 13760 -attr oid 559 -attr @path {/edge_detect/edge_detect:core/ACC2:and#3.ssc}
load net {SHIFT:mux1h#21.itm(0)} -pin  "SHIFT:mux1h#21" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(1)} -pin  "SHIFT:mux1h#21" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(2)} -pin  "SHIFT:mux1h#21" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(3)} -pin  "SHIFT:mux1h#21" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(4)} -pin  "SHIFT:mux1h#21" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(5)} -pin  "SHIFT:mux1h#21" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(6)} -pin  "SHIFT:mux1h#21" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(7)} -pin  "SHIFT:mux1h#21" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(8)} -pin  "SHIFT:mux1h#21" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(9)} -pin  "SHIFT:mux1h#21" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(10)} -pin  "SHIFT:mux1h#21" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(11)} -pin  "SHIFT:mux1h#21" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(12)} -pin  "SHIFT:mux1h#21" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(13)} -pin  "SHIFT:mux1h#21" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(14)} -pin  "SHIFT:mux1h#21" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load inst "reg(gy(0).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 13761 -attr oid 560 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(gy(0).lpi#1.sg1)}
load net {SHIFT:mux1h#21.itm(0)} -pin  "reg(gy(0).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(1)} -pin  "reg(gy(0).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(2)} -pin  "reg(gy(0).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(3)} -pin  "reg(gy(0).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(4)} -pin  "reg(gy(0).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(5)} -pin  "reg(gy(0).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(6)} -pin  "reg(gy(0).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(7)} -pin  "reg(gy(0).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(8)} -pin  "reg(gy(0).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(9)} -pin  "reg(gy(0).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(10)} -pin  "reg(gy(0).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(11)} -pin  "reg(gy(0).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(12)} -pin  "reg(gy(0).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(13)} -pin  "reg(gy(0).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {SHIFT:mux1h#21.itm(14)} -pin  "reg(gy(0).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#21.itm}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gy(0).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {clk} -pin  "reg(gy(0).lpi#1.sg1)" {clk} -attr xrf 13762 -attr oid 561 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(gy(0).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(gy(0).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {gy(0).lpi#1.sg1(0)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(1)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(2)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(3)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(4)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(5)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(6)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(7)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(8)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(9)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(10)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(11)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(12)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(13)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(14)} -pin  "reg(gy(0).lpi#1.sg1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load inst "SHIFT:mux1h#4" "mux1h(3,1)" "INTERFACE" -attr xrf 13763 -attr oid 562 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#4} -attr area 2.190624 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,3)"
load net {gy(0).lpi#1.dfm#5} -pin  "SHIFT:mux1h#4" {A0(0)} -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm#5}
load net {ACC3:if:acc.itm(1)} -pin  "SHIFT:mux1h#4" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#1)#1.itm}
load net {ACC3:if#2:acc.itm(1)} -pin  "SHIFT:mux1h#4" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(gy(0).sva#3)#1.itm}
load net {SHIFT:or#25.cse} -pin  "SHIFT:mux1h#4" {S0} -attr xrf 13764 -attr oid 563 -attr @path {/edge_detect/edge_detect:core/SHIFT:or#25.cse}
load net {ACC2:and#1.ssc} -pin  "SHIFT:mux1h#4" {S1} -attr xrf 13765 -attr oid 564 -attr @path {/edge_detect/edge_detect:core/ACC2:and#1.ssc}
load net {ACC2:and#3.ssc} -pin  "SHIFT:mux1h#4" {S2} -attr xrf 13766 -attr oid 565 -attr @path {/edge_detect/edge_detect:core/ACC2:and#3.ssc}
load net {SHIFT:mux1h#4.itm} -pin  "SHIFT:mux1h#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#4.itm}
load inst "reg(gy(0).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13767 -attr oid 566 -attr @path {/edge_detect/edge_detect:core/reg(gy(0).lpi#3)}
load net {SHIFT:mux1h#4.itm} -pin  "reg(gy(0).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#4.itm}
load net {GND} -pin  "reg(gy(0).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(gy(0).lpi#3)" {clk} -attr xrf 13768 -attr oid 567 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(gy(0).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(gy(0).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {gy(0).lpi#3} -pin  "reg(gy(0).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#3}
load inst "ACC3:if#1:acc#23" "add(15,-1,10,0,15)" "INTERFACE" -attr xrf 13769 -attr oid 568 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23} -attr area 16.201524 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,14,0,16)"
load net {ry(2).lpi#1.dfm.sg1(0)} -pin  "ACC3:if#1:acc#23" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(1)} -pin  "ACC3:if#1:acc#23" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(2)} -pin  "ACC3:if#1:acc#23" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(3)} -pin  "ACC3:if#1:acc#23" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(4)} -pin  "ACC3:if#1:acc#23" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(5)} -pin  "ACC3:if#1:acc#23" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(6)} -pin  "ACC3:if#1:acc#23" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(7)} -pin  "ACC3:if#1:acc#23" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(8)} -pin  "ACC3:if#1:acc#23" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(9)} -pin  "ACC3:if#1:acc#23" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(10)} -pin  "ACC3:if#1:acc#23" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(11)} -pin  "ACC3:if#1:acc#23" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(12)} -pin  "ACC3:if#1:acc#23" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(13)} -pin  "ACC3:if#1:acc#23" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(14)} -pin  "ACC3:if#1:acc#23" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {regs.regs(1).sva.sg2(20)} -pin  "ACC3:if#1:acc#23" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#5.itm}
load net {regs.regs(1).sva.sg2(21)} -pin  "ACC3:if#1:acc#23" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#5.itm}
load net {regs.regs(1).sva.sg2(22)} -pin  "ACC3:if#1:acc#23" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#5.itm}
load net {regs.regs(1).sva.sg2(23)} -pin  "ACC3:if#1:acc#23" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#5.itm}
load net {regs.regs(1).sva.sg2(24)} -pin  "ACC3:if#1:acc#23" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#5.itm}
load net {regs.regs(1).sva.sg2(25)} -pin  "ACC3:if#1:acc#23" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#5.itm}
load net {regs.regs(1).sva.sg2(26)} -pin  "ACC3:if#1:acc#23" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#5.itm}
load net {regs.regs(1).sva.sg2(27)} -pin  "ACC3:if#1:acc#23" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#5.itm}
load net {regs.regs(1).sva.sg2(28)} -pin  "ACC3:if#1:acc#23" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#5.itm}
load net {regs.regs(1).sva.sg2(29)} -pin  "ACC3:if#1:acc#23" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#5.itm}
load net {ACC3:if#1:acc#23.itm(0)} -pin  "ACC3:if#1:acc#23" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(1)} -pin  "ACC3:if#1:acc#23" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(2)} -pin  "ACC3:if#1:acc#23" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(3)} -pin  "ACC3:if#1:acc#23" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(4)} -pin  "ACC3:if#1:acc#23" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(5)} -pin  "ACC3:if#1:acc#23" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(6)} -pin  "ACC3:if#1:acc#23" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(7)} -pin  "ACC3:if#1:acc#23" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(8)} -pin  "ACC3:if#1:acc#23" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(9)} -pin  "ACC3:if#1:acc#23" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(10)} -pin  "ACC3:if#1:acc#23" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(11)} -pin  "ACC3:if#1:acc#23" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(12)} -pin  "ACC3:if#1:acc#23" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(13)} -pin  "ACC3:if#1:acc#23" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(14)} -pin  "ACC3:if#1:acc#23" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load inst "SHIFT:mux1h#24" "mux1h(4,15)" "INTERFACE" -attr xrf 13770 -attr oid 569 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {ry(2).lpi#1.dfm.sg1(0)} -pin  "SHIFT:mux1h#24" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(1)} -pin  "SHIFT:mux1h#24" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(2)} -pin  "SHIFT:mux1h#24" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(3)} -pin  "SHIFT:mux1h#24" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(4)} -pin  "SHIFT:mux1h#24" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(5)} -pin  "SHIFT:mux1h#24" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(6)} -pin  "SHIFT:mux1h#24" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(7)} -pin  "SHIFT:mux1h#24" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(8)} -pin  "SHIFT:mux1h#24" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(9)} -pin  "SHIFT:mux1h#24" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(10)} -pin  "SHIFT:mux1h#24" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(11)} -pin  "SHIFT:mux1h#24" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(12)} -pin  "SHIFT:mux1h#24" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(13)} -pin  "SHIFT:mux1h#24" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(14)} -pin  "SHIFT:mux1h#24" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).sva#1(1)} -pin  "SHIFT:mux1h#24" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1).itm}
load net {ry(2).sva#1(2)} -pin  "SHIFT:mux1h#24" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1).itm}
load net {ry(2).sva#1(3)} -pin  "SHIFT:mux1h#24" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1).itm}
load net {ry(2).sva#1(4)} -pin  "SHIFT:mux1h#24" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1).itm}
load net {ry(2).sva#1(5)} -pin  "SHIFT:mux1h#24" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1).itm}
load net {ry(2).sva#1(6)} -pin  "SHIFT:mux1h#24" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1).itm}
load net {ry(2).sva#1(7)} -pin  "SHIFT:mux1h#24" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1).itm}
load net {ry(2).sva#1(8)} -pin  "SHIFT:mux1h#24" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1).itm}
load net {ry(2).sva#1(9)} -pin  "SHIFT:mux1h#24" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1).itm}
load net {ry(2).sva#1(10)} -pin  "SHIFT:mux1h#24" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1).itm}
load net {ry(2).sva#1(11)} -pin  "SHIFT:mux1h#24" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1).itm}
load net {ry(2).sva#1(12)} -pin  "SHIFT:mux1h#24" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1).itm}
load net {ry(2).sva#1(13)} -pin  "SHIFT:mux1h#24" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1).itm}
load net {ry(2).sva#1(14)} -pin  "SHIFT:mux1h#24" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1).itm}
load net {ry(2).sva#1(15)} -pin  "SHIFT:mux1h#24" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1).itm}
load net {ACC3:if#1:acc#23.itm(0)} -pin  "SHIFT:mux1h#24" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(1)} -pin  "SHIFT:mux1h#24" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(2)} -pin  "SHIFT:mux1h#24" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(3)} -pin  "SHIFT:mux1h#24" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(4)} -pin  "SHIFT:mux1h#24" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(5)} -pin  "SHIFT:mux1h#24" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(6)} -pin  "SHIFT:mux1h#24" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(7)} -pin  "SHIFT:mux1h#24" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(8)} -pin  "SHIFT:mux1h#24" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(9)} -pin  "SHIFT:mux1h#24" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(10)} -pin  "SHIFT:mux1h#24" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(11)} -pin  "SHIFT:mux1h#24" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(12)} -pin  "SHIFT:mux1h#24" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(13)} -pin  "SHIFT:mux1h#24" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ACC3:if#1:acc#23.itm(14)} -pin  "SHIFT:mux1h#24" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#23.itm}
load net {ry(2).sva#3(1)} -pin  "SHIFT:mux1h#24" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3).itm}
load net {ry(2).sva#3(2)} -pin  "SHIFT:mux1h#24" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3).itm}
load net {ry(2).sva#3(3)} -pin  "SHIFT:mux1h#24" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3).itm}
load net {ry(2).sva#3(4)} -pin  "SHIFT:mux1h#24" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3).itm}
load net {ry(2).sva#3(5)} -pin  "SHIFT:mux1h#24" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3).itm}
load net {ry(2).sva#3(6)} -pin  "SHIFT:mux1h#24" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3).itm}
load net {ry(2).sva#3(7)} -pin  "SHIFT:mux1h#24" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3).itm}
load net {ry(2).sva#3(8)} -pin  "SHIFT:mux1h#24" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3).itm}
load net {ry(2).sva#3(9)} -pin  "SHIFT:mux1h#24" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3).itm}
load net {ry(2).sva#3(10)} -pin  "SHIFT:mux1h#24" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3).itm}
load net {ry(2).sva#3(11)} -pin  "SHIFT:mux1h#24" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3).itm}
load net {ry(2).sva#3(12)} -pin  "SHIFT:mux1h#24" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3).itm}
load net {ry(2).sva#3(13)} -pin  "SHIFT:mux1h#24" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3).itm}
load net {ry(2).sva#3(14)} -pin  "SHIFT:mux1h#24" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3).itm}
load net {ry(2).sva#3(15)} -pin  "SHIFT:mux1h#24" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3).itm}
load net {SHIFT:or.ssc} -pin  "SHIFT:mux1h#24" {S0} -attr xrf 13771 -attr oid 570 -attr @path {/edge_detect/edge_detect:core/SHIFT:or.ssc}
load net {ACC2:and#1.ssc} -pin  "SHIFT:mux1h#24" {S1} -attr xrf 13772 -attr oid 571 -attr @path {/edge_detect/edge_detect:core/ACC2:and#1.ssc}
load net {ACC2:and#2.ssc} -pin  "SHIFT:mux1h#24" {S2} -attr xrf 13773 -attr oid 572 -attr @path {/edge_detect/edge_detect:core/ACC2:and#2.ssc}
load net {ACC2:and#3.ssc} -pin  "SHIFT:mux1h#24" {S3} -attr xrf 13774 -attr oid 573 -attr @path {/edge_detect/edge_detect:core/ACC2:and#3.ssc}
load net {SHIFT:mux1h#24.itm(0)} -pin  "SHIFT:mux1h#24" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(1)} -pin  "SHIFT:mux1h#24" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(2)} -pin  "SHIFT:mux1h#24" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(3)} -pin  "SHIFT:mux1h#24" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(4)} -pin  "SHIFT:mux1h#24" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(5)} -pin  "SHIFT:mux1h#24" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(6)} -pin  "SHIFT:mux1h#24" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(7)} -pin  "SHIFT:mux1h#24" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(8)} -pin  "SHIFT:mux1h#24" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(9)} -pin  "SHIFT:mux1h#24" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(10)} -pin  "SHIFT:mux1h#24" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(11)} -pin  "SHIFT:mux1h#24" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(12)} -pin  "SHIFT:mux1h#24" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(13)} -pin  "SHIFT:mux1h#24" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(14)} -pin  "SHIFT:mux1h#24" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load inst "reg(ry(2).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 13775 -attr oid 574 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ry(2).lpi#1.sg1)}
load net {SHIFT:mux1h#24.itm(0)} -pin  "reg(ry(2).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(1)} -pin  "reg(ry(2).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(2)} -pin  "reg(ry(2).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(3)} -pin  "reg(ry(2).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(4)} -pin  "reg(ry(2).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(5)} -pin  "reg(ry(2).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(6)} -pin  "reg(ry(2).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(7)} -pin  "reg(ry(2).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(8)} -pin  "reg(ry(2).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(9)} -pin  "reg(ry(2).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(10)} -pin  "reg(ry(2).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(11)} -pin  "reg(ry(2).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(12)} -pin  "reg(ry(2).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(13)} -pin  "reg(ry(2).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {SHIFT:mux1h#24.itm(14)} -pin  "reg(ry(2).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#24.itm}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(2).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {clk} -pin  "reg(ry(2).lpi#1.sg1)" {clk} -attr xrf 13776 -attr oid 575 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ry(2).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ry(2).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ry(2).lpi#1.sg1(0)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(1)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(2)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(3)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(4)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(5)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(6)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(7)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(8)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(9)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(10)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(11)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(12)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(13)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(14)} -pin  "reg(ry(2).lpi#1.sg1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load inst "SHIFT:mux1h#3" "mux1h(3,1)" "INTERFACE" -attr xrf 13777 -attr oid 576 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#3} -attr area 2.190624 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,3)"
load net {ry(2).lpi#1.dfm#5} -pin  "SHIFT:mux1h#3" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm#5}
load net {ry(2).sva#1(0)} -pin  "SHIFT:mux1h#3" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#1)#1.itm}
load net {ry(2).sva#3(0)} -pin  "SHIFT:mux1h#3" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(ry(2).sva#3)#1.itm}
load net {SHIFT:or#25.cse} -pin  "SHIFT:mux1h#3" {S0} -attr xrf 13778 -attr oid 577 -attr @path {/edge_detect/edge_detect:core/SHIFT:or#25.cse}
load net {ACC2:and#1.ssc} -pin  "SHIFT:mux1h#3" {S1} -attr xrf 13779 -attr oid 578 -attr @path {/edge_detect/edge_detect:core/ACC2:and#1.ssc}
load net {ACC2:and#3.ssc} -pin  "SHIFT:mux1h#3" {S2} -attr xrf 13780 -attr oid 579 -attr @path {/edge_detect/edge_detect:core/ACC2:and#3.ssc}
load net {SHIFT:mux1h#3.itm} -pin  "SHIFT:mux1h#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#3.itm}
load inst "reg(ry(2).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13781 -attr oid 580 -attr @path {/edge_detect/edge_detect:core/reg(ry(2).lpi#3)}
load net {SHIFT:mux1h#3.itm} -pin  "reg(ry(2).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#3.itm}
load net {GND} -pin  "reg(ry(2).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(ry(2).lpi#3)" {clk} -attr xrf 13782 -attr oid 581 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ry(2).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ry(2).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ry(2).lpi#3} -pin  "reg(ry(2).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#3}
load inst "regs.operator[]#36:not#3" "not(10)" "INTERFACE" -attr xrf 13783 -attr oid 582 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(1).sva#2(20)} -pin  "regs.operator[]#36:not#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#5.itm}
load net {regs.regs(1).sva#2(21)} -pin  "regs.operator[]#36:not#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#5.itm}
load net {regs.regs(1).sva#2(22)} -pin  "regs.operator[]#36:not#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#5.itm}
load net {regs.regs(1).sva#2(23)} -pin  "regs.operator[]#36:not#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#5.itm}
load net {regs.regs(1).sva#2(24)} -pin  "regs.operator[]#36:not#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#5.itm}
load net {regs.regs(1).sva#2(25)} -pin  "regs.operator[]#36:not#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#5.itm}
load net {regs.regs(1).sva#2(26)} -pin  "regs.operator[]#36:not#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#5.itm}
load net {regs.regs(1).sva#2(27)} -pin  "regs.operator[]#36:not#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#5.itm}
load net {regs.regs(1).sva#2(28)} -pin  "regs.operator[]#36:not#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#5.itm}
load net {regs.regs(1).sva#2(29)} -pin  "regs.operator[]#36:not#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#5.itm}
load net {regs.operator[]#36:not#3.itm(0)} -pin  "regs.operator[]#36:not#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#3.itm}
load net {regs.operator[]#36:not#3.itm(1)} -pin  "regs.operator[]#36:not#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#3.itm}
load net {regs.operator[]#36:not#3.itm(2)} -pin  "regs.operator[]#36:not#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#3.itm}
load net {regs.operator[]#36:not#3.itm(3)} -pin  "regs.operator[]#36:not#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#3.itm}
load net {regs.operator[]#36:not#3.itm(4)} -pin  "regs.operator[]#36:not#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#3.itm}
load net {regs.operator[]#36:not#3.itm(5)} -pin  "regs.operator[]#36:not#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#3.itm}
load net {regs.operator[]#36:not#3.itm(6)} -pin  "regs.operator[]#36:not#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#3.itm}
load net {regs.operator[]#36:not#3.itm(7)} -pin  "regs.operator[]#36:not#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#3.itm}
load net {regs.operator[]#36:not#3.itm(8)} -pin  "regs.operator[]#36:not#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#3.itm}
load net {regs.operator[]#36:not#3.itm(9)} -pin  "regs.operator[]#36:not#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#3.itm}
load inst "ACC3:if#1:acc#28" "add(12,1,16,-1,16)" "INTERFACE" -attr xrf 13784 -attr oid 583 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {PWR} -pin  "ACC3:if#1:acc#28" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#219.itm}
load net {regs.operator[]#36:not#3.itm(0)} -pin  "ACC3:if#1:acc#28" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#219.itm}
load net {regs.operator[]#36:not#3.itm(1)} -pin  "ACC3:if#1:acc#28" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#219.itm}
load net {regs.operator[]#36:not#3.itm(2)} -pin  "ACC3:if#1:acc#28" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#219.itm}
load net {regs.operator[]#36:not#3.itm(3)} -pin  "ACC3:if#1:acc#28" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#219.itm}
load net {regs.operator[]#36:not#3.itm(4)} -pin  "ACC3:if#1:acc#28" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#219.itm}
load net {regs.operator[]#36:not#3.itm(5)} -pin  "ACC3:if#1:acc#28" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#219.itm}
load net {regs.operator[]#36:not#3.itm(6)} -pin  "ACC3:if#1:acc#28" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#219.itm}
load net {regs.operator[]#36:not#3.itm(7)} -pin  "ACC3:if#1:acc#28" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#219.itm}
load net {regs.operator[]#36:not#3.itm(8)} -pin  "ACC3:if#1:acc#28" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#219.itm}
load net {regs.operator[]#36:not#3.itm(9)} -pin  "ACC3:if#1:acc#28" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#219.itm}
load net {PWR} -pin  "ACC3:if#1:acc#28" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#219.itm}
load net {PWR} -pin  "ACC3:if#1:acc#28" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {ry(0).lpi#1.dfm.sg1(0)} -pin  "ACC3:if#1:acc#28" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {ry(0).lpi#1.dfm.sg1(1)} -pin  "ACC3:if#1:acc#28" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {ry(0).lpi#1.dfm.sg1(2)} -pin  "ACC3:if#1:acc#28" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {ry(0).lpi#1.dfm.sg1(3)} -pin  "ACC3:if#1:acc#28" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {ry(0).lpi#1.dfm.sg1(4)} -pin  "ACC3:if#1:acc#28" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {ry(0).lpi#1.dfm.sg1(5)} -pin  "ACC3:if#1:acc#28" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {ry(0).lpi#1.dfm.sg1(6)} -pin  "ACC3:if#1:acc#28" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {ry(0).lpi#1.dfm.sg1(7)} -pin  "ACC3:if#1:acc#28" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {ry(0).lpi#1.dfm.sg1(8)} -pin  "ACC3:if#1:acc#28" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {ry(0).lpi#1.dfm.sg1(9)} -pin  "ACC3:if#1:acc#28" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {ry(0).lpi#1.dfm.sg1(10)} -pin  "ACC3:if#1:acc#28" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {ry(0).lpi#1.dfm.sg1(11)} -pin  "ACC3:if#1:acc#28" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {ry(0).lpi#1.dfm.sg1(12)} -pin  "ACC3:if#1:acc#28" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {ry(0).lpi#1.dfm.sg1(13)} -pin  "ACC3:if#1:acc#28" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {ry(0).lpi#1.dfm.sg1(14)} -pin  "ACC3:if#1:acc#28" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#220.itm}
load net {ACC3:if#1:acc#28.itm(0)} -pin  "ACC3:if#1:acc#28" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load net {ACC3:if#1:acc#28.itm(1)} -pin  "ACC3:if#1:acc#28" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load net {ACC3:if#1:acc#28.itm(2)} -pin  "ACC3:if#1:acc#28" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load net {ACC3:if#1:acc#28.itm(3)} -pin  "ACC3:if#1:acc#28" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load net {ACC3:if#1:acc#28.itm(4)} -pin  "ACC3:if#1:acc#28" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load net {ACC3:if#1:acc#28.itm(5)} -pin  "ACC3:if#1:acc#28" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load net {ACC3:if#1:acc#28.itm(6)} -pin  "ACC3:if#1:acc#28" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load net {ACC3:if#1:acc#28.itm(7)} -pin  "ACC3:if#1:acc#28" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load net {ACC3:if#1:acc#28.itm(8)} -pin  "ACC3:if#1:acc#28" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load net {ACC3:if#1:acc#28.itm(9)} -pin  "ACC3:if#1:acc#28" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load net {ACC3:if#1:acc#28.itm(10)} -pin  "ACC3:if#1:acc#28" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load net {ACC3:if#1:acc#28.itm(11)} -pin  "ACC3:if#1:acc#28" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load net {ACC3:if#1:acc#28.itm(12)} -pin  "ACC3:if#1:acc#28" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load net {ACC3:if#1:acc#28.itm(13)} -pin  "ACC3:if#1:acc#28" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load net {ACC3:if#1:acc#28.itm(14)} -pin  "ACC3:if#1:acc#28" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load net {ACC3:if#1:acc#28.itm(15)} -pin  "ACC3:if#1:acc#28" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:acc#28.itm}
load inst "SHIFT:mux1h#23" "mux1h(4,15)" "INTERFACE" -attr xrf 13785 -attr oid 584 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {ry(0).lpi#1.dfm.sg1(0)} -pin  "SHIFT:mux1h#23" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(1)} -pin  "SHIFT:mux1h#23" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(2)} -pin  "SHIFT:mux1h#23" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(3)} -pin  "SHIFT:mux1h#23" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(4)} -pin  "SHIFT:mux1h#23" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(5)} -pin  "SHIFT:mux1h#23" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(6)} -pin  "SHIFT:mux1h#23" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(7)} -pin  "SHIFT:mux1h#23" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(8)} -pin  "SHIFT:mux1h#23" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(9)} -pin  "SHIFT:mux1h#23" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(10)} -pin  "SHIFT:mux1h#23" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(11)} -pin  "SHIFT:mux1h#23" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(12)} -pin  "SHIFT:mux1h#23" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(13)} -pin  "SHIFT:mux1h#23" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(14)} -pin  "SHIFT:mux1h#23" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ACC3:if:acc#21.itm(2)} -pin  "SHIFT:mux1h#23" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1).itm}
load net {ACC3:if:acc#21.itm(3)} -pin  "SHIFT:mux1h#23" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1).itm}
load net {ACC3:if:acc#21.itm(4)} -pin  "SHIFT:mux1h#23" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1).itm}
load net {ACC3:if:acc#21.itm(5)} -pin  "SHIFT:mux1h#23" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1).itm}
load net {ACC3:if:acc#21.itm(6)} -pin  "SHIFT:mux1h#23" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1).itm}
load net {ACC3:if:acc#21.itm(7)} -pin  "SHIFT:mux1h#23" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1).itm}
load net {ACC3:if:acc#21.itm(8)} -pin  "SHIFT:mux1h#23" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1).itm}
load net {ACC3:if:acc#21.itm(9)} -pin  "SHIFT:mux1h#23" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1).itm}
load net {ACC3:if:acc#21.itm(10)} -pin  "SHIFT:mux1h#23" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1).itm}
load net {ACC3:if:acc#21.itm(11)} -pin  "SHIFT:mux1h#23" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1).itm}
load net {ACC3:if:acc#21.itm(12)} -pin  "SHIFT:mux1h#23" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1).itm}
load net {ACC3:if:acc#21.itm(13)} -pin  "SHIFT:mux1h#23" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1).itm}
load net {ACC3:if:acc#21.itm(14)} -pin  "SHIFT:mux1h#23" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1).itm}
load net {ACC3:if:acc#21.itm(15)} -pin  "SHIFT:mux1h#23" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1).itm}
load net {ACC3:if:acc#21.itm(16)} -pin  "SHIFT:mux1h#23" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1).itm}
load net {ACC3:if#1:acc#28.itm(1)} -pin  "SHIFT:mux1h#23" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#28.itm(2)} -pin  "SHIFT:mux1h#23" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#28.itm(3)} -pin  "SHIFT:mux1h#23" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#28.itm(4)} -pin  "SHIFT:mux1h#23" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#28.itm(5)} -pin  "SHIFT:mux1h#23" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#28.itm(6)} -pin  "SHIFT:mux1h#23" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#28.itm(7)} -pin  "SHIFT:mux1h#23" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#28.itm(8)} -pin  "SHIFT:mux1h#23" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#28.itm(9)} -pin  "SHIFT:mux1h#23" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#28.itm(10)} -pin  "SHIFT:mux1h#23" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#28.itm(11)} -pin  "SHIFT:mux1h#23" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#28.itm(12)} -pin  "SHIFT:mux1h#23" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#28.itm(13)} -pin  "SHIFT:mux1h#23" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#28.itm(14)} -pin  "SHIFT:mux1h#23" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#1:acc#28.itm(15)} -pin  "SHIFT:mux1h#23" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#1:slc.itm}
load net {ACC3:if#2:acc#21.itm(2)} -pin  "SHIFT:mux1h#23" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3).itm}
load net {ACC3:if#2:acc#21.itm(3)} -pin  "SHIFT:mux1h#23" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3).itm}
load net {ACC3:if#2:acc#21.itm(4)} -pin  "SHIFT:mux1h#23" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3).itm}
load net {ACC3:if#2:acc#21.itm(5)} -pin  "SHIFT:mux1h#23" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3).itm}
load net {ACC3:if#2:acc#21.itm(6)} -pin  "SHIFT:mux1h#23" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3).itm}
load net {ACC3:if#2:acc#21.itm(7)} -pin  "SHIFT:mux1h#23" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3).itm}
load net {ACC3:if#2:acc#21.itm(8)} -pin  "SHIFT:mux1h#23" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3).itm}
load net {ACC3:if#2:acc#21.itm(9)} -pin  "SHIFT:mux1h#23" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3).itm}
load net {ACC3:if#2:acc#21.itm(10)} -pin  "SHIFT:mux1h#23" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3).itm}
load net {ACC3:if#2:acc#21.itm(11)} -pin  "SHIFT:mux1h#23" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3).itm}
load net {ACC3:if#2:acc#21.itm(12)} -pin  "SHIFT:mux1h#23" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3).itm}
load net {ACC3:if#2:acc#21.itm(13)} -pin  "SHIFT:mux1h#23" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3).itm}
load net {ACC3:if#2:acc#21.itm(14)} -pin  "SHIFT:mux1h#23" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3).itm}
load net {ACC3:if#2:acc#21.itm(15)} -pin  "SHIFT:mux1h#23" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3).itm}
load net {ACC3:if#2:acc#21.itm(16)} -pin  "SHIFT:mux1h#23" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3).itm}
load net {SHIFT:or.ssc} -pin  "SHIFT:mux1h#23" {S0} -attr xrf 13786 -attr oid 585 -attr @path {/edge_detect/edge_detect:core/SHIFT:or.ssc}
load net {ACC2:and#1.ssc} -pin  "SHIFT:mux1h#23" {S1} -attr xrf 13787 -attr oid 586 -attr @path {/edge_detect/edge_detect:core/ACC2:and#1.ssc}
load net {ACC2:and#2.ssc} -pin  "SHIFT:mux1h#23" {S2} -attr xrf 13788 -attr oid 587 -attr @path {/edge_detect/edge_detect:core/ACC2:and#2.ssc}
load net {ACC2:and#3.ssc} -pin  "SHIFT:mux1h#23" {S3} -attr xrf 13789 -attr oid 588 -attr @path {/edge_detect/edge_detect:core/ACC2:and#3.ssc}
load net {SHIFT:mux1h#23.itm(0)} -pin  "SHIFT:mux1h#23" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(1)} -pin  "SHIFT:mux1h#23" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(2)} -pin  "SHIFT:mux1h#23" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(3)} -pin  "SHIFT:mux1h#23" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(4)} -pin  "SHIFT:mux1h#23" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(5)} -pin  "SHIFT:mux1h#23" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(6)} -pin  "SHIFT:mux1h#23" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(7)} -pin  "SHIFT:mux1h#23" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(8)} -pin  "SHIFT:mux1h#23" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(9)} -pin  "SHIFT:mux1h#23" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(10)} -pin  "SHIFT:mux1h#23" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(11)} -pin  "SHIFT:mux1h#23" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(12)} -pin  "SHIFT:mux1h#23" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(13)} -pin  "SHIFT:mux1h#23" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(14)} -pin  "SHIFT:mux1h#23" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load inst "reg(ry(0).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 13790 -attr oid 589 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ry(0).lpi#1.sg1)}
load net {SHIFT:mux1h#23.itm(0)} -pin  "reg(ry(0).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(1)} -pin  "reg(ry(0).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(2)} -pin  "reg(ry(0).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(3)} -pin  "reg(ry(0).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(4)} -pin  "reg(ry(0).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(5)} -pin  "reg(ry(0).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(6)} -pin  "reg(ry(0).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(7)} -pin  "reg(ry(0).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(8)} -pin  "reg(ry(0).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(9)} -pin  "reg(ry(0).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(10)} -pin  "reg(ry(0).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(11)} -pin  "reg(ry(0).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(12)} -pin  "reg(ry(0).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(13)} -pin  "reg(ry(0).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {SHIFT:mux1h#23.itm(14)} -pin  "reg(ry(0).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#23.itm}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(ry(0).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {clk} -pin  "reg(ry(0).lpi#1.sg1)" {clk} -attr xrf 13791 -attr oid 590 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ry(0).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ry(0).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ry(0).lpi#1.sg1(0)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(1)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(2)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(3)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(4)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(5)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(6)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(7)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(8)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(9)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(10)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(11)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(12)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(13)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(14)} -pin  "reg(ry(0).lpi#1.sg1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load inst "SHIFT:mux1h#2" "mux1h(3,1)" "INTERFACE" -attr xrf 13792 -attr oid 591 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#2} -attr area 2.190624 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,3)"
load net {ry(0).lpi#1.dfm#5} -pin  "SHIFT:mux1h#2" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm#5}
load net {ACC3:if:acc#21.itm(1)} -pin  "SHIFT:mux1h#2" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#1)#1.itm}
load net {ACC3:if#2:acc#21.itm(1)} -pin  "SHIFT:mux1h#2" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(ry(0).sva#3)#1.itm}
load net {SHIFT:or#25.cse} -pin  "SHIFT:mux1h#2" {S0} -attr xrf 13793 -attr oid 592 -attr @path {/edge_detect/edge_detect:core/SHIFT:or#25.cse}
load net {ACC2:and#1.ssc} -pin  "SHIFT:mux1h#2" {S1} -attr xrf 13794 -attr oid 593 -attr @path {/edge_detect/edge_detect:core/ACC2:and#1.ssc}
load net {ACC2:and#3.ssc} -pin  "SHIFT:mux1h#2" {S2} -attr xrf 13795 -attr oid 594 -attr @path {/edge_detect/edge_detect:core/ACC2:and#3.ssc}
load net {SHIFT:mux1h#2.itm} -pin  "SHIFT:mux1h#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#2.itm}
load inst "reg(ry(0).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13796 -attr oid 595 -attr @path {/edge_detect/edge_detect:core/reg(ry(0).lpi#3)}
load net {SHIFT:mux1h#2.itm} -pin  "reg(ry(0).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#2.itm}
load net {GND} -pin  "reg(ry(0).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(ry(0).lpi#3)" {clk} -attr xrf 13797 -attr oid 596 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ry(0).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ry(0).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ry(0).lpi#3} -pin  "reg(ry(0).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#3}
load inst "ACC2:mux#24" "mux(4,15)" "INTERFACE" -attr xrf 13798 -attr oid 597 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24} -attr area 33.389245 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(15,2,4)"
load net {DC} -pin  "ACC2:mux#24" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#65}
load net {DC} -pin  "ACC2:mux#24" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#65}
load net {DC} -pin  "ACC2:mux#24" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#65}
load net {DC} -pin  "ACC2:mux#24" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#65}
load net {DC} -pin  "ACC2:mux#24" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#65}
load net {DC} -pin  "ACC2:mux#24" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#65}
load net {DC} -pin  "ACC2:mux#24" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#65}
load net {DC} -pin  "ACC2:mux#24" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#65}
load net {DC} -pin  "ACC2:mux#24" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#65}
load net {DC} -pin  "ACC2:mux#24" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#65}
load net {DC} -pin  "ACC2:mux#24" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#65}
load net {DC} -pin  "ACC2:mux#24" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#65}
load net {DC} -pin  "ACC2:mux#24" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#65}
load net {DC} -pin  "ACC2:mux#24" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#65}
load net {DC} -pin  "ACC2:mux#24" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#65}
load net {bx(2).lpi#1.dfm.sg1(0)} -pin  "ACC2:mux#24" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(1)} -pin  "ACC2:mux#24" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(2)} -pin  "ACC2:mux#24" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(3)} -pin  "ACC2:mux#24" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(4)} -pin  "ACC2:mux#24" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(5)} -pin  "ACC2:mux#24" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(6)} -pin  "ACC2:mux#24" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(7)} -pin  "ACC2:mux#24" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(8)} -pin  "ACC2:mux#24" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(9)} -pin  "ACC2:mux#24" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(10)} -pin  "ACC2:mux#24" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(11)} -pin  "ACC2:mux#24" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(12)} -pin  "ACC2:mux#24" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(13)} -pin  "ACC2:mux#24" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(14)} -pin  "ACC2:mux#24" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {GND} -pin  "ACC2:mux#24" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "ACC2:mux#24" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "ACC2:mux#24" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "ACC2:mux#24" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "ACC2:mux#24" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "ACC2:mux#24" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "ACC2:mux#24" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "ACC2:mux#24" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "ACC2:mux#24" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "ACC2:mux#24" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "ACC2:mux#24" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "ACC2:mux#24" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "ACC2:mux#24" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "ACC2:mux#24" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "ACC2:mux#24" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {bx(0).lpi#1.dfm.sg1(0)} -pin  "ACC2:mux#24" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(1)} -pin  "ACC2:mux#24" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(2)} -pin  "ACC2:mux#24" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(3)} -pin  "ACC2:mux#24" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(4)} -pin  "ACC2:mux#24" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(5)} -pin  "ACC2:mux#24" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(6)} -pin  "ACC2:mux#24" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(7)} -pin  "ACC2:mux#24" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(8)} -pin  "ACC2:mux#24" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(9)} -pin  "ACC2:mux#24" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(10)} -pin  "ACC2:mux#24" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(11)} -pin  "ACC2:mux#24" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(12)} -pin  "ACC2:mux#24" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(13)} -pin  "ACC2:mux#24" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(14)} -pin  "ACC2:mux#24" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {i#7.lpi#1(0)} -pin  "ACC2:mux#24" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {i#7.lpi#1(1)} -pin  "ACC2:mux#24" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {ACC2:mux#24.itm(0)} -pin  "ACC2:mux#24" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24.itm}
load net {ACC2:mux#24.itm(1)} -pin  "ACC2:mux#24" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24.itm}
load net {ACC2:mux#24.itm(2)} -pin  "ACC2:mux#24" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24.itm}
load net {ACC2:mux#24.itm(3)} -pin  "ACC2:mux#24" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24.itm}
load net {ACC2:mux#24.itm(4)} -pin  "ACC2:mux#24" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24.itm}
load net {ACC2:mux#24.itm(5)} -pin  "ACC2:mux#24" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24.itm}
load net {ACC2:mux#24.itm(6)} -pin  "ACC2:mux#24" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24.itm}
load net {ACC2:mux#24.itm(7)} -pin  "ACC2:mux#24" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24.itm}
load net {ACC2:mux#24.itm(8)} -pin  "ACC2:mux#24" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24.itm}
load net {ACC2:mux#24.itm(9)} -pin  "ACC2:mux#24" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24.itm}
load net {ACC2:mux#24.itm(10)} -pin  "ACC2:mux#24" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24.itm}
load net {ACC2:mux#24.itm(11)} -pin  "ACC2:mux#24" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24.itm}
load net {ACC2:mux#24.itm(12)} -pin  "ACC2:mux#24" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24.itm}
load net {ACC2:mux#24.itm(13)} -pin  "ACC2:mux#24" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24.itm}
load net {ACC2:mux#24.itm(14)} -pin  "ACC2:mux#24" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#24.itm}
load inst "ACC2:mux#27" "mux(4,1)" "INTERFACE" -attr xrf 13799 -attr oid 598 -attr @path {/edge_detect/edge_detect:core/ACC2:mux#27} -attr area 2.226883 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,2,4)"
load net {DC} -pin  "ACC2:mux#27" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#66}
load net {bx(2).lpi#1.dfm#4} -pin  "ACC2:mux#27" {A1(0)} -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm#4}
load net {GND} -pin  "ACC2:mux#27" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {bx(0).lpi#1.dfm#4} -pin  "ACC2:mux#27" {A3(0)} -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm#4}
load net {i#7.lpi#1(0)} -pin  "ACC2:mux#27" {S(0)} -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {i#7.lpi#1(1)} -pin  "ACC2:mux#27" {S(1)} -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {ACC2:mux#27.itm} -pin  "ACC2:mux#27" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:mux#27.itm}
load inst "ACC2:acc#3" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 13800 -attr oid 599 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {blue.lpi#1.dfm(0)} -pin  "ACC2:acc#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(1)} -pin  "ACC2:acc#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(2)} -pin  "ACC2:acc#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(3)} -pin  "ACC2:acc#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(4)} -pin  "ACC2:acc#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(5)} -pin  "ACC2:acc#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(6)} -pin  "ACC2:acc#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(7)} -pin  "ACC2:acc#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(8)} -pin  "ACC2:acc#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(9)} -pin  "ACC2:acc#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(10)} -pin  "ACC2:acc#3" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(11)} -pin  "ACC2:acc#3" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(12)} -pin  "ACC2:acc#3" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(13)} -pin  "ACC2:acc#3" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(14)} -pin  "ACC2:acc#3" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(15)} -pin  "ACC2:acc#3" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {ACC2:mux#27.itm} -pin  "ACC2:acc#3" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:mux#24.itm(0)} -pin  "ACC2:acc#3" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:mux#24.itm(1)} -pin  "ACC2:acc#3" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:mux#24.itm(2)} -pin  "ACC2:acc#3" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:mux#24.itm(3)} -pin  "ACC2:acc#3" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:mux#24.itm(4)} -pin  "ACC2:acc#3" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:mux#24.itm(5)} -pin  "ACC2:acc#3" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:mux#24.itm(6)} -pin  "ACC2:acc#3" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:mux#24.itm(7)} -pin  "ACC2:acc#3" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:mux#24.itm(8)} -pin  "ACC2:acc#3" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:mux#24.itm(9)} -pin  "ACC2:acc#3" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:mux#24.itm(10)} -pin  "ACC2:acc#3" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:mux#24.itm(11)} -pin  "ACC2:acc#3" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:mux#24.itm(12)} -pin  "ACC2:acc#3" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:mux#24.itm(13)} -pin  "ACC2:acc#3" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:mux#24.itm(14)} -pin  "ACC2:acc#3" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#3.itm}
load net {ACC2:acc#3.itm(0)} -pin  "ACC2:acc#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(1)} -pin  "ACC2:acc#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(2)} -pin  "ACC2:acc#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(3)} -pin  "ACC2:acc#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(4)} -pin  "ACC2:acc#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(5)} -pin  "ACC2:acc#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(6)} -pin  "ACC2:acc#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(7)} -pin  "ACC2:acc#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(8)} -pin  "ACC2:acc#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(9)} -pin  "ACC2:acc#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(10)} -pin  "ACC2:acc#3" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(11)} -pin  "ACC2:acc#3" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(12)} -pin  "ACC2:acc#3" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(13)} -pin  "ACC2:acc#3" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(14)} -pin  "ACC2:acc#3" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(15)} -pin  "ACC2:acc#3" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load inst "SHIFT:mux1h#17" "mux1h(3,16)" "INTERFACE" -attr xrf 13801 -attr oid 600 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {blue.lpi#1.dfm(0)} -pin  "SHIFT:mux1h#17" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(1)} -pin  "SHIFT:mux1h#17" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(2)} -pin  "SHIFT:mux1h#17" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(3)} -pin  "SHIFT:mux1h#17" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(4)} -pin  "SHIFT:mux1h#17" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(5)} -pin  "SHIFT:mux1h#17" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(6)} -pin  "SHIFT:mux1h#17" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(7)} -pin  "SHIFT:mux1h#17" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(8)} -pin  "SHIFT:mux1h#17" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(9)} -pin  "SHIFT:mux1h#17" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(10)} -pin  "SHIFT:mux1h#17" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(11)} -pin  "SHIFT:mux1h#17" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(12)} -pin  "SHIFT:mux1h#17" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(13)} -pin  "SHIFT:mux1h#17" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(14)} -pin  "SHIFT:mux1h#17" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(15)} -pin  "SHIFT:mux1h#17" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.sva#1(0)} -pin  "SHIFT:mux1h#17" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(1)} -pin  "SHIFT:mux1h#17" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(2)} -pin  "SHIFT:mux1h#17" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(3)} -pin  "SHIFT:mux1h#17" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(4)} -pin  "SHIFT:mux1h#17" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(5)} -pin  "SHIFT:mux1h#17" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(6)} -pin  "SHIFT:mux1h#17" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(7)} -pin  "SHIFT:mux1h#17" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(8)} -pin  "SHIFT:mux1h#17" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(9)} -pin  "SHIFT:mux1h#17" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(10)} -pin  "SHIFT:mux1h#17" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(11)} -pin  "SHIFT:mux1h#17" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(12)} -pin  "SHIFT:mux1h#17" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(13)} -pin  "SHIFT:mux1h#17" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(14)} -pin  "SHIFT:mux1h#17" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(15)} -pin  "SHIFT:mux1h#17" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {ACC2:acc#3.itm(0)} -pin  "SHIFT:mux1h#17" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(1)} -pin  "SHIFT:mux1h#17" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(2)} -pin  "SHIFT:mux1h#17" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(3)} -pin  "SHIFT:mux1h#17" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(4)} -pin  "SHIFT:mux1h#17" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(5)} -pin  "SHIFT:mux1h#17" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(6)} -pin  "SHIFT:mux1h#17" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(7)} -pin  "SHIFT:mux1h#17" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(8)} -pin  "SHIFT:mux1h#17" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(9)} -pin  "SHIFT:mux1h#17" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(10)} -pin  "SHIFT:mux1h#17" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(11)} -pin  "SHIFT:mux1h#17" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(12)} -pin  "SHIFT:mux1h#17" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(13)} -pin  "SHIFT:mux1h#17" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(14)} -pin  "SHIFT:mux1h#17" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {ACC2:acc#3.itm(15)} -pin  "SHIFT:mux1h#17" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#3.itm}
load net {SHIFT:nand.tmp} -pin  "SHIFT:mux1h#17" {S0} -attr xrf 13802 -attr oid 601 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand.tmp}
load net {ACC1:and#7.cse} -pin  "SHIFT:mux1h#17" {S1} -attr xrf 13803 -attr oid 602 -attr @path {/edge_detect/edge_detect:core/ACC1:and#7.cse}
load net {ACC1:and#8.cse#1} -pin  "SHIFT:mux1h#17" {S2} -attr xrf 13804 -attr oid 603 -attr @path {/edge_detect/edge_detect:core/ACC1:and#8.cse#1}
load net {SHIFT:mux1h#17.itm(0)} -pin  "SHIFT:mux1h#17" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(1)} -pin  "SHIFT:mux1h#17" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(2)} -pin  "SHIFT:mux1h#17" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(3)} -pin  "SHIFT:mux1h#17" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(4)} -pin  "SHIFT:mux1h#17" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(5)} -pin  "SHIFT:mux1h#17" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(6)} -pin  "SHIFT:mux1h#17" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(7)} -pin  "SHIFT:mux1h#17" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(8)} -pin  "SHIFT:mux1h#17" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(9)} -pin  "SHIFT:mux1h#17" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(10)} -pin  "SHIFT:mux1h#17" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(11)} -pin  "SHIFT:mux1h#17" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(12)} -pin  "SHIFT:mux1h#17" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(13)} -pin  "SHIFT:mux1h#17" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(14)} -pin  "SHIFT:mux1h#17" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(15)} -pin  "SHIFT:mux1h#17" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load inst "reg(blue.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 13805 -attr oid 604 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(blue.lpi#1)}
load net {SHIFT:mux1h#17.itm(0)} -pin  "reg(blue.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(1)} -pin  "reg(blue.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(2)} -pin  "reg(blue.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(3)} -pin  "reg(blue.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(4)} -pin  "reg(blue.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(5)} -pin  "reg(blue.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(6)} -pin  "reg(blue.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(7)} -pin  "reg(blue.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(8)} -pin  "reg(blue.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(9)} -pin  "reg(blue.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(10)} -pin  "reg(blue.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(11)} -pin  "reg(blue.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(12)} -pin  "reg(blue.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(13)} -pin  "reg(blue.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(14)} -pin  "reg(blue.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {SHIFT:mux1h#17.itm(15)} -pin  "reg(blue.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#17.itm}
load net {GND} -pin  "reg(blue.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(blue.lpi#1)" {clk} -attr xrf 13806 -attr oid 605 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(blue.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(blue.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {blue.lpi#1(0)} -pin  "reg(blue.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(1)} -pin  "reg(blue.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(2)} -pin  "reg(blue.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(3)} -pin  "reg(blue.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(4)} -pin  "reg(blue.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(5)} -pin  "reg(blue.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(6)} -pin  "reg(blue.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(7)} -pin  "reg(blue.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(8)} -pin  "reg(blue.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(9)} -pin  "reg(blue.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(10)} -pin  "reg(blue.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(11)} -pin  "reg(blue.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(12)} -pin  "reg(blue.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(13)} -pin  "reg(blue.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(14)} -pin  "reg(blue.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(15)} -pin  "reg(blue.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load inst "ACC2:mux#23" "mux(4,15)" "INTERFACE" -attr xrf 13807 -attr oid 606 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23} -attr area 33.389245 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(15,2,4)"
load net {DC} -pin  "ACC2:mux#23" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#63}
load net {DC} -pin  "ACC2:mux#23" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#63}
load net {DC} -pin  "ACC2:mux#23" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#63}
load net {DC} -pin  "ACC2:mux#23" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#63}
load net {DC} -pin  "ACC2:mux#23" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#63}
load net {DC} -pin  "ACC2:mux#23" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#63}
load net {DC} -pin  "ACC2:mux#23" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#63}
load net {DC} -pin  "ACC2:mux#23" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#63}
load net {DC} -pin  "ACC2:mux#23" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#63}
load net {DC} -pin  "ACC2:mux#23" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#63}
load net {DC} -pin  "ACC2:mux#23" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#63}
load net {DC} -pin  "ACC2:mux#23" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#63}
load net {DC} -pin  "ACC2:mux#23" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#63}
load net {DC} -pin  "ACC2:mux#23" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#63}
load net {DC} -pin  "ACC2:mux#23" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#63}
load net {gx(2).lpi#1.dfm.sg1(0)} -pin  "ACC2:mux#23" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(1)} -pin  "ACC2:mux#23" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(2)} -pin  "ACC2:mux#23" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(3)} -pin  "ACC2:mux#23" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(4)} -pin  "ACC2:mux#23" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(5)} -pin  "ACC2:mux#23" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(6)} -pin  "ACC2:mux#23" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(7)} -pin  "ACC2:mux#23" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(8)} -pin  "ACC2:mux#23" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(9)} -pin  "ACC2:mux#23" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(10)} -pin  "ACC2:mux#23" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(11)} -pin  "ACC2:mux#23" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(12)} -pin  "ACC2:mux#23" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(13)} -pin  "ACC2:mux#23" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(14)} -pin  "ACC2:mux#23" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {GND} -pin  "ACC2:mux#23" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#9}
load net {GND} -pin  "ACC2:mux#23" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#9}
load net {GND} -pin  "ACC2:mux#23" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#9}
load net {GND} -pin  "ACC2:mux#23" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#9}
load net {GND} -pin  "ACC2:mux#23" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#9}
load net {GND} -pin  "ACC2:mux#23" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#9}
load net {GND} -pin  "ACC2:mux#23" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#9}
load net {GND} -pin  "ACC2:mux#23" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#9}
load net {GND} -pin  "ACC2:mux#23" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#9}
load net {GND} -pin  "ACC2:mux#23" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#9}
load net {GND} -pin  "ACC2:mux#23" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#9}
load net {GND} -pin  "ACC2:mux#23" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#9}
load net {GND} -pin  "ACC2:mux#23" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#9}
load net {GND} -pin  "ACC2:mux#23" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#9}
load net {GND} -pin  "ACC2:mux#23" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#9}
load net {gx(0).lpi#1.dfm.sg1(0)} -pin  "ACC2:mux#23" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(1)} -pin  "ACC2:mux#23" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(2)} -pin  "ACC2:mux#23" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(3)} -pin  "ACC2:mux#23" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(4)} -pin  "ACC2:mux#23" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(5)} -pin  "ACC2:mux#23" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(6)} -pin  "ACC2:mux#23" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(7)} -pin  "ACC2:mux#23" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(8)} -pin  "ACC2:mux#23" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(9)} -pin  "ACC2:mux#23" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(10)} -pin  "ACC2:mux#23" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(11)} -pin  "ACC2:mux#23" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(12)} -pin  "ACC2:mux#23" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(13)} -pin  "ACC2:mux#23" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(14)} -pin  "ACC2:mux#23" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {i#7.lpi#1(0)} -pin  "ACC2:mux#23" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {i#7.lpi#1(1)} -pin  "ACC2:mux#23" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {ACC2:mux#23.itm(0)} -pin  "ACC2:mux#23" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23.itm}
load net {ACC2:mux#23.itm(1)} -pin  "ACC2:mux#23" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23.itm}
load net {ACC2:mux#23.itm(2)} -pin  "ACC2:mux#23" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23.itm}
load net {ACC2:mux#23.itm(3)} -pin  "ACC2:mux#23" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23.itm}
load net {ACC2:mux#23.itm(4)} -pin  "ACC2:mux#23" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23.itm}
load net {ACC2:mux#23.itm(5)} -pin  "ACC2:mux#23" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23.itm}
load net {ACC2:mux#23.itm(6)} -pin  "ACC2:mux#23" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23.itm}
load net {ACC2:mux#23.itm(7)} -pin  "ACC2:mux#23" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23.itm}
load net {ACC2:mux#23.itm(8)} -pin  "ACC2:mux#23" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23.itm}
load net {ACC2:mux#23.itm(9)} -pin  "ACC2:mux#23" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23.itm}
load net {ACC2:mux#23.itm(10)} -pin  "ACC2:mux#23" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23.itm}
load net {ACC2:mux#23.itm(11)} -pin  "ACC2:mux#23" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23.itm}
load net {ACC2:mux#23.itm(12)} -pin  "ACC2:mux#23" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23.itm}
load net {ACC2:mux#23.itm(13)} -pin  "ACC2:mux#23" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23.itm}
load net {ACC2:mux#23.itm(14)} -pin  "ACC2:mux#23" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux#23.itm}
load inst "ACC2:mux#26" "mux(4,1)" "INTERFACE" -attr xrf 13808 -attr oid 607 -attr @path {/edge_detect/edge_detect:core/ACC2:mux#26} -attr area 2.226883 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,2,4)"
load net {DC} -pin  "ACC2:mux#26" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#64}
load net {gx(2).lpi#1.dfm#4} -pin  "ACC2:mux#26" {A1(0)} -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm#4}
load net {GND} -pin  "ACC2:mux#26" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#10}
load net {gx(0).lpi#1.dfm#4} -pin  "ACC2:mux#26" {A3(0)} -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm#4}
load net {i#7.lpi#1(0)} -pin  "ACC2:mux#26" {S(0)} -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {i#7.lpi#1(1)} -pin  "ACC2:mux#26" {S(1)} -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {ACC2:mux#26.itm} -pin  "ACC2:mux#26" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:mux#26.itm}
load inst "ACC2:acc#2" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 13809 -attr oid 608 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {green.lpi#1.dfm(0)} -pin  "ACC2:acc#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(1)} -pin  "ACC2:acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(2)} -pin  "ACC2:acc#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(3)} -pin  "ACC2:acc#2" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(4)} -pin  "ACC2:acc#2" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(5)} -pin  "ACC2:acc#2" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(6)} -pin  "ACC2:acc#2" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(7)} -pin  "ACC2:acc#2" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(8)} -pin  "ACC2:acc#2" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(9)} -pin  "ACC2:acc#2" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(10)} -pin  "ACC2:acc#2" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(11)} -pin  "ACC2:acc#2" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(12)} -pin  "ACC2:acc#2" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(13)} -pin  "ACC2:acc#2" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(14)} -pin  "ACC2:acc#2" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(15)} -pin  "ACC2:acc#2" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {ACC2:mux#26.itm} -pin  "ACC2:acc#2" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:mux#23.itm(0)} -pin  "ACC2:acc#2" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:mux#23.itm(1)} -pin  "ACC2:acc#2" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:mux#23.itm(2)} -pin  "ACC2:acc#2" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:mux#23.itm(3)} -pin  "ACC2:acc#2" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:mux#23.itm(4)} -pin  "ACC2:acc#2" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:mux#23.itm(5)} -pin  "ACC2:acc#2" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:mux#23.itm(6)} -pin  "ACC2:acc#2" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:mux#23.itm(7)} -pin  "ACC2:acc#2" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:mux#23.itm(8)} -pin  "ACC2:acc#2" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:mux#23.itm(9)} -pin  "ACC2:acc#2" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:mux#23.itm(10)} -pin  "ACC2:acc#2" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:mux#23.itm(11)} -pin  "ACC2:acc#2" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:mux#23.itm(12)} -pin  "ACC2:acc#2" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:mux#23.itm(13)} -pin  "ACC2:acc#2" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:mux#23.itm(14)} -pin  "ACC2:acc#2" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#2.itm}
load net {ACC2:acc#2.itm(0)} -pin  "ACC2:acc#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(1)} -pin  "ACC2:acc#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(2)} -pin  "ACC2:acc#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(3)} -pin  "ACC2:acc#2" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(4)} -pin  "ACC2:acc#2" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(5)} -pin  "ACC2:acc#2" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(6)} -pin  "ACC2:acc#2" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(7)} -pin  "ACC2:acc#2" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(8)} -pin  "ACC2:acc#2" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(9)} -pin  "ACC2:acc#2" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(10)} -pin  "ACC2:acc#2" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(11)} -pin  "ACC2:acc#2" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(12)} -pin  "ACC2:acc#2" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(13)} -pin  "ACC2:acc#2" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(14)} -pin  "ACC2:acc#2" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(15)} -pin  "ACC2:acc#2" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load inst "SHIFT:mux1h#16" "mux1h(3,16)" "INTERFACE" -attr xrf 13810 -attr oid 609 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {green.lpi#1.dfm(0)} -pin  "SHIFT:mux1h#16" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(1)} -pin  "SHIFT:mux1h#16" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(2)} -pin  "SHIFT:mux1h#16" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(3)} -pin  "SHIFT:mux1h#16" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(4)} -pin  "SHIFT:mux1h#16" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(5)} -pin  "SHIFT:mux1h#16" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(6)} -pin  "SHIFT:mux1h#16" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(7)} -pin  "SHIFT:mux1h#16" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(8)} -pin  "SHIFT:mux1h#16" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(9)} -pin  "SHIFT:mux1h#16" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(10)} -pin  "SHIFT:mux1h#16" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(11)} -pin  "SHIFT:mux1h#16" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(12)} -pin  "SHIFT:mux1h#16" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(13)} -pin  "SHIFT:mux1h#16" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(14)} -pin  "SHIFT:mux1h#16" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(15)} -pin  "SHIFT:mux1h#16" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.sva#1(0)} -pin  "SHIFT:mux1h#16" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(1)} -pin  "SHIFT:mux1h#16" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(2)} -pin  "SHIFT:mux1h#16" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(3)} -pin  "SHIFT:mux1h#16" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(4)} -pin  "SHIFT:mux1h#16" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(5)} -pin  "SHIFT:mux1h#16" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(6)} -pin  "SHIFT:mux1h#16" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(7)} -pin  "SHIFT:mux1h#16" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(8)} -pin  "SHIFT:mux1h#16" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(9)} -pin  "SHIFT:mux1h#16" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(10)} -pin  "SHIFT:mux1h#16" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(11)} -pin  "SHIFT:mux1h#16" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(12)} -pin  "SHIFT:mux1h#16" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(13)} -pin  "SHIFT:mux1h#16" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(14)} -pin  "SHIFT:mux1h#16" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(15)} -pin  "SHIFT:mux1h#16" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {ACC2:acc#2.itm(0)} -pin  "SHIFT:mux1h#16" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(1)} -pin  "SHIFT:mux1h#16" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(2)} -pin  "SHIFT:mux1h#16" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(3)} -pin  "SHIFT:mux1h#16" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(4)} -pin  "SHIFT:mux1h#16" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(5)} -pin  "SHIFT:mux1h#16" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(6)} -pin  "SHIFT:mux1h#16" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(7)} -pin  "SHIFT:mux1h#16" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(8)} -pin  "SHIFT:mux1h#16" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(9)} -pin  "SHIFT:mux1h#16" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(10)} -pin  "SHIFT:mux1h#16" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(11)} -pin  "SHIFT:mux1h#16" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(12)} -pin  "SHIFT:mux1h#16" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(13)} -pin  "SHIFT:mux1h#16" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(14)} -pin  "SHIFT:mux1h#16" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {ACC2:acc#2.itm(15)} -pin  "SHIFT:mux1h#16" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#2.itm}
load net {SHIFT:nand.tmp} -pin  "SHIFT:mux1h#16" {S0} -attr xrf 13811 -attr oid 610 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand.tmp}
load net {ACC1:and#7.cse} -pin  "SHIFT:mux1h#16" {S1} -attr xrf 13812 -attr oid 611 -attr @path {/edge_detect/edge_detect:core/ACC1:and#7.cse}
load net {ACC1:and#8.cse#1} -pin  "SHIFT:mux1h#16" {S2} -attr xrf 13813 -attr oid 612 -attr @path {/edge_detect/edge_detect:core/ACC1:and#8.cse#1}
load net {SHIFT:mux1h#16.itm(0)} -pin  "SHIFT:mux1h#16" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(1)} -pin  "SHIFT:mux1h#16" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(2)} -pin  "SHIFT:mux1h#16" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(3)} -pin  "SHIFT:mux1h#16" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(4)} -pin  "SHIFT:mux1h#16" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(5)} -pin  "SHIFT:mux1h#16" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(6)} -pin  "SHIFT:mux1h#16" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(7)} -pin  "SHIFT:mux1h#16" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(8)} -pin  "SHIFT:mux1h#16" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(9)} -pin  "SHIFT:mux1h#16" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(10)} -pin  "SHIFT:mux1h#16" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(11)} -pin  "SHIFT:mux1h#16" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(12)} -pin  "SHIFT:mux1h#16" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(13)} -pin  "SHIFT:mux1h#16" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(14)} -pin  "SHIFT:mux1h#16" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(15)} -pin  "SHIFT:mux1h#16" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load inst "reg(green.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 13814 -attr oid 613 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(green.lpi#1)}
load net {SHIFT:mux1h#16.itm(0)} -pin  "reg(green.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(1)} -pin  "reg(green.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(2)} -pin  "reg(green.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(3)} -pin  "reg(green.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(4)} -pin  "reg(green.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(5)} -pin  "reg(green.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(6)} -pin  "reg(green.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(7)} -pin  "reg(green.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(8)} -pin  "reg(green.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(9)} -pin  "reg(green.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(10)} -pin  "reg(green.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(11)} -pin  "reg(green.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(12)} -pin  "reg(green.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(13)} -pin  "reg(green.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(14)} -pin  "reg(green.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {SHIFT:mux1h#16.itm(15)} -pin  "reg(green.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#16.itm}
load net {GND} -pin  "reg(green.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(green.lpi#1)" {clk} -attr xrf 13815 -attr oid 614 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(green.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(green.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {green.lpi#1(0)} -pin  "reg(green.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(1)} -pin  "reg(green.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(2)} -pin  "reg(green.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(3)} -pin  "reg(green.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(4)} -pin  "reg(green.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(5)} -pin  "reg(green.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(6)} -pin  "reg(green.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(7)} -pin  "reg(green.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(8)} -pin  "reg(green.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(9)} -pin  "reg(green.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(10)} -pin  "reg(green.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(11)} -pin  "reg(green.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(12)} -pin  "reg(green.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(13)} -pin  "reg(green.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(14)} -pin  "reg(green.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(15)} -pin  "reg(green.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load inst "ACC2:mux" "mux(4,15)" "INTERFACE" -attr xrf 13816 -attr oid 615 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux} -attr area 33.389245 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(15,2,4)"
load net {DC} -pin  "ACC2:mux" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#61}
load net {DC} -pin  "ACC2:mux" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#61}
load net {DC} -pin  "ACC2:mux" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#61}
load net {DC} -pin  "ACC2:mux" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#61}
load net {DC} -pin  "ACC2:mux" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#61}
load net {DC} -pin  "ACC2:mux" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#61}
load net {DC} -pin  "ACC2:mux" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#61}
load net {DC} -pin  "ACC2:mux" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#61}
load net {DC} -pin  "ACC2:mux" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#61}
load net {DC} -pin  "ACC2:mux" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#61}
load net {DC} -pin  "ACC2:mux" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#61}
load net {DC} -pin  "ACC2:mux" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#61}
load net {DC} -pin  "ACC2:mux" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#61}
load net {DC} -pin  "ACC2:mux" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#61}
load net {DC} -pin  "ACC2:mux" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#61}
load net {rx(2).lpi#1.dfm.sg1(0)} -pin  "ACC2:mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(1)} -pin  "ACC2:mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(2)} -pin  "ACC2:mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(3)} -pin  "ACC2:mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(4)} -pin  "ACC2:mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(5)} -pin  "ACC2:mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(6)} -pin  "ACC2:mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(7)} -pin  "ACC2:mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(8)} -pin  "ACC2:mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(9)} -pin  "ACC2:mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(10)} -pin  "ACC2:mux" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(11)} -pin  "ACC2:mux" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(12)} -pin  "ACC2:mux" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(13)} -pin  "ACC2:mux" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(14)} -pin  "ACC2:mux" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {GND} -pin  "ACC2:mux" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#7}
load net {GND} -pin  "ACC2:mux" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#7}
load net {GND} -pin  "ACC2:mux" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#7}
load net {GND} -pin  "ACC2:mux" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#7}
load net {GND} -pin  "ACC2:mux" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#7}
load net {GND} -pin  "ACC2:mux" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#7}
load net {GND} -pin  "ACC2:mux" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#7}
load net {GND} -pin  "ACC2:mux" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#7}
load net {GND} -pin  "ACC2:mux" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#7}
load net {GND} -pin  "ACC2:mux" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#7}
load net {GND} -pin  "ACC2:mux" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#7}
load net {GND} -pin  "ACC2:mux" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#7}
load net {GND} -pin  "ACC2:mux" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#7}
load net {GND} -pin  "ACC2:mux" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#7}
load net {GND} -pin  "ACC2:mux" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#7}
load net {rx(0).lpi#1.dfm.sg1(0)} -pin  "ACC2:mux" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(1)} -pin  "ACC2:mux" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(2)} -pin  "ACC2:mux" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(3)} -pin  "ACC2:mux" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(4)} -pin  "ACC2:mux" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(5)} -pin  "ACC2:mux" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(6)} -pin  "ACC2:mux" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(7)} -pin  "ACC2:mux" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(8)} -pin  "ACC2:mux" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(9)} -pin  "ACC2:mux" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(10)} -pin  "ACC2:mux" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(11)} -pin  "ACC2:mux" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(12)} -pin  "ACC2:mux" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(13)} -pin  "ACC2:mux" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(14)} -pin  "ACC2:mux" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {i#7.lpi#1(0)} -pin  "ACC2:mux" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {i#7.lpi#1(1)} -pin  "ACC2:mux" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {ACC2:mux.itm(0)} -pin  "ACC2:mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(1)} -pin  "ACC2:mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(2)} -pin  "ACC2:mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(3)} -pin  "ACC2:mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(4)} -pin  "ACC2:mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(5)} -pin  "ACC2:mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(6)} -pin  "ACC2:mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(7)} -pin  "ACC2:mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(8)} -pin  "ACC2:mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(9)} -pin  "ACC2:mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(10)} -pin  "ACC2:mux" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(11)} -pin  "ACC2:mux" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(12)} -pin  "ACC2:mux" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(13)} -pin  "ACC2:mux" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load net {ACC2:mux.itm(14)} -pin  "ACC2:mux" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:mux.itm}
load inst "ACC2:mux#25" "mux(4,1)" "INTERFACE" -attr xrf 13817 -attr oid 616 -attr @path {/edge_detect/edge_detect:core/ACC2:mux#25} -attr area 2.226883 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,2,4)"
load net {DC} -pin  "ACC2:mux#25" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#62}
load net {rx(2).lpi#1.dfm#4} -pin  "ACC2:mux#25" {A1(0)} -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm#4}
load net {GND} -pin  "ACC2:mux#25" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#8}
load net {rx(0).lpi#1.dfm#4} -pin  "ACC2:mux#25" {A3(0)} -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm#4}
load net {i#7.lpi#1(0)} -pin  "ACC2:mux#25" {S(0)} -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {i#7.lpi#1(1)} -pin  "ACC2:mux#25" {S(1)} -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {ACC2:mux#25.itm} -pin  "ACC2:mux#25" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:mux#25.itm}
load inst "ACC2:acc#1" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 13818 -attr oid 617 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {red.lpi#1.dfm(0)} -pin  "ACC2:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(1)} -pin  "ACC2:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(2)} -pin  "ACC2:acc#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(3)} -pin  "ACC2:acc#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(4)} -pin  "ACC2:acc#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(5)} -pin  "ACC2:acc#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(6)} -pin  "ACC2:acc#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(7)} -pin  "ACC2:acc#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(8)} -pin  "ACC2:acc#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(9)} -pin  "ACC2:acc#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(10)} -pin  "ACC2:acc#1" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(11)} -pin  "ACC2:acc#1" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(12)} -pin  "ACC2:acc#1" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(13)} -pin  "ACC2:acc#1" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(14)} -pin  "ACC2:acc#1" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(15)} -pin  "ACC2:acc#1" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {ACC2:mux#25.itm} -pin  "ACC2:acc#1" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:mux.itm(0)} -pin  "ACC2:acc#1" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:mux.itm(1)} -pin  "ACC2:acc#1" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:mux.itm(2)} -pin  "ACC2:acc#1" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:mux.itm(3)} -pin  "ACC2:acc#1" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:mux.itm(4)} -pin  "ACC2:acc#1" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:mux.itm(5)} -pin  "ACC2:acc#1" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:mux.itm(6)} -pin  "ACC2:acc#1" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:mux.itm(7)} -pin  "ACC2:acc#1" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:mux.itm(8)} -pin  "ACC2:acc#1" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:mux.itm(9)} -pin  "ACC2:acc#1" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:mux.itm(10)} -pin  "ACC2:acc#1" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:mux.itm(11)} -pin  "ACC2:acc#1" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:mux.itm(12)} -pin  "ACC2:acc#1" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:mux.itm(13)} -pin  "ACC2:acc#1" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:mux.itm(14)} -pin  "ACC2:acc#1" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:conc#1.itm}
load net {ACC2:acc#1.itm(0)} -pin  "ACC2:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(1)} -pin  "ACC2:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(2)} -pin  "ACC2:acc#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(3)} -pin  "ACC2:acc#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(4)} -pin  "ACC2:acc#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(5)} -pin  "ACC2:acc#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(6)} -pin  "ACC2:acc#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(7)} -pin  "ACC2:acc#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(8)} -pin  "ACC2:acc#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(9)} -pin  "ACC2:acc#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(10)} -pin  "ACC2:acc#1" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(11)} -pin  "ACC2:acc#1" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(12)} -pin  "ACC2:acc#1" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(13)} -pin  "ACC2:acc#1" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(14)} -pin  "ACC2:acc#1" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(15)} -pin  "ACC2:acc#1" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load inst "SHIFT:mux1h#15" "mux1h(3,16)" "INTERFACE" -attr xrf 13819 -attr oid 618 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {red.lpi#1.dfm(0)} -pin  "SHIFT:mux1h#15" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(1)} -pin  "SHIFT:mux1h#15" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(2)} -pin  "SHIFT:mux1h#15" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(3)} -pin  "SHIFT:mux1h#15" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(4)} -pin  "SHIFT:mux1h#15" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(5)} -pin  "SHIFT:mux1h#15" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(6)} -pin  "SHIFT:mux1h#15" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(7)} -pin  "SHIFT:mux1h#15" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(8)} -pin  "SHIFT:mux1h#15" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(9)} -pin  "SHIFT:mux1h#15" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(10)} -pin  "SHIFT:mux1h#15" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(11)} -pin  "SHIFT:mux1h#15" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(12)} -pin  "SHIFT:mux1h#15" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(13)} -pin  "SHIFT:mux1h#15" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(14)} -pin  "SHIFT:mux1h#15" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(15)} -pin  "SHIFT:mux1h#15" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.sva#1(0)} -pin  "SHIFT:mux1h#15" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(1)} -pin  "SHIFT:mux1h#15" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(2)} -pin  "SHIFT:mux1h#15" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(3)} -pin  "SHIFT:mux1h#15" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(4)} -pin  "SHIFT:mux1h#15" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(5)} -pin  "SHIFT:mux1h#15" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(6)} -pin  "SHIFT:mux1h#15" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(7)} -pin  "SHIFT:mux1h#15" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(8)} -pin  "SHIFT:mux1h#15" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(9)} -pin  "SHIFT:mux1h#15" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(10)} -pin  "SHIFT:mux1h#15" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(11)} -pin  "SHIFT:mux1h#15" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(12)} -pin  "SHIFT:mux1h#15" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(13)} -pin  "SHIFT:mux1h#15" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(14)} -pin  "SHIFT:mux1h#15" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(15)} -pin  "SHIFT:mux1h#15" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {ACC2:acc#1.itm(0)} -pin  "SHIFT:mux1h#15" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(1)} -pin  "SHIFT:mux1h#15" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(2)} -pin  "SHIFT:mux1h#15" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(3)} -pin  "SHIFT:mux1h#15" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(4)} -pin  "SHIFT:mux1h#15" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(5)} -pin  "SHIFT:mux1h#15" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(6)} -pin  "SHIFT:mux1h#15" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(7)} -pin  "SHIFT:mux1h#15" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(8)} -pin  "SHIFT:mux1h#15" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(9)} -pin  "SHIFT:mux1h#15" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(10)} -pin  "SHIFT:mux1h#15" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(11)} -pin  "SHIFT:mux1h#15" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(12)} -pin  "SHIFT:mux1h#15" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(13)} -pin  "SHIFT:mux1h#15" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(14)} -pin  "SHIFT:mux1h#15" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {ACC2:acc#1.itm(15)} -pin  "SHIFT:mux1h#15" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#1.itm}
load net {SHIFT:nand.tmp} -pin  "SHIFT:mux1h#15" {S0} -attr xrf 13820 -attr oid 619 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand.tmp}
load net {ACC1:and#7.cse} -pin  "SHIFT:mux1h#15" {S1} -attr xrf 13821 -attr oid 620 -attr @path {/edge_detect/edge_detect:core/ACC1:and#7.cse}
load net {ACC1:and#8.cse#1} -pin  "SHIFT:mux1h#15" {S2} -attr xrf 13822 -attr oid 621 -attr @path {/edge_detect/edge_detect:core/ACC1:and#8.cse#1}
load net {SHIFT:mux1h#15.itm(0)} -pin  "SHIFT:mux1h#15" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(1)} -pin  "SHIFT:mux1h#15" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(2)} -pin  "SHIFT:mux1h#15" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(3)} -pin  "SHIFT:mux1h#15" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(4)} -pin  "SHIFT:mux1h#15" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(5)} -pin  "SHIFT:mux1h#15" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(6)} -pin  "SHIFT:mux1h#15" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(7)} -pin  "SHIFT:mux1h#15" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(8)} -pin  "SHIFT:mux1h#15" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(9)} -pin  "SHIFT:mux1h#15" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(10)} -pin  "SHIFT:mux1h#15" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(11)} -pin  "SHIFT:mux1h#15" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(12)} -pin  "SHIFT:mux1h#15" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(13)} -pin  "SHIFT:mux1h#15" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(14)} -pin  "SHIFT:mux1h#15" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(15)} -pin  "SHIFT:mux1h#15" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load inst "reg(red.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 13823 -attr oid 622 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(red.lpi#1)}
load net {SHIFT:mux1h#15.itm(0)} -pin  "reg(red.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(1)} -pin  "reg(red.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(2)} -pin  "reg(red.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(3)} -pin  "reg(red.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(4)} -pin  "reg(red.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(5)} -pin  "reg(red.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(6)} -pin  "reg(red.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(7)} -pin  "reg(red.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(8)} -pin  "reg(red.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(9)} -pin  "reg(red.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(10)} -pin  "reg(red.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(11)} -pin  "reg(red.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(12)} -pin  "reg(red.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(13)} -pin  "reg(red.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(14)} -pin  "reg(red.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {SHIFT:mux1h#15.itm(15)} -pin  "reg(red.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#15.itm}
load net {GND} -pin  "reg(red.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(red.lpi#1)" {clk} -attr xrf 13824 -attr oid 623 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(red.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(red.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {red.lpi#1(0)} -pin  "reg(red.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(1)} -pin  "reg(red.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(2)} -pin  "reg(red.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(3)} -pin  "reg(red.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(4)} -pin  "reg(red.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(5)} -pin  "reg(red.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(6)} -pin  "reg(red.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(7)} -pin  "reg(red.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(8)} -pin  "reg(red.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(9)} -pin  "reg(red.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(10)} -pin  "reg(red.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(11)} -pin  "reg(red.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(12)} -pin  "reg(red.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(13)} -pin  "reg(red.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(14)} -pin  "reg(red.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(15)} -pin  "reg(red.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load inst "reg(main.stage_0#2)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13825 -attr oid 624 -attr @path {/edge_detect/edge_detect:core/reg(main.stage_0#2)}
load net {PWR} -pin  "reg(main.stage_0#2)" {D(0)} -attr @path {/edge_detect/edge_detect:core/Cn2_2#13_Not_Not}
load net {GND} -pin  "reg(main.stage_0#2)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/Cn2_2#13_Not_Not_Not}
load net {clk} -pin  "reg(main.stage_0#2)" {clk} -attr xrf 13826 -attr oid 625 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(main.stage_0#2)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(main.stage_0#2)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {main.stage_0#2} -pin  "reg(main.stage_0#2)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/main.stage_0#2}
load inst "mux#8" "mux(2,30)" "INTERFACE" -attr xrf 13827 -attr oid 626 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8} -attr area 27.583690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(30,1,2)"
load net {regs.regs(0).sva.sg2(0)} -pin  "mux#8" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(1)} -pin  "mux#8" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(2)} -pin  "mux#8" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(3)} -pin  "mux#8" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(4)} -pin  "mux#8" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(5)} -pin  "mux#8" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(6)} -pin  "mux#8" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(7)} -pin  "mux#8" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(8)} -pin  "mux#8" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(9)} -pin  "mux#8" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(10)} -pin  "mux#8" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(11)} -pin  "mux#8" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(12)} -pin  "mux#8" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(13)} -pin  "mux#8" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(14)} -pin  "mux#8" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(15)} -pin  "mux#8" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(16)} -pin  "mux#8" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(17)} -pin  "mux#8" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(18)} -pin  "mux#8" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(19)} -pin  "mux#8" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(20)} -pin  "mux#8" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(21)} -pin  "mux#8" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(22)} -pin  "mux#8" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(23)} -pin  "mux#8" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(24)} -pin  "mux#8" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(25)} -pin  "mux#8" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(26)} -pin  "mux#8" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(27)} -pin  "mux#8" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(28)} -pin  "mux#8" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(29)} -pin  "mux#8" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(0)} -pin  "mux#8" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(1)} -pin  "mux#8" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(2)} -pin  "mux#8" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(3)} -pin  "mux#8" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(4)} -pin  "mux#8" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(5)} -pin  "mux#8" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(6)} -pin  "mux#8" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(7)} -pin  "mux#8" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(8)} -pin  "mux#8" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(9)} -pin  "mux#8" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(10)} -pin  "mux#8" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(11)} -pin  "mux#8" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(12)} -pin  "mux#8" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(13)} -pin  "mux#8" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(14)} -pin  "mux#8" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(15)} -pin  "mux#8" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(16)} -pin  "mux#8" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(17)} -pin  "mux#8" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(18)} -pin  "mux#8" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(19)} -pin  "mux#8" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(20)} -pin  "mux#8" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(21)} -pin  "mux#8" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(22)} -pin  "mux#8" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(23)} -pin  "mux#8" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(24)} -pin  "mux#8" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(25)} -pin  "mux#8" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(26)} -pin  "mux#8" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(27)} -pin  "mux#8" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(28)} -pin  "mux#8" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(29)} -pin  "mux#8" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {or#25.cse} -pin  "mux#8" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#25.cse}
load net {mux#8.itm(0)} -pin  "mux#8" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(1)} -pin  "mux#8" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(2)} -pin  "mux#8" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(3)} -pin  "mux#8" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(4)} -pin  "mux#8" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(5)} -pin  "mux#8" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(6)} -pin  "mux#8" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(7)} -pin  "mux#8" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(8)} -pin  "mux#8" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(9)} -pin  "mux#8" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(10)} -pin  "mux#8" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(11)} -pin  "mux#8" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(12)} -pin  "mux#8" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(13)} -pin  "mux#8" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(14)} -pin  "mux#8" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(15)} -pin  "mux#8" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(16)} -pin  "mux#8" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(17)} -pin  "mux#8" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(18)} -pin  "mux#8" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(19)} -pin  "mux#8" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(20)} -pin  "mux#8" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(21)} -pin  "mux#8" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(22)} -pin  "mux#8" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(23)} -pin  "mux#8" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(24)} -pin  "mux#8" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(25)} -pin  "mux#8" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(26)} -pin  "mux#8" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(27)} -pin  "mux#8" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(28)} -pin  "mux#8" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(29)} -pin  "mux#8" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load inst "reg(regs.regs(0).sva.sg2)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 13828 -attr oid 627 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2)}
load net {mux#8.itm(0)} -pin  "reg(regs.regs(0).sva.sg2)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(1)} -pin  "reg(regs.regs(0).sva.sg2)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(2)} -pin  "reg(regs.regs(0).sva.sg2)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(3)} -pin  "reg(regs.regs(0).sva.sg2)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(4)} -pin  "reg(regs.regs(0).sva.sg2)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(5)} -pin  "reg(regs.regs(0).sva.sg2)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(6)} -pin  "reg(regs.regs(0).sva.sg2)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(7)} -pin  "reg(regs.regs(0).sva.sg2)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(8)} -pin  "reg(regs.regs(0).sva.sg2)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(9)} -pin  "reg(regs.regs(0).sva.sg2)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(10)} -pin  "reg(regs.regs(0).sva.sg2)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(11)} -pin  "reg(regs.regs(0).sva.sg2)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(12)} -pin  "reg(regs.regs(0).sva.sg2)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(13)} -pin  "reg(regs.regs(0).sva.sg2)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(14)} -pin  "reg(regs.regs(0).sva.sg2)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(15)} -pin  "reg(regs.regs(0).sva.sg2)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(16)} -pin  "reg(regs.regs(0).sva.sg2)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(17)} -pin  "reg(regs.regs(0).sva.sg2)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(18)} -pin  "reg(regs.regs(0).sva.sg2)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(19)} -pin  "reg(regs.regs(0).sva.sg2)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(20)} -pin  "reg(regs.regs(0).sva.sg2)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(21)} -pin  "reg(regs.regs(0).sva.sg2)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(22)} -pin  "reg(regs.regs(0).sva.sg2)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(23)} -pin  "reg(regs.regs(0).sva.sg2)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(24)} -pin  "reg(regs.regs(0).sva.sg2)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(25)} -pin  "reg(regs.regs(0).sva.sg2)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(26)} -pin  "reg(regs.regs(0).sva.sg2)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(27)} -pin  "reg(regs.regs(0).sva.sg2)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(28)} -pin  "reg(regs.regs(0).sva.sg2)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(29)} -pin  "reg(regs.regs(0).sva.sg2)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {clk} -pin  "reg(regs.regs(0).sva.sg2)" {clk} -attr xrf 13829 -attr oid 628 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(0).sva.sg2)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(0).sva.sg2)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.regs(0).sva.sg2(0)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(1)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(2)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(3)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(4)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(5)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(6)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(7)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(8)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(9)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(10)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(11)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(12)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(13)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(14)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(15)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(16)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(17)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(18)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(19)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(20)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(21)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(22)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(23)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(24)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(25)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(26)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(27)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(28)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(29)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load inst "mux#9" "mux(2,30)" "INTERFACE" -attr xrf 13830 -attr oid 629 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9} -attr area 27.583690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(30,1,2)"
load net {regs.regs(0).sva#2(0)} -pin  "mux#9" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(1)} -pin  "mux#9" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(2)} -pin  "mux#9" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(3)} -pin  "mux#9" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(4)} -pin  "mux#9" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(5)} -pin  "mux#9" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(6)} -pin  "mux#9" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(7)} -pin  "mux#9" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(8)} -pin  "mux#9" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(9)} -pin  "mux#9" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(10)} -pin  "mux#9" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(11)} -pin  "mux#9" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(12)} -pin  "mux#9" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(13)} -pin  "mux#9" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(14)} -pin  "mux#9" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(15)} -pin  "mux#9" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(16)} -pin  "mux#9" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(17)} -pin  "mux#9" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(18)} -pin  "mux#9" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(19)} -pin  "mux#9" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(20)} -pin  "mux#9" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(21)} -pin  "mux#9" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(22)} -pin  "mux#9" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(23)} -pin  "mux#9" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(24)} -pin  "mux#9" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(25)} -pin  "mux#9" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(26)} -pin  "mux#9" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(27)} -pin  "mux#9" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(28)} -pin  "mux#9" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(29)} -pin  "mux#9" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(0)} -pin  "mux#9" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(1)} -pin  "mux#9" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(2)} -pin  "mux#9" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(3)} -pin  "mux#9" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(4)} -pin  "mux#9" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(5)} -pin  "mux#9" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(6)} -pin  "mux#9" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(7)} -pin  "mux#9" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(8)} -pin  "mux#9" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(9)} -pin  "mux#9" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(10)} -pin  "mux#9" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(11)} -pin  "mux#9" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(12)} -pin  "mux#9" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(13)} -pin  "mux#9" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(14)} -pin  "mux#9" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(15)} -pin  "mux#9" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(16)} -pin  "mux#9" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(17)} -pin  "mux#9" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(18)} -pin  "mux#9" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(19)} -pin  "mux#9" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(20)} -pin  "mux#9" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(21)} -pin  "mux#9" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(22)} -pin  "mux#9" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(23)} -pin  "mux#9" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(24)} -pin  "mux#9" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(25)} -pin  "mux#9" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(26)} -pin  "mux#9" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(27)} -pin  "mux#9" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(28)} -pin  "mux#9" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(29)} -pin  "mux#9" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {or#25.cse} -pin  "mux#9" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#25.cse}
load net {mux#9.itm(0)} -pin  "mux#9" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(1)} -pin  "mux#9" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(2)} -pin  "mux#9" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(3)} -pin  "mux#9" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(4)} -pin  "mux#9" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(5)} -pin  "mux#9" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(6)} -pin  "mux#9" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(7)} -pin  "mux#9" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(8)} -pin  "mux#9" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(9)} -pin  "mux#9" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(10)} -pin  "mux#9" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(11)} -pin  "mux#9" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(12)} -pin  "mux#9" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(13)} -pin  "mux#9" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(14)} -pin  "mux#9" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(15)} -pin  "mux#9" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(16)} -pin  "mux#9" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(17)} -pin  "mux#9" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(18)} -pin  "mux#9" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(19)} -pin  "mux#9" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(20)} -pin  "mux#9" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(21)} -pin  "mux#9" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(22)} -pin  "mux#9" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(23)} -pin  "mux#9" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(24)} -pin  "mux#9" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(25)} -pin  "mux#9" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(26)} -pin  "mux#9" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(27)} -pin  "mux#9" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(28)} -pin  "mux#9" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(29)} -pin  "mux#9" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load inst "reg(regs.regs(0).sva#2)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 13831 -attr oid 630 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2)}
load net {mux#9.itm(0)} -pin  "reg(regs.regs(0).sva#2)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(1)} -pin  "reg(regs.regs(0).sva#2)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(2)} -pin  "reg(regs.regs(0).sva#2)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(3)} -pin  "reg(regs.regs(0).sva#2)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(4)} -pin  "reg(regs.regs(0).sva#2)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(5)} -pin  "reg(regs.regs(0).sva#2)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(6)} -pin  "reg(regs.regs(0).sva#2)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(7)} -pin  "reg(regs.regs(0).sva#2)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(8)} -pin  "reg(regs.regs(0).sva#2)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(9)} -pin  "reg(regs.regs(0).sva#2)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(10)} -pin  "reg(regs.regs(0).sva#2)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(11)} -pin  "reg(regs.regs(0).sva#2)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(12)} -pin  "reg(regs.regs(0).sva#2)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(13)} -pin  "reg(regs.regs(0).sva#2)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(14)} -pin  "reg(regs.regs(0).sva#2)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(15)} -pin  "reg(regs.regs(0).sva#2)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(16)} -pin  "reg(regs.regs(0).sva#2)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(17)} -pin  "reg(regs.regs(0).sva#2)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(18)} -pin  "reg(regs.regs(0).sva#2)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(19)} -pin  "reg(regs.regs(0).sva#2)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(20)} -pin  "reg(regs.regs(0).sva#2)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(21)} -pin  "reg(regs.regs(0).sva#2)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(22)} -pin  "reg(regs.regs(0).sva#2)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(23)} -pin  "reg(regs.regs(0).sva#2)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(24)} -pin  "reg(regs.regs(0).sva#2)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(25)} -pin  "reg(regs.regs(0).sva#2)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(26)} -pin  "reg(regs.regs(0).sva#2)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(27)} -pin  "reg(regs.regs(0).sva#2)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(28)} -pin  "reg(regs.regs(0).sva#2)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(29)} -pin  "reg(regs.regs(0).sva#2)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {clk} -pin  "reg(regs.regs(0).sva#2)" {clk} -attr xrf 13832 -attr oid 631 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(0).sva#2)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(0).sva#2)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.regs(0).sva#2(0)} -pin  "reg(regs.regs(0).sva#2)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(1)} -pin  "reg(regs.regs(0).sva#2)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(2)} -pin  "reg(regs.regs(0).sva#2)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(3)} -pin  "reg(regs.regs(0).sva#2)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(4)} -pin  "reg(regs.regs(0).sva#2)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(5)} -pin  "reg(regs.regs(0).sva#2)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(6)} -pin  "reg(regs.regs(0).sva#2)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(7)} -pin  "reg(regs.regs(0).sva#2)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(8)} -pin  "reg(regs.regs(0).sva#2)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(9)} -pin  "reg(regs.regs(0).sva#2)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(10)} -pin  "reg(regs.regs(0).sva#2)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(11)} -pin  "reg(regs.regs(0).sva#2)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(12)} -pin  "reg(regs.regs(0).sva#2)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(13)} -pin  "reg(regs.regs(0).sva#2)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(14)} -pin  "reg(regs.regs(0).sva#2)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(15)} -pin  "reg(regs.regs(0).sva#2)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(16)} -pin  "reg(regs.regs(0).sva#2)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(17)} -pin  "reg(regs.regs(0).sva#2)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(18)} -pin  "reg(regs.regs(0).sva#2)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(19)} -pin  "reg(regs.regs(0).sva#2)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(20)} -pin  "reg(regs.regs(0).sva#2)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(21)} -pin  "reg(regs.regs(0).sva#2)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(22)} -pin  "reg(regs.regs(0).sva#2)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(23)} -pin  "reg(regs.regs(0).sva#2)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(24)} -pin  "reg(regs.regs(0).sva#2)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(25)} -pin  "reg(regs.regs(0).sva#2)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(26)} -pin  "reg(regs.regs(0).sva#2)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(27)} -pin  "reg(regs.regs(0).sva#2)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(28)} -pin  "reg(regs.regs(0).sva#2)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(29)} -pin  "reg(regs.regs(0).sva#2)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load inst "mux#10" "mux(2,30)" "INTERFACE" -attr xrf 13833 -attr oid 632 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10} -attr area 27.583690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(30,1,2)"
load net {regs.regs(1).sva.sg2(0)} -pin  "mux#10" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(1)} -pin  "mux#10" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(2)} -pin  "mux#10" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(3)} -pin  "mux#10" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(4)} -pin  "mux#10" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(5)} -pin  "mux#10" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(6)} -pin  "mux#10" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(7)} -pin  "mux#10" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(8)} -pin  "mux#10" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(9)} -pin  "mux#10" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(10)} -pin  "mux#10" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(11)} -pin  "mux#10" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(12)} -pin  "mux#10" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(13)} -pin  "mux#10" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(14)} -pin  "mux#10" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(15)} -pin  "mux#10" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(16)} -pin  "mux#10" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(17)} -pin  "mux#10" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(18)} -pin  "mux#10" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(19)} -pin  "mux#10" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(20)} -pin  "mux#10" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(21)} -pin  "mux#10" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(22)} -pin  "mux#10" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(23)} -pin  "mux#10" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(24)} -pin  "mux#10" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(25)} -pin  "mux#10" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(26)} -pin  "mux#10" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(27)} -pin  "mux#10" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(28)} -pin  "mux#10" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(29)} -pin  "mux#10" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(0).sva.sg2(0)} -pin  "mux#10" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(1)} -pin  "mux#10" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(2)} -pin  "mux#10" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(3)} -pin  "mux#10" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(4)} -pin  "mux#10" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(5)} -pin  "mux#10" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(6)} -pin  "mux#10" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(7)} -pin  "mux#10" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(8)} -pin  "mux#10" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(9)} -pin  "mux#10" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(10)} -pin  "mux#10" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(11)} -pin  "mux#10" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(12)} -pin  "mux#10" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(13)} -pin  "mux#10" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(14)} -pin  "mux#10" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(15)} -pin  "mux#10" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(16)} -pin  "mux#10" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(17)} -pin  "mux#10" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(18)} -pin  "mux#10" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(19)} -pin  "mux#10" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(20)} -pin  "mux#10" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(21)} -pin  "mux#10" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(22)} -pin  "mux#10" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(23)} -pin  "mux#10" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(24)} -pin  "mux#10" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(25)} -pin  "mux#10" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(26)} -pin  "mux#10" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(27)} -pin  "mux#10" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(28)} -pin  "mux#10" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {regs.regs(0).sva.sg2(29)} -pin  "mux#10" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva.sg2}
load net {or#28.cse} -pin  "mux#10" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#28.cse}
load net {mux#10.itm(0)} -pin  "mux#10" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(1)} -pin  "mux#10" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(2)} -pin  "mux#10" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(3)} -pin  "mux#10" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(4)} -pin  "mux#10" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(5)} -pin  "mux#10" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(6)} -pin  "mux#10" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(7)} -pin  "mux#10" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(8)} -pin  "mux#10" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(9)} -pin  "mux#10" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(10)} -pin  "mux#10" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(11)} -pin  "mux#10" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(12)} -pin  "mux#10" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(13)} -pin  "mux#10" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(14)} -pin  "mux#10" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(15)} -pin  "mux#10" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(16)} -pin  "mux#10" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(17)} -pin  "mux#10" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(18)} -pin  "mux#10" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(19)} -pin  "mux#10" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(20)} -pin  "mux#10" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(21)} -pin  "mux#10" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(22)} -pin  "mux#10" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(23)} -pin  "mux#10" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(24)} -pin  "mux#10" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(25)} -pin  "mux#10" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(26)} -pin  "mux#10" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(27)} -pin  "mux#10" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(28)} -pin  "mux#10" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(29)} -pin  "mux#10" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load inst "reg(regs.regs(1).sva.sg2)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 13834 -attr oid 633 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(1).sva.sg2)}
load net {mux#10.itm(0)} -pin  "reg(regs.regs(1).sva.sg2)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(1)} -pin  "reg(regs.regs(1).sva.sg2)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(2)} -pin  "reg(regs.regs(1).sva.sg2)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(3)} -pin  "reg(regs.regs(1).sva.sg2)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(4)} -pin  "reg(regs.regs(1).sva.sg2)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(5)} -pin  "reg(regs.regs(1).sva.sg2)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(6)} -pin  "reg(regs.regs(1).sva.sg2)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(7)} -pin  "reg(regs.regs(1).sva.sg2)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(8)} -pin  "reg(regs.regs(1).sva.sg2)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(9)} -pin  "reg(regs.regs(1).sva.sg2)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(10)} -pin  "reg(regs.regs(1).sva.sg2)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(11)} -pin  "reg(regs.regs(1).sva.sg2)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(12)} -pin  "reg(regs.regs(1).sva.sg2)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(13)} -pin  "reg(regs.regs(1).sva.sg2)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(14)} -pin  "reg(regs.regs(1).sva.sg2)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(15)} -pin  "reg(regs.regs(1).sva.sg2)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(16)} -pin  "reg(regs.regs(1).sva.sg2)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(17)} -pin  "reg(regs.regs(1).sva.sg2)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(18)} -pin  "reg(regs.regs(1).sva.sg2)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(19)} -pin  "reg(regs.regs(1).sva.sg2)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(20)} -pin  "reg(regs.regs(1).sva.sg2)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(21)} -pin  "reg(regs.regs(1).sva.sg2)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(22)} -pin  "reg(regs.regs(1).sva.sg2)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(23)} -pin  "reg(regs.regs(1).sva.sg2)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(24)} -pin  "reg(regs.regs(1).sva.sg2)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(25)} -pin  "reg(regs.regs(1).sva.sg2)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(26)} -pin  "reg(regs.regs(1).sva.sg2)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(27)} -pin  "reg(regs.regs(1).sva.sg2)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(28)} -pin  "reg(regs.regs(1).sva.sg2)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(29)} -pin  "reg(regs.regs(1).sva.sg2)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#4}
load net {clk} -pin  "reg(regs.regs(1).sva.sg2)" {clk} -attr xrf 13835 -attr oid 634 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(1).sva.sg2)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(1).sva.sg2)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.regs(1).sva.sg2(0)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(1)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(2)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(3)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(4)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(5)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(6)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(7)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(8)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(9)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(10)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(11)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(12)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(13)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(14)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(15)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(16)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(17)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(18)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(19)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(20)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(21)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(22)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(23)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(24)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(25)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(26)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(27)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(28)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(29)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load inst "mux#11" "mux(2,30)" "INTERFACE" -attr xrf 13836 -attr oid 635 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11} -attr area 27.583690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(30,1,2)"
load net {regs.regs(1).sva#2(0)} -pin  "mux#11" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(1)} -pin  "mux#11" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(2)} -pin  "mux#11" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(3)} -pin  "mux#11" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(4)} -pin  "mux#11" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(5)} -pin  "mux#11" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(6)} -pin  "mux#11" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(7)} -pin  "mux#11" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(8)} -pin  "mux#11" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(9)} -pin  "mux#11" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(10)} -pin  "mux#11" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(11)} -pin  "mux#11" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(12)} -pin  "mux#11" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(13)} -pin  "mux#11" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(14)} -pin  "mux#11" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(15)} -pin  "mux#11" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(16)} -pin  "mux#11" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(17)} -pin  "mux#11" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(18)} -pin  "mux#11" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(19)} -pin  "mux#11" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(20)} -pin  "mux#11" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(21)} -pin  "mux#11" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(22)} -pin  "mux#11" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(23)} -pin  "mux#11" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(24)} -pin  "mux#11" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(25)} -pin  "mux#11" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(26)} -pin  "mux#11" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(27)} -pin  "mux#11" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(28)} -pin  "mux#11" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(29)} -pin  "mux#11" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(0).sva#2(0)} -pin  "mux#11" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(1)} -pin  "mux#11" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(2)} -pin  "mux#11" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(3)} -pin  "mux#11" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(4)} -pin  "mux#11" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(5)} -pin  "mux#11" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(6)} -pin  "mux#11" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(7)} -pin  "mux#11" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(8)} -pin  "mux#11" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(9)} -pin  "mux#11" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(10)} -pin  "mux#11" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(11)} -pin  "mux#11" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(12)} -pin  "mux#11" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(13)} -pin  "mux#11" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(14)} -pin  "mux#11" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(15)} -pin  "mux#11" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(16)} -pin  "mux#11" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(17)} -pin  "mux#11" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(18)} -pin  "mux#11" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(19)} -pin  "mux#11" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(20)} -pin  "mux#11" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(21)} -pin  "mux#11" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(22)} -pin  "mux#11" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(23)} -pin  "mux#11" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(24)} -pin  "mux#11" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(25)} -pin  "mux#11" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(26)} -pin  "mux#11" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(27)} -pin  "mux#11" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(28)} -pin  "mux#11" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {regs.regs(0).sva#2(29)} -pin  "mux#11" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva#2}
load net {or#28.cse} -pin  "mux#11" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#28.cse}
load net {mux#11.itm(0)} -pin  "mux#11" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(1)} -pin  "mux#11" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(2)} -pin  "mux#11" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(3)} -pin  "mux#11" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(4)} -pin  "mux#11" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(5)} -pin  "mux#11" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(6)} -pin  "mux#11" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(7)} -pin  "mux#11" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(8)} -pin  "mux#11" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(9)} -pin  "mux#11" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(10)} -pin  "mux#11" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(11)} -pin  "mux#11" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(12)} -pin  "mux#11" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(13)} -pin  "mux#11" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(14)} -pin  "mux#11" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(15)} -pin  "mux#11" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(16)} -pin  "mux#11" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(17)} -pin  "mux#11" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(18)} -pin  "mux#11" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(19)} -pin  "mux#11" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(20)} -pin  "mux#11" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(21)} -pin  "mux#11" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(22)} -pin  "mux#11" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(23)} -pin  "mux#11" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(24)} -pin  "mux#11" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(25)} -pin  "mux#11" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(26)} -pin  "mux#11" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(27)} -pin  "mux#11" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(28)} -pin  "mux#11" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(29)} -pin  "mux#11" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load inst "reg(regs.regs(1).sva#2)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 13837 -attr oid 636 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(1).sva#2)}
load net {mux#11.itm(0)} -pin  "reg(regs.regs(1).sva#2)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(1)} -pin  "reg(regs.regs(1).sva#2)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(2)} -pin  "reg(regs.regs(1).sva#2)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(3)} -pin  "reg(regs.regs(1).sva#2)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(4)} -pin  "reg(regs.regs(1).sva#2)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(5)} -pin  "reg(regs.regs(1).sva#2)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(6)} -pin  "reg(regs.regs(1).sva#2)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(7)} -pin  "reg(regs.regs(1).sva#2)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(8)} -pin  "reg(regs.regs(1).sva#2)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(9)} -pin  "reg(regs.regs(1).sva#2)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(10)} -pin  "reg(regs.regs(1).sva#2)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(11)} -pin  "reg(regs.regs(1).sva#2)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(12)} -pin  "reg(regs.regs(1).sva#2)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(13)} -pin  "reg(regs.regs(1).sva#2)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(14)} -pin  "reg(regs.regs(1).sva#2)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(15)} -pin  "reg(regs.regs(1).sva#2)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(16)} -pin  "reg(regs.regs(1).sva#2)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(17)} -pin  "reg(regs.regs(1).sva#2)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(18)} -pin  "reg(regs.regs(1).sva#2)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(19)} -pin  "reg(regs.regs(1).sva#2)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(20)} -pin  "reg(regs.regs(1).sva#2)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(21)} -pin  "reg(regs.regs(1).sva#2)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(22)} -pin  "reg(regs.regs(1).sva#2)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(23)} -pin  "reg(regs.regs(1).sva#2)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(24)} -pin  "reg(regs.regs(1).sva#2)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(25)} -pin  "reg(regs.regs(1).sva#2)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(26)} -pin  "reg(regs.regs(1).sva#2)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(27)} -pin  "reg(regs.regs(1).sva#2)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(28)} -pin  "reg(regs.regs(1).sva#2)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(29)} -pin  "reg(regs.regs(1).sva#2)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#5}
load net {clk} -pin  "reg(regs.regs(1).sva#2)" {clk} -attr xrf 13838 -attr oid 637 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(1).sva#2)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(1).sva#2)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.regs(1).sva#2(0)} -pin  "reg(regs.regs(1).sva#2)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(1)} -pin  "reg(regs.regs(1).sva#2)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(2)} -pin  "reg(regs.regs(1).sva#2)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(3)} -pin  "reg(regs.regs(1).sva#2)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(4)} -pin  "reg(regs.regs(1).sva#2)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(5)} -pin  "reg(regs.regs(1).sva#2)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(6)} -pin  "reg(regs.regs(1).sva#2)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(7)} -pin  "reg(regs.regs(1).sva#2)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(8)} -pin  "reg(regs.regs(1).sva#2)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(9)} -pin  "reg(regs.regs(1).sva#2)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(10)} -pin  "reg(regs.regs(1).sva#2)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(11)} -pin  "reg(regs.regs(1).sva#2)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(12)} -pin  "reg(regs.regs(1).sva#2)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(13)} -pin  "reg(regs.regs(1).sva#2)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(14)} -pin  "reg(regs.regs(1).sva#2)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(15)} -pin  "reg(regs.regs(1).sva#2)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(16)} -pin  "reg(regs.regs(1).sva#2)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(17)} -pin  "reg(regs.regs(1).sva#2)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(18)} -pin  "reg(regs.regs(1).sva#2)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(19)} -pin  "reg(regs.regs(1).sva#2)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(20)} -pin  "reg(regs.regs(1).sva#2)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(21)} -pin  "reg(regs.regs(1).sva#2)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(22)} -pin  "reg(regs.regs(1).sva#2)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(23)} -pin  "reg(regs.regs(1).sva#2)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(24)} -pin  "reg(regs.regs(1).sva#2)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(25)} -pin  "reg(regs.regs(1).sva#2)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(26)} -pin  "reg(regs.regs(1).sva#2)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(27)} -pin  "reg(regs.regs(1).sva#2)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(28)} -pin  "reg(regs.regs(1).sva#2)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(29)} -pin  "reg(regs.regs(1).sva#2)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load inst "mux#12" "mux(2,30)" "INTERFACE" -attr xrf 13839 -attr oid 638 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12} -attr area 27.583690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(30,1,2)"
load net {regs.regs(2).sva.sg2(0)} -pin  "mux#12" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(1)} -pin  "mux#12" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(2)} -pin  "mux#12" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(3)} -pin  "mux#12" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(4)} -pin  "mux#12" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(5)} -pin  "mux#12" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(6)} -pin  "mux#12" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(7)} -pin  "mux#12" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(8)} -pin  "mux#12" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(9)} -pin  "mux#12" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(10)} -pin  "mux#12" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(11)} -pin  "mux#12" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(12)} -pin  "mux#12" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(13)} -pin  "mux#12" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(14)} -pin  "mux#12" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(15)} -pin  "mux#12" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(16)} -pin  "mux#12" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(17)} -pin  "mux#12" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(18)} -pin  "mux#12" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(19)} -pin  "mux#12" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(20)} -pin  "mux#12" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(21)} -pin  "mux#12" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(22)} -pin  "mux#12" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(23)} -pin  "mux#12" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(24)} -pin  "mux#12" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(25)} -pin  "mux#12" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(26)} -pin  "mux#12" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(27)} -pin  "mux#12" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(28)} -pin  "mux#12" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(29)} -pin  "mux#12" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(1).sva.sg2(0)} -pin  "mux#12" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(1)} -pin  "mux#12" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(2)} -pin  "mux#12" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(3)} -pin  "mux#12" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(4)} -pin  "mux#12" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(5)} -pin  "mux#12" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(6)} -pin  "mux#12" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(7)} -pin  "mux#12" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(8)} -pin  "mux#12" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(9)} -pin  "mux#12" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(10)} -pin  "mux#12" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(11)} -pin  "mux#12" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(12)} -pin  "mux#12" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(13)} -pin  "mux#12" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(14)} -pin  "mux#12" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(15)} -pin  "mux#12" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(16)} -pin  "mux#12" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(17)} -pin  "mux#12" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(18)} -pin  "mux#12" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(19)} -pin  "mux#12" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(20)} -pin  "mux#12" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(21)} -pin  "mux#12" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(22)} -pin  "mux#12" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(23)} -pin  "mux#12" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(24)} -pin  "mux#12" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(25)} -pin  "mux#12" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(26)} -pin  "mux#12" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(27)} -pin  "mux#12" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(28)} -pin  "mux#12" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(29)} -pin  "mux#12" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva.sg2}
load net {or#31.cse} -pin  "mux#12" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#31.cse}
load net {mux#12.itm(0)} -pin  "mux#12" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(1)} -pin  "mux#12" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(2)} -pin  "mux#12" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(3)} -pin  "mux#12" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(4)} -pin  "mux#12" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(5)} -pin  "mux#12" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(6)} -pin  "mux#12" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(7)} -pin  "mux#12" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(8)} -pin  "mux#12" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(9)} -pin  "mux#12" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(10)} -pin  "mux#12" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(11)} -pin  "mux#12" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(12)} -pin  "mux#12" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(13)} -pin  "mux#12" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(14)} -pin  "mux#12" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(15)} -pin  "mux#12" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(16)} -pin  "mux#12" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(17)} -pin  "mux#12" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(18)} -pin  "mux#12" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(19)} -pin  "mux#12" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(20)} -pin  "mux#12" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(21)} -pin  "mux#12" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(22)} -pin  "mux#12" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(23)} -pin  "mux#12" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(24)} -pin  "mux#12" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(25)} -pin  "mux#12" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(26)} -pin  "mux#12" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(27)} -pin  "mux#12" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(28)} -pin  "mux#12" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(29)} -pin  "mux#12" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load inst "reg(regs.regs(2).sva.sg2)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 13840 -attr oid 639 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(2).sva.sg2)}
load net {mux#12.itm(0)} -pin  "reg(regs.regs(2).sva.sg2)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(1)} -pin  "reg(regs.regs(2).sva.sg2)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(2)} -pin  "reg(regs.regs(2).sva.sg2)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(3)} -pin  "reg(regs.regs(2).sva.sg2)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(4)} -pin  "reg(regs.regs(2).sva.sg2)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(5)} -pin  "reg(regs.regs(2).sva.sg2)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(6)} -pin  "reg(regs.regs(2).sva.sg2)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(7)} -pin  "reg(regs.regs(2).sva.sg2)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(8)} -pin  "reg(regs.regs(2).sva.sg2)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(9)} -pin  "reg(regs.regs(2).sva.sg2)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(10)} -pin  "reg(regs.regs(2).sva.sg2)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(11)} -pin  "reg(regs.regs(2).sva.sg2)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(12)} -pin  "reg(regs.regs(2).sva.sg2)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(13)} -pin  "reg(regs.regs(2).sva.sg2)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(14)} -pin  "reg(regs.regs(2).sva.sg2)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(15)} -pin  "reg(regs.regs(2).sva.sg2)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(16)} -pin  "reg(regs.regs(2).sva.sg2)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(17)} -pin  "reg(regs.regs(2).sva.sg2)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(18)} -pin  "reg(regs.regs(2).sva.sg2)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(19)} -pin  "reg(regs.regs(2).sva.sg2)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(20)} -pin  "reg(regs.regs(2).sva.sg2)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(21)} -pin  "reg(regs.regs(2).sva.sg2)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(22)} -pin  "reg(regs.regs(2).sva.sg2)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(23)} -pin  "reg(regs.regs(2).sva.sg2)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(24)} -pin  "reg(regs.regs(2).sva.sg2)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(25)} -pin  "reg(regs.regs(2).sva.sg2)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(26)} -pin  "reg(regs.regs(2).sva.sg2)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(27)} -pin  "reg(regs.regs(2).sva.sg2)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(28)} -pin  "reg(regs.regs(2).sva.sg2)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(29)} -pin  "reg(regs.regs(2).sva.sg2)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#8}
load net {clk} -pin  "reg(regs.regs(2).sva.sg2)" {clk} -attr xrf 13841 -attr oid 640 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(2).sva.sg2)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(2).sva.sg2)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.regs(2).sva.sg2(0)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(1)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(2)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(3)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(4)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(5)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(6)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(7)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(8)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(9)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(10)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(11)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(12)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(13)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(14)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(15)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(16)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(17)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(18)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(19)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(20)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(21)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(22)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(23)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(24)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(25)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(26)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(27)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(28)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(29)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva.sg2}
load inst "mux#13" "mux(2,30)" "INTERFACE" -attr xrf 13842 -attr oid 641 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13} -attr area 27.583690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(30,1,2)"
load net {regs.regs(2).sva#2(0)} -pin  "mux#13" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(1)} -pin  "mux#13" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(2)} -pin  "mux#13" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(3)} -pin  "mux#13" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(4)} -pin  "mux#13" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(5)} -pin  "mux#13" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(6)} -pin  "mux#13" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(7)} -pin  "mux#13" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(8)} -pin  "mux#13" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(9)} -pin  "mux#13" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(10)} -pin  "mux#13" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(11)} -pin  "mux#13" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(12)} -pin  "mux#13" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(13)} -pin  "mux#13" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(14)} -pin  "mux#13" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(15)} -pin  "mux#13" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(16)} -pin  "mux#13" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(17)} -pin  "mux#13" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(18)} -pin  "mux#13" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(19)} -pin  "mux#13" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(20)} -pin  "mux#13" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(21)} -pin  "mux#13" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(22)} -pin  "mux#13" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(23)} -pin  "mux#13" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(24)} -pin  "mux#13" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(25)} -pin  "mux#13" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(26)} -pin  "mux#13" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(27)} -pin  "mux#13" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(28)} -pin  "mux#13" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(29)} -pin  "mux#13" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(1).sva#2(0)} -pin  "mux#13" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(1)} -pin  "mux#13" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(2)} -pin  "mux#13" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(3)} -pin  "mux#13" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(4)} -pin  "mux#13" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(5)} -pin  "mux#13" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(6)} -pin  "mux#13" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(7)} -pin  "mux#13" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(8)} -pin  "mux#13" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(9)} -pin  "mux#13" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(10)} -pin  "mux#13" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(11)} -pin  "mux#13" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(12)} -pin  "mux#13" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(13)} -pin  "mux#13" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(14)} -pin  "mux#13" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(15)} -pin  "mux#13" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(16)} -pin  "mux#13" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(17)} -pin  "mux#13" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(18)} -pin  "mux#13" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(19)} -pin  "mux#13" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(20)} -pin  "mux#13" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(21)} -pin  "mux#13" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(22)} -pin  "mux#13" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(23)} -pin  "mux#13" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(24)} -pin  "mux#13" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(25)} -pin  "mux#13" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(26)} -pin  "mux#13" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(27)} -pin  "mux#13" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(28)} -pin  "mux#13" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(29)} -pin  "mux#13" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva#2}
load net {or#31.cse} -pin  "mux#13" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#31.cse}
load net {mux#13.itm(0)} -pin  "mux#13" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(1)} -pin  "mux#13" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(2)} -pin  "mux#13" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(3)} -pin  "mux#13" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(4)} -pin  "mux#13" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(5)} -pin  "mux#13" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(6)} -pin  "mux#13" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(7)} -pin  "mux#13" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(8)} -pin  "mux#13" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(9)} -pin  "mux#13" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(10)} -pin  "mux#13" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(11)} -pin  "mux#13" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(12)} -pin  "mux#13" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(13)} -pin  "mux#13" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(14)} -pin  "mux#13" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(15)} -pin  "mux#13" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(16)} -pin  "mux#13" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(17)} -pin  "mux#13" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(18)} -pin  "mux#13" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(19)} -pin  "mux#13" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(20)} -pin  "mux#13" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(21)} -pin  "mux#13" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(22)} -pin  "mux#13" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(23)} -pin  "mux#13" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(24)} -pin  "mux#13" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(25)} -pin  "mux#13" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(26)} -pin  "mux#13" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(27)} -pin  "mux#13" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(28)} -pin  "mux#13" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(29)} -pin  "mux#13" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load inst "reg(regs.regs(2).sva#2)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 13843 -attr oid 642 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(2).sva#2)}
load net {mux#13.itm(0)} -pin  "reg(regs.regs(2).sva#2)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(1)} -pin  "reg(regs.regs(2).sva#2)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(2)} -pin  "reg(regs.regs(2).sva#2)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(3)} -pin  "reg(regs.regs(2).sva#2)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(4)} -pin  "reg(regs.regs(2).sva#2)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(5)} -pin  "reg(regs.regs(2).sva#2)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(6)} -pin  "reg(regs.regs(2).sva#2)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(7)} -pin  "reg(regs.regs(2).sva#2)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(8)} -pin  "reg(regs.regs(2).sva#2)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(9)} -pin  "reg(regs.regs(2).sva#2)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(10)} -pin  "reg(regs.regs(2).sva#2)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(11)} -pin  "reg(regs.regs(2).sva#2)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(12)} -pin  "reg(regs.regs(2).sva#2)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(13)} -pin  "reg(regs.regs(2).sva#2)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(14)} -pin  "reg(regs.regs(2).sva#2)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(15)} -pin  "reg(regs.regs(2).sva#2)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(16)} -pin  "reg(regs.regs(2).sva#2)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(17)} -pin  "reg(regs.regs(2).sva#2)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(18)} -pin  "reg(regs.regs(2).sva#2)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(19)} -pin  "reg(regs.regs(2).sva#2)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(20)} -pin  "reg(regs.regs(2).sva#2)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(21)} -pin  "reg(regs.regs(2).sva#2)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(22)} -pin  "reg(regs.regs(2).sva#2)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(23)} -pin  "reg(regs.regs(2).sva#2)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(24)} -pin  "reg(regs.regs(2).sva#2)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(25)} -pin  "reg(regs.regs(2).sva#2)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(26)} -pin  "reg(regs.regs(2).sva#2)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(27)} -pin  "reg(regs.regs(2).sva#2)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(28)} -pin  "reg(regs.regs(2).sva#2)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(29)} -pin  "reg(regs.regs(2).sva#2)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {clk} -pin  "reg(regs.regs(2).sva#2)" {clk} -attr xrf 13844 -attr oid 643 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(2).sva#2)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(2).sva#2)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.regs(2).sva#2(0)} -pin  "reg(regs.regs(2).sva#2)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(1)} -pin  "reg(regs.regs(2).sva#2)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(2)} -pin  "reg(regs.regs(2).sva#2)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(3)} -pin  "reg(regs.regs(2).sva#2)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(4)} -pin  "reg(regs.regs(2).sva#2)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(5)} -pin  "reg(regs.regs(2).sva#2)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(6)} -pin  "reg(regs.regs(2).sva#2)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(7)} -pin  "reg(regs.regs(2).sva#2)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(8)} -pin  "reg(regs.regs(2).sva#2)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(9)} -pin  "reg(regs.regs(2).sva#2)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(10)} -pin  "reg(regs.regs(2).sva#2)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(11)} -pin  "reg(regs.regs(2).sva#2)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(12)} -pin  "reg(regs.regs(2).sva#2)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(13)} -pin  "reg(regs.regs(2).sva#2)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(14)} -pin  "reg(regs.regs(2).sva#2)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(15)} -pin  "reg(regs.regs(2).sva#2)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(16)} -pin  "reg(regs.regs(2).sva#2)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(17)} -pin  "reg(regs.regs(2).sva#2)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(18)} -pin  "reg(regs.regs(2).sva#2)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(19)} -pin  "reg(regs.regs(2).sva#2)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(20)} -pin  "reg(regs.regs(2).sva#2)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(21)} -pin  "reg(regs.regs(2).sva#2)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(22)} -pin  "reg(regs.regs(2).sva#2)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(23)} -pin  "reg(regs.regs(2).sva#2)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(24)} -pin  "reg(regs.regs(2).sva#2)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(25)} -pin  "reg(regs.regs(2).sva#2)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(26)} -pin  "reg(regs.regs(2).sva#2)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(27)} -pin  "reg(regs.regs(2).sva#2)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(28)} -pin  "reg(regs.regs(2).sva#2)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(29)} -pin  "reg(regs.regs(2).sva#2)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva#2}
load inst "mux#19" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {i#7.lpi#1(0)} -pin  "mux#19" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {i#7.lpi#1(1)} -pin  "mux#19" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {i#7.sva(0)} -pin  "mux#19" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.sva}
load net {i#7.sva(1)} -pin  "mux#19" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.sva}
load net {or.dcpl#34} -pin  "mux#19" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#34}
load net {mux#19.itm(0)} -pin  "mux#19" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(1)} -pin  "mux#19" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load inst "nor#31" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#19.itm(0)} -pin  "nor#31" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(1)} -pin  "nor#31" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {and#80.cse} -pin  "nor#31" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {and#80.cse} -pin  "nor#31" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {nor#31.itm(0)} -pin  "nor#31" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31.itm}
load net {nor#31.itm(1)} -pin  "nor#31" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31.itm}
load inst "nor#30" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#31.itm(0)} -pin  "nor#30" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31.itm}
load net {nor#31.itm(1)} -pin  "nor#30" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31.itm}
load net {and.dcpl#71} -pin  "nor#30" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {and.dcpl#71} -pin  "nor#30" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#3.itm}
load net {nor#30.itm(0)} -pin  "nor#30" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30.itm}
load net {nor#30.itm(1)} -pin  "nor#30" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30.itm}
load inst "reg(i#7.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 13845 -attr oid 644 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(i#7.lpi#1)}
load net {nor#30.itm(0)} -pin  "reg(i#7.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30.itm}
load net {nor#30.itm(1)} -pin  "reg(i#7.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30.itm}
load net {GND} -pin  "reg(i#7.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(i#7.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(i#7.lpi#1)" {clk} -attr xrf 13846 -attr oid 645 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(i#7.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(i#7.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {i#7.lpi#1(0)} -pin  "reg(i#7.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {i#7.lpi#1(1)} -pin  "reg(i#7.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load inst "ACC1:if#1:acc#27" "add(15,-1,10,0,15)" "INTERFACE" -attr xrf 13847 -attr oid 646 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27} -attr area 16.201524 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,14,0,16)"
load net {bx(2).lpi#1.dfm.sg1(0)} -pin  "ACC1:if#1:acc#27" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(1)} -pin  "ACC1:if#1:acc#27" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(2)} -pin  "ACC1:if#1:acc#27" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(3)} -pin  "ACC1:if#1:acc#27" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(4)} -pin  "ACC1:if#1:acc#27" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(5)} -pin  "ACC1:if#1:acc#27" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(6)} -pin  "ACC1:if#1:acc#27" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(7)} -pin  "ACC1:if#1:acc#27" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(8)} -pin  "ACC1:if#1:acc#27" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(9)} -pin  "ACC1:if#1:acc#27" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(10)} -pin  "ACC1:if#1:acc#27" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(11)} -pin  "ACC1:if#1:acc#27" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(12)} -pin  "ACC1:if#1:acc#27" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(13)} -pin  "ACC1:if#1:acc#27" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(14)} -pin  "ACC1:if#1:acc#27" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {regs.regs(1).sva.sg2(0)} -pin  "ACC1:if#1:acc#27" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2).itm}
load net {regs.regs(1).sva.sg2(1)} -pin  "ACC1:if#1:acc#27" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2).itm}
load net {regs.regs(1).sva.sg2(2)} -pin  "ACC1:if#1:acc#27" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2).itm}
load net {regs.regs(1).sva.sg2(3)} -pin  "ACC1:if#1:acc#27" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2).itm}
load net {regs.regs(1).sva.sg2(4)} -pin  "ACC1:if#1:acc#27" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2).itm}
load net {regs.regs(1).sva.sg2(5)} -pin  "ACC1:if#1:acc#27" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2).itm}
load net {regs.regs(1).sva.sg2(6)} -pin  "ACC1:if#1:acc#27" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2).itm}
load net {regs.regs(1).sva.sg2(7)} -pin  "ACC1:if#1:acc#27" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2).itm}
load net {regs.regs(1).sva.sg2(8)} -pin  "ACC1:if#1:acc#27" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2).itm}
load net {regs.regs(1).sva.sg2(9)} -pin  "ACC1:if#1:acc#27" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2).itm}
load net {ACC1:if#1:acc#27.itm(0)} -pin  "ACC1:if#1:acc#27" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(1)} -pin  "ACC1:if#1:acc#27" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(2)} -pin  "ACC1:if#1:acc#27" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(3)} -pin  "ACC1:if#1:acc#27" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(4)} -pin  "ACC1:if#1:acc#27" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(5)} -pin  "ACC1:if#1:acc#27" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(6)} -pin  "ACC1:if#1:acc#27" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(7)} -pin  "ACC1:if#1:acc#27" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(8)} -pin  "ACC1:if#1:acc#27" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(9)} -pin  "ACC1:if#1:acc#27" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(10)} -pin  "ACC1:if#1:acc#27" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(11)} -pin  "ACC1:if#1:acc#27" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(12)} -pin  "ACC1:if#1:acc#27" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(13)} -pin  "ACC1:if#1:acc#27" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(14)} -pin  "ACC1:if#1:acc#27" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load inst "SHIFT:mux1h#26" "mux1h(4,15)" "INTERFACE" -attr xrf 13848 -attr oid 647 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {bx(2).lpi#1.dfm.sg1(0)} -pin  "SHIFT:mux1h#26" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(1)} -pin  "SHIFT:mux1h#26" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(2)} -pin  "SHIFT:mux1h#26" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(3)} -pin  "SHIFT:mux1h#26" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(4)} -pin  "SHIFT:mux1h#26" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(5)} -pin  "SHIFT:mux1h#26" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(6)} -pin  "SHIFT:mux1h#26" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(7)} -pin  "SHIFT:mux1h#26" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(8)} -pin  "SHIFT:mux1h#26" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(9)} -pin  "SHIFT:mux1h#26" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(10)} -pin  "SHIFT:mux1h#26" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(11)} -pin  "SHIFT:mux1h#26" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(12)} -pin  "SHIFT:mux1h#26" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(13)} -pin  "SHIFT:mux1h#26" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(14)} -pin  "SHIFT:mux1h#26" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).sva#1(1)} -pin  "SHIFT:mux1h#26" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1).itm}
load net {bx(2).sva#1(2)} -pin  "SHIFT:mux1h#26" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1).itm}
load net {bx(2).sva#1(3)} -pin  "SHIFT:mux1h#26" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1).itm}
load net {bx(2).sva#1(4)} -pin  "SHIFT:mux1h#26" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1).itm}
load net {bx(2).sva#1(5)} -pin  "SHIFT:mux1h#26" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1).itm}
load net {bx(2).sva#1(6)} -pin  "SHIFT:mux1h#26" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1).itm}
load net {bx(2).sva#1(7)} -pin  "SHIFT:mux1h#26" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1).itm}
load net {bx(2).sva#1(8)} -pin  "SHIFT:mux1h#26" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1).itm}
load net {bx(2).sva#1(9)} -pin  "SHIFT:mux1h#26" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1).itm}
load net {bx(2).sva#1(10)} -pin  "SHIFT:mux1h#26" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1).itm}
load net {bx(2).sva#1(11)} -pin  "SHIFT:mux1h#26" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1).itm}
load net {bx(2).sva#1(12)} -pin  "SHIFT:mux1h#26" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1).itm}
load net {bx(2).sva#1(13)} -pin  "SHIFT:mux1h#26" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1).itm}
load net {bx(2).sva#1(14)} -pin  "SHIFT:mux1h#26" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1).itm}
load net {bx(2).sva#1(15)} -pin  "SHIFT:mux1h#26" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1).itm}
load net {ACC1:if#1:acc#27.itm(0)} -pin  "SHIFT:mux1h#26" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(1)} -pin  "SHIFT:mux1h#26" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(2)} -pin  "SHIFT:mux1h#26" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(3)} -pin  "SHIFT:mux1h#26" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(4)} -pin  "SHIFT:mux1h#26" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(5)} -pin  "SHIFT:mux1h#26" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(6)} -pin  "SHIFT:mux1h#26" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(7)} -pin  "SHIFT:mux1h#26" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(8)} -pin  "SHIFT:mux1h#26" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(9)} -pin  "SHIFT:mux1h#26" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(10)} -pin  "SHIFT:mux1h#26" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(11)} -pin  "SHIFT:mux1h#26" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(12)} -pin  "SHIFT:mux1h#26" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(13)} -pin  "SHIFT:mux1h#26" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {ACC1:if#1:acc#27.itm(14)} -pin  "SHIFT:mux1h#26" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#27.itm}
load net {bx(2).sva#3(1)} -pin  "SHIFT:mux1h#26" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3).itm}
load net {bx(2).sva#3(2)} -pin  "SHIFT:mux1h#26" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3).itm}
load net {bx(2).sva#3(3)} -pin  "SHIFT:mux1h#26" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3).itm}
load net {bx(2).sva#3(4)} -pin  "SHIFT:mux1h#26" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3).itm}
load net {bx(2).sva#3(5)} -pin  "SHIFT:mux1h#26" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3).itm}
load net {bx(2).sva#3(6)} -pin  "SHIFT:mux1h#26" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3).itm}
load net {bx(2).sva#3(7)} -pin  "SHIFT:mux1h#26" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3).itm}
load net {bx(2).sva#3(8)} -pin  "SHIFT:mux1h#26" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3).itm}
load net {bx(2).sva#3(9)} -pin  "SHIFT:mux1h#26" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3).itm}
load net {bx(2).sva#3(10)} -pin  "SHIFT:mux1h#26" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3).itm}
load net {bx(2).sva#3(11)} -pin  "SHIFT:mux1h#26" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3).itm}
load net {bx(2).sva#3(12)} -pin  "SHIFT:mux1h#26" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3).itm}
load net {bx(2).sva#3(13)} -pin  "SHIFT:mux1h#26" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3).itm}
load net {bx(2).sva#3(14)} -pin  "SHIFT:mux1h#26" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3).itm}
load net {bx(2).sva#3(15)} -pin  "SHIFT:mux1h#26" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3).itm}
load net {SHIFT:nand#16.ssc} -pin  "SHIFT:mux1h#26" {S0} -attr xrf 13849 -attr oid 648 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#16.ssc}
load net {ACC1:and#13.ssc} -pin  "SHIFT:mux1h#26" {S1} -attr xrf 13850 -attr oid 649 -attr @path {/edge_detect/edge_detect:core/ACC1:and#13.ssc}
load net {ACC1:and#14.ssc} -pin  "SHIFT:mux1h#26" {S2} -attr xrf 13851 -attr oid 650 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.ssc}
load net {ACC1:and#15.ssc} -pin  "SHIFT:mux1h#26" {S3} -attr xrf 13852 -attr oid 651 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.ssc}
load net {SHIFT:mux1h#26.itm(0)} -pin  "SHIFT:mux1h#26" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(1)} -pin  "SHIFT:mux1h#26" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(2)} -pin  "SHIFT:mux1h#26" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(3)} -pin  "SHIFT:mux1h#26" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(4)} -pin  "SHIFT:mux1h#26" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(5)} -pin  "SHIFT:mux1h#26" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(6)} -pin  "SHIFT:mux1h#26" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(7)} -pin  "SHIFT:mux1h#26" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(8)} -pin  "SHIFT:mux1h#26" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(9)} -pin  "SHIFT:mux1h#26" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(10)} -pin  "SHIFT:mux1h#26" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(11)} -pin  "SHIFT:mux1h#26" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(12)} -pin  "SHIFT:mux1h#26" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(13)} -pin  "SHIFT:mux1h#26" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(14)} -pin  "SHIFT:mux1h#26" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load inst "reg(bx(2).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 13853 -attr oid 652 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(bx(2).lpi#1.sg1)}
load net {SHIFT:mux1h#26.itm(0)} -pin  "reg(bx(2).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(1)} -pin  "reg(bx(2).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(2)} -pin  "reg(bx(2).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(3)} -pin  "reg(bx(2).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(4)} -pin  "reg(bx(2).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(5)} -pin  "reg(bx(2).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(6)} -pin  "reg(bx(2).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(7)} -pin  "reg(bx(2).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(8)} -pin  "reg(bx(2).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(9)} -pin  "reg(bx(2).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(10)} -pin  "reg(bx(2).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(11)} -pin  "reg(bx(2).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(12)} -pin  "reg(bx(2).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(13)} -pin  "reg(bx(2).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {SHIFT:mux1h#26.itm(14)} -pin  "reg(bx(2).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#26.itm}
load net {GND} -pin  "reg(bx(2).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(2).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(2).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(2).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(2).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(2).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(2).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(2).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(2).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(2).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(2).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(2).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(2).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(2).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(2).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {clk} -pin  "reg(bx(2).lpi#1.sg1)" {clk} -attr xrf 13854 -attr oid 653 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(bx(2).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(bx(2).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {bx(2).lpi#1.sg1(0)} -pin  "reg(bx(2).lpi#1.sg1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(1)} -pin  "reg(bx(2).lpi#1.sg1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(2)} -pin  "reg(bx(2).lpi#1.sg1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(3)} -pin  "reg(bx(2).lpi#1.sg1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(4)} -pin  "reg(bx(2).lpi#1.sg1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(5)} -pin  "reg(bx(2).lpi#1.sg1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(6)} -pin  "reg(bx(2).lpi#1.sg1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(7)} -pin  "reg(bx(2).lpi#1.sg1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(8)} -pin  "reg(bx(2).lpi#1.sg1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(9)} -pin  "reg(bx(2).lpi#1.sg1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(10)} -pin  "reg(bx(2).lpi#1.sg1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(11)} -pin  "reg(bx(2).lpi#1.sg1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(12)} -pin  "reg(bx(2).lpi#1.sg1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(13)} -pin  "reg(bx(2).lpi#1.sg1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(14)} -pin  "reg(bx(2).lpi#1.sg1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load inst "SHIFT:mux1h#13" "mux1h(3,1)" "INTERFACE" -attr xrf 13855 -attr oid 654 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13} -attr area 2.190624 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,3)"
load net {bx(2).lpi#1.dfm#4} -pin  "SHIFT:mux1h#13" {A0(0)} -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm#4}
load net {bx(2).sva#1(0)} -pin  "SHIFT:mux1h#13" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#1)#1.itm}
load net {bx(2).sva#3(0)} -pin  "SHIFT:mux1h#13" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(bx(2).sva#3)#1.itm}
load net {SHIFT:or#19.cse} -pin  "SHIFT:mux1h#13" {S0} -attr xrf 13856 -attr oid 655 -attr @path {/edge_detect/edge_detect:core/SHIFT:or#19.cse}
load net {ACC1:and#13.ssc} -pin  "SHIFT:mux1h#13" {S1} -attr xrf 13857 -attr oid 656 -attr @path {/edge_detect/edge_detect:core/ACC1:and#13.ssc}
load net {ACC1:and#15.ssc} -pin  "SHIFT:mux1h#13" {S2} -attr xrf 13858 -attr oid 657 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.ssc}
load net {SHIFT:mux1h#13.itm} -pin  "SHIFT:mux1h#13" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load inst "reg(bx(2).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13859 -attr oid 658 -attr @path {/edge_detect/edge_detect:core/reg(bx(2).lpi#3)}
load net {SHIFT:mux1h#13.itm} -pin  "reg(bx(2).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#13.itm}
load net {GND} -pin  "reg(bx(2).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(bx(2).lpi#3)" {clk} -attr xrf 13860 -attr oid 659 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(bx(2).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(bx(2).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {bx(2).lpi#3} -pin  "reg(bx(2).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#3}
load inst "regs.operator[]#38:not#1" "not(10)" "INTERFACE" -attr xrf 13861 -attr oid 660 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(1).sva#2(0)} -pin  "regs.operator[]#38:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(1)} -pin  "regs.operator[]#38:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(2)} -pin  "regs.operator[]#38:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(3)} -pin  "regs.operator[]#38:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(4)} -pin  "regs.operator[]#38:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(5)} -pin  "regs.operator[]#38:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(6)} -pin  "regs.operator[]#38:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(7)} -pin  "regs.operator[]#38:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(8)} -pin  "regs.operator[]#38:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(9)} -pin  "regs.operator[]#38:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.operator[]#38:not#1.itm(0)} -pin  "regs.operator[]#38:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#1.itm}
load net {regs.operator[]#38:not#1.itm(1)} -pin  "regs.operator[]#38:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#1.itm}
load net {regs.operator[]#38:not#1.itm(2)} -pin  "regs.operator[]#38:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#1.itm}
load net {regs.operator[]#38:not#1.itm(3)} -pin  "regs.operator[]#38:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#1.itm}
load net {regs.operator[]#38:not#1.itm(4)} -pin  "regs.operator[]#38:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#1.itm}
load net {regs.operator[]#38:not#1.itm(5)} -pin  "regs.operator[]#38:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#1.itm}
load net {regs.operator[]#38:not#1.itm(6)} -pin  "regs.operator[]#38:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#1.itm}
load net {regs.operator[]#38:not#1.itm(7)} -pin  "regs.operator[]#38:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#1.itm}
load net {regs.operator[]#38:not#1.itm(8)} -pin  "regs.operator[]#38:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#1.itm}
load net {regs.operator[]#38:not#1.itm(9)} -pin  "regs.operator[]#38:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#38:not#1.itm}
load inst "ACC1:if#1:acc#29" "add(12,1,16,-1,16)" "INTERFACE" -attr xrf 13862 -attr oid 661 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {PWR} -pin  "ACC1:if#1:acc#29" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {regs.operator[]#38:not#1.itm(0)} -pin  "ACC1:if#1:acc#29" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {regs.operator[]#38:not#1.itm(1)} -pin  "ACC1:if#1:acc#29" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {regs.operator[]#38:not#1.itm(2)} -pin  "ACC1:if#1:acc#29" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {regs.operator[]#38:not#1.itm(3)} -pin  "ACC1:if#1:acc#29" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {regs.operator[]#38:not#1.itm(4)} -pin  "ACC1:if#1:acc#29" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {regs.operator[]#38:not#1.itm(5)} -pin  "ACC1:if#1:acc#29" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {regs.operator[]#38:not#1.itm(6)} -pin  "ACC1:if#1:acc#29" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {regs.operator[]#38:not#1.itm(7)} -pin  "ACC1:if#1:acc#29" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {regs.operator[]#38:not#1.itm(8)} -pin  "ACC1:if#1:acc#29" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {regs.operator[]#38:not#1.itm(9)} -pin  "ACC1:if#1:acc#29" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {PWR} -pin  "ACC1:if#1:acc#29" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#221.itm}
load net {PWR} -pin  "ACC1:if#1:acc#29" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {bx(0).lpi#1.dfm.sg1(0)} -pin  "ACC1:if#1:acc#29" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {bx(0).lpi#1.dfm.sg1(1)} -pin  "ACC1:if#1:acc#29" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {bx(0).lpi#1.dfm.sg1(2)} -pin  "ACC1:if#1:acc#29" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {bx(0).lpi#1.dfm.sg1(3)} -pin  "ACC1:if#1:acc#29" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {bx(0).lpi#1.dfm.sg1(4)} -pin  "ACC1:if#1:acc#29" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {bx(0).lpi#1.dfm.sg1(5)} -pin  "ACC1:if#1:acc#29" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {bx(0).lpi#1.dfm.sg1(6)} -pin  "ACC1:if#1:acc#29" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {bx(0).lpi#1.dfm.sg1(7)} -pin  "ACC1:if#1:acc#29" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {bx(0).lpi#1.dfm.sg1(8)} -pin  "ACC1:if#1:acc#29" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {bx(0).lpi#1.dfm.sg1(9)} -pin  "ACC1:if#1:acc#29" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {bx(0).lpi#1.dfm.sg1(10)} -pin  "ACC1:if#1:acc#29" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {bx(0).lpi#1.dfm.sg1(11)} -pin  "ACC1:if#1:acc#29" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {bx(0).lpi#1.dfm.sg1(12)} -pin  "ACC1:if#1:acc#29" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {bx(0).lpi#1.dfm.sg1(13)} -pin  "ACC1:if#1:acc#29" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {bx(0).lpi#1.dfm.sg1(14)} -pin  "ACC1:if#1:acc#29" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#222.itm}
load net {ACC1:if#1:acc#29.itm(0)} -pin  "ACC1:if#1:acc#29" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load net {ACC1:if#1:acc#29.itm(1)} -pin  "ACC1:if#1:acc#29" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load net {ACC1:if#1:acc#29.itm(2)} -pin  "ACC1:if#1:acc#29" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load net {ACC1:if#1:acc#29.itm(3)} -pin  "ACC1:if#1:acc#29" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load net {ACC1:if#1:acc#29.itm(4)} -pin  "ACC1:if#1:acc#29" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load net {ACC1:if#1:acc#29.itm(5)} -pin  "ACC1:if#1:acc#29" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load net {ACC1:if#1:acc#29.itm(6)} -pin  "ACC1:if#1:acc#29" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load net {ACC1:if#1:acc#29.itm(7)} -pin  "ACC1:if#1:acc#29" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load net {ACC1:if#1:acc#29.itm(8)} -pin  "ACC1:if#1:acc#29" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load net {ACC1:if#1:acc#29.itm(9)} -pin  "ACC1:if#1:acc#29" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load net {ACC1:if#1:acc#29.itm(10)} -pin  "ACC1:if#1:acc#29" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load net {ACC1:if#1:acc#29.itm(11)} -pin  "ACC1:if#1:acc#29" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load net {ACC1:if#1:acc#29.itm(12)} -pin  "ACC1:if#1:acc#29" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load net {ACC1:if#1:acc#29.itm(13)} -pin  "ACC1:if#1:acc#29" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load net {ACC1:if#1:acc#29.itm(14)} -pin  "ACC1:if#1:acc#29" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load net {ACC1:if#1:acc#29.itm(15)} -pin  "ACC1:if#1:acc#29" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#29.itm}
load inst "SHIFT:mux1h#25" "mux1h(4,15)" "INTERFACE" -attr xrf 13863 -attr oid 662 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {bx(0).lpi#1.dfm.sg1(0)} -pin  "SHIFT:mux1h#25" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(1)} -pin  "SHIFT:mux1h#25" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(2)} -pin  "SHIFT:mux1h#25" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(3)} -pin  "SHIFT:mux1h#25" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(4)} -pin  "SHIFT:mux1h#25" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(5)} -pin  "SHIFT:mux1h#25" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(6)} -pin  "SHIFT:mux1h#25" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(7)} -pin  "SHIFT:mux1h#25" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(8)} -pin  "SHIFT:mux1h#25" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(9)} -pin  "SHIFT:mux1h#25" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(10)} -pin  "SHIFT:mux1h#25" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(11)} -pin  "SHIFT:mux1h#25" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(12)} -pin  "SHIFT:mux1h#25" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(13)} -pin  "SHIFT:mux1h#25" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(14)} -pin  "SHIFT:mux1h#25" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {ACC1:if:acc#24.itm(2)} -pin  "SHIFT:mux1h#25" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1).itm}
load net {ACC1:if:acc#24.itm(3)} -pin  "SHIFT:mux1h#25" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1).itm}
load net {ACC1:if:acc#24.itm(4)} -pin  "SHIFT:mux1h#25" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1).itm}
load net {ACC1:if:acc#24.itm(5)} -pin  "SHIFT:mux1h#25" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1).itm}
load net {ACC1:if:acc#24.itm(6)} -pin  "SHIFT:mux1h#25" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1).itm}
load net {ACC1:if:acc#24.itm(7)} -pin  "SHIFT:mux1h#25" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1).itm}
load net {ACC1:if:acc#24.itm(8)} -pin  "SHIFT:mux1h#25" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1).itm}
load net {ACC1:if:acc#24.itm(9)} -pin  "SHIFT:mux1h#25" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1).itm}
load net {ACC1:if:acc#24.itm(10)} -pin  "SHIFT:mux1h#25" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1).itm}
load net {ACC1:if:acc#24.itm(11)} -pin  "SHIFT:mux1h#25" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1).itm}
load net {ACC1:if:acc#24.itm(12)} -pin  "SHIFT:mux1h#25" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1).itm}
load net {ACC1:if:acc#24.itm(13)} -pin  "SHIFT:mux1h#25" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1).itm}
load net {ACC1:if:acc#24.itm(14)} -pin  "SHIFT:mux1h#25" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1).itm}
load net {ACC1:if:acc#24.itm(15)} -pin  "SHIFT:mux1h#25" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1).itm}
load net {ACC1:if:acc#24.itm(16)} -pin  "SHIFT:mux1h#25" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1).itm}
load net {ACC1:if#1:acc#29.itm(1)} -pin  "SHIFT:mux1h#25" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#2.itm}
load net {ACC1:if#1:acc#29.itm(2)} -pin  "SHIFT:mux1h#25" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#2.itm}
load net {ACC1:if#1:acc#29.itm(3)} -pin  "SHIFT:mux1h#25" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#2.itm}
load net {ACC1:if#1:acc#29.itm(4)} -pin  "SHIFT:mux1h#25" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#2.itm}
load net {ACC1:if#1:acc#29.itm(5)} -pin  "SHIFT:mux1h#25" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#2.itm}
load net {ACC1:if#1:acc#29.itm(6)} -pin  "SHIFT:mux1h#25" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#2.itm}
load net {ACC1:if#1:acc#29.itm(7)} -pin  "SHIFT:mux1h#25" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#2.itm}
load net {ACC1:if#1:acc#29.itm(8)} -pin  "SHIFT:mux1h#25" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#2.itm}
load net {ACC1:if#1:acc#29.itm(9)} -pin  "SHIFT:mux1h#25" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#2.itm}
load net {ACC1:if#1:acc#29.itm(10)} -pin  "SHIFT:mux1h#25" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#2.itm}
load net {ACC1:if#1:acc#29.itm(11)} -pin  "SHIFT:mux1h#25" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#2.itm}
load net {ACC1:if#1:acc#29.itm(12)} -pin  "SHIFT:mux1h#25" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#2.itm}
load net {ACC1:if#1:acc#29.itm(13)} -pin  "SHIFT:mux1h#25" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#2.itm}
load net {ACC1:if#1:acc#29.itm(14)} -pin  "SHIFT:mux1h#25" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#2.itm}
load net {ACC1:if#1:acc#29.itm(15)} -pin  "SHIFT:mux1h#25" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#2.itm}
load net {ACC1:if#2:acc#24.itm(2)} -pin  "SHIFT:mux1h#25" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3).itm}
load net {ACC1:if#2:acc#24.itm(3)} -pin  "SHIFT:mux1h#25" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3).itm}
load net {ACC1:if#2:acc#24.itm(4)} -pin  "SHIFT:mux1h#25" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3).itm}
load net {ACC1:if#2:acc#24.itm(5)} -pin  "SHIFT:mux1h#25" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3).itm}
load net {ACC1:if#2:acc#24.itm(6)} -pin  "SHIFT:mux1h#25" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3).itm}
load net {ACC1:if#2:acc#24.itm(7)} -pin  "SHIFT:mux1h#25" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3).itm}
load net {ACC1:if#2:acc#24.itm(8)} -pin  "SHIFT:mux1h#25" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3).itm}
load net {ACC1:if#2:acc#24.itm(9)} -pin  "SHIFT:mux1h#25" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3).itm}
load net {ACC1:if#2:acc#24.itm(10)} -pin  "SHIFT:mux1h#25" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3).itm}
load net {ACC1:if#2:acc#24.itm(11)} -pin  "SHIFT:mux1h#25" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3).itm}
load net {ACC1:if#2:acc#24.itm(12)} -pin  "SHIFT:mux1h#25" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3).itm}
load net {ACC1:if#2:acc#24.itm(13)} -pin  "SHIFT:mux1h#25" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3).itm}
load net {ACC1:if#2:acc#24.itm(14)} -pin  "SHIFT:mux1h#25" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3).itm}
load net {ACC1:if#2:acc#24.itm(15)} -pin  "SHIFT:mux1h#25" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3).itm}
load net {ACC1:if#2:acc#24.itm(16)} -pin  "SHIFT:mux1h#25" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3).itm}
load net {SHIFT:nand#16.ssc} -pin  "SHIFT:mux1h#25" {S0} -attr xrf 13864 -attr oid 663 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#16.ssc}
load net {ACC1:and#13.ssc} -pin  "SHIFT:mux1h#25" {S1} -attr xrf 13865 -attr oid 664 -attr @path {/edge_detect/edge_detect:core/ACC1:and#13.ssc}
load net {ACC1:and#14.ssc} -pin  "SHIFT:mux1h#25" {S2} -attr xrf 13866 -attr oid 665 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.ssc}
load net {ACC1:and#15.ssc} -pin  "SHIFT:mux1h#25" {S3} -attr xrf 13867 -attr oid 666 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.ssc}
load net {SHIFT:mux1h#25.itm(0)} -pin  "SHIFT:mux1h#25" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(1)} -pin  "SHIFT:mux1h#25" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(2)} -pin  "SHIFT:mux1h#25" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(3)} -pin  "SHIFT:mux1h#25" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(4)} -pin  "SHIFT:mux1h#25" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(5)} -pin  "SHIFT:mux1h#25" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(6)} -pin  "SHIFT:mux1h#25" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(7)} -pin  "SHIFT:mux1h#25" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(8)} -pin  "SHIFT:mux1h#25" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(9)} -pin  "SHIFT:mux1h#25" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(10)} -pin  "SHIFT:mux1h#25" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(11)} -pin  "SHIFT:mux1h#25" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(12)} -pin  "SHIFT:mux1h#25" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(13)} -pin  "SHIFT:mux1h#25" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(14)} -pin  "SHIFT:mux1h#25" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load inst "reg(bx(0).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 13868 -attr oid 667 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(bx(0).lpi#1.sg1)}
load net {SHIFT:mux1h#25.itm(0)} -pin  "reg(bx(0).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(1)} -pin  "reg(bx(0).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(2)} -pin  "reg(bx(0).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(3)} -pin  "reg(bx(0).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(4)} -pin  "reg(bx(0).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(5)} -pin  "reg(bx(0).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(6)} -pin  "reg(bx(0).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(7)} -pin  "reg(bx(0).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(8)} -pin  "reg(bx(0).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(9)} -pin  "reg(bx(0).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(10)} -pin  "reg(bx(0).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(11)} -pin  "reg(bx(0).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(12)} -pin  "reg(bx(0).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(13)} -pin  "reg(bx(0).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {SHIFT:mux1h#25.itm(14)} -pin  "reg(bx(0).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#25.itm}
load net {GND} -pin  "reg(bx(0).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(0).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(0).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(0).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(0).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(0).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(0).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(0).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(0).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(0).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(0).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(0).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(0).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(0).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(bx(0).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {clk} -pin  "reg(bx(0).lpi#1.sg1)" {clk} -attr xrf 13869 -attr oid 668 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(bx(0).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(bx(0).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {bx(0).lpi#1.sg1(0)} -pin  "reg(bx(0).lpi#1.sg1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(1)} -pin  "reg(bx(0).lpi#1.sg1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(2)} -pin  "reg(bx(0).lpi#1.sg1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(3)} -pin  "reg(bx(0).lpi#1.sg1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(4)} -pin  "reg(bx(0).lpi#1.sg1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(5)} -pin  "reg(bx(0).lpi#1.sg1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(6)} -pin  "reg(bx(0).lpi#1.sg1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(7)} -pin  "reg(bx(0).lpi#1.sg1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(8)} -pin  "reg(bx(0).lpi#1.sg1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(9)} -pin  "reg(bx(0).lpi#1.sg1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(10)} -pin  "reg(bx(0).lpi#1.sg1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(11)} -pin  "reg(bx(0).lpi#1.sg1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(12)} -pin  "reg(bx(0).lpi#1.sg1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(13)} -pin  "reg(bx(0).lpi#1.sg1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(14)} -pin  "reg(bx(0).lpi#1.sg1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load inst "SHIFT:mux1h#12" "mux1h(3,1)" "INTERFACE" -attr xrf 13870 -attr oid 669 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12} -attr area 2.190624 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,3)"
load net {bx(0).lpi#1.dfm#4} -pin  "SHIFT:mux1h#12" {A0(0)} -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm#4}
load net {ACC1:if:acc#24.itm(1)} -pin  "SHIFT:mux1h#12" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#1)#1.itm}
load net {ACC1:if#2:acc#24.itm(1)} -pin  "SHIFT:mux1h#12" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(bx(0).sva#3)#1.itm}
load net {SHIFT:or#19.cse} -pin  "SHIFT:mux1h#12" {S0} -attr xrf 13871 -attr oid 670 -attr @path {/edge_detect/edge_detect:core/SHIFT:or#19.cse}
load net {ACC1:and#13.ssc} -pin  "SHIFT:mux1h#12" {S1} -attr xrf 13872 -attr oid 671 -attr @path {/edge_detect/edge_detect:core/ACC1:and#13.ssc}
load net {ACC1:and#15.ssc} -pin  "SHIFT:mux1h#12" {S2} -attr xrf 13873 -attr oid 672 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.ssc}
load net {SHIFT:mux1h#12.itm} -pin  "SHIFT:mux1h#12" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load inst "reg(bx(0).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13874 -attr oid 673 -attr @path {/edge_detect/edge_detect:core/reg(bx(0).lpi#3)}
load net {SHIFT:mux1h#12.itm} -pin  "reg(bx(0).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#12.itm}
load net {GND} -pin  "reg(bx(0).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(bx(0).lpi#3)" {clk} -attr xrf 13875 -attr oid 674 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(bx(0).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(bx(0).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {bx(0).lpi#3} -pin  "reg(bx(0).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#3}
load inst "ACC1:if#1:acc#26" "add(15,-1,10,0,15)" "INTERFACE" -attr xrf 13876 -attr oid 675 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26} -attr area 16.201524 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,14,0,16)"
load net {gx(2).lpi#1.dfm.sg1(0)} -pin  "ACC1:if#1:acc#26" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(1)} -pin  "ACC1:if#1:acc#26" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(2)} -pin  "ACC1:if#1:acc#26" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(3)} -pin  "ACC1:if#1:acc#26" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(4)} -pin  "ACC1:if#1:acc#26" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(5)} -pin  "ACC1:if#1:acc#26" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(6)} -pin  "ACC1:if#1:acc#26" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(7)} -pin  "ACC1:if#1:acc#26" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(8)} -pin  "ACC1:if#1:acc#26" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(9)} -pin  "ACC1:if#1:acc#26" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(10)} -pin  "ACC1:if#1:acc#26" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(11)} -pin  "ACC1:if#1:acc#26" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(12)} -pin  "ACC1:if#1:acc#26" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(13)} -pin  "ACC1:if#1:acc#26" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(14)} -pin  "ACC1:if#1:acc#26" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {regs.regs(1).sva.sg2(10)} -pin  "ACC1:if#1:acc#26" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#1.itm}
load net {regs.regs(1).sva.sg2(11)} -pin  "ACC1:if#1:acc#26" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#1.itm}
load net {regs.regs(1).sva.sg2(12)} -pin  "ACC1:if#1:acc#26" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#1.itm}
load net {regs.regs(1).sva.sg2(13)} -pin  "ACC1:if#1:acc#26" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#1.itm}
load net {regs.regs(1).sva.sg2(14)} -pin  "ACC1:if#1:acc#26" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#1.itm}
load net {regs.regs(1).sva.sg2(15)} -pin  "ACC1:if#1:acc#26" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#1.itm}
load net {regs.regs(1).sva.sg2(16)} -pin  "ACC1:if#1:acc#26" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#1.itm}
load net {regs.regs(1).sva.sg2(17)} -pin  "ACC1:if#1:acc#26" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#1.itm}
load net {regs.regs(1).sva.sg2(18)} -pin  "ACC1:if#1:acc#26" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#1.itm}
load net {regs.regs(1).sva.sg2(19)} -pin  "ACC1:if#1:acc#26" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#1.itm}
load net {ACC1:if#1:acc#26.itm(0)} -pin  "ACC1:if#1:acc#26" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(1)} -pin  "ACC1:if#1:acc#26" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(2)} -pin  "ACC1:if#1:acc#26" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(3)} -pin  "ACC1:if#1:acc#26" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(4)} -pin  "ACC1:if#1:acc#26" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(5)} -pin  "ACC1:if#1:acc#26" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(6)} -pin  "ACC1:if#1:acc#26" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(7)} -pin  "ACC1:if#1:acc#26" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(8)} -pin  "ACC1:if#1:acc#26" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(9)} -pin  "ACC1:if#1:acc#26" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(10)} -pin  "ACC1:if#1:acc#26" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(11)} -pin  "ACC1:if#1:acc#26" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(12)} -pin  "ACC1:if#1:acc#26" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(13)} -pin  "ACC1:if#1:acc#26" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(14)} -pin  "ACC1:if#1:acc#26" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load inst "SHIFT:mux1h#28" "mux1h(4,15)" "INTERFACE" -attr xrf 13877 -attr oid 676 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {gx(2).lpi#1.dfm.sg1(0)} -pin  "SHIFT:mux1h#28" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(1)} -pin  "SHIFT:mux1h#28" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(2)} -pin  "SHIFT:mux1h#28" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(3)} -pin  "SHIFT:mux1h#28" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(4)} -pin  "SHIFT:mux1h#28" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(5)} -pin  "SHIFT:mux1h#28" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(6)} -pin  "SHIFT:mux1h#28" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(7)} -pin  "SHIFT:mux1h#28" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(8)} -pin  "SHIFT:mux1h#28" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(9)} -pin  "SHIFT:mux1h#28" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(10)} -pin  "SHIFT:mux1h#28" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(11)} -pin  "SHIFT:mux1h#28" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(12)} -pin  "SHIFT:mux1h#28" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(13)} -pin  "SHIFT:mux1h#28" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(14)} -pin  "SHIFT:mux1h#28" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).sva#1(1)} -pin  "SHIFT:mux1h#28" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1).itm}
load net {gx(2).sva#1(2)} -pin  "SHIFT:mux1h#28" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1).itm}
load net {gx(2).sva#1(3)} -pin  "SHIFT:mux1h#28" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1).itm}
load net {gx(2).sva#1(4)} -pin  "SHIFT:mux1h#28" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1).itm}
load net {gx(2).sva#1(5)} -pin  "SHIFT:mux1h#28" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1).itm}
load net {gx(2).sva#1(6)} -pin  "SHIFT:mux1h#28" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1).itm}
load net {gx(2).sva#1(7)} -pin  "SHIFT:mux1h#28" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1).itm}
load net {gx(2).sva#1(8)} -pin  "SHIFT:mux1h#28" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1).itm}
load net {gx(2).sva#1(9)} -pin  "SHIFT:mux1h#28" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1).itm}
load net {gx(2).sva#1(10)} -pin  "SHIFT:mux1h#28" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1).itm}
load net {gx(2).sva#1(11)} -pin  "SHIFT:mux1h#28" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1).itm}
load net {gx(2).sva#1(12)} -pin  "SHIFT:mux1h#28" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1).itm}
load net {gx(2).sva#1(13)} -pin  "SHIFT:mux1h#28" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1).itm}
load net {gx(2).sva#1(14)} -pin  "SHIFT:mux1h#28" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1).itm}
load net {gx(2).sva#1(15)} -pin  "SHIFT:mux1h#28" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1).itm}
load net {ACC1:if#1:acc#26.itm(0)} -pin  "SHIFT:mux1h#28" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(1)} -pin  "SHIFT:mux1h#28" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(2)} -pin  "SHIFT:mux1h#28" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(3)} -pin  "SHIFT:mux1h#28" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(4)} -pin  "SHIFT:mux1h#28" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(5)} -pin  "SHIFT:mux1h#28" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(6)} -pin  "SHIFT:mux1h#28" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(7)} -pin  "SHIFT:mux1h#28" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(8)} -pin  "SHIFT:mux1h#28" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(9)} -pin  "SHIFT:mux1h#28" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(10)} -pin  "SHIFT:mux1h#28" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(11)} -pin  "SHIFT:mux1h#28" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(12)} -pin  "SHIFT:mux1h#28" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(13)} -pin  "SHIFT:mux1h#28" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {ACC1:if#1:acc#26.itm(14)} -pin  "SHIFT:mux1h#28" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#26.itm}
load net {gx(2).sva#3(1)} -pin  "SHIFT:mux1h#28" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3).itm}
load net {gx(2).sva#3(2)} -pin  "SHIFT:mux1h#28" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3).itm}
load net {gx(2).sva#3(3)} -pin  "SHIFT:mux1h#28" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3).itm}
load net {gx(2).sva#3(4)} -pin  "SHIFT:mux1h#28" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3).itm}
load net {gx(2).sva#3(5)} -pin  "SHIFT:mux1h#28" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3).itm}
load net {gx(2).sva#3(6)} -pin  "SHIFT:mux1h#28" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3).itm}
load net {gx(2).sva#3(7)} -pin  "SHIFT:mux1h#28" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3).itm}
load net {gx(2).sva#3(8)} -pin  "SHIFT:mux1h#28" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3).itm}
load net {gx(2).sva#3(9)} -pin  "SHIFT:mux1h#28" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3).itm}
load net {gx(2).sva#3(10)} -pin  "SHIFT:mux1h#28" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3).itm}
load net {gx(2).sva#3(11)} -pin  "SHIFT:mux1h#28" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3).itm}
load net {gx(2).sva#3(12)} -pin  "SHIFT:mux1h#28" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3).itm}
load net {gx(2).sva#3(13)} -pin  "SHIFT:mux1h#28" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3).itm}
load net {gx(2).sva#3(14)} -pin  "SHIFT:mux1h#28" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3).itm}
load net {gx(2).sva#3(15)} -pin  "SHIFT:mux1h#28" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3).itm}
load net {SHIFT:nand#16.ssc} -pin  "SHIFT:mux1h#28" {S0} -attr xrf 13878 -attr oid 677 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#16.ssc}
load net {ACC1:and#13.ssc} -pin  "SHIFT:mux1h#28" {S1} -attr xrf 13879 -attr oid 678 -attr @path {/edge_detect/edge_detect:core/ACC1:and#13.ssc}
load net {ACC1:and#14.ssc} -pin  "SHIFT:mux1h#28" {S2} -attr xrf 13880 -attr oid 679 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.ssc}
load net {ACC1:and#15.ssc} -pin  "SHIFT:mux1h#28" {S3} -attr xrf 13881 -attr oid 680 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.ssc}
load net {SHIFT:mux1h#28.itm(0)} -pin  "SHIFT:mux1h#28" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(1)} -pin  "SHIFT:mux1h#28" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(2)} -pin  "SHIFT:mux1h#28" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(3)} -pin  "SHIFT:mux1h#28" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(4)} -pin  "SHIFT:mux1h#28" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(5)} -pin  "SHIFT:mux1h#28" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(6)} -pin  "SHIFT:mux1h#28" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(7)} -pin  "SHIFT:mux1h#28" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(8)} -pin  "SHIFT:mux1h#28" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(9)} -pin  "SHIFT:mux1h#28" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(10)} -pin  "SHIFT:mux1h#28" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(11)} -pin  "SHIFT:mux1h#28" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(12)} -pin  "SHIFT:mux1h#28" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(13)} -pin  "SHIFT:mux1h#28" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(14)} -pin  "SHIFT:mux1h#28" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load inst "reg(gx(2).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 13882 -attr oid 681 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(gx(2).lpi#1.sg1)}
load net {SHIFT:mux1h#28.itm(0)} -pin  "reg(gx(2).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(1)} -pin  "reg(gx(2).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(2)} -pin  "reg(gx(2).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(3)} -pin  "reg(gx(2).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(4)} -pin  "reg(gx(2).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(5)} -pin  "reg(gx(2).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(6)} -pin  "reg(gx(2).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(7)} -pin  "reg(gx(2).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(8)} -pin  "reg(gx(2).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(9)} -pin  "reg(gx(2).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(10)} -pin  "reg(gx(2).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(11)} -pin  "reg(gx(2).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(12)} -pin  "reg(gx(2).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(13)} -pin  "reg(gx(2).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {SHIFT:mux1h#28.itm(14)} -pin  "reg(gx(2).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#28.itm}
load net {GND} -pin  "reg(gx(2).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(2).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(2).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(2).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(2).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(2).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(2).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(2).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(2).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(2).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(2).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(2).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(2).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(2).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(2).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {clk} -pin  "reg(gx(2).lpi#1.sg1)" {clk} -attr xrf 13883 -attr oid 682 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(gx(2).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(gx(2).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {gx(2).lpi#1.sg1(0)} -pin  "reg(gx(2).lpi#1.sg1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(1)} -pin  "reg(gx(2).lpi#1.sg1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(2)} -pin  "reg(gx(2).lpi#1.sg1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(3)} -pin  "reg(gx(2).lpi#1.sg1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(4)} -pin  "reg(gx(2).lpi#1.sg1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(5)} -pin  "reg(gx(2).lpi#1.sg1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(6)} -pin  "reg(gx(2).lpi#1.sg1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(7)} -pin  "reg(gx(2).lpi#1.sg1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(8)} -pin  "reg(gx(2).lpi#1.sg1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(9)} -pin  "reg(gx(2).lpi#1.sg1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(10)} -pin  "reg(gx(2).lpi#1.sg1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(11)} -pin  "reg(gx(2).lpi#1.sg1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(12)} -pin  "reg(gx(2).lpi#1.sg1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(13)} -pin  "reg(gx(2).lpi#1.sg1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(14)} -pin  "reg(gx(2).lpi#1.sg1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load inst "SHIFT:mux1h#11" "mux1h(3,1)" "INTERFACE" -attr xrf 13884 -attr oid 683 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11} -attr area 2.190624 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,3)"
load net {gx(2).lpi#1.dfm#4} -pin  "SHIFT:mux1h#11" {A0(0)} -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm#4}
load net {gx(2).sva#1(0)} -pin  "SHIFT:mux1h#11" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#1)#1.itm}
load net {gx(2).sva#3(0)} -pin  "SHIFT:mux1h#11" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(gx(2).sva#3)#1.itm}
load net {SHIFT:or#19.cse} -pin  "SHIFT:mux1h#11" {S0} -attr xrf 13885 -attr oid 684 -attr @path {/edge_detect/edge_detect:core/SHIFT:or#19.cse}
load net {ACC1:and#13.ssc} -pin  "SHIFT:mux1h#11" {S1} -attr xrf 13886 -attr oid 685 -attr @path {/edge_detect/edge_detect:core/ACC1:and#13.ssc}
load net {ACC1:and#15.ssc} -pin  "SHIFT:mux1h#11" {S2} -attr xrf 13887 -attr oid 686 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.ssc}
load net {SHIFT:mux1h#11.itm} -pin  "SHIFT:mux1h#11" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load inst "reg(gx(2).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13888 -attr oid 687 -attr @path {/edge_detect/edge_detect:core/reg(gx(2).lpi#3)}
load net {SHIFT:mux1h#11.itm} -pin  "reg(gx(2).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#11.itm}
load net {GND} -pin  "reg(gx(2).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(gx(2).lpi#3)" {clk} -attr xrf 13889 -attr oid 688 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(gx(2).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(gx(2).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {gx(2).lpi#3} -pin  "reg(gx(2).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#3}
load inst "regs.operator[]#37:not#1" "not(10)" "INTERFACE" -attr xrf 13890 -attr oid 689 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(1).sva#2(10)} -pin  "regs.operator[]#37:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(11)} -pin  "regs.operator[]#37:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(12)} -pin  "regs.operator[]#37:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(13)} -pin  "regs.operator[]#37:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(14)} -pin  "regs.operator[]#37:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(15)} -pin  "regs.operator[]#37:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(16)} -pin  "regs.operator[]#37:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(17)} -pin  "regs.operator[]#37:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(18)} -pin  "regs.operator[]#37:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(19)} -pin  "regs.operator[]#37:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.operator[]#37:not#1.itm(0)} -pin  "regs.operator[]#37:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#1.itm}
load net {regs.operator[]#37:not#1.itm(1)} -pin  "regs.operator[]#37:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#1.itm}
load net {regs.operator[]#37:not#1.itm(2)} -pin  "regs.operator[]#37:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#1.itm}
load net {regs.operator[]#37:not#1.itm(3)} -pin  "regs.operator[]#37:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#1.itm}
load net {regs.operator[]#37:not#1.itm(4)} -pin  "regs.operator[]#37:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#1.itm}
load net {regs.operator[]#37:not#1.itm(5)} -pin  "regs.operator[]#37:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#1.itm}
load net {regs.operator[]#37:not#1.itm(6)} -pin  "regs.operator[]#37:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#1.itm}
load net {regs.operator[]#37:not#1.itm(7)} -pin  "regs.operator[]#37:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#1.itm}
load net {regs.operator[]#37:not#1.itm(8)} -pin  "regs.operator[]#37:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#1.itm}
load net {regs.operator[]#37:not#1.itm(9)} -pin  "regs.operator[]#37:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#37:not#1.itm}
load inst "ACC1:if#1:acc" "add(12,1,16,-1,16)" "INTERFACE" -attr xrf 13891 -attr oid 690 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {PWR} -pin  "ACC1:if#1:acc" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {regs.operator[]#37:not#1.itm(0)} -pin  "ACC1:if#1:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {regs.operator[]#37:not#1.itm(1)} -pin  "ACC1:if#1:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {regs.operator[]#37:not#1.itm(2)} -pin  "ACC1:if#1:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {regs.operator[]#37:not#1.itm(3)} -pin  "ACC1:if#1:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {regs.operator[]#37:not#1.itm(4)} -pin  "ACC1:if#1:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {regs.operator[]#37:not#1.itm(5)} -pin  "ACC1:if#1:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {regs.operator[]#37:not#1.itm(6)} -pin  "ACC1:if#1:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {regs.operator[]#37:not#1.itm(7)} -pin  "ACC1:if#1:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {regs.operator[]#37:not#1.itm(8)} -pin  "ACC1:if#1:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {regs.operator[]#37:not#1.itm(9)} -pin  "ACC1:if#1:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {PWR} -pin  "ACC1:if#1:acc" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#223.itm}
load net {PWR} -pin  "ACC1:if#1:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {gx(0).lpi#1.dfm.sg1(0)} -pin  "ACC1:if#1:acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {gx(0).lpi#1.dfm.sg1(1)} -pin  "ACC1:if#1:acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {gx(0).lpi#1.dfm.sg1(2)} -pin  "ACC1:if#1:acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {gx(0).lpi#1.dfm.sg1(3)} -pin  "ACC1:if#1:acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {gx(0).lpi#1.dfm.sg1(4)} -pin  "ACC1:if#1:acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {gx(0).lpi#1.dfm.sg1(5)} -pin  "ACC1:if#1:acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {gx(0).lpi#1.dfm.sg1(6)} -pin  "ACC1:if#1:acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {gx(0).lpi#1.dfm.sg1(7)} -pin  "ACC1:if#1:acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {gx(0).lpi#1.dfm.sg1(8)} -pin  "ACC1:if#1:acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {gx(0).lpi#1.dfm.sg1(9)} -pin  "ACC1:if#1:acc" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {gx(0).lpi#1.dfm.sg1(10)} -pin  "ACC1:if#1:acc" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {gx(0).lpi#1.dfm.sg1(11)} -pin  "ACC1:if#1:acc" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {gx(0).lpi#1.dfm.sg1(12)} -pin  "ACC1:if#1:acc" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {gx(0).lpi#1.dfm.sg1(13)} -pin  "ACC1:if#1:acc" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {gx(0).lpi#1.dfm.sg1(14)} -pin  "ACC1:if#1:acc" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#224.itm}
load net {ACC1:if#1:acc.itm(0)} -pin  "ACC1:if#1:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load net {ACC1:if#1:acc.itm(1)} -pin  "ACC1:if#1:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load net {ACC1:if#1:acc.itm(2)} -pin  "ACC1:if#1:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load net {ACC1:if#1:acc.itm(3)} -pin  "ACC1:if#1:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load net {ACC1:if#1:acc.itm(4)} -pin  "ACC1:if#1:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load net {ACC1:if#1:acc.itm(5)} -pin  "ACC1:if#1:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load net {ACC1:if#1:acc.itm(6)} -pin  "ACC1:if#1:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load net {ACC1:if#1:acc.itm(7)} -pin  "ACC1:if#1:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load net {ACC1:if#1:acc.itm(8)} -pin  "ACC1:if#1:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load net {ACC1:if#1:acc.itm(9)} -pin  "ACC1:if#1:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load net {ACC1:if#1:acc.itm(10)} -pin  "ACC1:if#1:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load net {ACC1:if#1:acc.itm(11)} -pin  "ACC1:if#1:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load net {ACC1:if#1:acc.itm(12)} -pin  "ACC1:if#1:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load net {ACC1:if#1:acc.itm(13)} -pin  "ACC1:if#1:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load net {ACC1:if#1:acc.itm(14)} -pin  "ACC1:if#1:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load net {ACC1:if#1:acc.itm(15)} -pin  "ACC1:if#1:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc.itm}
load inst "SHIFT:mux1h#27" "mux1h(4,15)" "INTERFACE" -attr xrf 13892 -attr oid 691 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {gx(0).lpi#1.dfm.sg1(0)} -pin  "SHIFT:mux1h#27" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(1)} -pin  "SHIFT:mux1h#27" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(2)} -pin  "SHIFT:mux1h#27" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(3)} -pin  "SHIFT:mux1h#27" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(4)} -pin  "SHIFT:mux1h#27" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(5)} -pin  "SHIFT:mux1h#27" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(6)} -pin  "SHIFT:mux1h#27" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(7)} -pin  "SHIFT:mux1h#27" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(8)} -pin  "SHIFT:mux1h#27" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(9)} -pin  "SHIFT:mux1h#27" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(10)} -pin  "SHIFT:mux1h#27" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(11)} -pin  "SHIFT:mux1h#27" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(12)} -pin  "SHIFT:mux1h#27" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(13)} -pin  "SHIFT:mux1h#27" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(14)} -pin  "SHIFT:mux1h#27" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {ACC1:if:acc.itm(2)} -pin  "SHIFT:mux1h#27" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1).itm}
load net {ACC1:if:acc.itm(3)} -pin  "SHIFT:mux1h#27" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1).itm}
load net {ACC1:if:acc.itm(4)} -pin  "SHIFT:mux1h#27" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1).itm}
load net {ACC1:if:acc.itm(5)} -pin  "SHIFT:mux1h#27" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1).itm}
load net {ACC1:if:acc.itm(6)} -pin  "SHIFT:mux1h#27" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1).itm}
load net {ACC1:if:acc.itm(7)} -pin  "SHIFT:mux1h#27" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1).itm}
load net {ACC1:if:acc.itm(8)} -pin  "SHIFT:mux1h#27" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1).itm}
load net {ACC1:if:acc.itm(9)} -pin  "SHIFT:mux1h#27" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1).itm}
load net {ACC1:if:acc.itm(10)} -pin  "SHIFT:mux1h#27" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1).itm}
load net {ACC1:if:acc.itm(11)} -pin  "SHIFT:mux1h#27" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1).itm}
load net {ACC1:if:acc.itm(12)} -pin  "SHIFT:mux1h#27" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1).itm}
load net {ACC1:if:acc.itm(13)} -pin  "SHIFT:mux1h#27" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1).itm}
load net {ACC1:if:acc.itm(14)} -pin  "SHIFT:mux1h#27" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1).itm}
load net {ACC1:if:acc.itm(15)} -pin  "SHIFT:mux1h#27" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1).itm}
load net {ACC1:if:acc.itm(16)} -pin  "SHIFT:mux1h#27" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1).itm}
load net {ACC1:if#1:acc.itm(1)} -pin  "SHIFT:mux1h#27" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#1.itm}
load net {ACC1:if#1:acc.itm(2)} -pin  "SHIFT:mux1h#27" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#1.itm}
load net {ACC1:if#1:acc.itm(3)} -pin  "SHIFT:mux1h#27" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#1.itm}
load net {ACC1:if#1:acc.itm(4)} -pin  "SHIFT:mux1h#27" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#1.itm}
load net {ACC1:if#1:acc.itm(5)} -pin  "SHIFT:mux1h#27" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#1.itm}
load net {ACC1:if#1:acc.itm(6)} -pin  "SHIFT:mux1h#27" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#1.itm}
load net {ACC1:if#1:acc.itm(7)} -pin  "SHIFT:mux1h#27" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#1.itm}
load net {ACC1:if#1:acc.itm(8)} -pin  "SHIFT:mux1h#27" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#1.itm}
load net {ACC1:if#1:acc.itm(9)} -pin  "SHIFT:mux1h#27" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#1.itm}
load net {ACC1:if#1:acc.itm(10)} -pin  "SHIFT:mux1h#27" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#1.itm}
load net {ACC1:if#1:acc.itm(11)} -pin  "SHIFT:mux1h#27" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#1.itm}
load net {ACC1:if#1:acc.itm(12)} -pin  "SHIFT:mux1h#27" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#1.itm}
load net {ACC1:if#1:acc.itm(13)} -pin  "SHIFT:mux1h#27" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#1.itm}
load net {ACC1:if#1:acc.itm(14)} -pin  "SHIFT:mux1h#27" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#1.itm}
load net {ACC1:if#1:acc.itm(15)} -pin  "SHIFT:mux1h#27" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc#1.itm}
load net {ACC1:if#2:acc.itm(2)} -pin  "SHIFT:mux1h#27" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3).itm}
load net {ACC1:if#2:acc.itm(3)} -pin  "SHIFT:mux1h#27" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3).itm}
load net {ACC1:if#2:acc.itm(4)} -pin  "SHIFT:mux1h#27" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3).itm}
load net {ACC1:if#2:acc.itm(5)} -pin  "SHIFT:mux1h#27" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3).itm}
load net {ACC1:if#2:acc.itm(6)} -pin  "SHIFT:mux1h#27" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3).itm}
load net {ACC1:if#2:acc.itm(7)} -pin  "SHIFT:mux1h#27" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3).itm}
load net {ACC1:if#2:acc.itm(8)} -pin  "SHIFT:mux1h#27" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3).itm}
load net {ACC1:if#2:acc.itm(9)} -pin  "SHIFT:mux1h#27" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3).itm}
load net {ACC1:if#2:acc.itm(10)} -pin  "SHIFT:mux1h#27" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3).itm}
load net {ACC1:if#2:acc.itm(11)} -pin  "SHIFT:mux1h#27" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3).itm}
load net {ACC1:if#2:acc.itm(12)} -pin  "SHIFT:mux1h#27" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3).itm}
load net {ACC1:if#2:acc.itm(13)} -pin  "SHIFT:mux1h#27" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3).itm}
load net {ACC1:if#2:acc.itm(14)} -pin  "SHIFT:mux1h#27" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3).itm}
load net {ACC1:if#2:acc.itm(15)} -pin  "SHIFT:mux1h#27" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3).itm}
load net {ACC1:if#2:acc.itm(16)} -pin  "SHIFT:mux1h#27" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3).itm}
load net {SHIFT:nand#16.ssc} -pin  "SHIFT:mux1h#27" {S0} -attr xrf 13893 -attr oid 692 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#16.ssc}
load net {ACC1:and#13.ssc} -pin  "SHIFT:mux1h#27" {S1} -attr xrf 13894 -attr oid 693 -attr @path {/edge_detect/edge_detect:core/ACC1:and#13.ssc}
load net {ACC1:and#14.ssc} -pin  "SHIFT:mux1h#27" {S2} -attr xrf 13895 -attr oid 694 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.ssc}
load net {ACC1:and#15.ssc} -pin  "SHIFT:mux1h#27" {S3} -attr xrf 13896 -attr oid 695 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.ssc}
load net {SHIFT:mux1h#27.itm(0)} -pin  "SHIFT:mux1h#27" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(1)} -pin  "SHIFT:mux1h#27" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(2)} -pin  "SHIFT:mux1h#27" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(3)} -pin  "SHIFT:mux1h#27" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(4)} -pin  "SHIFT:mux1h#27" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(5)} -pin  "SHIFT:mux1h#27" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(6)} -pin  "SHIFT:mux1h#27" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(7)} -pin  "SHIFT:mux1h#27" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(8)} -pin  "SHIFT:mux1h#27" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(9)} -pin  "SHIFT:mux1h#27" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(10)} -pin  "SHIFT:mux1h#27" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(11)} -pin  "SHIFT:mux1h#27" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(12)} -pin  "SHIFT:mux1h#27" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(13)} -pin  "SHIFT:mux1h#27" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(14)} -pin  "SHIFT:mux1h#27" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load inst "reg(gx(0).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 13897 -attr oid 696 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(gx(0).lpi#1.sg1)}
load net {SHIFT:mux1h#27.itm(0)} -pin  "reg(gx(0).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(1)} -pin  "reg(gx(0).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(2)} -pin  "reg(gx(0).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(3)} -pin  "reg(gx(0).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(4)} -pin  "reg(gx(0).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(5)} -pin  "reg(gx(0).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(6)} -pin  "reg(gx(0).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(7)} -pin  "reg(gx(0).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(8)} -pin  "reg(gx(0).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(9)} -pin  "reg(gx(0).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(10)} -pin  "reg(gx(0).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(11)} -pin  "reg(gx(0).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(12)} -pin  "reg(gx(0).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(13)} -pin  "reg(gx(0).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {SHIFT:mux1h#27.itm(14)} -pin  "reg(gx(0).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#27.itm}
load net {GND} -pin  "reg(gx(0).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(0).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(0).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(0).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(0).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(0).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(0).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(0).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(0).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(0).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(0).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(0).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(0).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(0).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(gx(0).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {clk} -pin  "reg(gx(0).lpi#1.sg1)" {clk} -attr xrf 13898 -attr oid 697 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(gx(0).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(gx(0).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {gx(0).lpi#1.sg1(0)} -pin  "reg(gx(0).lpi#1.sg1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(1)} -pin  "reg(gx(0).lpi#1.sg1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(2)} -pin  "reg(gx(0).lpi#1.sg1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(3)} -pin  "reg(gx(0).lpi#1.sg1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(4)} -pin  "reg(gx(0).lpi#1.sg1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(5)} -pin  "reg(gx(0).lpi#1.sg1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(6)} -pin  "reg(gx(0).lpi#1.sg1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(7)} -pin  "reg(gx(0).lpi#1.sg1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(8)} -pin  "reg(gx(0).lpi#1.sg1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(9)} -pin  "reg(gx(0).lpi#1.sg1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(10)} -pin  "reg(gx(0).lpi#1.sg1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(11)} -pin  "reg(gx(0).lpi#1.sg1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(12)} -pin  "reg(gx(0).lpi#1.sg1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(13)} -pin  "reg(gx(0).lpi#1.sg1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(14)} -pin  "reg(gx(0).lpi#1.sg1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load inst "SHIFT:mux1h#10" "mux1h(3,1)" "INTERFACE" -attr xrf 13899 -attr oid 698 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#10} -attr area 2.190624 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,3)"
load net {gx(0).lpi#1.dfm#4} -pin  "SHIFT:mux1h#10" {A0(0)} -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm#4}
load net {ACC1:if:acc.itm(1)} -pin  "SHIFT:mux1h#10" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#1)#1.itm}
load net {ACC1:if#2:acc.itm(1)} -pin  "SHIFT:mux1h#10" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(gx(0).sva#3)#1.itm}
load net {SHIFT:or#19.cse} -pin  "SHIFT:mux1h#10" {S0} -attr xrf 13900 -attr oid 699 -attr @path {/edge_detect/edge_detect:core/SHIFT:or#19.cse}
load net {ACC1:and#13.ssc} -pin  "SHIFT:mux1h#10" {S1} -attr xrf 13901 -attr oid 700 -attr @path {/edge_detect/edge_detect:core/ACC1:and#13.ssc}
load net {ACC1:and#15.ssc} -pin  "SHIFT:mux1h#10" {S2} -attr xrf 13902 -attr oid 701 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.ssc}
load net {SHIFT:mux1h#10.itm} -pin  "SHIFT:mux1h#10" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#10.itm}
load inst "reg(gx(0).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13903 -attr oid 702 -attr @path {/edge_detect/edge_detect:core/reg(gx(0).lpi#3)}
load net {SHIFT:mux1h#10.itm} -pin  "reg(gx(0).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#10.itm}
load net {GND} -pin  "reg(gx(0).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(gx(0).lpi#3)" {clk} -attr xrf 13904 -attr oid 703 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(gx(0).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(gx(0).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {gx(0).lpi#3} -pin  "reg(gx(0).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#3}
load inst "ACC1:if#1:acc#25" "add(15,-1,10,0,15)" "INTERFACE" -attr xrf 13905 -attr oid 704 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25} -attr area 16.201524 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,14,0,16)"
load net {rx(2).lpi#1.dfm.sg1(0)} -pin  "ACC1:if#1:acc#25" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(1)} -pin  "ACC1:if#1:acc#25" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(2)} -pin  "ACC1:if#1:acc#25" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(3)} -pin  "ACC1:if#1:acc#25" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(4)} -pin  "ACC1:if#1:acc#25" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(5)} -pin  "ACC1:if#1:acc#25" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(6)} -pin  "ACC1:if#1:acc#25" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(7)} -pin  "ACC1:if#1:acc#25" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(8)} -pin  "ACC1:if#1:acc#25" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(9)} -pin  "ACC1:if#1:acc#25" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(10)} -pin  "ACC1:if#1:acc#25" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(11)} -pin  "ACC1:if#1:acc#25" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(12)} -pin  "ACC1:if#1:acc#25" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(13)} -pin  "ACC1:if#1:acc#25" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(14)} -pin  "ACC1:if#1:acc#25" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {regs.regs(1).sva.sg2(20)} -pin  "ACC1:if#1:acc#25" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#2.itm}
load net {regs.regs(1).sva.sg2(21)} -pin  "ACC1:if#1:acc#25" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#2.itm}
load net {regs.regs(1).sva.sg2(22)} -pin  "ACC1:if#1:acc#25" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#2.itm}
load net {regs.regs(1).sva.sg2(23)} -pin  "ACC1:if#1:acc#25" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#2.itm}
load net {regs.regs(1).sva.sg2(24)} -pin  "ACC1:if#1:acc#25" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#2.itm}
load net {regs.regs(1).sva.sg2(25)} -pin  "ACC1:if#1:acc#25" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#2.itm}
load net {regs.regs(1).sva.sg2(26)} -pin  "ACC1:if#1:acc#25" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#2.itm}
load net {regs.regs(1).sva.sg2(27)} -pin  "ACC1:if#1:acc#25" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#2.itm}
load net {regs.regs(1).sva.sg2(28)} -pin  "ACC1:if#1:acc#25" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#2.itm}
load net {regs.regs(1).sva.sg2(29)} -pin  "ACC1:if#1:acc#25" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva.sg2)#2.itm}
load net {ACC1:if#1:acc#25.itm(0)} -pin  "ACC1:if#1:acc#25" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(1)} -pin  "ACC1:if#1:acc#25" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(2)} -pin  "ACC1:if#1:acc#25" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(3)} -pin  "ACC1:if#1:acc#25" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(4)} -pin  "ACC1:if#1:acc#25" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(5)} -pin  "ACC1:if#1:acc#25" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(6)} -pin  "ACC1:if#1:acc#25" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(7)} -pin  "ACC1:if#1:acc#25" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(8)} -pin  "ACC1:if#1:acc#25" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(9)} -pin  "ACC1:if#1:acc#25" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(10)} -pin  "ACC1:if#1:acc#25" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(11)} -pin  "ACC1:if#1:acc#25" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(12)} -pin  "ACC1:if#1:acc#25" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(13)} -pin  "ACC1:if#1:acc#25" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(14)} -pin  "ACC1:if#1:acc#25" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load inst "SHIFT:mux1h#30" "mux1h(4,15)" "INTERFACE" -attr xrf 13906 -attr oid 705 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {rx(2).lpi#1.dfm.sg1(0)} -pin  "SHIFT:mux1h#30" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(1)} -pin  "SHIFT:mux1h#30" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(2)} -pin  "SHIFT:mux1h#30" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(3)} -pin  "SHIFT:mux1h#30" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(4)} -pin  "SHIFT:mux1h#30" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(5)} -pin  "SHIFT:mux1h#30" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(6)} -pin  "SHIFT:mux1h#30" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(7)} -pin  "SHIFT:mux1h#30" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(8)} -pin  "SHIFT:mux1h#30" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(9)} -pin  "SHIFT:mux1h#30" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(10)} -pin  "SHIFT:mux1h#30" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(11)} -pin  "SHIFT:mux1h#30" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(12)} -pin  "SHIFT:mux1h#30" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(13)} -pin  "SHIFT:mux1h#30" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(14)} -pin  "SHIFT:mux1h#30" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).sva#1(1)} -pin  "SHIFT:mux1h#30" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1).itm}
load net {rx(2).sva#1(2)} -pin  "SHIFT:mux1h#30" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1).itm}
load net {rx(2).sva#1(3)} -pin  "SHIFT:mux1h#30" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1).itm}
load net {rx(2).sva#1(4)} -pin  "SHIFT:mux1h#30" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1).itm}
load net {rx(2).sva#1(5)} -pin  "SHIFT:mux1h#30" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1).itm}
load net {rx(2).sva#1(6)} -pin  "SHIFT:mux1h#30" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1).itm}
load net {rx(2).sva#1(7)} -pin  "SHIFT:mux1h#30" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1).itm}
load net {rx(2).sva#1(8)} -pin  "SHIFT:mux1h#30" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1).itm}
load net {rx(2).sva#1(9)} -pin  "SHIFT:mux1h#30" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1).itm}
load net {rx(2).sva#1(10)} -pin  "SHIFT:mux1h#30" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1).itm}
load net {rx(2).sva#1(11)} -pin  "SHIFT:mux1h#30" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1).itm}
load net {rx(2).sva#1(12)} -pin  "SHIFT:mux1h#30" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1).itm}
load net {rx(2).sva#1(13)} -pin  "SHIFT:mux1h#30" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1).itm}
load net {rx(2).sva#1(14)} -pin  "SHIFT:mux1h#30" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1).itm}
load net {rx(2).sva#1(15)} -pin  "SHIFT:mux1h#30" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1).itm}
load net {ACC1:if#1:acc#25.itm(0)} -pin  "SHIFT:mux1h#30" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(1)} -pin  "SHIFT:mux1h#30" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(2)} -pin  "SHIFT:mux1h#30" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(3)} -pin  "SHIFT:mux1h#30" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(4)} -pin  "SHIFT:mux1h#30" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(5)} -pin  "SHIFT:mux1h#30" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(6)} -pin  "SHIFT:mux1h#30" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(7)} -pin  "SHIFT:mux1h#30" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(8)} -pin  "SHIFT:mux1h#30" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(9)} -pin  "SHIFT:mux1h#30" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(10)} -pin  "SHIFT:mux1h#30" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(11)} -pin  "SHIFT:mux1h#30" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(12)} -pin  "SHIFT:mux1h#30" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(13)} -pin  "SHIFT:mux1h#30" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {ACC1:if#1:acc#25.itm(14)} -pin  "SHIFT:mux1h#30" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#25.itm}
load net {rx(2).sva#3(1)} -pin  "SHIFT:mux1h#30" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3).itm}
load net {rx(2).sva#3(2)} -pin  "SHIFT:mux1h#30" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3).itm}
load net {rx(2).sva#3(3)} -pin  "SHIFT:mux1h#30" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3).itm}
load net {rx(2).sva#3(4)} -pin  "SHIFT:mux1h#30" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3).itm}
load net {rx(2).sva#3(5)} -pin  "SHIFT:mux1h#30" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3).itm}
load net {rx(2).sva#3(6)} -pin  "SHIFT:mux1h#30" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3).itm}
load net {rx(2).sva#3(7)} -pin  "SHIFT:mux1h#30" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3).itm}
load net {rx(2).sva#3(8)} -pin  "SHIFT:mux1h#30" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3).itm}
load net {rx(2).sva#3(9)} -pin  "SHIFT:mux1h#30" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3).itm}
load net {rx(2).sva#3(10)} -pin  "SHIFT:mux1h#30" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3).itm}
load net {rx(2).sva#3(11)} -pin  "SHIFT:mux1h#30" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3).itm}
load net {rx(2).sva#3(12)} -pin  "SHIFT:mux1h#30" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3).itm}
load net {rx(2).sva#3(13)} -pin  "SHIFT:mux1h#30" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3).itm}
load net {rx(2).sva#3(14)} -pin  "SHIFT:mux1h#30" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3).itm}
load net {rx(2).sva#3(15)} -pin  "SHIFT:mux1h#30" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3).itm}
load net {SHIFT:nand#16.ssc} -pin  "SHIFT:mux1h#30" {S0} -attr xrf 13907 -attr oid 706 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#16.ssc}
load net {ACC1:and#13.ssc} -pin  "SHIFT:mux1h#30" {S1} -attr xrf 13908 -attr oid 707 -attr @path {/edge_detect/edge_detect:core/ACC1:and#13.ssc}
load net {ACC1:and#14.ssc} -pin  "SHIFT:mux1h#30" {S2} -attr xrf 13909 -attr oid 708 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.ssc}
load net {ACC1:and#15.ssc} -pin  "SHIFT:mux1h#30" {S3} -attr xrf 13910 -attr oid 709 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.ssc}
load net {SHIFT:mux1h#30.itm(0)} -pin  "SHIFT:mux1h#30" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(1)} -pin  "SHIFT:mux1h#30" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(2)} -pin  "SHIFT:mux1h#30" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(3)} -pin  "SHIFT:mux1h#30" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(4)} -pin  "SHIFT:mux1h#30" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(5)} -pin  "SHIFT:mux1h#30" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(6)} -pin  "SHIFT:mux1h#30" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(7)} -pin  "SHIFT:mux1h#30" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(8)} -pin  "SHIFT:mux1h#30" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(9)} -pin  "SHIFT:mux1h#30" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(10)} -pin  "SHIFT:mux1h#30" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(11)} -pin  "SHIFT:mux1h#30" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(12)} -pin  "SHIFT:mux1h#30" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(13)} -pin  "SHIFT:mux1h#30" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(14)} -pin  "SHIFT:mux1h#30" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load inst "reg(rx(2).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 13911 -attr oid 710 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(rx(2).lpi#1.sg1)}
load net {SHIFT:mux1h#30.itm(0)} -pin  "reg(rx(2).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(1)} -pin  "reg(rx(2).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(2)} -pin  "reg(rx(2).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(3)} -pin  "reg(rx(2).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(4)} -pin  "reg(rx(2).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(5)} -pin  "reg(rx(2).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(6)} -pin  "reg(rx(2).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(7)} -pin  "reg(rx(2).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(8)} -pin  "reg(rx(2).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(9)} -pin  "reg(rx(2).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(10)} -pin  "reg(rx(2).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(11)} -pin  "reg(rx(2).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(12)} -pin  "reg(rx(2).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(13)} -pin  "reg(rx(2).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {SHIFT:mux1h#30.itm(14)} -pin  "reg(rx(2).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#30.itm}
load net {GND} -pin  "reg(rx(2).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(2).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(2).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(2).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(2).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(2).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(2).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(2).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(2).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(2).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(2).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(2).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(2).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(2).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(2).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {clk} -pin  "reg(rx(2).lpi#1.sg1)" {clk} -attr xrf 13912 -attr oid 711 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(rx(2).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(rx(2).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {rx(2).lpi#1.sg1(0)} -pin  "reg(rx(2).lpi#1.sg1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(1)} -pin  "reg(rx(2).lpi#1.sg1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(2)} -pin  "reg(rx(2).lpi#1.sg1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(3)} -pin  "reg(rx(2).lpi#1.sg1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(4)} -pin  "reg(rx(2).lpi#1.sg1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(5)} -pin  "reg(rx(2).lpi#1.sg1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(6)} -pin  "reg(rx(2).lpi#1.sg1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(7)} -pin  "reg(rx(2).lpi#1.sg1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(8)} -pin  "reg(rx(2).lpi#1.sg1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(9)} -pin  "reg(rx(2).lpi#1.sg1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(10)} -pin  "reg(rx(2).lpi#1.sg1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(11)} -pin  "reg(rx(2).lpi#1.sg1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(12)} -pin  "reg(rx(2).lpi#1.sg1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(13)} -pin  "reg(rx(2).lpi#1.sg1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(14)} -pin  "reg(rx(2).lpi#1.sg1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load inst "SHIFT:mux1h#9" "mux1h(3,1)" "INTERFACE" -attr xrf 13913 -attr oid 712 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#9} -attr area 2.190624 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,3)"
load net {rx(2).lpi#1.dfm#4} -pin  "SHIFT:mux1h#9" {A0(0)} -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm#4}
load net {rx(2).sva#1(0)} -pin  "SHIFT:mux1h#9" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#1)#1.itm}
load net {rx(2).sva#3(0)} -pin  "SHIFT:mux1h#9" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(rx(2).sva#3)#1.itm}
load net {SHIFT:or#19.cse} -pin  "SHIFT:mux1h#9" {S0} -attr xrf 13914 -attr oid 713 -attr @path {/edge_detect/edge_detect:core/SHIFT:or#19.cse}
load net {ACC1:and#13.ssc} -pin  "SHIFT:mux1h#9" {S1} -attr xrf 13915 -attr oid 714 -attr @path {/edge_detect/edge_detect:core/ACC1:and#13.ssc}
load net {ACC1:and#15.ssc} -pin  "SHIFT:mux1h#9" {S2} -attr xrf 13916 -attr oid 715 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.ssc}
load net {SHIFT:mux1h#9.itm} -pin  "SHIFT:mux1h#9" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#9.itm}
load inst "reg(rx(2).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13917 -attr oid 716 -attr @path {/edge_detect/edge_detect:core/reg(rx(2).lpi#3)}
load net {SHIFT:mux1h#9.itm} -pin  "reg(rx(2).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#9.itm}
load net {GND} -pin  "reg(rx(2).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(rx(2).lpi#3)" {clk} -attr xrf 13918 -attr oid 717 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(rx(2).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(rx(2).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {rx(2).lpi#3} -pin  "reg(rx(2).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#3}
load inst "regs.operator[]#36:not#1" "not(10)" "INTERFACE" -attr xrf 13919 -attr oid 718 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(1).sva#2(20)} -pin  "regs.operator[]#36:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#2.itm}
load net {regs.regs(1).sva#2(21)} -pin  "regs.operator[]#36:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#2.itm}
load net {regs.regs(1).sva#2(22)} -pin  "regs.operator[]#36:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#2.itm}
load net {regs.regs(1).sva#2(23)} -pin  "regs.operator[]#36:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#2.itm}
load net {regs.regs(1).sva#2(24)} -pin  "regs.operator[]#36:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#2.itm}
load net {regs.regs(1).sva#2(25)} -pin  "regs.operator[]#36:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#2.itm}
load net {regs.regs(1).sva#2(26)} -pin  "regs.operator[]#36:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#2.itm}
load net {regs.regs(1).sva#2(27)} -pin  "regs.operator[]#36:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#2.itm}
load net {regs.regs(1).sva#2(28)} -pin  "regs.operator[]#36:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#2.itm}
load net {regs.regs(1).sva#2(29)} -pin  "regs.operator[]#36:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sva#2)#2.itm}
load net {regs.operator[]#36:not#1.itm(0)} -pin  "regs.operator[]#36:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#1.itm}
load net {regs.operator[]#36:not#1.itm(1)} -pin  "regs.operator[]#36:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#1.itm}
load net {regs.operator[]#36:not#1.itm(2)} -pin  "regs.operator[]#36:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#1.itm}
load net {regs.operator[]#36:not#1.itm(3)} -pin  "regs.operator[]#36:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#1.itm}
load net {regs.operator[]#36:not#1.itm(4)} -pin  "regs.operator[]#36:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#1.itm}
load net {regs.operator[]#36:not#1.itm(5)} -pin  "regs.operator[]#36:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#1.itm}
load net {regs.operator[]#36:not#1.itm(6)} -pin  "regs.operator[]#36:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#1.itm}
load net {regs.operator[]#36:not#1.itm(7)} -pin  "regs.operator[]#36:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#1.itm}
load net {regs.operator[]#36:not#1.itm(8)} -pin  "regs.operator[]#36:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#1.itm}
load net {regs.operator[]#36:not#1.itm(9)} -pin  "regs.operator[]#36:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#36:not#1.itm}
load inst "ACC1:if#1:acc#28" "add(12,1,16,-1,16)" "INTERFACE" -attr xrf 13920 -attr oid 719 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {PWR} -pin  "ACC1:if#1:acc#28" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {regs.operator[]#36:not#1.itm(0)} -pin  "ACC1:if#1:acc#28" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {regs.operator[]#36:not#1.itm(1)} -pin  "ACC1:if#1:acc#28" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {regs.operator[]#36:not#1.itm(2)} -pin  "ACC1:if#1:acc#28" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {regs.operator[]#36:not#1.itm(3)} -pin  "ACC1:if#1:acc#28" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {regs.operator[]#36:not#1.itm(4)} -pin  "ACC1:if#1:acc#28" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {regs.operator[]#36:not#1.itm(5)} -pin  "ACC1:if#1:acc#28" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {regs.operator[]#36:not#1.itm(6)} -pin  "ACC1:if#1:acc#28" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {regs.operator[]#36:not#1.itm(7)} -pin  "ACC1:if#1:acc#28" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {regs.operator[]#36:not#1.itm(8)} -pin  "ACC1:if#1:acc#28" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {regs.operator[]#36:not#1.itm(9)} -pin  "ACC1:if#1:acc#28" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {PWR} -pin  "ACC1:if#1:acc#28" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#225.itm}
load net {PWR} -pin  "ACC1:if#1:acc#28" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {rx(0).lpi#1.dfm.sg1(0)} -pin  "ACC1:if#1:acc#28" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {rx(0).lpi#1.dfm.sg1(1)} -pin  "ACC1:if#1:acc#28" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {rx(0).lpi#1.dfm.sg1(2)} -pin  "ACC1:if#1:acc#28" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {rx(0).lpi#1.dfm.sg1(3)} -pin  "ACC1:if#1:acc#28" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {rx(0).lpi#1.dfm.sg1(4)} -pin  "ACC1:if#1:acc#28" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {rx(0).lpi#1.dfm.sg1(5)} -pin  "ACC1:if#1:acc#28" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {rx(0).lpi#1.dfm.sg1(6)} -pin  "ACC1:if#1:acc#28" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {rx(0).lpi#1.dfm.sg1(7)} -pin  "ACC1:if#1:acc#28" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {rx(0).lpi#1.dfm.sg1(8)} -pin  "ACC1:if#1:acc#28" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {rx(0).lpi#1.dfm.sg1(9)} -pin  "ACC1:if#1:acc#28" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {rx(0).lpi#1.dfm.sg1(10)} -pin  "ACC1:if#1:acc#28" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {rx(0).lpi#1.dfm.sg1(11)} -pin  "ACC1:if#1:acc#28" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {rx(0).lpi#1.dfm.sg1(12)} -pin  "ACC1:if#1:acc#28" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {rx(0).lpi#1.dfm.sg1(13)} -pin  "ACC1:if#1:acc#28" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {rx(0).lpi#1.dfm.sg1(14)} -pin  "ACC1:if#1:acc#28" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#226.itm}
load net {ACC1:if#1:acc#28.itm(0)} -pin  "ACC1:if#1:acc#28" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load net {ACC1:if#1:acc#28.itm(1)} -pin  "ACC1:if#1:acc#28" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load net {ACC1:if#1:acc#28.itm(2)} -pin  "ACC1:if#1:acc#28" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load net {ACC1:if#1:acc#28.itm(3)} -pin  "ACC1:if#1:acc#28" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load net {ACC1:if#1:acc#28.itm(4)} -pin  "ACC1:if#1:acc#28" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load net {ACC1:if#1:acc#28.itm(5)} -pin  "ACC1:if#1:acc#28" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load net {ACC1:if#1:acc#28.itm(6)} -pin  "ACC1:if#1:acc#28" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load net {ACC1:if#1:acc#28.itm(7)} -pin  "ACC1:if#1:acc#28" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load net {ACC1:if#1:acc#28.itm(8)} -pin  "ACC1:if#1:acc#28" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load net {ACC1:if#1:acc#28.itm(9)} -pin  "ACC1:if#1:acc#28" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load net {ACC1:if#1:acc#28.itm(10)} -pin  "ACC1:if#1:acc#28" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load net {ACC1:if#1:acc#28.itm(11)} -pin  "ACC1:if#1:acc#28" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load net {ACC1:if#1:acc#28.itm(12)} -pin  "ACC1:if#1:acc#28" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load net {ACC1:if#1:acc#28.itm(13)} -pin  "ACC1:if#1:acc#28" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load net {ACC1:if#1:acc#28.itm(14)} -pin  "ACC1:if#1:acc#28" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load net {ACC1:if#1:acc#28.itm(15)} -pin  "ACC1:if#1:acc#28" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:acc#28.itm}
load inst "SHIFT:mux1h#29" "mux1h(4,15)" "INTERFACE" -attr xrf 13921 -attr oid 720 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29} -attr area 42.442330 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(15,4)"
load net {rx(0).lpi#1.dfm.sg1(0)} -pin  "SHIFT:mux1h#29" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(1)} -pin  "SHIFT:mux1h#29" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(2)} -pin  "SHIFT:mux1h#29" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(3)} -pin  "SHIFT:mux1h#29" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(4)} -pin  "SHIFT:mux1h#29" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(5)} -pin  "SHIFT:mux1h#29" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(6)} -pin  "SHIFT:mux1h#29" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(7)} -pin  "SHIFT:mux1h#29" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(8)} -pin  "SHIFT:mux1h#29" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(9)} -pin  "SHIFT:mux1h#29" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(10)} -pin  "SHIFT:mux1h#29" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(11)} -pin  "SHIFT:mux1h#29" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(12)} -pin  "SHIFT:mux1h#29" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(13)} -pin  "SHIFT:mux1h#29" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(14)} -pin  "SHIFT:mux1h#29" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {ACC1:if:acc#23.itm(2)} -pin  "SHIFT:mux1h#29" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1).itm}
load net {ACC1:if:acc#23.itm(3)} -pin  "SHIFT:mux1h#29" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1).itm}
load net {ACC1:if:acc#23.itm(4)} -pin  "SHIFT:mux1h#29" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1).itm}
load net {ACC1:if:acc#23.itm(5)} -pin  "SHIFT:mux1h#29" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1).itm}
load net {ACC1:if:acc#23.itm(6)} -pin  "SHIFT:mux1h#29" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1).itm}
load net {ACC1:if:acc#23.itm(7)} -pin  "SHIFT:mux1h#29" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1).itm}
load net {ACC1:if:acc#23.itm(8)} -pin  "SHIFT:mux1h#29" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1).itm}
load net {ACC1:if:acc#23.itm(9)} -pin  "SHIFT:mux1h#29" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1).itm}
load net {ACC1:if:acc#23.itm(10)} -pin  "SHIFT:mux1h#29" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1).itm}
load net {ACC1:if:acc#23.itm(11)} -pin  "SHIFT:mux1h#29" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1).itm}
load net {ACC1:if:acc#23.itm(12)} -pin  "SHIFT:mux1h#29" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1).itm}
load net {ACC1:if:acc#23.itm(13)} -pin  "SHIFT:mux1h#29" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1).itm}
load net {ACC1:if:acc#23.itm(14)} -pin  "SHIFT:mux1h#29" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1).itm}
load net {ACC1:if:acc#23.itm(15)} -pin  "SHIFT:mux1h#29" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1).itm}
load net {ACC1:if:acc#23.itm(16)} -pin  "SHIFT:mux1h#29" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1).itm}
load net {ACC1:if#1:acc#28.itm(1)} -pin  "SHIFT:mux1h#29" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc.itm}
load net {ACC1:if#1:acc#28.itm(2)} -pin  "SHIFT:mux1h#29" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc.itm}
load net {ACC1:if#1:acc#28.itm(3)} -pin  "SHIFT:mux1h#29" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc.itm}
load net {ACC1:if#1:acc#28.itm(4)} -pin  "SHIFT:mux1h#29" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc.itm}
load net {ACC1:if#1:acc#28.itm(5)} -pin  "SHIFT:mux1h#29" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc.itm}
load net {ACC1:if#1:acc#28.itm(6)} -pin  "SHIFT:mux1h#29" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc.itm}
load net {ACC1:if#1:acc#28.itm(7)} -pin  "SHIFT:mux1h#29" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc.itm}
load net {ACC1:if#1:acc#28.itm(8)} -pin  "SHIFT:mux1h#29" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc.itm}
load net {ACC1:if#1:acc#28.itm(9)} -pin  "SHIFT:mux1h#29" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc.itm}
load net {ACC1:if#1:acc#28.itm(10)} -pin  "SHIFT:mux1h#29" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc.itm}
load net {ACC1:if#1:acc#28.itm(11)} -pin  "SHIFT:mux1h#29" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc.itm}
load net {ACC1:if#1:acc#28.itm(12)} -pin  "SHIFT:mux1h#29" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc.itm}
load net {ACC1:if#1:acc#28.itm(13)} -pin  "SHIFT:mux1h#29" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc.itm}
load net {ACC1:if#1:acc#28.itm(14)} -pin  "SHIFT:mux1h#29" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc.itm}
load net {ACC1:if#1:acc#28.itm(15)} -pin  "SHIFT:mux1h#29" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#1:slc.itm}
load net {ACC1:if#2:acc#23.itm(2)} -pin  "SHIFT:mux1h#29" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3).itm}
load net {ACC1:if#2:acc#23.itm(3)} -pin  "SHIFT:mux1h#29" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3).itm}
load net {ACC1:if#2:acc#23.itm(4)} -pin  "SHIFT:mux1h#29" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3).itm}
load net {ACC1:if#2:acc#23.itm(5)} -pin  "SHIFT:mux1h#29" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3).itm}
load net {ACC1:if#2:acc#23.itm(6)} -pin  "SHIFT:mux1h#29" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3).itm}
load net {ACC1:if#2:acc#23.itm(7)} -pin  "SHIFT:mux1h#29" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3).itm}
load net {ACC1:if#2:acc#23.itm(8)} -pin  "SHIFT:mux1h#29" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3).itm}
load net {ACC1:if#2:acc#23.itm(9)} -pin  "SHIFT:mux1h#29" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3).itm}
load net {ACC1:if#2:acc#23.itm(10)} -pin  "SHIFT:mux1h#29" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3).itm}
load net {ACC1:if#2:acc#23.itm(11)} -pin  "SHIFT:mux1h#29" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3).itm}
load net {ACC1:if#2:acc#23.itm(12)} -pin  "SHIFT:mux1h#29" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3).itm}
load net {ACC1:if#2:acc#23.itm(13)} -pin  "SHIFT:mux1h#29" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3).itm}
load net {ACC1:if#2:acc#23.itm(14)} -pin  "SHIFT:mux1h#29" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3).itm}
load net {ACC1:if#2:acc#23.itm(15)} -pin  "SHIFT:mux1h#29" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3).itm}
load net {ACC1:if#2:acc#23.itm(16)} -pin  "SHIFT:mux1h#29" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3).itm}
load net {SHIFT:nand#16.ssc} -pin  "SHIFT:mux1h#29" {S0} -attr xrf 13922 -attr oid 721 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#16.ssc}
load net {ACC1:and#13.ssc} -pin  "SHIFT:mux1h#29" {S1} -attr xrf 13923 -attr oid 722 -attr @path {/edge_detect/edge_detect:core/ACC1:and#13.ssc}
load net {ACC1:and#14.ssc} -pin  "SHIFT:mux1h#29" {S2} -attr xrf 13924 -attr oid 723 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.ssc}
load net {ACC1:and#15.ssc} -pin  "SHIFT:mux1h#29" {S3} -attr xrf 13925 -attr oid 724 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.ssc}
load net {SHIFT:mux1h#29.itm(0)} -pin  "SHIFT:mux1h#29" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(1)} -pin  "SHIFT:mux1h#29" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(2)} -pin  "SHIFT:mux1h#29" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(3)} -pin  "SHIFT:mux1h#29" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(4)} -pin  "SHIFT:mux1h#29" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(5)} -pin  "SHIFT:mux1h#29" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(6)} -pin  "SHIFT:mux1h#29" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(7)} -pin  "SHIFT:mux1h#29" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(8)} -pin  "SHIFT:mux1h#29" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(9)} -pin  "SHIFT:mux1h#29" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(10)} -pin  "SHIFT:mux1h#29" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(11)} -pin  "SHIFT:mux1h#29" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(12)} -pin  "SHIFT:mux1h#29" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(13)} -pin  "SHIFT:mux1h#29" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(14)} -pin  "SHIFT:mux1h#29" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load inst "reg(rx(0).lpi#1.sg1)" "reg(15,1,1,-1,0)" "INTERFACE" -attr xrf 13926 -attr oid 725 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(rx(0).lpi#1.sg1)}
load net {SHIFT:mux1h#29.itm(0)} -pin  "reg(rx(0).lpi#1.sg1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(1)} -pin  "reg(rx(0).lpi#1.sg1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(2)} -pin  "reg(rx(0).lpi#1.sg1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(3)} -pin  "reg(rx(0).lpi#1.sg1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(4)} -pin  "reg(rx(0).lpi#1.sg1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(5)} -pin  "reg(rx(0).lpi#1.sg1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(6)} -pin  "reg(rx(0).lpi#1.sg1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(7)} -pin  "reg(rx(0).lpi#1.sg1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(8)} -pin  "reg(rx(0).lpi#1.sg1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(9)} -pin  "reg(rx(0).lpi#1.sg1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(10)} -pin  "reg(rx(0).lpi#1.sg1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(11)} -pin  "reg(rx(0).lpi#1.sg1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(12)} -pin  "reg(rx(0).lpi#1.sg1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(13)} -pin  "reg(rx(0).lpi#1.sg1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {SHIFT:mux1h#29.itm(14)} -pin  "reg(rx(0).lpi#1.sg1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#29.itm}
load net {GND} -pin  "reg(rx(0).lpi#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(0).lpi#1.sg1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(0).lpi#1.sg1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(0).lpi#1.sg1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(0).lpi#1.sg1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(0).lpi#1.sg1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(0).lpi#1.sg1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(0).lpi#1.sg1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(0).lpi#1.sg1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(0).lpi#1.sg1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(0).lpi#1.sg1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(0).lpi#1.sg1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(0).lpi#1.sg1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(0).lpi#1.sg1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {GND} -pin  "reg(rx(0).lpi#1.sg1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#11}
load net {clk} -pin  "reg(rx(0).lpi#1.sg1)" {clk} -attr xrf 13927 -attr oid 726 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(rx(0).lpi#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(rx(0).lpi#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {rx(0).lpi#1.sg1(0)} -pin  "reg(rx(0).lpi#1.sg1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(1)} -pin  "reg(rx(0).lpi#1.sg1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(2)} -pin  "reg(rx(0).lpi#1.sg1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(3)} -pin  "reg(rx(0).lpi#1.sg1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(4)} -pin  "reg(rx(0).lpi#1.sg1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(5)} -pin  "reg(rx(0).lpi#1.sg1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(6)} -pin  "reg(rx(0).lpi#1.sg1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(7)} -pin  "reg(rx(0).lpi#1.sg1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(8)} -pin  "reg(rx(0).lpi#1.sg1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(9)} -pin  "reg(rx(0).lpi#1.sg1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(10)} -pin  "reg(rx(0).lpi#1.sg1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(11)} -pin  "reg(rx(0).lpi#1.sg1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(12)} -pin  "reg(rx(0).lpi#1.sg1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(13)} -pin  "reg(rx(0).lpi#1.sg1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(14)} -pin  "reg(rx(0).lpi#1.sg1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load inst "SHIFT:mux1h#8" "mux1h(3,1)" "INTERFACE" -attr xrf 13928 -attr oid 727 -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#8} -attr area 2.190624 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(1,3)"
load net {rx(0).lpi#1.dfm#4} -pin  "SHIFT:mux1h#8" {A0(0)} -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm#4}
load net {ACC1:if:acc#23.itm(1)} -pin  "SHIFT:mux1h#8" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#1)#1.itm}
load net {ACC1:if#2:acc#23.itm(1)} -pin  "SHIFT:mux1h#8" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(rx(0).sva#3)#1.itm}
load net {SHIFT:or#19.cse} -pin  "SHIFT:mux1h#8" {S0} -attr xrf 13929 -attr oid 728 -attr @path {/edge_detect/edge_detect:core/SHIFT:or#19.cse}
load net {ACC1:and#13.ssc} -pin  "SHIFT:mux1h#8" {S1} -attr xrf 13930 -attr oid 729 -attr @path {/edge_detect/edge_detect:core/ACC1:and#13.ssc}
load net {ACC1:and#15.ssc} -pin  "SHIFT:mux1h#8" {S2} -attr xrf 13931 -attr oid 730 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.ssc}
load net {SHIFT:mux1h#8.itm} -pin  "SHIFT:mux1h#8" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#8.itm}
load inst "reg(rx(0).lpi#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 13932 -attr oid 731 -attr @path {/edge_detect/edge_detect:core/reg(rx(0).lpi#3)}
load net {SHIFT:mux1h#8.itm} -pin  "reg(rx(0).lpi#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:mux1h#8.itm}
load net {GND} -pin  "reg(rx(0).lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#12}
load net {clk} -pin  "reg(rx(0).lpi#3)" {clk} -attr xrf 13933 -attr oid 732 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(rx(0).lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(rx(0).lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {rx(0).lpi#3} -pin  "reg(rx(0).lpi#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#3}
load inst "reg(regs.operator<<:din.lpi#1.dfm.sg2)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 13934 -attr oid 733 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.operator<<:din.lpi#1.dfm.sg2)}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(0)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(1)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(2)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(3)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(4)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(5)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(6)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(7)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(8)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(9)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(10)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(11)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(12)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(13)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(14)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(15)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(16)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(17)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(18)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(19)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(20)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(21)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(22)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(23)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(24)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(25)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(26)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(27)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(28)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(29)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {clk} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {clk} -attr xrf 13935 -attr oid 734 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.operator<<:din.lpi#1.dfm.sg2(0)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(1)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(2)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(3)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(4)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(5)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(6)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(7)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(8)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(9)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(10)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(11)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(12)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(13)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(14)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(15)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(16)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(17)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(18)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(19)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(20)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(21)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(22)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(23)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(24)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(25)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(26)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(27)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(28)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(29)} -pin  "reg(regs.operator<<:din.lpi#1.dfm.sg2)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load inst "reg(regs.operator<<:din.lpi#1.dfm#1)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 13936 -attr oid 735 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.operator<<:din.lpi#1.dfm#1)}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(0)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(1)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(2)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(3)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(4)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(5)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(6)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(7)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(8)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(9)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(10)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(11)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(12)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(13)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(14)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(15)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(16)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(17)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(18)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(19)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(20)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(21)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(22)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(23)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(24)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(25)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(26)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(27)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(28)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(29)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#9}
load net {clk} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {clk} -attr xrf 13937 -attr oid 736 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.operator<<:din.lpi#1.dfm#1(0)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(1)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(2)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(3)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(4)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(5)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(6)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(7)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(8)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(9)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(10)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(11)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(12)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(13)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(14)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(15)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(16)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(17)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(18)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(19)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(20)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(21)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(22)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(23)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(24)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(25)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(26)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(27)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(28)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(29)} -pin  "reg(regs.operator<<:din.lpi#1.dfm#1)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load inst "acc#4" "add(1,0,1,0,2)" "INTERFACE" -attr xrf 13938 -attr oid 737 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4} -attr area 2.320458 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,0,2)"
load net {FRAME:avg:slc(acc.idiv)#76.itm#1} -pin  "acc#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.idiv)#76.itm#1}
load net {FRAME:avg:slc(acc.idiv)#85.itm#1} -pin  "acc#4" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.idiv)#85.itm#1}
load net {acc#4.itm(0)} -pin  "acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.itm}
load net {acc#4.itm(1)} -pin  "acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.itm}
load inst "mul" "mul(2,0,11,0,12)" "INTERFACE" -attr xrf 13939 -attr oid 738 -attr vt d -attr @path {/edge_detect/edge_detect:core/mul} -attr area 330.250922 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(2,0,11,0,12)"
load net {acc#4.itm(0)} -pin  "mul" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.itm}
load net {acc#4.itm(1)} -pin  "mul" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.itm}
load net {PWR} -pin  "mul" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {GND} -pin  "mul" {B(1)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {PWR} -pin  "mul" {B(2)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {GND} -pin  "mul" {B(3)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {PWR} -pin  "mul" {B(4)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {GND} -pin  "mul" {B(5)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {PWR} -pin  "mul" {B(6)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {GND} -pin  "mul" {B(7)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {PWR} -pin  "mul" {B(8)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {GND} -pin  "mul" {B(9)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {PWR} -pin  "mul" {B(10)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {mul.itm(0)} -pin  "mul" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(1)} -pin  "mul" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(2)} -pin  "mul" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(3)} -pin  "mul" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(4)} -pin  "mul" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(5)} -pin  "mul" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(6)} -pin  "mul" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(7)} -pin  "mul" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(8)} -pin  "mul" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(9)} -pin  "mul" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(10)} -pin  "mul" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(11)} -pin  "mul" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load inst "FRAME:avg:acc#17" "add(8,-1,7,0,8)" "INTERFACE" -attr xrf 13940 -attr oid 739 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17} -attr area 9.262368 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,0,9)"
load net {PWR} -pin  "FRAME:avg:acc#17" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {FRAME:avg:slc(acc.idiv)#61.itm#1} -pin  "FRAME:avg:acc#17" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {GND} -pin  "FRAME:avg:acc#17" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {FRAME:avg:slc(acc.idiv)#61.itm#1} -pin  "FRAME:avg:acc#17" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {GND} -pin  "FRAME:avg:acc#17" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {FRAME:avg:slc(acc.idiv)#61.itm#1} -pin  "FRAME:avg:acc#17" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {GND} -pin  "FRAME:avg:acc#17" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {FRAME:avg:slc(acc.idiv)#61.itm#1} -pin  "FRAME:avg:acc#17" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#228.itm}
load net {acc.imod#1.sva(1)} -pin  "FRAME:avg:acc#17" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#130.itm}
load net {FRAME:avg:slc#13.itm#1(0)} -pin  "FRAME:avg:acc#17" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#130.itm}
load net {FRAME:avg:slc#13.itm#1(1)} -pin  "FRAME:avg:acc#17" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#130.itm}
load net {FRAME:avg:slc#13.itm#1(2)} -pin  "FRAME:avg:acc#17" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#130.itm}
load net {FRAME:avg:slc#13.itm#1(3)} -pin  "FRAME:avg:acc#17" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#130.itm}
load net {FRAME:avg:slc#13.itm#1(4)} -pin  "FRAME:avg:acc#17" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#130.itm}
load net {FRAME:avg:slc#13.itm#1(5)} -pin  "FRAME:avg:acc#17" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#130.itm}
load net {FRAME:avg:acc#17.itm(0)} -pin  "FRAME:avg:acc#17" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {FRAME:avg:acc#17.itm(1)} -pin  "FRAME:avg:acc#17" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {FRAME:avg:acc#17.itm(2)} -pin  "FRAME:avg:acc#17" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {FRAME:avg:acc#17.itm(3)} -pin  "FRAME:avg:acc#17" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {FRAME:avg:acc#17.itm(4)} -pin  "FRAME:avg:acc#17" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {FRAME:avg:acc#17.itm(5)} -pin  "FRAME:avg:acc#17" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {FRAME:avg:acc#17.itm(6)} -pin  "FRAME:avg:acc#17" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {FRAME:avg:acc#17.itm(7)} -pin  "FRAME:avg:acc#17" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load inst "FRAME:avg:not#12" "not(1)" "INTERFACE" -attr xrf 13941 -attr oid 740 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#12} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(1)} -pin  "FRAME:avg:not#12" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#1.sva)#2.itm}
load net {FRAME:avg:not#12.itm} -pin  "FRAME:avg:not#12" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#12.itm}
load inst "FRAME:avg:not#20" "not(1)" "INTERFACE" -attr xrf 13942 -attr oid 741 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#20} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(2)} -pin  "FRAME:avg:not#20" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#1.sva)#4.itm}
load net {FRAME:avg:not#20.itm} -pin  "FRAME:avg:not#20" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#20.itm}
load inst "FRAME:avg:acc#26" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 13943 -attr oid 742 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#26} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,3)"
load net {PWR} -pin  "FRAME:avg:acc#26" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {acc.imod#1.sva(0)} -pin  "FRAME:avg:acc#26" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {PWR} -pin  "FRAME:avg:acc#26" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#229.itm}
load net {FRAME:avg:not#20.itm} -pin  "FRAME:avg:acc#26" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#138.itm}
load net {FRAME:avg:not#12.itm} -pin  "FRAME:avg:acc#26" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#138.itm}
load net {FRAME:avg:acc#26.itm(0)} -pin  "FRAME:avg:acc#26" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#26.itm}
load net {FRAME:avg:acc#26.itm(1)} -pin  "FRAME:avg:acc#26" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#26.itm}
load net {FRAME:avg:acc#26.itm(2)} -pin  "FRAME:avg:acc#26" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#26.itm}
load inst "FRAME:avg:not#15" "not(1)" "INTERFACE" -attr xrf 13944 -attr oid 743 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#15} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:avg:acc#26.itm(2)} -pin  "FRAME:avg:not#15" {A(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#19.itm}
load net {FRAME:avg:not#15.itm} -pin  "FRAME:avg:not#15" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#15.itm}
load inst "FRAME:avg:acc#30" "add(8,0,8,0,9)" "INTERFACE" -attr xrf 13945 -attr oid 744 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#30} -attr area 9.259614 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,8,0,9)"
load net {PWR} -pin  "FRAME:avg:acc#30" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {FRAME:avg:slc(acc.idiv)#67.itm#1} -pin  "FRAME:avg:acc#30" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {GND} -pin  "FRAME:avg:acc#30" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {FRAME:avg:slc(acc.idiv)#67.itm#1} -pin  "FRAME:avg:acc#30" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {GND} -pin  "FRAME:avg:acc#30" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {FRAME:avg:slc(acc.idiv)#67.itm#1} -pin  "FRAME:avg:acc#30" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {GND} -pin  "FRAME:avg:acc#30" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {FRAME:avg:slc(acc.idiv)#67.itm#1} -pin  "FRAME:avg:acc#30" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#227.itm}
load net {FRAME:avg:not#15.itm} -pin  "FRAME:avg:acc#30" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#134.itm}
load net {FRAME:avg:acc#17.itm(1)} -pin  "FRAME:avg:acc#30" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#134.itm}
load net {FRAME:avg:acc#17.itm(2)} -pin  "FRAME:avg:acc#30" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#134.itm}
load net {FRAME:avg:acc#17.itm(3)} -pin  "FRAME:avg:acc#30" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#134.itm}
load net {FRAME:avg:acc#17.itm(4)} -pin  "FRAME:avg:acc#30" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#134.itm}
load net {FRAME:avg:acc#17.itm(5)} -pin  "FRAME:avg:acc#30" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#134.itm}
load net {FRAME:avg:acc#17.itm(6)} -pin  "FRAME:avg:acc#30" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#134.itm}
load net {FRAME:avg:acc#17.itm(7)} -pin  "FRAME:avg:acc#30" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#134.itm}
load net {FRAME:avg:acc#30.itm(0)} -pin  "FRAME:avg:acc#30" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#30.itm}
load net {FRAME:avg:acc#30.itm(1)} -pin  "FRAME:avg:acc#30" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#30.itm}
load net {FRAME:avg:acc#30.itm(2)} -pin  "FRAME:avg:acc#30" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#30.itm}
load net {FRAME:avg:acc#30.itm(3)} -pin  "FRAME:avg:acc#30" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#30.itm}
load net {FRAME:avg:acc#30.itm(4)} -pin  "FRAME:avg:acc#30" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#30.itm}
load net {FRAME:avg:acc#30.itm(5)} -pin  "FRAME:avg:acc#30" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#30.itm}
load net {FRAME:avg:acc#30.itm(6)} -pin  "FRAME:avg:acc#30" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#30.itm}
load net {FRAME:avg:acc#30.itm(7)} -pin  "FRAME:avg:acc#30" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#30.itm}
load net {FRAME:avg:acc#30.itm(8)} -pin  "FRAME:avg:acc#30" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#30.itm}
load inst "acc#3" "add(12,-1,9,0,12)" "INTERFACE" -attr xrf 13946 -attr oid 745 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3} -attr area 13.236109 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,9,0,12)"
load net {mul.itm(0)} -pin  "acc#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(1)} -pin  "acc#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(2)} -pin  "acc#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(3)} -pin  "acc#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(4)} -pin  "acc#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(5)} -pin  "acc#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(6)} -pin  "acc#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(7)} -pin  "acc#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(8)} -pin  "acc#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(9)} -pin  "acc#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(10)} -pin  "acc#3" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(11)} -pin  "acc#3" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {FRAME:avg:acc#30.itm(1)} -pin  "acc#3" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#112.itm}
load net {FRAME:avg:acc#30.itm(2)} -pin  "acc#3" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#112.itm}
load net {FRAME:avg:acc#30.itm(3)} -pin  "acc#3" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#112.itm}
load net {FRAME:avg:acc#30.itm(4)} -pin  "acc#3" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#112.itm}
load net {FRAME:avg:acc#30.itm(5)} -pin  "acc#3" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#112.itm}
load net {FRAME:avg:acc#30.itm(6)} -pin  "acc#3" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#112.itm}
load net {FRAME:avg:acc#30.itm(7)} -pin  "acc#3" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#112.itm}
load net {FRAME:avg:acc#30.itm(8)} -pin  "acc#3" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#112.itm}
load net {FRAME:avg:slc(acc.idiv)#67.itm#1} -pin  "acc#3" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#112.itm}
load net {acc#3.itm(0)} -pin  "acc#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(1)} -pin  "acc#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(2)} -pin  "acc#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(3)} -pin  "acc#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(4)} -pin  "acc#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(5)} -pin  "acc#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(6)} -pin  "acc#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(7)} -pin  "acc#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(8)} -pin  "acc#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(9)} -pin  "acc#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(10)} -pin  "acc#3" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(11)} -pin  "acc#3" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load inst "FRAME:avg:acc#16" "add(7,0,5,1,8)" "INTERFACE" -attr xrf 13947 -attr oid 746 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16} -attr area 8.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,1,8)"
load net {PWR} -pin  "FRAME:avg:acc#16" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {FRAME:avg:slc(acc.idiv)#59.itm#1} -pin  "FRAME:avg:acc#16" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {FRAME:avg:slc(acc.idiv)#59.itm#1} -pin  "FRAME:avg:acc#16" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {GND} -pin  "FRAME:avg:acc#16" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {FRAME:avg:slc(acc.idiv)#59.itm#1} -pin  "FRAME:avg:acc#16" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {GND} -pin  "FRAME:avg:acc#16" {A(5)} -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {FRAME:avg:slc(acc.idiv)#59.itm#1} -pin  "FRAME:avg:acc#16" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#233.itm}
load net {FRAME:avg:slc(acc.imod)#7.itm#1} -pin  "FRAME:avg:acc#16" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#129.itm}
load net {FRAME:avg:slc#14.itm#3(0)} -pin  "FRAME:avg:acc#16" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#129.itm}
load net {FRAME:avg:slc#14.itm#3(1)} -pin  "FRAME:avg:acc#16" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#129.itm}
load net {FRAME:avg:slc#14.itm#3(2)} -pin  "FRAME:avg:acc#16" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#129.itm}
load net {FRAME:avg:slc#14.itm#3(3)} -pin  "FRAME:avg:acc#16" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#129.itm}
load net {FRAME:avg:acc#16.itm(0)} -pin  "FRAME:avg:acc#16" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load net {FRAME:avg:acc#16.itm(1)} -pin  "FRAME:avg:acc#16" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load net {FRAME:avg:acc#16.itm(2)} -pin  "FRAME:avg:acc#16" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load net {FRAME:avg:acc#16.itm(3)} -pin  "FRAME:avg:acc#16" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load net {FRAME:avg:acc#16.itm(4)} -pin  "FRAME:avg:acc#16" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load net {FRAME:avg:acc#16.itm(5)} -pin  "FRAME:avg:acc#16" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load net {FRAME:avg:acc#16.itm(6)} -pin  "FRAME:avg:acc#16" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load net {FRAME:avg:acc#16.itm(7)} -pin  "FRAME:avg:acc#16" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load inst "FRAME:avg:not#18" "not(1)" "INTERFACE" -attr xrf 13948 -attr oid 747 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#18} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(2)} -pin  "FRAME:avg:not#18" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#1.sva)#3.itm}
load net {FRAME:avg:not#18.itm} -pin  "FRAME:avg:not#18" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#18.itm}
load inst "FRAME:avg:acc#18" "add(9,0,8,1,10)" "INTERFACE" -attr xrf 13949 -attr oid 748 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#18} -attr area 10.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,10)"
load net {PWR} -pin  "FRAME:avg:acc#18" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {FRAME:avg:slc(acc.idiv)#64.itm#1} -pin  "FRAME:avg:acc#18" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {FRAME:avg:slc(acc.idiv)#64.itm#1} -pin  "FRAME:avg:acc#18" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {GND} -pin  "FRAME:avg:acc#18" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {FRAME:avg:slc(acc.idiv)#64.itm#1} -pin  "FRAME:avg:acc#18" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {GND} -pin  "FRAME:avg:acc#18" {A(5)} -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {FRAME:avg:slc(acc.idiv)#64.itm#1} -pin  "FRAME:avg:acc#18" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {GND} -pin  "FRAME:avg:acc#18" {A(7)} -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {FRAME:avg:slc(acc.idiv)#64.itm#1} -pin  "FRAME:avg:acc#18" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#232.itm}
load net {FRAME:avg:not#18.itm} -pin  "FRAME:avg:acc#18" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#133.itm}
load net {FRAME:avg:acc#16.itm(1)} -pin  "FRAME:avg:acc#18" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#133.itm}
load net {FRAME:avg:acc#16.itm(2)} -pin  "FRAME:avg:acc#18" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#133.itm}
load net {FRAME:avg:acc#16.itm(3)} -pin  "FRAME:avg:acc#18" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#133.itm}
load net {FRAME:avg:acc#16.itm(4)} -pin  "FRAME:avg:acc#18" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#133.itm}
load net {FRAME:avg:acc#16.itm(5)} -pin  "FRAME:avg:acc#18" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#133.itm}
load net {FRAME:avg:acc#16.itm(6)} -pin  "FRAME:avg:acc#18" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#133.itm}
load net {FRAME:avg:acc#16.itm(7)} -pin  "FRAME:avg:acc#18" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#133.itm}
load net {FRAME:avg:acc#18.itm(0)} -pin  "FRAME:avg:acc#18" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#18.itm}
load net {FRAME:avg:acc#18.itm(1)} -pin  "FRAME:avg:acc#18" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#18.itm}
load net {FRAME:avg:acc#18.itm(2)} -pin  "FRAME:avg:acc#18" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#18.itm}
load net {FRAME:avg:acc#18.itm(3)} -pin  "FRAME:avg:acc#18" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#18.itm}
load net {FRAME:avg:acc#18.itm(4)} -pin  "FRAME:avg:acc#18" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#18.itm}
load net {FRAME:avg:acc#18.itm(5)} -pin  "FRAME:avg:acc#18" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#18.itm}
load net {FRAME:avg:acc#18.itm(6)} -pin  "FRAME:avg:acc#18" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#18.itm}
load net {FRAME:avg:acc#18.itm(7)} -pin  "FRAME:avg:acc#18" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#18.itm}
load net {FRAME:avg:acc#18.itm(8)} -pin  "FRAME:avg:acc#18" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#18.itm}
load net {FRAME:avg:acc#18.itm(9)} -pin  "FRAME:avg:acc#18" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#18.itm}
load inst "FRAME:avg:acc#20" "add(10,0,9,1,11)" "INTERFACE" -attr xrf 13950 -attr oid 749 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,9,1,11)"
load net {FRAME:avg:slc(acc.idiv)#71.itm#1} -pin  "FRAME:avg:acc#20" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {FRAME:avg:slc(acc.idiv)#71.itm#1} -pin  "FRAME:avg:acc#20" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {GND} -pin  "FRAME:avg:acc#20" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {FRAME:avg:slc(acc.idiv)#71.itm#1} -pin  "FRAME:avg:acc#20" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {GND} -pin  "FRAME:avg:acc#20" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {FRAME:avg:slc(acc.idiv)#71.itm#1} -pin  "FRAME:avg:acc#20" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {GND} -pin  "FRAME:avg:acc#20" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {FRAME:avg:slc(acc.idiv)#71.itm#1} -pin  "FRAME:avg:acc#20" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {GND} -pin  "FRAME:avg:acc#20" {A(8)} -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {FRAME:avg:slc(acc.idiv)#71.itm#1} -pin  "FRAME:avg:acc#20" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#231.itm}
load net {FRAME:avg:acc#18.itm(1)} -pin  "FRAME:avg:acc#20" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#18.itm(2)} -pin  "FRAME:avg:acc#20" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#18.itm(3)} -pin  "FRAME:avg:acc#20" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#18.itm(4)} -pin  "FRAME:avg:acc#20" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#18.itm(5)} -pin  "FRAME:avg:acc#20" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#18.itm(6)} -pin  "FRAME:avg:acc#20" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#18.itm(7)} -pin  "FRAME:avg:acc#20" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#18.itm(8)} -pin  "FRAME:avg:acc#20" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#18.itm(9)} -pin  "FRAME:avg:acc#20" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#20.itm(0)} -pin  "FRAME:avg:acc#20" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(1)} -pin  "FRAME:avg:acc#20" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(2)} -pin  "FRAME:avg:acc#20" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(3)} -pin  "FRAME:avg:acc#20" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(4)} -pin  "FRAME:avg:acc#20" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(5)} -pin  "FRAME:avg:acc#20" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(6)} -pin  "FRAME:avg:acc#20" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(7)} -pin  "FRAME:avg:acc#20" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(8)} -pin  "FRAME:avg:acc#20" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(9)} -pin  "FRAME:avg:acc#20" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(10)} -pin  "FRAME:avg:acc#20" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load inst "FRAME:avg:acc#22" "add(12,0,11,1,13)" "INTERFACE" -attr xrf 13951 -attr oid 750 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,13)"
load net {FRAME:avg:slc(acc.idiv)#80.itm#1} -pin  "FRAME:avg:acc#22" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {FRAME:avg:slc(acc.idiv)#80.itm#1} -pin  "FRAME:avg:acc#22" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {GND} -pin  "FRAME:avg:acc#22" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {FRAME:avg:slc(acc.idiv)#80.itm#1} -pin  "FRAME:avg:acc#22" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {GND} -pin  "FRAME:avg:acc#22" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {FRAME:avg:slc(acc.idiv)#80.itm#1} -pin  "FRAME:avg:acc#22" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {GND} -pin  "FRAME:avg:acc#22" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {FRAME:avg:slc(acc.idiv)#80.itm#1} -pin  "FRAME:avg:acc#22" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {GND} -pin  "FRAME:avg:acc#22" {A(8)} -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {FRAME:avg:slc(acc.idiv)#80.itm#1} -pin  "FRAME:avg:acc#22" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {GND} -pin  "FRAME:avg:acc#22" {A(10)} -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {FRAME:avg:slc(acc.idiv)#80.itm#1} -pin  "FRAME:avg:acc#22" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#230.itm}
load net {FRAME:avg:acc#20.itm(0)} -pin  "FRAME:avg:acc#22" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(1)} -pin  "FRAME:avg:acc#22" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(2)} -pin  "FRAME:avg:acc#22" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(3)} -pin  "FRAME:avg:acc#22" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(4)} -pin  "FRAME:avg:acc#22" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(5)} -pin  "FRAME:avg:acc#22" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(6)} -pin  "FRAME:avg:acc#22" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(7)} -pin  "FRAME:avg:acc#22" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(8)} -pin  "FRAME:avg:acc#22" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(9)} -pin  "FRAME:avg:acc#22" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#20.itm(10)} -pin  "FRAME:avg:acc#22" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#20.itm}
load net {FRAME:avg:acc#22.itm(0)} -pin  "FRAME:avg:acc#22" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(1)} -pin  "FRAME:avg:acc#22" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(2)} -pin  "FRAME:avg:acc#22" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(3)} -pin  "FRAME:avg:acc#22" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(4)} -pin  "FRAME:avg:acc#22" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(5)} -pin  "FRAME:avg:acc#22" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(6)} -pin  "FRAME:avg:acc#22" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(7)} -pin  "FRAME:avg:acc#22" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(8)} -pin  "FRAME:avg:acc#22" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(9)} -pin  "FRAME:avg:acc#22" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(10)} -pin  "FRAME:avg:acc#22" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(11)} -pin  "FRAME:avg:acc#22" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(12)} -pin  "FRAME:avg:acc#22" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load inst "FRAME:avg:acc#24" "add(13,0,13,1,15)" "INTERFACE" -attr xrf 13952 -attr oid 751 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24} -attr area 14.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,1,15)"
load net {acc#3.itm(0)} -pin  "FRAME:avg:acc#24" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(1)} -pin  "FRAME:avg:acc#24" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(2)} -pin  "FRAME:avg:acc#24" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(3)} -pin  "FRAME:avg:acc#24" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(4)} -pin  "FRAME:avg:acc#24" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(5)} -pin  "FRAME:avg:acc#24" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(6)} -pin  "FRAME:avg:acc#24" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(7)} -pin  "FRAME:avg:acc#24" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(8)} -pin  "FRAME:avg:acc#24" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(9)} -pin  "FRAME:avg:acc#24" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(10)} -pin  "FRAME:avg:acc#24" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(11)} -pin  "FRAME:avg:acc#24" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {FRAME:avg:slc(acc.idiv)#85.itm#1} -pin  "FRAME:avg:acc#24" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {FRAME:avg:acc#22.itm(0)} -pin  "FRAME:avg:acc#24" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(1)} -pin  "FRAME:avg:acc#24" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(2)} -pin  "FRAME:avg:acc#24" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(3)} -pin  "FRAME:avg:acc#24" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(4)} -pin  "FRAME:avg:acc#24" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(5)} -pin  "FRAME:avg:acc#24" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(6)} -pin  "FRAME:avg:acc#24" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(7)} -pin  "FRAME:avg:acc#24" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(8)} -pin  "FRAME:avg:acc#24" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(9)} -pin  "FRAME:avg:acc#24" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(10)} -pin  "FRAME:avg:acc#24" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(11)} -pin  "FRAME:avg:acc#24" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#22.itm(12)} -pin  "FRAME:avg:acc#24" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#22.itm}
load net {FRAME:avg:acc#24.itm(0)} -pin  "FRAME:avg:acc#24" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(1)} -pin  "FRAME:avg:acc#24" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(2)} -pin  "FRAME:avg:acc#24" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(3)} -pin  "FRAME:avg:acc#24" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(4)} -pin  "FRAME:avg:acc#24" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(5)} -pin  "FRAME:avg:acc#24" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(6)} -pin  "FRAME:avg:acc#24" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(7)} -pin  "FRAME:avg:acc#24" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(8)} -pin  "FRAME:avg:acc#24" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(9)} -pin  "FRAME:avg:acc#24" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(10)} -pin  "FRAME:avg:acc#24" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(11)} -pin  "FRAME:avg:acc#24" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(12)} -pin  "FRAME:avg:acc#24" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(13)} -pin  "FRAME:avg:acc#24" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(14)} -pin  "FRAME:avg:acc#24" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load inst "FRAME:avg:acc#1" "add(16,-1,15,1,16)" "INTERFACE" -attr xrf 13953 -attr oid 752 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {FRAME:avg:acc#25.itm#1(0)} -pin  "FRAME:avg:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(1)} -pin  "FRAME:avg:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(2)} -pin  "FRAME:avg:acc#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(3)} -pin  "FRAME:avg:acc#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(4)} -pin  "FRAME:avg:acc#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(5)} -pin  "FRAME:avg:acc#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(6)} -pin  "FRAME:avg:acc#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(7)} -pin  "FRAME:avg:acc#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(8)} -pin  "FRAME:avg:acc#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(9)} -pin  "FRAME:avg:acc#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(10)} -pin  "FRAME:avg:acc#1" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(11)} -pin  "FRAME:avg:acc#1" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(12)} -pin  "FRAME:avg:acc#1" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(13)} -pin  "FRAME:avg:acc#1" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(14)} -pin  "FRAME:avg:acc#1" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#25.itm#1(15)} -pin  "FRAME:avg:acc#1" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#25.itm#1}
load net {FRAME:avg:acc#24.itm(0)} -pin  "FRAME:avg:acc#1" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(1)} -pin  "FRAME:avg:acc#1" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(2)} -pin  "FRAME:avg:acc#1" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(3)} -pin  "FRAME:avg:acc#1" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(4)} -pin  "FRAME:avg:acc#1" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(5)} -pin  "FRAME:avg:acc#1" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(6)} -pin  "FRAME:avg:acc#1" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(7)} -pin  "FRAME:avg:acc#1" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(8)} -pin  "FRAME:avg:acc#1" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(9)} -pin  "FRAME:avg:acc#1" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(10)} -pin  "FRAME:avg:acc#1" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(11)} -pin  "FRAME:avg:acc#1" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(12)} -pin  "FRAME:avg:acc#1" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(13)} -pin  "FRAME:avg:acc#1" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg:acc#24.itm(14)} -pin  "FRAME:avg:acc#1" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#24.itm}
load net {FRAME:avg.sva#1(0)} -pin  "FRAME:avg:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(1)} -pin  "FRAME:avg:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(2)} -pin  "FRAME:avg:acc#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(3)} -pin  "FRAME:avg:acc#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(4)} -pin  "FRAME:avg:acc#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(5)} -pin  "FRAME:avg:acc#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(6)} -pin  "FRAME:avg:acc#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(7)} -pin  "FRAME:avg:acc#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(8)} -pin  "FRAME:avg:acc#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(9)} -pin  "FRAME:avg:acc#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(10)} -pin  "FRAME:avg:acc#1" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(11)} -pin  "FRAME:avg:acc#1" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(12)} -pin  "FRAME:avg:acc#1" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(13)} -pin  "FRAME:avg:acc#1" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(14)} -pin  "FRAME:avg:acc#1" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(15)} -pin  "FRAME:avg:acc#1" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load inst "absmax#3:else:not" "not(16)" "INTERFACE" -attr xrf 13954 -attr oid 753 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(16)"
load net {FRAME:avg.sva#1(0)} -pin  "absmax#3:else:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(1)} -pin  "absmax#3:else:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(2)} -pin  "absmax#3:else:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(3)} -pin  "absmax#3:else:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(4)} -pin  "absmax#3:else:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(5)} -pin  "absmax#3:else:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(6)} -pin  "absmax#3:else:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(7)} -pin  "absmax#3:else:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(8)} -pin  "absmax#3:else:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(9)} -pin  "absmax#3:else:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(10)} -pin  "absmax#3:else:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(11)} -pin  "absmax#3:else:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(12)} -pin  "absmax#3:else:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(13)} -pin  "absmax#3:else:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(14)} -pin  "absmax#3:else:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {FRAME:avg.sva#1(15)} -pin  "absmax#3:else:not" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg.sva#1}
load net {absmax#3:else:not.itm(0)} -pin  "absmax#3:else:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(1)} -pin  "absmax#3:else:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(2)} -pin  "absmax#3:else:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(3)} -pin  "absmax#3:else:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(4)} -pin  "absmax#3:else:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(5)} -pin  "absmax#3:else:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(6)} -pin  "absmax#3:else:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(7)} -pin  "absmax#3:else:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(8)} -pin  "absmax#3:else:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(9)} -pin  "absmax#3:else:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(10)} -pin  "absmax#3:else:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(11)} -pin  "absmax#3:else:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(12)} -pin  "absmax#3:else:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(13)} -pin  "absmax#3:else:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(14)} -pin  "absmax#3:else:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(15)} -pin  "absmax#3:else:not" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load inst "absmax#3:else:acc" "add(16,1,1,0,17)" "INTERFACE" -attr xrf 13955 -attr oid 754 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,1,2,1,17)"
load net {absmax#3:else:not.itm(0)} -pin  "absmax#3:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(1)} -pin  "absmax#3:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(2)} -pin  "absmax#3:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(3)} -pin  "absmax#3:else:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(4)} -pin  "absmax#3:else:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(5)} -pin  "absmax#3:else:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(6)} -pin  "absmax#3:else:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(7)} -pin  "absmax#3:else:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(8)} -pin  "absmax#3:else:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(9)} -pin  "absmax#3:else:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(10)} -pin  "absmax#3:else:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(11)} -pin  "absmax#3:else:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(12)} -pin  "absmax#3:else:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(13)} -pin  "absmax#3:else:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(14)} -pin  "absmax#3:else:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {absmax#3:else:not.itm(15)} -pin  "absmax#3:else:acc" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:not.itm}
load net {PWR} -pin  "absmax#3:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {absmax#3:else:acc.itm(0)} -pin  "absmax#3:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(1)} -pin  "absmax#3:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(2)} -pin  "absmax#3:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(3)} -pin  "absmax#3:else:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(4)} -pin  "absmax#3:else:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(5)} -pin  "absmax#3:else:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(6)} -pin  "absmax#3:else:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(7)} -pin  "absmax#3:else:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(8)} -pin  "absmax#3:else:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(9)} -pin  "absmax#3:else:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(10)} -pin  "absmax#3:else:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(11)} -pin  "absmax#3:else:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(12)} -pin  "absmax#3:else:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(13)} -pin  "absmax#3:else:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(14)} -pin  "absmax#3:else:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(15)} -pin  "absmax#3:else:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(16)} -pin  "absmax#3:else:acc" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load inst "absmax#3:not" "not(6)" "INTERFACE" -attr xrf 13956 -attr oid 755 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {FRAME:avg.sva#1(10)} -pin  "absmax#3:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#1.itm}
load net {FRAME:avg.sva#1(11)} -pin  "absmax#3:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#1.itm}
load net {FRAME:avg.sva#1(12)} -pin  "absmax#3:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#1.itm}
load net {FRAME:avg.sva#1(13)} -pin  "absmax#3:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#1.itm}
load net {FRAME:avg.sva#1(14)} -pin  "absmax#3:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#1.itm}
load net {FRAME:avg.sva#1(15)} -pin  "absmax#3:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg.sva)#1.itm}
load net {absmax#3:not.itm(0)} -pin  "absmax#3:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:not.itm}
load net {absmax#3:not.itm(1)} -pin  "absmax#3:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:not.itm}
load net {absmax#3:not.itm(2)} -pin  "absmax#3:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:not.itm}
load net {absmax#3:not.itm(3)} -pin  "absmax#3:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:not.itm}
load net {absmax#3:not.itm(4)} -pin  "absmax#3:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:not.itm}
load net {absmax#3:not.itm(5)} -pin  "absmax#3:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:not.itm}
load inst "absmax#3:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 13957 -attr oid 756 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {absmax#3:not.itm(0)} -pin  "absmax#3:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:not.itm}
load net {absmax#3:not.itm(1)} -pin  "absmax#3:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:not.itm}
load net {absmax#3:not.itm(2)} -pin  "absmax#3:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:not.itm}
load net {absmax#3:not.itm(3)} -pin  "absmax#3:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:not.itm}
load net {absmax#3:not.itm(4)} -pin  "absmax#3:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:not.itm}
load net {absmax#3:not.itm(5)} -pin  "absmax#3:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:not.itm}
load net {PWR} -pin  "absmax#3:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {absmax#3:if:acc.itm(0)} -pin  "absmax#3:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:acc.itm}
load net {absmax#3:if:acc.itm(1)} -pin  "absmax#3:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:acc.itm}
load net {absmax#3:if:acc.itm(2)} -pin  "absmax#3:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:acc.itm}
load net {absmax#3:if:acc.itm(3)} -pin  "absmax#3:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:acc.itm}
load net {absmax#3:if:acc.itm(4)} -pin  "absmax#3:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:acc.itm}
load net {absmax#3:if:acc.itm(5)} -pin  "absmax#3:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:acc.itm}
load net {absmax#3:if:acc.itm(6)} -pin  "absmax#3:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:acc.itm}
load inst "acc#2" "add(3,-1,3,-1,3)" "INTERFACE" -attr xrf 13958 -attr oid 757 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#2} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,3)"
load net {FRAME:avg:slc#10.itm#1(0)} -pin  "acc#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm#1}
load net {FRAME:avg:slc#10.itm#1(1)} -pin  "acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm#1}
load net {FRAME:avg:slc#10.itm#1(2)} -pin  "acc#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm#1}
load net {FRAME:avg:slc(acc.imod).itm#1} -pin  "acc#2" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {GND} -pin  "acc#2" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {PWR} -pin  "acc#2" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#234.itm}
load net {acc.imod#1.sva(0)} -pin  "acc#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#1.sva}
load net {acc.imod#1.sva(1)} -pin  "acc#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#1.sva}
load net {acc.imod#1.sva(2)} -pin  "acc#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#1.sva}
load inst "ACC4:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 13959 -attr oid 758 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {i#5.sva(0)} -pin  "ACC4:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.sva}
load net {i#5.sva(1)} -pin  "ACC4:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.sva}
load net {PWR} -pin  "ACC4:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {ACC4:acc.itm(0)} -pin  "ACC4:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc.itm}
load net {ACC4:acc.itm(1)} -pin  "ACC4:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc.itm}
load inst "ACC4:not#38" "not(1)" "INTERFACE" -attr xrf 13960 -attr oid 759 -attr @path {/edge_detect/edge_detect:core/ACC4:not#38} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#38" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#38.itm} -pin  "ACC4:not#38" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#38.itm}
load inst "SHIFT:and#16" "and(2,1)" "INTERFACE" -attr xrf 13961 -attr oid 760 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#16} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:ACC2.lpi#1} -pin  "SHIFT:and#16" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1}
load net {ACC4:not#38.itm} -pin  "SHIFT:and#16" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#38.itm}
load net {exit:ACC2.lpi#1.dfm} -pin  "SHIFT:and#16" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load inst "ACC4:not#37" "not(1)" "INTERFACE" -attr xrf 13962 -attr oid 761 -attr @path {/edge_detect/edge_detect:core/ACC4:not#37} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#37" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#37.itm} -pin  "ACC4:not#37" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#37.itm}
load inst "SHIFT:and#17" "and(2,1)" "INTERFACE" -attr xrf 13963 -attr oid 762 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#17} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:ACC1.lpi#1} -pin  "SHIFT:and#17" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1}
load net {ACC4:not#37.itm} -pin  "SHIFT:and#17" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#37.itm}
load net {exit:ACC1.lpi#1.dfm} -pin  "SHIFT:and#17" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load inst "ACC4:not#36" "not(1)" "INTERFACE" -attr xrf 13964 -attr oid 763 -attr @path {/edge_detect/edge_detect:core/ACC4:not#36} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#36" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#36.itm} -pin  "ACC4:not#36" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#36.itm}
load inst "SHIFT:and#18" "and(2,1)" "INTERFACE" -attr xrf 13965 -attr oid 764 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#18} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:SHIFT.lpi#1} -pin  "SHIFT:and#18" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load net {ACC4:not#36.itm} -pin  "SHIFT:and#18" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#36.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#18" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load inst "absmax:else:not#3" "not(16)" "INTERFACE" -attr xrf 13966 -attr oid 765 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(16)"
load net {red.sva#1(0)} -pin  "absmax:else:not#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(1)} -pin  "absmax:else:not#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(2)} -pin  "absmax:else:not#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(3)} -pin  "absmax:else:not#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(4)} -pin  "absmax:else:not#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(5)} -pin  "absmax:else:not#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(6)} -pin  "absmax:else:not#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(7)} -pin  "absmax:else:not#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(8)} -pin  "absmax:else:not#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(9)} -pin  "absmax:else:not#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(10)} -pin  "absmax:else:not#3" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(11)} -pin  "absmax:else:not#3" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(12)} -pin  "absmax:else:not#3" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(13)} -pin  "absmax:else:not#3" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(14)} -pin  "absmax:else:not#3" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(15)} -pin  "absmax:else:not#3" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {absmax:else:not#3.itm(0)} -pin  "absmax:else:not#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(1)} -pin  "absmax:else:not#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(2)} -pin  "absmax:else:not#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(3)} -pin  "absmax:else:not#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(4)} -pin  "absmax:else:not#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(5)} -pin  "absmax:else:not#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(6)} -pin  "absmax:else:not#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(7)} -pin  "absmax:else:not#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(8)} -pin  "absmax:else:not#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(9)} -pin  "absmax:else:not#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(10)} -pin  "absmax:else:not#3" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(11)} -pin  "absmax:else:not#3" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(12)} -pin  "absmax:else:not#3" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(13)} -pin  "absmax:else:not#3" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(14)} -pin  "absmax:else:not#3" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(15)} -pin  "absmax:else:not#3" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load inst "absmax:else:acc" "add(16,1,1,0,17)" "INTERFACE" -attr xrf 13967 -attr oid 766 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,1,2,1,17)"
load net {absmax:else:not#3.itm(0)} -pin  "absmax:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(1)} -pin  "absmax:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(2)} -pin  "absmax:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(3)} -pin  "absmax:else:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(4)} -pin  "absmax:else:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(5)} -pin  "absmax:else:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(6)} -pin  "absmax:else:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(7)} -pin  "absmax:else:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(8)} -pin  "absmax:else:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(9)} -pin  "absmax:else:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(10)} -pin  "absmax:else:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(11)} -pin  "absmax:else:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(12)} -pin  "absmax:else:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(13)} -pin  "absmax:else:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(14)} -pin  "absmax:else:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {absmax:else:not#3.itm(15)} -pin  "absmax:else:acc" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#3.itm}
load net {PWR} -pin  "absmax:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {absmax:else:acc.itm(0)} -pin  "absmax:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load net {absmax:else:acc.itm(1)} -pin  "absmax:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load net {absmax:else:acc.itm(2)} -pin  "absmax:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load net {absmax:else:acc.itm(3)} -pin  "absmax:else:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load net {absmax:else:acc.itm(4)} -pin  "absmax:else:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load net {absmax:else:acc.itm(5)} -pin  "absmax:else:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load net {absmax:else:acc.itm(6)} -pin  "absmax:else:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load net {absmax:else:acc.itm(7)} -pin  "absmax:else:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load net {absmax:else:acc.itm(8)} -pin  "absmax:else:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load net {absmax:else:acc.itm(9)} -pin  "absmax:else:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load net {absmax:else:acc.itm(10)} -pin  "absmax:else:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load net {absmax:else:acc.itm(11)} -pin  "absmax:else:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load net {absmax:else:acc.itm(12)} -pin  "absmax:else:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load net {absmax:else:acc.itm(13)} -pin  "absmax:else:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load net {absmax:else:acc.itm(14)} -pin  "absmax:else:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load net {absmax:else:acc.itm(15)} -pin  "absmax:else:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load net {absmax:else:acc.itm(16)} -pin  "absmax:else:acc" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:acc.itm}
load inst "ACC4:mux" "mux(4,15)" "INTERFACE" -attr xrf 13968 -attr oid 767 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux} -attr area 33.389245 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(15,2,4)"
load net {DC} -pin  "ACC4:mux" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#55}
load net {DC} -pin  "ACC4:mux" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#55}
load net {DC} -pin  "ACC4:mux" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#55}
load net {DC} -pin  "ACC4:mux" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#55}
load net {DC} -pin  "ACC4:mux" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#55}
load net {DC} -pin  "ACC4:mux" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#55}
load net {DC} -pin  "ACC4:mux" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#55}
load net {DC} -pin  "ACC4:mux" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#55}
load net {DC} -pin  "ACC4:mux" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#55}
load net {DC} -pin  "ACC4:mux" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#55}
load net {DC} -pin  "ACC4:mux" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#55}
load net {DC} -pin  "ACC4:mux" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#55}
load net {DC} -pin  "ACC4:mux" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#55}
load net {DC} -pin  "ACC4:mux" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#55}
load net {DC} -pin  "ACC4:mux" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#55}
load net {ry(2).lpi#1.dfm.sg1(0)} -pin  "ACC4:mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(1)} -pin  "ACC4:mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(2)} -pin  "ACC4:mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(3)} -pin  "ACC4:mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(4)} -pin  "ACC4:mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(5)} -pin  "ACC4:mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(6)} -pin  "ACC4:mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(7)} -pin  "ACC4:mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(8)} -pin  "ACC4:mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(9)} -pin  "ACC4:mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(10)} -pin  "ACC4:mux" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(11)} -pin  "ACC4:mux" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(12)} -pin  "ACC4:mux" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(13)} -pin  "ACC4:mux" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(14)} -pin  "ACC4:mux" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {GND} -pin  "ACC4:mux" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#1}
load net {GND} -pin  "ACC4:mux" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#1}
load net {GND} -pin  "ACC4:mux" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#1}
load net {GND} -pin  "ACC4:mux" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#1}
load net {GND} -pin  "ACC4:mux" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#1}
load net {GND} -pin  "ACC4:mux" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#1}
load net {GND} -pin  "ACC4:mux" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#1}
load net {GND} -pin  "ACC4:mux" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#1}
load net {GND} -pin  "ACC4:mux" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#1}
load net {GND} -pin  "ACC4:mux" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#1}
load net {GND} -pin  "ACC4:mux" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#1}
load net {GND} -pin  "ACC4:mux" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#1}
load net {GND} -pin  "ACC4:mux" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#1}
load net {GND} -pin  "ACC4:mux" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#1}
load net {GND} -pin  "ACC4:mux" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#1}
load net {ry(0).lpi#1.dfm.sg1(0)} -pin  "ACC4:mux" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(1)} -pin  "ACC4:mux" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(2)} -pin  "ACC4:mux" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(3)} -pin  "ACC4:mux" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(4)} -pin  "ACC4:mux" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(5)} -pin  "ACC4:mux" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(6)} -pin  "ACC4:mux" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(7)} -pin  "ACC4:mux" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(8)} -pin  "ACC4:mux" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(9)} -pin  "ACC4:mux" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(10)} -pin  "ACC4:mux" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(11)} -pin  "ACC4:mux" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(12)} -pin  "ACC4:mux" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(13)} -pin  "ACC4:mux" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(14)} -pin  "ACC4:mux" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {i#5.lpi#1(0)} -pin  "ACC4:mux" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {i#5.lpi#1(1)} -pin  "ACC4:mux" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {ACC4:mux.itm(0)} -pin  "ACC4:mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(1)} -pin  "ACC4:mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(2)} -pin  "ACC4:mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(3)} -pin  "ACC4:mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(4)} -pin  "ACC4:mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(5)} -pin  "ACC4:mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(6)} -pin  "ACC4:mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(7)} -pin  "ACC4:mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(8)} -pin  "ACC4:mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(9)} -pin  "ACC4:mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(10)} -pin  "ACC4:mux" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(11)} -pin  "ACC4:mux" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(12)} -pin  "ACC4:mux" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(13)} -pin  "ACC4:mux" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load net {ACC4:mux.itm(14)} -pin  "ACC4:mux" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux.itm}
load inst "ACC4:mux#10" "mux(4,1)" "INTERFACE" -attr xrf 13969 -attr oid 768 -attr @path {/edge_detect/edge_detect:core/ACC4:mux#10} -attr area 2.226883 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,2,4)"
load net {DC} -pin  "ACC4:mux#10" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#56}
load net {ry(2).lpi#1.dfm#5} -pin  "ACC4:mux#10" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm#5}
load net {GND} -pin  "ACC4:mux#10" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#2}
load net {ry(0).lpi#1.dfm#5} -pin  "ACC4:mux#10" {A3(0)} -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm#5}
load net {i#5.lpi#1(0)} -pin  "ACC4:mux#10" {S(0)} -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {i#5.lpi#1(1)} -pin  "ACC4:mux#10" {S(1)} -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {ACC4:mux#10.itm} -pin  "ACC4:mux#10" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:mux#10.itm}
load inst "ACC4:acc#1" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 13970 -attr oid 769 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#1} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {red.lpi#1.dfm(0)} -pin  "ACC4:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(1)} -pin  "ACC4:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(2)} -pin  "ACC4:acc#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(3)} -pin  "ACC4:acc#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(4)} -pin  "ACC4:acc#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(5)} -pin  "ACC4:acc#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(6)} -pin  "ACC4:acc#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(7)} -pin  "ACC4:acc#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(8)} -pin  "ACC4:acc#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(9)} -pin  "ACC4:acc#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(10)} -pin  "ACC4:acc#1" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(11)} -pin  "ACC4:acc#1" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(12)} -pin  "ACC4:acc#1" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(13)} -pin  "ACC4:acc#1" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(14)} -pin  "ACC4:acc#1" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(15)} -pin  "ACC4:acc#1" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {ACC4:mux#10.itm} -pin  "ACC4:acc#1" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(0)} -pin  "ACC4:acc#1" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(1)} -pin  "ACC4:acc#1" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(2)} -pin  "ACC4:acc#1" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(3)} -pin  "ACC4:acc#1" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(4)} -pin  "ACC4:acc#1" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(5)} -pin  "ACC4:acc#1" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(6)} -pin  "ACC4:acc#1" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(7)} -pin  "ACC4:acc#1" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(8)} -pin  "ACC4:acc#1" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(9)} -pin  "ACC4:acc#1" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(10)} -pin  "ACC4:acc#1" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(11)} -pin  "ACC4:acc#1" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(12)} -pin  "ACC4:acc#1" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(13)} -pin  "ACC4:acc#1" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {ACC4:mux.itm(14)} -pin  "ACC4:acc#1" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#1.itm}
load net {red.sva#1(0)} -pin  "ACC4:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(1)} -pin  "ACC4:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(2)} -pin  "ACC4:acc#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(3)} -pin  "ACC4:acc#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(4)} -pin  "ACC4:acc#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(5)} -pin  "ACC4:acc#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(6)} -pin  "ACC4:acc#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(7)} -pin  "ACC4:acc#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(8)} -pin  "ACC4:acc#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(9)} -pin  "ACC4:acc#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(10)} -pin  "ACC4:acc#1" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(11)} -pin  "ACC4:acc#1" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(12)} -pin  "ACC4:acc#1" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(13)} -pin  "ACC4:acc#1" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(14)} -pin  "ACC4:acc#1" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(15)} -pin  "ACC4:acc#1" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load inst "absmax#1:else:not#3" "not(16)" "INTERFACE" -attr xrf 13971 -attr oid 770 -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(16)"
load net {green.sva#1(0)} -pin  "absmax#1:else:not#3" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(1)} -pin  "absmax#1:else:not#3" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(2)} -pin  "absmax#1:else:not#3" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(3)} -pin  "absmax#1:else:not#3" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(4)} -pin  "absmax#1:else:not#3" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(5)} -pin  "absmax#1:else:not#3" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(6)} -pin  "absmax#1:else:not#3" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(7)} -pin  "absmax#1:else:not#3" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(8)} -pin  "absmax#1:else:not#3" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(9)} -pin  "absmax#1:else:not#3" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(10)} -pin  "absmax#1:else:not#3" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(11)} -pin  "absmax#1:else:not#3" {A(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(12)} -pin  "absmax#1:else:not#3" {A(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(13)} -pin  "absmax#1:else:not#3" {A(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(14)} -pin  "absmax#1:else:not#3" {A(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(15)} -pin  "absmax#1:else:not#3" {A(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {absmax#1:else:not#3.itm(0)} -pin  "absmax#1:else:not#3" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(1)} -pin  "absmax#1:else:not#3" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(2)} -pin  "absmax#1:else:not#3" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(3)} -pin  "absmax#1:else:not#3" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(4)} -pin  "absmax#1:else:not#3" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(5)} -pin  "absmax#1:else:not#3" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(6)} -pin  "absmax#1:else:not#3" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(7)} -pin  "absmax#1:else:not#3" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(8)} -pin  "absmax#1:else:not#3" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(9)} -pin  "absmax#1:else:not#3" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(10)} -pin  "absmax#1:else:not#3" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(11)} -pin  "absmax#1:else:not#3" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(12)} -pin  "absmax#1:else:not#3" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(13)} -pin  "absmax#1:else:not#3" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(14)} -pin  "absmax#1:else:not#3" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(15)} -pin  "absmax#1:else:not#3" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load inst "absmax#1:else:acc" "add(16,1,1,0,17)" "INTERFACE" -attr xrf 13972 -attr oid 771 -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,1,2,1,17)"
load net {absmax#1:else:not#3.itm(0)} -pin  "absmax#1:else:acc" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(1)} -pin  "absmax#1:else:acc" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(2)} -pin  "absmax#1:else:acc" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(3)} -pin  "absmax#1:else:acc" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(4)} -pin  "absmax#1:else:acc" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(5)} -pin  "absmax#1:else:acc" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(6)} -pin  "absmax#1:else:acc" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(7)} -pin  "absmax#1:else:acc" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(8)} -pin  "absmax#1:else:acc" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(9)} -pin  "absmax#1:else:acc" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(10)} -pin  "absmax#1:else:acc" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(11)} -pin  "absmax#1:else:acc" {A(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(12)} -pin  "absmax#1:else:acc" {A(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(13)} -pin  "absmax#1:else:acc" {A(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(14)} -pin  "absmax#1:else:acc" {A(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {absmax#1:else:not#3.itm(15)} -pin  "absmax#1:else:acc" {A(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#3.itm}
load net {PWR} -pin  "absmax#1:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {absmax#1:else:acc.itm(0)} -pin  "absmax#1:else:acc" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load net {absmax#1:else:acc.itm(1)} -pin  "absmax#1:else:acc" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load net {absmax#1:else:acc.itm(2)} -pin  "absmax#1:else:acc" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load net {absmax#1:else:acc.itm(3)} -pin  "absmax#1:else:acc" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load net {absmax#1:else:acc.itm(4)} -pin  "absmax#1:else:acc" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load net {absmax#1:else:acc.itm(5)} -pin  "absmax#1:else:acc" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load net {absmax#1:else:acc.itm(6)} -pin  "absmax#1:else:acc" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load net {absmax#1:else:acc.itm(7)} -pin  "absmax#1:else:acc" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load net {absmax#1:else:acc.itm(8)} -pin  "absmax#1:else:acc" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load net {absmax#1:else:acc.itm(9)} -pin  "absmax#1:else:acc" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load net {absmax#1:else:acc.itm(10)} -pin  "absmax#1:else:acc" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load net {absmax#1:else:acc.itm(11)} -pin  "absmax#1:else:acc" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load net {absmax#1:else:acc.itm(12)} -pin  "absmax#1:else:acc" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load net {absmax#1:else:acc.itm(13)} -pin  "absmax#1:else:acc" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load net {absmax#1:else:acc.itm(14)} -pin  "absmax#1:else:acc" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load net {absmax#1:else:acc.itm(15)} -pin  "absmax#1:else:acc" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load net {absmax#1:else:acc.itm(16)} -pin  "absmax#1:else:acc" {Z(16)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:acc.itm}
load inst "ACC4:mux#8" "mux(4,15)" "INTERFACE" -attr xrf 13973 -attr oid 772 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8} -attr area 33.389245 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(15,2,4)"
load net {DC} -pin  "ACC4:mux#8" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#57}
load net {DC} -pin  "ACC4:mux#8" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#57}
load net {DC} -pin  "ACC4:mux#8" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#57}
load net {DC} -pin  "ACC4:mux#8" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#57}
load net {DC} -pin  "ACC4:mux#8" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#57}
load net {DC} -pin  "ACC4:mux#8" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#57}
load net {DC} -pin  "ACC4:mux#8" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#57}
load net {DC} -pin  "ACC4:mux#8" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#57}
load net {DC} -pin  "ACC4:mux#8" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#57}
load net {DC} -pin  "ACC4:mux#8" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#57}
load net {DC} -pin  "ACC4:mux#8" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#57}
load net {DC} -pin  "ACC4:mux#8" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#57}
load net {DC} -pin  "ACC4:mux#8" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#57}
load net {DC} -pin  "ACC4:mux#8" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#57}
load net {DC} -pin  "ACC4:mux#8" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#57}
load net {gy(2).lpi#1.dfm.sg1(0)} -pin  "ACC4:mux#8" {A1(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(1)} -pin  "ACC4:mux#8" {A1(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(2)} -pin  "ACC4:mux#8" {A1(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(3)} -pin  "ACC4:mux#8" {A1(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(4)} -pin  "ACC4:mux#8" {A1(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(5)} -pin  "ACC4:mux#8" {A1(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(6)} -pin  "ACC4:mux#8" {A1(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(7)} -pin  "ACC4:mux#8" {A1(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(8)} -pin  "ACC4:mux#8" {A1(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(9)} -pin  "ACC4:mux#8" {A1(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(10)} -pin  "ACC4:mux#8" {A1(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(11)} -pin  "ACC4:mux#8" {A1(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(12)} -pin  "ACC4:mux#8" {A1(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(13)} -pin  "ACC4:mux#8" {A1(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(14)} -pin  "ACC4:mux#8" {A1(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {GND} -pin  "ACC4:mux#8" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#3}
load net {GND} -pin  "ACC4:mux#8" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#3}
load net {GND} -pin  "ACC4:mux#8" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#3}
load net {GND} -pin  "ACC4:mux#8" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#3}
load net {GND} -pin  "ACC4:mux#8" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#3}
load net {GND} -pin  "ACC4:mux#8" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#3}
load net {GND} -pin  "ACC4:mux#8" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#3}
load net {GND} -pin  "ACC4:mux#8" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#3}
load net {GND} -pin  "ACC4:mux#8" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#3}
load net {GND} -pin  "ACC4:mux#8" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#3}
load net {GND} -pin  "ACC4:mux#8" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#3}
load net {GND} -pin  "ACC4:mux#8" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#3}
load net {GND} -pin  "ACC4:mux#8" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#3}
load net {GND} -pin  "ACC4:mux#8" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#3}
load net {GND} -pin  "ACC4:mux#8" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#3}
load net {gy(0).lpi#1.dfm.sg1(0)} -pin  "ACC4:mux#8" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(1)} -pin  "ACC4:mux#8" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(2)} -pin  "ACC4:mux#8" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(3)} -pin  "ACC4:mux#8" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(4)} -pin  "ACC4:mux#8" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(5)} -pin  "ACC4:mux#8" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(6)} -pin  "ACC4:mux#8" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(7)} -pin  "ACC4:mux#8" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(8)} -pin  "ACC4:mux#8" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(9)} -pin  "ACC4:mux#8" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(10)} -pin  "ACC4:mux#8" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(11)} -pin  "ACC4:mux#8" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(12)} -pin  "ACC4:mux#8" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(13)} -pin  "ACC4:mux#8" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(14)} -pin  "ACC4:mux#8" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {i#5.lpi#1(0)} -pin  "ACC4:mux#8" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {i#5.lpi#1(1)} -pin  "ACC4:mux#8" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {ACC4:mux#8.itm(0)} -pin  "ACC4:mux#8" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8.itm}
load net {ACC4:mux#8.itm(1)} -pin  "ACC4:mux#8" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8.itm}
load net {ACC4:mux#8.itm(2)} -pin  "ACC4:mux#8" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8.itm}
load net {ACC4:mux#8.itm(3)} -pin  "ACC4:mux#8" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8.itm}
load net {ACC4:mux#8.itm(4)} -pin  "ACC4:mux#8" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8.itm}
load net {ACC4:mux#8.itm(5)} -pin  "ACC4:mux#8" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8.itm}
load net {ACC4:mux#8.itm(6)} -pin  "ACC4:mux#8" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8.itm}
load net {ACC4:mux#8.itm(7)} -pin  "ACC4:mux#8" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8.itm}
load net {ACC4:mux#8.itm(8)} -pin  "ACC4:mux#8" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8.itm}
load net {ACC4:mux#8.itm(9)} -pin  "ACC4:mux#8" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8.itm}
load net {ACC4:mux#8.itm(10)} -pin  "ACC4:mux#8" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8.itm}
load net {ACC4:mux#8.itm(11)} -pin  "ACC4:mux#8" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8.itm}
load net {ACC4:mux#8.itm(12)} -pin  "ACC4:mux#8" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8.itm}
load net {ACC4:mux#8.itm(13)} -pin  "ACC4:mux#8" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8.itm}
load net {ACC4:mux#8.itm(14)} -pin  "ACC4:mux#8" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:mux#8.itm}
load inst "ACC4:mux#11" "mux(4,1)" "INTERFACE" -attr xrf 13974 -attr oid 773 -attr @path {/edge_detect/edge_detect:core/ACC4:mux#11} -attr area 2.226883 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,2,4)"
load net {DC} -pin  "ACC4:mux#11" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#58}
load net {gy(2).lpi#1.dfm#5} -pin  "ACC4:mux#11" {A1(0)} -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm#5}
load net {GND} -pin  "ACC4:mux#11" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#4}
load net {gy(0).lpi#1.dfm#5} -pin  "ACC4:mux#11" {A3(0)} -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm#5}
load net {i#5.lpi#1(0)} -pin  "ACC4:mux#11" {S(0)} -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {i#5.lpi#1(1)} -pin  "ACC4:mux#11" {S(1)} -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {ACC4:mux#11.itm} -pin  "ACC4:mux#11" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:mux#11.itm}
load inst "ACC4:acc#2" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 13975 -attr oid 774 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:acc#2} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {green.lpi#1.dfm(0)} -pin  "ACC4:acc#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(1)} -pin  "ACC4:acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(2)} -pin  "ACC4:acc#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(3)} -pin  "ACC4:acc#2" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(4)} -pin  "ACC4:acc#2" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(5)} -pin  "ACC4:acc#2" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(6)} -pin  "ACC4:acc#2" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(7)} -pin  "ACC4:acc#2" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(8)} -pin  "ACC4:acc#2" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(9)} -pin  "ACC4:acc#2" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(10)} -pin  "ACC4:acc#2" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(11)} -pin  "ACC4:acc#2" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(12)} -pin  "ACC4:acc#2" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(13)} -pin  "ACC4:acc#2" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(14)} -pin  "ACC4:acc#2" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(15)} -pin  "ACC4:acc#2" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {ACC4:mux#11.itm} -pin  "ACC4:acc#2" {B(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#8.itm(0)} -pin  "ACC4:acc#2" {B(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#8.itm(1)} -pin  "ACC4:acc#2" {B(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#8.itm(2)} -pin  "ACC4:acc#2" {B(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#8.itm(3)} -pin  "ACC4:acc#2" {B(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#8.itm(4)} -pin  "ACC4:acc#2" {B(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#8.itm(5)} -pin  "ACC4:acc#2" {B(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#8.itm(6)} -pin  "ACC4:acc#2" {B(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#8.itm(7)} -pin  "ACC4:acc#2" {B(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#8.itm(8)} -pin  "ACC4:acc#2" {B(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#8.itm(9)} -pin  "ACC4:acc#2" {B(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#8.itm(10)} -pin  "ACC4:acc#2" {B(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#8.itm(11)} -pin  "ACC4:acc#2" {B(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#8.itm(12)} -pin  "ACC4:acc#2" {B(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#8.itm(13)} -pin  "ACC4:acc#2" {B(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {ACC4:mux#8.itm(14)} -pin  "ACC4:acc#2" {B(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC4:conc#2.itm}
load net {green.sva#1(0)} -pin  "ACC4:acc#2" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(1)} -pin  "ACC4:acc#2" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(2)} -pin  "ACC4:acc#2" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(3)} -pin  "ACC4:acc#2" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(4)} -pin  "ACC4:acc#2" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(5)} -pin  "ACC4:acc#2" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(6)} -pin  "ACC4:acc#2" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(7)} -pin  "ACC4:acc#2" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(8)} -pin  "ACC4:acc#2" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(9)} -pin  "ACC4:acc#2" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(10)} -pin  "ACC4:acc#2" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(11)} -pin  "ACC4:acc#2" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(12)} -pin  "ACC4:acc#2" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(13)} -pin  "ACC4:acc#2" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(14)} -pin  "ACC4:acc#2" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(15)} -pin  "ACC4:acc#2" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load inst "absmax#2:else:not#3" "not(16)" "INTERFACE" -attr xrf 13976 -attr oid 775 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(16)"
load net {blue.sva#1(0)} -pin  "absmax#2:else:not#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(1)} -pin  "absmax#2:else:not#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(2)} -pin  "absmax#2:else:not#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(3)} -pin  "absmax#2:else:not#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(4)} -pin  "absmax#2:else:not#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(5)} -pin  "absmax#2:else:not#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(6)} -pin  "absmax#2:else:not#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(7)} -pin  "absmax#2:else:not#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(8)} -pin  "absmax#2:else:not#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(9)} -pin  "absmax#2:else:not#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(10)} -pin  "absmax#2:else:not#3" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(11)} -pin  "absmax#2:else:not#3" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(12)} -pin  "absmax#2:else:not#3" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(13)} -pin  "absmax#2:else:not#3" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(14)} -pin  "absmax#2:else:not#3" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(15)} -pin  "absmax#2:else:not#3" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {absmax#2:else:not#3.itm(0)} -pin  "absmax#2:else:not#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(1)} -pin  "absmax#2:else:not#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(2)} -pin  "absmax#2:else:not#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(3)} -pin  "absmax#2:else:not#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(4)} -pin  "absmax#2:else:not#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(5)} -pin  "absmax#2:else:not#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(6)} -pin  "absmax#2:else:not#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(7)} -pin  "absmax#2:else:not#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(8)} -pin  "absmax#2:else:not#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(9)} -pin  "absmax#2:else:not#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(10)} -pin  "absmax#2:else:not#3" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(11)} -pin  "absmax#2:else:not#3" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(12)} -pin  "absmax#2:else:not#3" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(13)} -pin  "absmax#2:else:not#3" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(14)} -pin  "absmax#2:else:not#3" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(15)} -pin  "absmax#2:else:not#3" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load inst "absmax#2:else:acc" "add(16,1,1,0,17)" "INTERFACE" -attr xrf 13977 -attr oid 776 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,1,2,1,17)"
load net {absmax#2:else:not#3.itm(0)} -pin  "absmax#2:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(1)} -pin  "absmax#2:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(2)} -pin  "absmax#2:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(3)} -pin  "absmax#2:else:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(4)} -pin  "absmax#2:else:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(5)} -pin  "absmax#2:else:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(6)} -pin  "absmax#2:else:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(7)} -pin  "absmax#2:else:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(8)} -pin  "absmax#2:else:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(9)} -pin  "absmax#2:else:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(10)} -pin  "absmax#2:else:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(11)} -pin  "absmax#2:else:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(12)} -pin  "absmax#2:else:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(13)} -pin  "absmax#2:else:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(14)} -pin  "absmax#2:else:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {absmax#2:else:not#3.itm(15)} -pin  "absmax#2:else:acc" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#3.itm}
load net {PWR} -pin  "absmax#2:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {absmax#2:else:acc.itm(0)} -pin  "absmax#2:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load net {absmax#2:else:acc.itm(1)} -pin  "absmax#2:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load net {absmax#2:else:acc.itm(2)} -pin  "absmax#2:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load net {absmax#2:else:acc.itm(3)} -pin  "absmax#2:else:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load net {absmax#2:else:acc.itm(4)} -pin  "absmax#2:else:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load net {absmax#2:else:acc.itm(5)} -pin  "absmax#2:else:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load net {absmax#2:else:acc.itm(6)} -pin  "absmax#2:else:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load net {absmax#2:else:acc.itm(7)} -pin  "absmax#2:else:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load net {absmax#2:else:acc.itm(8)} -pin  "absmax#2:else:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load net {absmax#2:else:acc.itm(9)} -pin  "absmax#2:else:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load net {absmax#2:else:acc.itm(10)} -pin  "absmax#2:else:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load net {absmax#2:else:acc.itm(11)} -pin  "absmax#2:else:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load net {absmax#2:else:acc.itm(12)} -pin  "absmax#2:else:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load net {absmax#2:else:acc.itm(13)} -pin  "absmax#2:else:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load net {absmax#2:else:acc.itm(14)} -pin  "absmax#2:else:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load net {absmax#2:else:acc.itm(15)} -pin  "absmax#2:else:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load net {absmax#2:else:acc.itm(16)} -pin  "absmax#2:else:acc" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:acc.itm}
load inst "ACC4:mux#9" "mux(4,15)" "INTERFACE" -attr xrf 13978 -attr oid 777 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9} -attr area 33.389245 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(15,2,4)"
load net {DC} -pin  "ACC4:mux#9" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#59}
load net {DC} -pin  "ACC4:mux#9" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#59}
load net {DC} -pin  "ACC4:mux#9" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#59}
load net {DC} -pin  "ACC4:mux#9" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#59}
load net {DC} -pin  "ACC4:mux#9" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#59}
load net {DC} -pin  "ACC4:mux#9" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#59}
load net {DC} -pin  "ACC4:mux#9" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#59}
load net {DC} -pin  "ACC4:mux#9" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#59}
load net {DC} -pin  "ACC4:mux#9" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#59}
load net {DC} -pin  "ACC4:mux#9" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#59}
load net {DC} -pin  "ACC4:mux#9" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#59}
load net {DC} -pin  "ACC4:mux#9" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#59}
load net {DC} -pin  "ACC4:mux#9" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#59}
load net {DC} -pin  "ACC4:mux#9" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#59}
load net {DC} -pin  "ACC4:mux#9" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#59}
load net {by(2).lpi#1.dfm.sg1(0)} -pin  "ACC4:mux#9" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(1)} -pin  "ACC4:mux#9" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(2)} -pin  "ACC4:mux#9" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(3)} -pin  "ACC4:mux#9" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(4)} -pin  "ACC4:mux#9" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(5)} -pin  "ACC4:mux#9" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(6)} -pin  "ACC4:mux#9" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(7)} -pin  "ACC4:mux#9" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(8)} -pin  "ACC4:mux#9" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(9)} -pin  "ACC4:mux#9" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(10)} -pin  "ACC4:mux#9" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(11)} -pin  "ACC4:mux#9" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(12)} -pin  "ACC4:mux#9" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(13)} -pin  "ACC4:mux#9" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(14)} -pin  "ACC4:mux#9" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {GND} -pin  "ACC4:mux#9" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#5}
load net {GND} -pin  "ACC4:mux#9" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C0_16#5}
load net {GND} -pin  "ACC4:mux#9" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C0_16#5}
load net {GND} -pin  "ACC4:mux#9" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C0_16#5}
load net {GND} -pin  "ACC4:mux#9" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C0_16#5}
load net {GND} -pin  "ACC4:mux#9" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C0_16#5}
load net {GND} -pin  "ACC4:mux#9" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C0_16#5}
load net {GND} -pin  "ACC4:mux#9" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C0_16#5}
load net {GND} -pin  "ACC4:mux#9" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C0_16#5}
load net {GND} -pin  "ACC4:mux#9" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C0_16#5}
load net {GND} -pin  "ACC4:mux#9" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C0_16#5}
load net {GND} -pin  "ACC4:mux#9" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C0_16#5}
load net {GND} -pin  "ACC4:mux#9" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C0_16#5}
load net {GND} -pin  "ACC4:mux#9" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C0_16#5}
load net {GND} -pin  "ACC4:mux#9" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C0_16#5}
load net {by(0).lpi#1.dfm.sg1(0)} -pin  "ACC4:mux#9" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(1)} -pin  "ACC4:mux#9" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(2)} -pin  "ACC4:mux#9" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(3)} -pin  "ACC4:mux#9" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(4)} -pin  "ACC4:mux#9" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(5)} -pin  "ACC4:mux#9" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(6)} -pin  "ACC4:mux#9" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(7)} -pin  "ACC4:mux#9" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(8)} -pin  "ACC4:mux#9" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(9)} -pin  "ACC4:mux#9" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(10)} -pin  "ACC4:mux#9" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(11)} -pin  "ACC4:mux#9" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(12)} -pin  "ACC4:mux#9" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(13)} -pin  "ACC4:mux#9" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(14)} -pin  "ACC4:mux#9" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {i#5.lpi#1(0)} -pin  "ACC4:mux#9" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {i#5.lpi#1(1)} -pin  "ACC4:mux#9" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {ACC4:mux#9.itm(0)} -pin  "ACC4:mux#9" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9.itm}
load net {ACC4:mux#9.itm(1)} -pin  "ACC4:mux#9" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9.itm}
load net {ACC4:mux#9.itm(2)} -pin  "ACC4:mux#9" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9.itm}
load net {ACC4:mux#9.itm(3)} -pin  "ACC4:mux#9" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9.itm}
load net {ACC4:mux#9.itm(4)} -pin  "ACC4:mux#9" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9.itm}
load net {ACC4:mux#9.itm(5)} -pin  "ACC4:mux#9" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9.itm}
load net {ACC4:mux#9.itm(6)} -pin  "ACC4:mux#9" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9.itm}
load net {ACC4:mux#9.itm(7)} -pin  "ACC4:mux#9" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9.itm}
load net {ACC4:mux#9.itm(8)} -pin  "ACC4:mux#9" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9.itm}
load net {ACC4:mux#9.itm(9)} -pin  "ACC4:mux#9" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9.itm}
load net {ACC4:mux#9.itm(10)} -pin  "ACC4:mux#9" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9.itm}
load net {ACC4:mux#9.itm(11)} -pin  "ACC4:mux#9" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9.itm}
load net {ACC4:mux#9.itm(12)} -pin  "ACC4:mux#9" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9.itm}
load net {ACC4:mux#9.itm(13)} -pin  "ACC4:mux#9" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9.itm}
load net {ACC4:mux#9.itm(14)} -pin  "ACC4:mux#9" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:mux#9.itm}
load inst "ACC4:mux#12" "mux(4,1)" "INTERFACE" -attr xrf 13979 -attr oid 778 -attr @path {/edge_detect/edge_detect:core/ACC4:mux#12} -attr area 2.226883 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,2,4)"
load net {DC} -pin  "ACC4:mux#12" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16#60}
load net {by(2).lpi#1.dfm#5} -pin  "ACC4:mux#12" {A1(0)} -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm#5}
load net {GND} -pin  "ACC4:mux#12" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C0_16#6}
load net {by(0).lpi#1.dfm#5} -pin  "ACC4:mux#12" {A3(0)} -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm#5}
load net {i#5.lpi#1(0)} -pin  "ACC4:mux#12" {S(0)} -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {i#5.lpi#1(1)} -pin  "ACC4:mux#12" {S(1)} -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {ACC4:mux#12.itm} -pin  "ACC4:mux#12" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:mux#12.itm}
load inst "ACC4:acc#3" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 13980 -attr oid 779 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#3} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {blue.lpi#1.dfm(0)} -pin  "ACC4:acc#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(1)} -pin  "ACC4:acc#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(2)} -pin  "ACC4:acc#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(3)} -pin  "ACC4:acc#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(4)} -pin  "ACC4:acc#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(5)} -pin  "ACC4:acc#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(6)} -pin  "ACC4:acc#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(7)} -pin  "ACC4:acc#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(8)} -pin  "ACC4:acc#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(9)} -pin  "ACC4:acc#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(10)} -pin  "ACC4:acc#3" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(11)} -pin  "ACC4:acc#3" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(12)} -pin  "ACC4:acc#3" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(13)} -pin  "ACC4:acc#3" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(14)} -pin  "ACC4:acc#3" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(15)} -pin  "ACC4:acc#3" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {ACC4:mux#12.itm} -pin  "ACC4:acc#3" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#9.itm(0)} -pin  "ACC4:acc#3" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#9.itm(1)} -pin  "ACC4:acc#3" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#9.itm(2)} -pin  "ACC4:acc#3" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#9.itm(3)} -pin  "ACC4:acc#3" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#9.itm(4)} -pin  "ACC4:acc#3" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#9.itm(5)} -pin  "ACC4:acc#3" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#9.itm(6)} -pin  "ACC4:acc#3" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#9.itm(7)} -pin  "ACC4:acc#3" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#9.itm(8)} -pin  "ACC4:acc#3" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#9.itm(9)} -pin  "ACC4:acc#3" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#9.itm(10)} -pin  "ACC4:acc#3" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#9.itm(11)} -pin  "ACC4:acc#3" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#9.itm(12)} -pin  "ACC4:acc#3" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#9.itm(13)} -pin  "ACC4:acc#3" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {ACC4:mux#9.itm(14)} -pin  "ACC4:acc#3" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:conc#3.itm}
load net {blue.sva#1(0)} -pin  "ACC4:acc#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(1)} -pin  "ACC4:acc#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(2)} -pin  "ACC4:acc#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(3)} -pin  "ACC4:acc#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(4)} -pin  "ACC4:acc#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(5)} -pin  "ACC4:acc#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(6)} -pin  "ACC4:acc#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(7)} -pin  "ACC4:acc#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(8)} -pin  "ACC4:acc#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(9)} -pin  "ACC4:acc#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(10)} -pin  "ACC4:acc#3" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(11)} -pin  "ACC4:acc#3" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(12)} -pin  "ACC4:acc#3" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(13)} -pin  "ACC4:acc#3" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(14)} -pin  "ACC4:acc#3" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(15)} -pin  "ACC4:acc#3" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load inst "absmax#2:not" "not(6)" "INTERFACE" -attr xrf 13981 -attr oid 780 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {blue.sva#1(10)} -pin  "absmax#2:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue.sva#1).itm}
load net {blue.sva#1(11)} -pin  "absmax#2:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue.sva#1).itm}
load net {blue.sva#1(12)} -pin  "absmax#2:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue.sva#1).itm}
load net {blue.sva#1(13)} -pin  "absmax#2:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue.sva#1).itm}
load net {blue.sva#1(14)} -pin  "absmax#2:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue.sva#1).itm}
load net {blue.sva#1(15)} -pin  "absmax#2:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(blue.sva#1).itm}
load net {absmax#2:not.itm(0)} -pin  "absmax#2:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:not.itm}
load net {absmax#2:not.itm(1)} -pin  "absmax#2:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:not.itm}
load net {absmax#2:not.itm(2)} -pin  "absmax#2:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:not.itm}
load net {absmax#2:not.itm(3)} -pin  "absmax#2:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:not.itm}
load net {absmax#2:not.itm(4)} -pin  "absmax#2:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:not.itm}
load net {absmax#2:not.itm(5)} -pin  "absmax#2:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:not.itm}
load inst "absmax#2:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 13982 -attr oid 781 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {absmax#2:not.itm(0)} -pin  "absmax#2:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:not.itm}
load net {absmax#2:not.itm(1)} -pin  "absmax#2:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:not.itm}
load net {absmax#2:not.itm(2)} -pin  "absmax#2:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:not.itm}
load net {absmax#2:not.itm(3)} -pin  "absmax#2:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:not.itm}
load net {absmax#2:not.itm(4)} -pin  "absmax#2:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:not.itm}
load net {absmax#2:not.itm(5)} -pin  "absmax#2:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:not.itm}
load net {PWR} -pin  "absmax#2:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {absmax#2:if:acc.itm(0)} -pin  "absmax#2:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:if:acc.itm}
load net {absmax#2:if:acc.itm(1)} -pin  "absmax#2:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:if:acc.itm}
load net {absmax#2:if:acc.itm(2)} -pin  "absmax#2:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:if:acc.itm}
load net {absmax#2:if:acc.itm(3)} -pin  "absmax#2:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:if:acc.itm}
load net {absmax#2:if:acc.itm(4)} -pin  "absmax#2:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:if:acc.itm}
load net {absmax#2:if:acc.itm(5)} -pin  "absmax#2:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:if:acc.itm}
load net {absmax#2:if:acc.itm(6)} -pin  "absmax#2:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:if:acc.itm}
load inst "absmax#1:not" "not(6)" "INTERFACE" -attr xrf 13983 -attr oid 782 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {green.sva#1(10)} -pin  "absmax#1:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green.sva#1).itm}
load net {green.sva#1(11)} -pin  "absmax#1:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green.sva#1).itm}
load net {green.sva#1(12)} -pin  "absmax#1:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green.sva#1).itm}
load net {green.sva#1(13)} -pin  "absmax#1:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green.sva#1).itm}
load net {green.sva#1(14)} -pin  "absmax#1:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green.sva#1).itm}
load net {green.sva#1(15)} -pin  "absmax#1:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(green.sva#1).itm}
load net {absmax#1:not.itm(0)} -pin  "absmax#1:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:not.itm}
load net {absmax#1:not.itm(1)} -pin  "absmax#1:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:not.itm}
load net {absmax#1:not.itm(2)} -pin  "absmax#1:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:not.itm}
load net {absmax#1:not.itm(3)} -pin  "absmax#1:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:not.itm}
load net {absmax#1:not.itm(4)} -pin  "absmax#1:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:not.itm}
load net {absmax#1:not.itm(5)} -pin  "absmax#1:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:not.itm}
load inst "absmax#1:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 13984 -attr oid 783 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {absmax#1:not.itm(0)} -pin  "absmax#1:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:not.itm}
load net {absmax#1:not.itm(1)} -pin  "absmax#1:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:not.itm}
load net {absmax#1:not.itm(2)} -pin  "absmax#1:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:not.itm}
load net {absmax#1:not.itm(3)} -pin  "absmax#1:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:not.itm}
load net {absmax#1:not.itm(4)} -pin  "absmax#1:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:not.itm}
load net {absmax#1:not.itm(5)} -pin  "absmax#1:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:not.itm}
load net {PWR} -pin  "absmax#1:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {absmax#1:if:acc.itm(0)} -pin  "absmax#1:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:if:acc.itm}
load net {absmax#1:if:acc.itm(1)} -pin  "absmax#1:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:if:acc.itm}
load net {absmax#1:if:acc.itm(2)} -pin  "absmax#1:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:if:acc.itm}
load net {absmax#1:if:acc.itm(3)} -pin  "absmax#1:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:if:acc.itm}
load net {absmax#1:if:acc.itm(4)} -pin  "absmax#1:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:if:acc.itm}
load net {absmax#1:if:acc.itm(5)} -pin  "absmax#1:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:if:acc.itm}
load net {absmax#1:if:acc.itm(6)} -pin  "absmax#1:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:if:acc.itm}
load inst "absmax:not" "not(6)" "INTERFACE" -attr xrf 13985 -attr oid 784 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {red.sva#1(10)} -pin  "absmax:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red.sva#1).itm}
load net {red.sva#1(11)} -pin  "absmax:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red.sva#1).itm}
load net {red.sva#1(12)} -pin  "absmax:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red.sva#1).itm}
load net {red.sva#1(13)} -pin  "absmax:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red.sva#1).itm}
load net {red.sva#1(14)} -pin  "absmax:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red.sva#1).itm}
load net {red.sva#1(15)} -pin  "absmax:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(red.sva#1).itm}
load net {absmax:not.itm(0)} -pin  "absmax:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:not.itm}
load net {absmax:not.itm(1)} -pin  "absmax:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:not.itm}
load net {absmax:not.itm(2)} -pin  "absmax:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:not.itm}
load net {absmax:not.itm(3)} -pin  "absmax:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:not.itm}
load net {absmax:not.itm(4)} -pin  "absmax:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:not.itm}
load net {absmax:not.itm(5)} -pin  "absmax:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:not.itm}
load inst "absmax:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 13986 -attr oid 785 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {absmax:not.itm(0)} -pin  "absmax:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:not.itm}
load net {absmax:not.itm(1)} -pin  "absmax:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:not.itm}
load net {absmax:not.itm(2)} -pin  "absmax:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:not.itm}
load net {absmax:not.itm(3)} -pin  "absmax:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:not.itm}
load net {absmax:not.itm(4)} -pin  "absmax:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:not.itm}
load net {absmax:not.itm(5)} -pin  "absmax:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:not.itm}
load net {PWR} -pin  "absmax:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {absmax:if:acc.itm(0)} -pin  "absmax:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:if:acc.itm}
load net {absmax:if:acc.itm(1)} -pin  "absmax:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:if:acc.itm}
load net {absmax:if:acc.itm(2)} -pin  "absmax:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:if:acc.itm}
load net {absmax:if:acc.itm(3)} -pin  "absmax:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:if:acc.itm}
load net {absmax:if:acc.itm(4)} -pin  "absmax:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:if:acc.itm}
load net {absmax:if:acc.itm(5)} -pin  "absmax:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:if:acc.itm}
load net {absmax:if:acc.itm(6)} -pin  "absmax:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:if:acc.itm}
load inst "ACC4:acc#4" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 13987 -attr oid 786 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC4:acc#4} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,2)"
load net {i#5.lpi#1(0)} -pin  "ACC4:acc#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {i#5.lpi#1(1)} -pin  "ACC4:acc#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.lpi#1}
load net {PWR} -pin  "ACC4:acc#4" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {i#5.sva(0)} -pin  "ACC4:acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.sva}
load net {i#5.sva(1)} -pin  "ACC4:acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#5.sva}
load inst "not#248" "not(1)" "INTERFACE" -attr xrf 13988 -attr oid 787 -attr @path {/edge_detect/edge_detect:core/not#248} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#248" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#248.itm} -pin  "not#248" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#248.itm}
load inst "and#88" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#88} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {blue.lpi#1(0)} -pin  "and#88" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(1)} -pin  "and#88" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(2)} -pin  "and#88" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(3)} -pin  "and#88" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(4)} -pin  "and#88" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(5)} -pin  "and#88" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(6)} -pin  "and#88" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(7)} -pin  "and#88" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(8)} -pin  "and#88" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(9)} -pin  "and#88" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(10)} -pin  "and#88" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(11)} -pin  "and#88" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(12)} -pin  "and#88" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(13)} -pin  "and#88" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(14)} -pin  "and#88" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {blue.lpi#1(15)} -pin  "and#88" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1}
load net {not#248.itm} -pin  "and#88" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {not#248.itm} -pin  "and#88" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {not#248.itm} -pin  "and#88" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {not#248.itm} -pin  "and#88" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {not#248.itm} -pin  "and#88" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {not#248.itm} -pin  "and#88" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {not#248.itm} -pin  "and#88" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {not#248.itm} -pin  "and#88" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {not#248.itm} -pin  "and#88" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {not#248.itm} -pin  "and#88" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {not#248.itm} -pin  "and#88" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {not#248.itm} -pin  "and#88" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {not#248.itm} -pin  "and#88" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {not#248.itm} -pin  "and#88" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {not#248.itm} -pin  "and#88" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {not#248.itm} -pin  "and#88" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#4.itm}
load net {blue.lpi#1.dfm(0)} -pin  "and#88" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(1)} -pin  "and#88" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(2)} -pin  "and#88" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(3)} -pin  "and#88" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(4)} -pin  "and#88" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(5)} -pin  "and#88" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(6)} -pin  "and#88" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(7)} -pin  "and#88" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(8)} -pin  "and#88" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(9)} -pin  "and#88" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(10)} -pin  "and#88" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(11)} -pin  "and#88" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(12)} -pin  "and#88" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(13)} -pin  "and#88" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(14)} -pin  "and#88" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load net {blue.lpi#1.dfm(15)} -pin  "and#88" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.lpi#1.dfm}
load inst "not#249" "not(1)" "INTERFACE" -attr xrf 13989 -attr oid 788 -attr @path {/edge_detect/edge_detect:core/not#249} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#249" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#249.itm} -pin  "not#249" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#249.itm}
load inst "and#89" "and(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#89} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(15,2)"
load net {by(2).lpi#1.sg1(0)} -pin  "and#89" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(1)} -pin  "and#89" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(2)} -pin  "and#89" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(3)} -pin  "and#89" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(4)} -pin  "and#89" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(5)} -pin  "and#89" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(6)} -pin  "and#89" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(7)} -pin  "and#89" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(8)} -pin  "and#89" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(9)} -pin  "and#89" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(10)} -pin  "and#89" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(11)} -pin  "and#89" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(12)} -pin  "and#89" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(13)} -pin  "and#89" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {by(2).lpi#1.sg1(14)} -pin  "and#89" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.sg1}
load net {not#249.itm} -pin  "and#89" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {not#249.itm} -pin  "and#89" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {not#249.itm} -pin  "and#89" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {not#249.itm} -pin  "and#89" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {not#249.itm} -pin  "and#89" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {not#249.itm} -pin  "and#89" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {not#249.itm} -pin  "and#89" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {not#249.itm} -pin  "and#89" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {not#249.itm} -pin  "and#89" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {not#249.itm} -pin  "and#89" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {not#249.itm} -pin  "and#89" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {not#249.itm} -pin  "and#89" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {not#249.itm} -pin  "and#89" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {not#249.itm} -pin  "and#89" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {not#249.itm} -pin  "and#89" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#5.itm}
load net {by(2).lpi#1.dfm.sg1(0)} -pin  "and#89" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(1)} -pin  "and#89" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(2)} -pin  "and#89" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(3)} -pin  "and#89" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(4)} -pin  "and#89" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(5)} -pin  "and#89" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(6)} -pin  "and#89" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(7)} -pin  "and#89" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(8)} -pin  "and#89" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(9)} -pin  "and#89" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(10)} -pin  "and#89" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(11)} -pin  "and#89" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(12)} -pin  "and#89" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(13)} -pin  "and#89" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load net {by(2).lpi#1.dfm.sg1(14)} -pin  "and#89" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm.sg1}
load inst "not#250" "not(1)" "INTERFACE" -attr xrf 13990 -attr oid 789 -attr @path {/edge_detect/edge_detect:core/not#250} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#250" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#250.itm} -pin  "not#250" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#250.itm}
load inst "and#90" "and(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#90} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(15,2)"
load net {by(0).lpi#1.sg1(0)} -pin  "and#90" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(1)} -pin  "and#90" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(2)} -pin  "and#90" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(3)} -pin  "and#90" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(4)} -pin  "and#90" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(5)} -pin  "and#90" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(6)} -pin  "and#90" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(7)} -pin  "and#90" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(8)} -pin  "and#90" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(9)} -pin  "and#90" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(10)} -pin  "and#90" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(11)} -pin  "and#90" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(12)} -pin  "and#90" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(13)} -pin  "and#90" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {by(0).lpi#1.sg1(14)} -pin  "and#90" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.sg1}
load net {not#250.itm} -pin  "and#90" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {not#250.itm} -pin  "and#90" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {not#250.itm} -pin  "and#90" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {not#250.itm} -pin  "and#90" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {not#250.itm} -pin  "and#90" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {not#250.itm} -pin  "and#90" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {not#250.itm} -pin  "and#90" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {not#250.itm} -pin  "and#90" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {not#250.itm} -pin  "and#90" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {not#250.itm} -pin  "and#90" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {not#250.itm} -pin  "and#90" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {not#250.itm} -pin  "and#90" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {not#250.itm} -pin  "and#90" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {not#250.itm} -pin  "and#90" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {not#250.itm} -pin  "and#90" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#6.itm}
load net {by(0).lpi#1.dfm.sg1(0)} -pin  "and#90" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(1)} -pin  "and#90" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(2)} -pin  "and#90" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(3)} -pin  "and#90" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(4)} -pin  "and#90" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(5)} -pin  "and#90" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(6)} -pin  "and#90" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(7)} -pin  "and#90" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(8)} -pin  "and#90" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(9)} -pin  "and#90" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(10)} -pin  "and#90" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(11)} -pin  "and#90" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(12)} -pin  "and#90" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(13)} -pin  "and#90" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load net {by(0).lpi#1.dfm.sg1(14)} -pin  "and#90" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm.sg1}
load inst "ACC4:not#40" "not(1)" "INTERFACE" -attr xrf 13991 -attr oid 790 -attr @path {/edge_detect/edge_detect:core/ACC4:not#40} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#40" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#40.itm} -pin  "ACC4:not#40" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#40.itm}
load inst "SHIFT:and#14" "and(2,1)" "INTERFACE" -attr xrf 13992 -attr oid 791 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#14} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {by(2).lpi#3} -pin  "SHIFT:and#14" {A0(0)} -attr @path {/edge_detect/edge_detect:core/by(2).lpi#3}
load net {ACC4:not#40.itm} -pin  "SHIFT:and#14" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#40.itm}
load net {by(2).lpi#1.dfm#5} -pin  "SHIFT:and#14" {Z(0)} -attr @path {/edge_detect/edge_detect:core/by(2).lpi#1.dfm#5}
load inst "ACC4:not#41" "not(1)" "INTERFACE" -attr xrf 13993 -attr oid 792 -attr @path {/edge_detect/edge_detect:core/ACC4:not#41} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#41" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#41.itm} -pin  "ACC4:not#41" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#41.itm}
load inst "SHIFT:and#13" "and(2,1)" "INTERFACE" -attr xrf 13994 -attr oid 793 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#13} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {by(0).lpi#3} -pin  "SHIFT:and#13" {A0(0)} -attr @path {/edge_detect/edge_detect:core/by(0).lpi#3}
load net {ACC4:not#41.itm} -pin  "SHIFT:and#13" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#41.itm}
load net {by(0).lpi#1.dfm#5} -pin  "SHIFT:and#13" {Z(0)} -attr @path {/edge_detect/edge_detect:core/by(0).lpi#1.dfm#5}
load inst "not#251" "not(1)" "INTERFACE" -attr xrf 13995 -attr oid 794 -attr @path {/edge_detect/edge_detect:core/not#251} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#251" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#251.itm} -pin  "not#251" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#251.itm}
load inst "and#91" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#91} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {green.lpi#1(0)} -pin  "and#91" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(1)} -pin  "and#91" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(2)} -pin  "and#91" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(3)} -pin  "and#91" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(4)} -pin  "and#91" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(5)} -pin  "and#91" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(6)} -pin  "and#91" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(7)} -pin  "and#91" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(8)} -pin  "and#91" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(9)} -pin  "and#91" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(10)} -pin  "and#91" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(11)} -pin  "and#91" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(12)} -pin  "and#91" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(13)} -pin  "and#91" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(14)} -pin  "and#91" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {green.lpi#1(15)} -pin  "and#91" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1}
load net {not#251.itm} -pin  "and#91" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {not#251.itm} -pin  "and#91" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {not#251.itm} -pin  "and#91" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {not#251.itm} -pin  "and#91" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {not#251.itm} -pin  "and#91" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {not#251.itm} -pin  "and#91" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {not#251.itm} -pin  "and#91" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {not#251.itm} -pin  "and#91" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {not#251.itm} -pin  "and#91" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {not#251.itm} -pin  "and#91" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {not#251.itm} -pin  "and#91" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {not#251.itm} -pin  "and#91" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {not#251.itm} -pin  "and#91" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {not#251.itm} -pin  "and#91" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {not#251.itm} -pin  "and#91" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {not#251.itm} -pin  "and#91" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {green.lpi#1.dfm(0)} -pin  "and#91" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(1)} -pin  "and#91" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(2)} -pin  "and#91" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(3)} -pin  "and#91" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(4)} -pin  "and#91" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(5)} -pin  "and#91" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(6)} -pin  "and#91" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(7)} -pin  "and#91" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(8)} -pin  "and#91" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(9)} -pin  "and#91" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(10)} -pin  "and#91" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(11)} -pin  "and#91" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(12)} -pin  "and#91" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(13)} -pin  "and#91" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(14)} -pin  "and#91" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load net {green.lpi#1.dfm(15)} -pin  "and#91" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.lpi#1.dfm}
load inst "not#252" "not(1)" "INTERFACE" -attr xrf 13996 -attr oid 795 -attr @path {/edge_detect/edge_detect:core/not#252} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#252" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#252.itm} -pin  "not#252" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#252.itm}
load inst "and#92" "and(2,15)" "INTERFACE" -attr vt dc -attr @path {/edge_detect/edge_detect:core/and#92} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(15,2)"
load net {gy(2).lpi#1.sg1(0)} -pin  "and#92" {A0(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(1)} -pin  "and#92" {A0(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(2)} -pin  "and#92" {A0(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(3)} -pin  "and#92" {A0(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(4)} -pin  "and#92" {A0(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(5)} -pin  "and#92" {A0(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(6)} -pin  "and#92" {A0(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(7)} -pin  "and#92" {A0(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(8)} -pin  "and#92" {A0(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(9)} -pin  "and#92" {A0(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(10)} -pin  "and#92" {A0(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(11)} -pin  "and#92" {A0(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(12)} -pin  "and#92" {A0(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(13)} -pin  "and#92" {A0(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {gy(2).lpi#1.sg1(14)} -pin  "and#92" {A0(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.sg1}
load net {not#252.itm} -pin  "and#92" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {not#252.itm} -pin  "and#92" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {not#252.itm} -pin  "and#92" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {not#252.itm} -pin  "and#92" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {not#252.itm} -pin  "and#92" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {not#252.itm} -pin  "and#92" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {not#252.itm} -pin  "and#92" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {not#252.itm} -pin  "and#92" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {not#252.itm} -pin  "and#92" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {not#252.itm} -pin  "and#92" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {not#252.itm} -pin  "and#92" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {not#252.itm} -pin  "and#92" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {not#252.itm} -pin  "and#92" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {not#252.itm} -pin  "and#92" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {not#252.itm} -pin  "and#92" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {gy(2).lpi#1.dfm.sg1(0)} -pin  "and#92" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(1)} -pin  "and#92" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(2)} -pin  "and#92" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(3)} -pin  "and#92" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(4)} -pin  "and#92" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(5)} -pin  "and#92" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(6)} -pin  "and#92" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(7)} -pin  "and#92" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(8)} -pin  "and#92" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(9)} -pin  "and#92" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(10)} -pin  "and#92" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(11)} -pin  "and#92" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(12)} -pin  "and#92" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(13)} -pin  "and#92" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load net {gy(2).lpi#1.dfm.sg1(14)} -pin  "and#92" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm.sg1}
load inst "not#253" "not(1)" "INTERFACE" -attr xrf 13997 -attr oid 796 -attr @path {/edge_detect/edge_detect:core/not#253} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#253" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#253.itm} -pin  "not#253" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#253.itm}
load inst "and#93" "and(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#93} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(15,2)"
load net {gy(0).lpi#1.sg1(0)} -pin  "and#93" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(1)} -pin  "and#93" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(2)} -pin  "and#93" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(3)} -pin  "and#93" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(4)} -pin  "and#93" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(5)} -pin  "and#93" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(6)} -pin  "and#93" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(7)} -pin  "and#93" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(8)} -pin  "and#93" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(9)} -pin  "and#93" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(10)} -pin  "and#93" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(11)} -pin  "and#93" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(12)} -pin  "and#93" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(13)} -pin  "and#93" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {gy(0).lpi#1.sg1(14)} -pin  "and#93" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.sg1}
load net {not#253.itm} -pin  "and#93" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {not#253.itm} -pin  "and#93" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {not#253.itm} -pin  "and#93" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {not#253.itm} -pin  "and#93" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {not#253.itm} -pin  "and#93" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {not#253.itm} -pin  "and#93" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {not#253.itm} -pin  "and#93" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {not#253.itm} -pin  "and#93" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {not#253.itm} -pin  "and#93" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {not#253.itm} -pin  "and#93" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {not#253.itm} -pin  "and#93" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {not#253.itm} -pin  "and#93" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {not#253.itm} -pin  "and#93" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {not#253.itm} -pin  "and#93" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {not#253.itm} -pin  "and#93" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {gy(0).lpi#1.dfm.sg1(0)} -pin  "and#93" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(1)} -pin  "and#93" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(2)} -pin  "and#93" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(3)} -pin  "and#93" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(4)} -pin  "and#93" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(5)} -pin  "and#93" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(6)} -pin  "and#93" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(7)} -pin  "and#93" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(8)} -pin  "and#93" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(9)} -pin  "and#93" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(10)} -pin  "and#93" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(11)} -pin  "and#93" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(12)} -pin  "and#93" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(13)} -pin  "and#93" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load net {gy(0).lpi#1.dfm.sg1(14)} -pin  "and#93" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm.sg1}
load inst "ACC4:not#42" "not(1)" "INTERFACE" -attr xrf 13998 -attr oid 797 -attr @path {/edge_detect/edge_detect:core/ACC4:not#42} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#42" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#42.itm} -pin  "ACC4:not#42" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#42.itm}
load inst "SHIFT:and#12" "and(2,1)" "INTERFACE" -attr xrf 13999 -attr oid 798 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#12} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {gy(2).lpi#3} -pin  "SHIFT:and#12" {A0(0)} -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#3}
load net {ACC4:not#42.itm} -pin  "SHIFT:and#12" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#42.itm}
load net {gy(2).lpi#1.dfm#5} -pin  "SHIFT:and#12" {Z(0)} -attr @path {/edge_detect/edge_detect:core/gy(2).lpi#1.dfm#5}
load inst "ACC4:not#43" "not(1)" "INTERFACE" -attr xrf 14000 -attr oid 799 -attr @path {/edge_detect/edge_detect:core/ACC4:not#43} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#43" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#43.itm} -pin  "ACC4:not#43" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#43.itm}
load inst "SHIFT:and#11" "and(2,1)" "INTERFACE" -attr xrf 14001 -attr oid 800 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#11} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {gy(0).lpi#3} -pin  "SHIFT:and#11" {A0(0)} -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#3}
load net {ACC4:not#43.itm} -pin  "SHIFT:and#11" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#43.itm}
load net {gy(0).lpi#1.dfm#5} -pin  "SHIFT:and#11" {Z(0)} -attr @path {/edge_detect/edge_detect:core/gy(0).lpi#1.dfm#5}
load inst "not#254" "not(1)" "INTERFACE" -attr xrf 14002 -attr oid 801 -attr @path {/edge_detect/edge_detect:core/not#254} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#254" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#254.itm} -pin  "not#254" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#254.itm}
load inst "and#94" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#94} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {red.lpi#1(0)} -pin  "and#94" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(1)} -pin  "and#94" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(2)} -pin  "and#94" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(3)} -pin  "and#94" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(4)} -pin  "and#94" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(5)} -pin  "and#94" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(6)} -pin  "and#94" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(7)} -pin  "and#94" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(8)} -pin  "and#94" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(9)} -pin  "and#94" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(10)} -pin  "and#94" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(11)} -pin  "and#94" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(12)} -pin  "and#94" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(13)} -pin  "and#94" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(14)} -pin  "and#94" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {red.lpi#1(15)} -pin  "and#94" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1}
load net {not#254.itm} -pin  "and#94" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {not#254.itm} -pin  "and#94" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {not#254.itm} -pin  "and#94" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {not#254.itm} -pin  "and#94" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {not#254.itm} -pin  "and#94" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {not#254.itm} -pin  "and#94" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {not#254.itm} -pin  "and#94" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {not#254.itm} -pin  "and#94" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {not#254.itm} -pin  "and#94" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {not#254.itm} -pin  "and#94" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {not#254.itm} -pin  "and#94" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {not#254.itm} -pin  "and#94" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {not#254.itm} -pin  "and#94" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {not#254.itm} -pin  "and#94" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {not#254.itm} -pin  "and#94" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {not#254.itm} -pin  "and#94" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {red.lpi#1.dfm(0)} -pin  "and#94" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(1)} -pin  "and#94" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(2)} -pin  "and#94" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(3)} -pin  "and#94" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(4)} -pin  "and#94" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(5)} -pin  "and#94" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(6)} -pin  "and#94" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(7)} -pin  "and#94" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(8)} -pin  "and#94" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(9)} -pin  "and#94" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(10)} -pin  "and#94" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(11)} -pin  "and#94" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(12)} -pin  "and#94" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(13)} -pin  "and#94" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(14)} -pin  "and#94" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load net {red.lpi#1.dfm(15)} -pin  "and#94" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.lpi#1.dfm}
load inst "not#255" "not(1)" "INTERFACE" -attr xrf 14003 -attr oid 802 -attr @path {/edge_detect/edge_detect:core/not#255} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#255" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#255.itm} -pin  "not#255" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#255.itm}
load inst "and#95" "and(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#95} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(15,2)"
load net {ry(2).lpi#1.sg1(0)} -pin  "and#95" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(1)} -pin  "and#95" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(2)} -pin  "and#95" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(3)} -pin  "and#95" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(4)} -pin  "and#95" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(5)} -pin  "and#95" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(6)} -pin  "and#95" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(7)} -pin  "and#95" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(8)} -pin  "and#95" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(9)} -pin  "and#95" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(10)} -pin  "and#95" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(11)} -pin  "and#95" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(12)} -pin  "and#95" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(13)} -pin  "and#95" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {ry(2).lpi#1.sg1(14)} -pin  "and#95" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.sg1}
load net {not#255.itm} -pin  "and#95" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#255.itm} -pin  "and#95" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#255.itm} -pin  "and#95" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#255.itm} -pin  "and#95" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#255.itm} -pin  "and#95" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#255.itm} -pin  "and#95" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#255.itm} -pin  "and#95" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#255.itm} -pin  "and#95" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#255.itm} -pin  "and#95" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#255.itm} -pin  "and#95" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#255.itm} -pin  "and#95" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#255.itm} -pin  "and#95" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#255.itm} -pin  "and#95" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#255.itm} -pin  "and#95" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#255.itm} -pin  "and#95" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {ry(2).lpi#1.dfm.sg1(0)} -pin  "and#95" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(1)} -pin  "and#95" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(2)} -pin  "and#95" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(3)} -pin  "and#95" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(4)} -pin  "and#95" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(5)} -pin  "and#95" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(6)} -pin  "and#95" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(7)} -pin  "and#95" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(8)} -pin  "and#95" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(9)} -pin  "and#95" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(10)} -pin  "and#95" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(11)} -pin  "and#95" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(12)} -pin  "and#95" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(13)} -pin  "and#95" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load net {ry(2).lpi#1.dfm.sg1(14)} -pin  "and#95" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm.sg1}
load inst "not#256" "not(1)" "INTERFACE" -attr xrf 14004 -attr oid 803 -attr @path {/edge_detect/edge_detect:core/not#256} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#256" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#256.itm} -pin  "not#256" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#256.itm}
load inst "and#96" "and(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#96} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(15,2)"
load net {ry(0).lpi#1.sg1(0)} -pin  "and#96" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(1)} -pin  "and#96" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(2)} -pin  "and#96" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(3)} -pin  "and#96" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(4)} -pin  "and#96" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(5)} -pin  "and#96" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(6)} -pin  "and#96" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(7)} -pin  "and#96" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(8)} -pin  "and#96" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(9)} -pin  "and#96" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(10)} -pin  "and#96" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(11)} -pin  "and#96" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(12)} -pin  "and#96" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(13)} -pin  "and#96" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {ry(0).lpi#1.sg1(14)} -pin  "and#96" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.sg1}
load net {not#256.itm} -pin  "and#96" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#256.itm} -pin  "and#96" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#256.itm} -pin  "and#96" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#256.itm} -pin  "and#96" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#256.itm} -pin  "and#96" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#256.itm} -pin  "and#96" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#256.itm} -pin  "and#96" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#256.itm} -pin  "and#96" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#256.itm} -pin  "and#96" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#256.itm} -pin  "and#96" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#256.itm} -pin  "and#96" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#256.itm} -pin  "and#96" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#256.itm} -pin  "and#96" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#256.itm} -pin  "and#96" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#256.itm} -pin  "and#96" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {ry(0).lpi#1.dfm.sg1(0)} -pin  "and#96" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(1)} -pin  "and#96" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(2)} -pin  "and#96" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(3)} -pin  "and#96" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(4)} -pin  "and#96" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(5)} -pin  "and#96" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(6)} -pin  "and#96" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(7)} -pin  "and#96" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(8)} -pin  "and#96" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(9)} -pin  "and#96" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(10)} -pin  "and#96" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(11)} -pin  "and#96" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(12)} -pin  "and#96" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(13)} -pin  "and#96" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load net {ry(0).lpi#1.dfm.sg1(14)} -pin  "and#96" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm.sg1}
load inst "ACC4:not#44" "not(1)" "INTERFACE" -attr xrf 14005 -attr oid 804 -attr @path {/edge_detect/edge_detect:core/ACC4:not#44} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#44" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#44.itm} -pin  "ACC4:not#44" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#44.itm}
load inst "SHIFT:and#10" "and(2,1)" "INTERFACE" -attr xrf 14006 -attr oid 805 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#10} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ry(2).lpi#3} -pin  "SHIFT:and#10" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#3}
load net {ACC4:not#44.itm} -pin  "SHIFT:and#10" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#44.itm}
load net {ry(2).lpi#1.dfm#5} -pin  "SHIFT:and#10" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ry(2).lpi#1.dfm#5}
load inst "ACC4:not#45" "not(1)" "INTERFACE" -attr xrf 14007 -attr oid 806 -attr @path {/edge_detect/edge_detect:core/ACC4:not#45} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#45" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#45.itm} -pin  "ACC4:not#45" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#45.itm}
load inst "SHIFT:and#9" "and(2,1)" "INTERFACE" -attr xrf 14008 -attr oid 807 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#9} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ry(0).lpi#3} -pin  "SHIFT:and#9" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#3}
load net {ACC4:not#45.itm} -pin  "SHIFT:and#9" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#45.itm}
load net {ry(0).lpi#1.dfm#5} -pin  "SHIFT:and#9" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ry(0).lpi#1.dfm#5}
load inst "not#177" "not(1)" "INTERFACE" -attr xrf 14009 -attr oid 808 -attr @path {/edge_detect/edge_detect:core/not#177} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC2.lpi#1.dfm} -pin  "not#177" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {not#177.itm} -pin  "not#177" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#177.itm}
load inst "ACC1:and#8" "and(3,1)" "INTERFACE" -attr xrf 14010 -attr oid 809 -attr @path {/edge_detect/edge_detect:core/ACC1:and#8} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {not#177.itm} -pin  "ACC1:and#8" {A0(0)} -attr @path {/edge_detect/edge_detect:core/not#177.itm}
load net {exit:ACC1.lpi#1.dfm} -pin  "ACC1:and#8" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "ACC1:and#8" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC1:and#8.cse#1} -pin  "ACC1:and#8" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#8.cse#1}
load inst "SHIFT:not#7" "not(1)" "INTERFACE" -attr xrf 14011 -attr oid 810 -attr @path {/edge_detect/edge_detect:core/SHIFT:not#7} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC1.lpi#1.dfm} -pin  "SHIFT:not#7" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {SHIFT:not#7.itm} -pin  "SHIFT:not#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#7.itm}
load inst "SHIFT:and#42" "and(2,1)" "INTERFACE" -attr xrf 14012 -attr oid 811 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#42} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:not#7.itm} -pin  "SHIFT:and#42" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#7.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#42" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#42.cse#1} -pin  "SHIFT:and#42" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#42.cse#1}
load inst "SHIFT:and#26" "and(2,1)" "INTERFACE" -attr xrf 14013 -attr oid 812 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#26} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:ACC1.lpi#1.dfm} -pin  "SHIFT:and#26" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#26" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#26.m1c#1} -pin  "SHIFT:and#26" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#26.m1c#1}
load inst "SHIFT:nand" "nand(2,1)" "INTERFACE" -attr xrf 14014 -attr oid 813 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {exit:ACC1.lpi#1.dfm} -pin  "SHIFT:nand" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:nand" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:nand.tmp} -pin  "SHIFT:nand" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand.tmp}
load inst "ACC1:and#7" "and(3,1)" "INTERFACE" -attr xrf 14015 -attr oid 814 -attr @path {/edge_detect/edge_detect:core/ACC1:and#7} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {exit:ACC2.lpi#1.dfm} -pin  "ACC1:and#7" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {exit:ACC1.lpi#1.dfm} -pin  "ACC1:and#7" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "ACC1:and#7" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC1:and#7.cse} -pin  "ACC1:and#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#7.cse}
load inst "SHIFT:or" "or(3,1)" "INTERFACE" -attr xrf 14016 -attr oid 815 -attr @path {/edge_detect/edge_detect:core/SHIFT:or} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {exit:ACC2.lpi#1.dfm} -pin  "SHIFT:or" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {nor.tmp} -pin  "SHIFT:or" {A1(0)} -attr @path {/edge_detect/edge_detect:core/nor.tmp}
load net {SHIFT:nand.tmp} -pin  "SHIFT:or" {A2(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand.tmp}
load net {SHIFT:or.ssc} -pin  "SHIFT:or" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:or.ssc}
load inst "ACC2:nor#1" "nor(5,1)" "INTERFACE" -attr xrf 14017 -attr oid 816 -attr @path {/edge_detect/edge_detect:core/ACC2:nor#1} -attr area 1.704764 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,5)"
load net {equal.tmp} -pin  "ACC2:nor#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp}
load net {equal.tmp#1} -pin  "ACC2:nor#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#1}
load net {nor.tmp} -pin  "ACC2:nor#1" {A2(0)} -attr @path {/edge_detect/edge_detect:core/nor.tmp}
load net {exit:ACC2.lpi#1.dfm} -pin  "ACC2:nor#1" {A3(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {SHIFT:nand.tmp} -pin  "ACC2:nor#1" {A4(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand.tmp}
load net {ACC2:and#1.ssc} -pin  "ACC2:nor#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#1.ssc}
load inst "not#204" "not(1)" "INTERFACE" -attr xrf 14018 -attr oid 817 -attr @path {/edge_detect/edge_detect:core/not#204} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC2.lpi#1.dfm} -pin  "not#204" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {not#204.itm} -pin  "not#204" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#204.itm}
load inst "not#179" "not(1)" "INTERFACE" -attr xrf 14019 -attr oid 818 -attr @path {/edge_detect/edge_detect:core/not#179} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {SHIFT:nand.tmp} -pin  "not#179" {A(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand.tmp}
load net {not#179.itm} -pin  "not#179" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#179.itm}
load inst "ACC2:and#2" "and(3,1)" "INTERFACE" -attr xrf 14020 -attr oid 819 -attr @path {/edge_detect/edge_detect:core/ACC2:and#2} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {equal.tmp} -pin  "ACC2:and#2" {A0(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp}
load net {not#204.itm} -pin  "ACC2:and#2" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#204.itm}
load net {not#179.itm} -pin  "ACC2:and#2" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#179.itm}
load net {ACC2:and#2.ssc} -pin  "ACC2:and#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#2.ssc}
load inst "not#203" "not(1)" "INTERFACE" -attr xrf 14021 -attr oid 820 -attr @path {/edge_detect/edge_detect:core/not#203} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC2.lpi#1.dfm} -pin  "not#203" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {not#203.itm} -pin  "not#203" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#203.itm}
load inst "not#205" "not(1)" "INTERFACE" -attr xrf 14022 -attr oid 821 -attr @path {/edge_detect/edge_detect:core/not#205} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {SHIFT:nand.tmp} -pin  "not#205" {A(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand.tmp}
load net {not#205.itm} -pin  "not#205" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#205.itm}
load inst "ACC2:and#3" "and(3,1)" "INTERFACE" -attr xrf 14023 -attr oid 822 -attr @path {/edge_detect/edge_detect:core/ACC2:and#3} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {equal.tmp#1} -pin  "ACC2:and#3" {A0(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#1}
load net {not#203.itm} -pin  "ACC2:and#3" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#203.itm}
load net {not#205.itm} -pin  "ACC2:and#3" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#205.itm}
load net {ACC2:and#3.ssc} -pin  "ACC2:and#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#3.ssc}
load inst "SHIFT:or#25" "or(2,1)" "INTERFACE" -attr xrf 14024 -attr oid 823 -attr @path {/edge_detect/edge_detect:core/SHIFT:or#25} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {SHIFT:or.ssc} -pin  "SHIFT:or#25" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:or.ssc}
load net {ACC2:and#2.ssc} -pin  "SHIFT:or#25" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:and#2.ssc}
load net {SHIFT:or#25.cse} -pin  "SHIFT:or#25" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:or#25.cse}
load inst "ACC3:not#1" "not(1)" "INTERFACE" -attr xrf 14025 -attr oid 824 -attr @path {/edge_detect/edge_detect:core/ACC3:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {i#8.lpi#1(0)} -pin  "ACC3:not#1" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#8.lpi#1)#3.itm}
load net {ACC3:not#1.itm} -pin  "ACC3:not#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not#1.itm}
load inst "ACC3:and#2" "and(2,1)" "INTERFACE" -attr xrf 14026 -attr oid 825 -attr @path {/edge_detect/edge_detect:core/ACC3:and#2} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {i#8.lpi#1(1)} -pin  "ACC3:and#2" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#8.lpi#1)#5.itm}
load net {ACC3:not#1.itm} -pin  "ACC3:and#2" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not#1.itm}
load net {equal.tmp#1} -pin  "ACC3:and#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#1}
load inst "ACC3:not" "not(1)" "INTERFACE" -attr xrf 14027 -attr oid 826 -attr @path {/edge_detect/edge_detect:core/ACC3:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {i#8.lpi#1(1)} -pin  "ACC3:not" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#8.lpi#1).itm}
load net {ACC3:not.itm} -pin  "ACC3:not" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not.itm}
load inst "ACC3:and" "and(2,1)" "INTERFACE" -attr xrf 14028 -attr oid 827 -attr @path {/edge_detect/edge_detect:core/ACC3:and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {i#8.lpi#1(0)} -pin  "ACC3:and" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#8.lpi#1)#1.itm}
load net {ACC3:not.itm} -pin  "ACC3:and" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not.itm}
load net {equal.tmp} -pin  "ACC3:and" {Z(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp}
load inst "ACC3:nor" "nor(2,1)" "INTERFACE" -attr xrf 14029 -attr oid 828 -attr @path {/edge_detect/edge_detect:core/ACC3:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {i#8.lpi#1(1)} -pin  "ACC3:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#8.lpi#1)#4.itm}
load net {i#8.lpi#1(0)} -pin  "ACC3:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#8.lpi#1)#2.itm}
load net {ACC3:nor.itm} -pin  "ACC3:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:nor.itm}
load inst "nor" "nor(3,1)" "INTERFACE" -attr xrf 14030 -attr oid 829 -attr @path {/edge_detect/edge_detect:core/nor} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,3)"
load net {ACC3:nor.itm} -pin  "nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:nor.itm}
load net {equal.tmp} -pin  "nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp}
load net {equal.tmp#1} -pin  "nor" {A2(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#1}
load net {nor.tmp} -pin  "nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor.tmp}
load inst "ACC3:if:acc#8" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 14031 -attr oid 830 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#8} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {by(2).lpi#1.dfm#5} -pin  "ACC3:if:acc#8" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {by(2).lpi#1.dfm.sg1(0)} -pin  "ACC3:if:acc#8" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {by(2).lpi#1.dfm.sg1(1)} -pin  "ACC3:if:acc#8" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {by(2).lpi#1.dfm.sg1(2)} -pin  "ACC3:if:acc#8" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {by(2).lpi#1.dfm.sg1(3)} -pin  "ACC3:if:acc#8" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {by(2).lpi#1.dfm.sg1(4)} -pin  "ACC3:if:acc#8" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {by(2).lpi#1.dfm.sg1(5)} -pin  "ACC3:if:acc#8" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {by(2).lpi#1.dfm.sg1(6)} -pin  "ACC3:if:acc#8" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {by(2).lpi#1.dfm.sg1(7)} -pin  "ACC3:if:acc#8" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {by(2).lpi#1.dfm.sg1(8)} -pin  "ACC3:if:acc#8" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {by(2).lpi#1.dfm.sg1(9)} -pin  "ACC3:if:acc#8" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {by(2).lpi#1.dfm.sg1(10)} -pin  "ACC3:if:acc#8" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {by(2).lpi#1.dfm.sg1(11)} -pin  "ACC3:if:acc#8" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {by(2).lpi#1.dfm.sg1(12)} -pin  "ACC3:if:acc#8" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {by(2).lpi#1.dfm.sg1(13)} -pin  "ACC3:if:acc#8" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {by(2).lpi#1.dfm.sg1(14)} -pin  "ACC3:if:acc#8" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#6.itm}
load net {regs.regs(0).sva.sg2(0)} -pin  "ACC3:if:acc#8" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#3.itm}
load net {regs.regs(0).sva.sg2(1)} -pin  "ACC3:if:acc#8" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#3.itm}
load net {regs.regs(0).sva.sg2(2)} -pin  "ACC3:if:acc#8" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#3.itm}
load net {regs.regs(0).sva.sg2(3)} -pin  "ACC3:if:acc#8" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#3.itm}
load net {regs.regs(0).sva.sg2(4)} -pin  "ACC3:if:acc#8" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#3.itm}
load net {regs.regs(0).sva.sg2(5)} -pin  "ACC3:if:acc#8" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#3.itm}
load net {regs.regs(0).sva.sg2(6)} -pin  "ACC3:if:acc#8" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#3.itm}
load net {regs.regs(0).sva.sg2(7)} -pin  "ACC3:if:acc#8" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#3.itm}
load net {regs.regs(0).sva.sg2(8)} -pin  "ACC3:if:acc#8" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#3.itm}
load net {regs.regs(0).sva.sg2(9)} -pin  "ACC3:if:acc#8" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#3.itm}
load net {by(2).sva#1(0)} -pin  "ACC3:if:acc#8" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load net {by(2).sva#1(1)} -pin  "ACC3:if:acc#8" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load net {by(2).sva#1(2)} -pin  "ACC3:if:acc#8" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load net {by(2).sva#1(3)} -pin  "ACC3:if:acc#8" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load net {by(2).sva#1(4)} -pin  "ACC3:if:acc#8" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load net {by(2).sva#1(5)} -pin  "ACC3:if:acc#8" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load net {by(2).sva#1(6)} -pin  "ACC3:if:acc#8" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load net {by(2).sva#1(7)} -pin  "ACC3:if:acc#8" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load net {by(2).sva#1(8)} -pin  "ACC3:if:acc#8" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load net {by(2).sva#1(9)} -pin  "ACC3:if:acc#8" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load net {by(2).sva#1(10)} -pin  "ACC3:if:acc#8" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load net {by(2).sva#1(11)} -pin  "ACC3:if:acc#8" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load net {by(2).sva#1(12)} -pin  "ACC3:if:acc#8" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load net {by(2).sva#1(13)} -pin  "ACC3:if:acc#8" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load net {by(2).sva#1(14)} -pin  "ACC3:if:acc#8" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load net {by(2).sva#1(15)} -pin  "ACC3:if:acc#8" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#1}
load inst "ACC3:if:acc#7" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 14032 -attr oid 831 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#7} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {gy(2).lpi#1.dfm#5} -pin  "ACC3:if:acc#7" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {gy(2).lpi#1.dfm.sg1(0)} -pin  "ACC3:if:acc#7" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {gy(2).lpi#1.dfm.sg1(1)} -pin  "ACC3:if:acc#7" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {gy(2).lpi#1.dfm.sg1(2)} -pin  "ACC3:if:acc#7" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {gy(2).lpi#1.dfm.sg1(3)} -pin  "ACC3:if:acc#7" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {gy(2).lpi#1.dfm.sg1(4)} -pin  "ACC3:if:acc#7" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {gy(2).lpi#1.dfm.sg1(5)} -pin  "ACC3:if:acc#7" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {gy(2).lpi#1.dfm.sg1(6)} -pin  "ACC3:if:acc#7" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {gy(2).lpi#1.dfm.sg1(7)} -pin  "ACC3:if:acc#7" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {gy(2).lpi#1.dfm.sg1(8)} -pin  "ACC3:if:acc#7" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {gy(2).lpi#1.dfm.sg1(9)} -pin  "ACC3:if:acc#7" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {gy(2).lpi#1.dfm.sg1(10)} -pin  "ACC3:if:acc#7" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {gy(2).lpi#1.dfm.sg1(11)} -pin  "ACC3:if:acc#7" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {gy(2).lpi#1.dfm.sg1(12)} -pin  "ACC3:if:acc#7" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {gy(2).lpi#1.dfm.sg1(13)} -pin  "ACC3:if:acc#7" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {gy(2).lpi#1.dfm.sg1(14)} -pin  "ACC3:if:acc#7" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#6.itm}
load net {regs.regs(0).sva.sg2(10)} -pin  "ACC3:if:acc#7" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#4.itm}
load net {regs.regs(0).sva.sg2(11)} -pin  "ACC3:if:acc#7" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#4.itm}
load net {regs.regs(0).sva.sg2(12)} -pin  "ACC3:if:acc#7" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#4.itm}
load net {regs.regs(0).sva.sg2(13)} -pin  "ACC3:if:acc#7" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#4.itm}
load net {regs.regs(0).sva.sg2(14)} -pin  "ACC3:if:acc#7" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#4.itm}
load net {regs.regs(0).sva.sg2(15)} -pin  "ACC3:if:acc#7" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#4.itm}
load net {regs.regs(0).sva.sg2(16)} -pin  "ACC3:if:acc#7" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#4.itm}
load net {regs.regs(0).sva.sg2(17)} -pin  "ACC3:if:acc#7" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#4.itm}
load net {regs.regs(0).sva.sg2(18)} -pin  "ACC3:if:acc#7" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#4.itm}
load net {regs.regs(0).sva.sg2(19)} -pin  "ACC3:if:acc#7" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#4.itm}
load net {gy(2).sva#1(0)} -pin  "ACC3:if:acc#7" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load net {gy(2).sva#1(1)} -pin  "ACC3:if:acc#7" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load net {gy(2).sva#1(2)} -pin  "ACC3:if:acc#7" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load net {gy(2).sva#1(3)} -pin  "ACC3:if:acc#7" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load net {gy(2).sva#1(4)} -pin  "ACC3:if:acc#7" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load net {gy(2).sva#1(5)} -pin  "ACC3:if:acc#7" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load net {gy(2).sva#1(6)} -pin  "ACC3:if:acc#7" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load net {gy(2).sva#1(7)} -pin  "ACC3:if:acc#7" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load net {gy(2).sva#1(8)} -pin  "ACC3:if:acc#7" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load net {gy(2).sva#1(9)} -pin  "ACC3:if:acc#7" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load net {gy(2).sva#1(10)} -pin  "ACC3:if:acc#7" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load net {gy(2).sva#1(11)} -pin  "ACC3:if:acc#7" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load net {gy(2).sva#1(12)} -pin  "ACC3:if:acc#7" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load net {gy(2).sva#1(13)} -pin  "ACC3:if:acc#7" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load net {gy(2).sva#1(14)} -pin  "ACC3:if:acc#7" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load net {gy(2).sva#1(15)} -pin  "ACC3:if:acc#7" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#1}
load inst "ACC3:if:acc#6" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 14033 -attr oid 832 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#6} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {ry(2).lpi#1.dfm#5} -pin  "ACC3:if:acc#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {ry(2).lpi#1.dfm.sg1(0)} -pin  "ACC3:if:acc#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {ry(2).lpi#1.dfm.sg1(1)} -pin  "ACC3:if:acc#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {ry(2).lpi#1.dfm.sg1(2)} -pin  "ACC3:if:acc#6" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {ry(2).lpi#1.dfm.sg1(3)} -pin  "ACC3:if:acc#6" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {ry(2).lpi#1.dfm.sg1(4)} -pin  "ACC3:if:acc#6" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {ry(2).lpi#1.dfm.sg1(5)} -pin  "ACC3:if:acc#6" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {ry(2).lpi#1.dfm.sg1(6)} -pin  "ACC3:if:acc#6" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {ry(2).lpi#1.dfm.sg1(7)} -pin  "ACC3:if:acc#6" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {ry(2).lpi#1.dfm.sg1(8)} -pin  "ACC3:if:acc#6" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {ry(2).lpi#1.dfm.sg1(9)} -pin  "ACC3:if:acc#6" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {ry(2).lpi#1.dfm.sg1(10)} -pin  "ACC3:if:acc#6" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {ry(2).lpi#1.dfm.sg1(11)} -pin  "ACC3:if:acc#6" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {ry(2).lpi#1.dfm.sg1(12)} -pin  "ACC3:if:acc#6" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {ry(2).lpi#1.dfm.sg1(13)} -pin  "ACC3:if:acc#6" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {ry(2).lpi#1.dfm.sg1(14)} -pin  "ACC3:if:acc#6" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#6.itm}
load net {regs.regs(0).sva.sg2(20)} -pin  "ACC3:if:acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#5.itm}
load net {regs.regs(0).sva.sg2(21)} -pin  "ACC3:if:acc#6" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#5.itm}
load net {regs.regs(0).sva.sg2(22)} -pin  "ACC3:if:acc#6" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#5.itm}
load net {regs.regs(0).sva.sg2(23)} -pin  "ACC3:if:acc#6" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#5.itm}
load net {regs.regs(0).sva.sg2(24)} -pin  "ACC3:if:acc#6" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#5.itm}
load net {regs.regs(0).sva.sg2(25)} -pin  "ACC3:if:acc#6" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#5.itm}
load net {regs.regs(0).sva.sg2(26)} -pin  "ACC3:if:acc#6" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#5.itm}
load net {regs.regs(0).sva.sg2(27)} -pin  "ACC3:if:acc#6" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#5.itm}
load net {regs.regs(0).sva.sg2(28)} -pin  "ACC3:if:acc#6" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#5.itm}
load net {regs.regs(0).sva.sg2(29)} -pin  "ACC3:if:acc#6" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#5.itm}
load net {ry(2).sva#1(0)} -pin  "ACC3:if:acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load net {ry(2).sva#1(1)} -pin  "ACC3:if:acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load net {ry(2).sva#1(2)} -pin  "ACC3:if:acc#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load net {ry(2).sva#1(3)} -pin  "ACC3:if:acc#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load net {ry(2).sva#1(4)} -pin  "ACC3:if:acc#6" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load net {ry(2).sva#1(5)} -pin  "ACC3:if:acc#6" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load net {ry(2).sva#1(6)} -pin  "ACC3:if:acc#6" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load net {ry(2).sva#1(7)} -pin  "ACC3:if:acc#6" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load net {ry(2).sva#1(8)} -pin  "ACC3:if:acc#6" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load net {ry(2).sva#1(9)} -pin  "ACC3:if:acc#6" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load net {ry(2).sva#1(10)} -pin  "ACC3:if:acc#6" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load net {ry(2).sva#1(11)} -pin  "ACC3:if:acc#6" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load net {ry(2).sva#1(12)} -pin  "ACC3:if:acc#6" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load net {ry(2).sva#1(13)} -pin  "ACC3:if:acc#6" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load net {ry(2).sva#1(14)} -pin  "ACC3:if:acc#6" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load net {ry(2).sva#1(15)} -pin  "ACC3:if:acc#6" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#1}
load inst "regs.operator[]#29:not#3" "not(10)" "INTERFACE" -attr xrf 14034 -attr oid 833 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva#2(0)} -pin  "regs.operator[]#29:not#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#3.itm}
load net {regs.regs(0).sva#2(1)} -pin  "regs.operator[]#29:not#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#3.itm}
load net {regs.regs(0).sva#2(2)} -pin  "regs.operator[]#29:not#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#3.itm}
load net {regs.regs(0).sva#2(3)} -pin  "regs.operator[]#29:not#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#3.itm}
load net {regs.regs(0).sva#2(4)} -pin  "regs.operator[]#29:not#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#3.itm}
load net {regs.regs(0).sva#2(5)} -pin  "regs.operator[]#29:not#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#3.itm}
load net {regs.regs(0).sva#2(6)} -pin  "regs.operator[]#29:not#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#3.itm}
load net {regs.regs(0).sva#2(7)} -pin  "regs.operator[]#29:not#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#3.itm}
load net {regs.regs(0).sva#2(8)} -pin  "regs.operator[]#29:not#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#3.itm}
load net {regs.regs(0).sva#2(9)} -pin  "regs.operator[]#29:not#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#3.itm}
load net {regs.operator[]#29:not#3.itm(0)} -pin  "regs.operator[]#29:not#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(1)} -pin  "regs.operator[]#29:not#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(2)} -pin  "regs.operator[]#29:not#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(3)} -pin  "regs.operator[]#29:not#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(4)} -pin  "regs.operator[]#29:not#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(5)} -pin  "regs.operator[]#29:not#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(6)} -pin  "regs.operator[]#29:not#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(7)} -pin  "regs.operator[]#29:not#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(8)} -pin  "regs.operator[]#29:not#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load net {regs.operator[]#29:not#3.itm(9)} -pin  "regs.operator[]#29:not#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#3.itm}
load inst "ACC3:if:acc#22" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 14035 -attr oid 834 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC3:if:acc#22" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {regs.operator[]#29:not#3.itm(0)} -pin  "ACC3:if:acc#22" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {regs.operator[]#29:not#3.itm(1)} -pin  "ACC3:if:acc#22" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {regs.operator[]#29:not#3.itm(2)} -pin  "ACC3:if:acc#22" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {regs.operator[]#29:not#3.itm(3)} -pin  "ACC3:if:acc#22" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {regs.operator[]#29:not#3.itm(4)} -pin  "ACC3:if:acc#22" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {regs.operator[]#29:not#3.itm(5)} -pin  "ACC3:if:acc#22" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {regs.operator[]#29:not#3.itm(6)} -pin  "ACC3:if:acc#22" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {regs.operator[]#29:not#3.itm(7)} -pin  "ACC3:if:acc#22" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {regs.operator[]#29:not#3.itm(8)} -pin  "ACC3:if:acc#22" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {regs.operator[]#29:not#3.itm(9)} -pin  "ACC3:if:acc#22" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {PWR} -pin  "ACC3:if:acc#22" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#235.itm}
load net {PWR} -pin  "ACC3:if:acc#22" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {by(0).lpi#1.dfm#5} -pin  "ACC3:if:acc#22" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {by(0).lpi#1.dfm.sg1(0)} -pin  "ACC3:if:acc#22" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {by(0).lpi#1.dfm.sg1(1)} -pin  "ACC3:if:acc#22" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {by(0).lpi#1.dfm.sg1(2)} -pin  "ACC3:if:acc#22" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {by(0).lpi#1.dfm.sg1(3)} -pin  "ACC3:if:acc#22" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {by(0).lpi#1.dfm.sg1(4)} -pin  "ACC3:if:acc#22" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {by(0).lpi#1.dfm.sg1(5)} -pin  "ACC3:if:acc#22" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {by(0).lpi#1.dfm.sg1(6)} -pin  "ACC3:if:acc#22" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {by(0).lpi#1.dfm.sg1(7)} -pin  "ACC3:if:acc#22" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {by(0).lpi#1.dfm.sg1(8)} -pin  "ACC3:if:acc#22" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {by(0).lpi#1.dfm.sg1(9)} -pin  "ACC3:if:acc#22" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {by(0).lpi#1.dfm.sg1(10)} -pin  "ACC3:if:acc#22" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {by(0).lpi#1.dfm.sg1(11)} -pin  "ACC3:if:acc#22" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {by(0).lpi#1.dfm.sg1(12)} -pin  "ACC3:if:acc#22" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {by(0).lpi#1.dfm.sg1(13)} -pin  "ACC3:if:acc#22" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {by(0).lpi#1.dfm.sg1(14)} -pin  "ACC3:if:acc#22" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#236.itm}
load net {ACC3:if:acc#22.itm(0)} -pin  "ACC3:if:acc#22" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {ACC3:if:acc#22.itm(1)} -pin  "ACC3:if:acc#22" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {ACC3:if:acc#22.itm(2)} -pin  "ACC3:if:acc#22" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {ACC3:if:acc#22.itm(3)} -pin  "ACC3:if:acc#22" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {ACC3:if:acc#22.itm(4)} -pin  "ACC3:if:acc#22" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {ACC3:if:acc#22.itm(5)} -pin  "ACC3:if:acc#22" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {ACC3:if:acc#22.itm(6)} -pin  "ACC3:if:acc#22" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {ACC3:if:acc#22.itm(7)} -pin  "ACC3:if:acc#22" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {ACC3:if:acc#22.itm(8)} -pin  "ACC3:if:acc#22" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {ACC3:if:acc#22.itm(9)} -pin  "ACC3:if:acc#22" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {ACC3:if:acc#22.itm(10)} -pin  "ACC3:if:acc#22" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {ACC3:if:acc#22.itm(11)} -pin  "ACC3:if:acc#22" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {ACC3:if:acc#22.itm(12)} -pin  "ACC3:if:acc#22" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {ACC3:if:acc#22.itm(13)} -pin  "ACC3:if:acc#22" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {ACC3:if:acc#22.itm(14)} -pin  "ACC3:if:acc#22" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {ACC3:if:acc#22.itm(15)} -pin  "ACC3:if:acc#22" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load net {ACC3:if:acc#22.itm(16)} -pin  "ACC3:if:acc#22" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#22.itm}
load inst "regs.operator[]#28:not#3" "not(10)" "INTERFACE" -attr xrf 14036 -attr oid 835 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva#2(10)} -pin  "regs.operator[]#28:not#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#4.itm}
load net {regs.regs(0).sva#2(11)} -pin  "regs.operator[]#28:not#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#4.itm}
load net {regs.regs(0).sva#2(12)} -pin  "regs.operator[]#28:not#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#4.itm}
load net {regs.regs(0).sva#2(13)} -pin  "regs.operator[]#28:not#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#4.itm}
load net {regs.regs(0).sva#2(14)} -pin  "regs.operator[]#28:not#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#4.itm}
load net {regs.regs(0).sva#2(15)} -pin  "regs.operator[]#28:not#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#4.itm}
load net {regs.regs(0).sva#2(16)} -pin  "regs.operator[]#28:not#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#4.itm}
load net {regs.regs(0).sva#2(17)} -pin  "regs.operator[]#28:not#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#4.itm}
load net {regs.regs(0).sva#2(18)} -pin  "regs.operator[]#28:not#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#4.itm}
load net {regs.regs(0).sva#2(19)} -pin  "regs.operator[]#28:not#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#4.itm}
load net {regs.operator[]#28:not#3.itm(0)} -pin  "regs.operator[]#28:not#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(1)} -pin  "regs.operator[]#28:not#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(2)} -pin  "regs.operator[]#28:not#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(3)} -pin  "regs.operator[]#28:not#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(4)} -pin  "regs.operator[]#28:not#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(5)} -pin  "regs.operator[]#28:not#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(6)} -pin  "regs.operator[]#28:not#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(7)} -pin  "regs.operator[]#28:not#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(8)} -pin  "regs.operator[]#28:not#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load net {regs.operator[]#28:not#3.itm(9)} -pin  "regs.operator[]#28:not#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#3.itm}
load inst "ACC3:if:acc" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 14037 -attr oid 836 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC3:if:acc" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {regs.operator[]#28:not#3.itm(0)} -pin  "ACC3:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {regs.operator[]#28:not#3.itm(1)} -pin  "ACC3:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {regs.operator[]#28:not#3.itm(2)} -pin  "ACC3:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {regs.operator[]#28:not#3.itm(3)} -pin  "ACC3:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {regs.operator[]#28:not#3.itm(4)} -pin  "ACC3:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {regs.operator[]#28:not#3.itm(5)} -pin  "ACC3:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {regs.operator[]#28:not#3.itm(6)} -pin  "ACC3:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {regs.operator[]#28:not#3.itm(7)} -pin  "ACC3:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {regs.operator[]#28:not#3.itm(8)} -pin  "ACC3:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {regs.operator[]#28:not#3.itm(9)} -pin  "ACC3:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {PWR} -pin  "ACC3:if:acc" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#237.itm}
load net {PWR} -pin  "ACC3:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {gy(0).lpi#1.dfm#5} -pin  "ACC3:if:acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {gy(0).lpi#1.dfm.sg1(0)} -pin  "ACC3:if:acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {gy(0).lpi#1.dfm.sg1(1)} -pin  "ACC3:if:acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {gy(0).lpi#1.dfm.sg1(2)} -pin  "ACC3:if:acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {gy(0).lpi#1.dfm.sg1(3)} -pin  "ACC3:if:acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {gy(0).lpi#1.dfm.sg1(4)} -pin  "ACC3:if:acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {gy(0).lpi#1.dfm.sg1(5)} -pin  "ACC3:if:acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {gy(0).lpi#1.dfm.sg1(6)} -pin  "ACC3:if:acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {gy(0).lpi#1.dfm.sg1(7)} -pin  "ACC3:if:acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {gy(0).lpi#1.dfm.sg1(8)} -pin  "ACC3:if:acc" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {gy(0).lpi#1.dfm.sg1(9)} -pin  "ACC3:if:acc" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {gy(0).lpi#1.dfm.sg1(10)} -pin  "ACC3:if:acc" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {gy(0).lpi#1.dfm.sg1(11)} -pin  "ACC3:if:acc" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {gy(0).lpi#1.dfm.sg1(12)} -pin  "ACC3:if:acc" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {gy(0).lpi#1.dfm.sg1(13)} -pin  "ACC3:if:acc" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {gy(0).lpi#1.dfm.sg1(14)} -pin  "ACC3:if:acc" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#238.itm}
load net {ACC3:if:acc.itm(0)} -pin  "ACC3:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(1)} -pin  "ACC3:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(2)} -pin  "ACC3:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(3)} -pin  "ACC3:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(4)} -pin  "ACC3:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(5)} -pin  "ACC3:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(6)} -pin  "ACC3:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(7)} -pin  "ACC3:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(8)} -pin  "ACC3:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(9)} -pin  "ACC3:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(10)} -pin  "ACC3:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(11)} -pin  "ACC3:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(12)} -pin  "ACC3:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(13)} -pin  "ACC3:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(14)} -pin  "ACC3:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(15)} -pin  "ACC3:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load net {ACC3:if:acc.itm(16)} -pin  "ACC3:if:acc" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc.itm}
load inst "regs.operator[]#27:not#3" "not(10)" "INTERFACE" -attr xrf 14038 -attr oid 837 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva#2(20)} -pin  "regs.operator[]#27:not#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#5.itm}
load net {regs.regs(0).sva#2(21)} -pin  "regs.operator[]#27:not#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#5.itm}
load net {regs.regs(0).sva#2(22)} -pin  "regs.operator[]#27:not#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#5.itm}
load net {regs.regs(0).sva#2(23)} -pin  "regs.operator[]#27:not#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#5.itm}
load net {regs.regs(0).sva#2(24)} -pin  "regs.operator[]#27:not#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#5.itm}
load net {regs.regs(0).sva#2(25)} -pin  "regs.operator[]#27:not#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#5.itm}
load net {regs.regs(0).sva#2(26)} -pin  "regs.operator[]#27:not#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#5.itm}
load net {regs.regs(0).sva#2(27)} -pin  "regs.operator[]#27:not#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#5.itm}
load net {regs.regs(0).sva#2(28)} -pin  "regs.operator[]#27:not#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#5.itm}
load net {regs.regs(0).sva#2(29)} -pin  "regs.operator[]#27:not#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#5.itm}
load net {regs.operator[]#27:not#3.itm(0)} -pin  "regs.operator[]#27:not#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(1)} -pin  "regs.operator[]#27:not#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(2)} -pin  "regs.operator[]#27:not#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(3)} -pin  "regs.operator[]#27:not#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(4)} -pin  "regs.operator[]#27:not#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(5)} -pin  "regs.operator[]#27:not#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(6)} -pin  "regs.operator[]#27:not#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(7)} -pin  "regs.operator[]#27:not#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(8)} -pin  "regs.operator[]#27:not#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load net {regs.operator[]#27:not#3.itm(9)} -pin  "regs.operator[]#27:not#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#3.itm}
load inst "ACC3:if:acc#21" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 14039 -attr oid 838 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC3:if:acc#21" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#239.itm}
load net {regs.operator[]#27:not#3.itm(0)} -pin  "ACC3:if:acc#21" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#239.itm}
load net {regs.operator[]#27:not#3.itm(1)} -pin  "ACC3:if:acc#21" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#239.itm}
load net {regs.operator[]#27:not#3.itm(2)} -pin  "ACC3:if:acc#21" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#239.itm}
load net {regs.operator[]#27:not#3.itm(3)} -pin  "ACC3:if:acc#21" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#239.itm}
load net {regs.operator[]#27:not#3.itm(4)} -pin  "ACC3:if:acc#21" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#239.itm}
load net {regs.operator[]#27:not#3.itm(5)} -pin  "ACC3:if:acc#21" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#239.itm}
load net {regs.operator[]#27:not#3.itm(6)} -pin  "ACC3:if:acc#21" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#239.itm}
load net {regs.operator[]#27:not#3.itm(7)} -pin  "ACC3:if:acc#21" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#239.itm}
load net {regs.operator[]#27:not#3.itm(8)} -pin  "ACC3:if:acc#21" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#239.itm}
load net {regs.operator[]#27:not#3.itm(9)} -pin  "ACC3:if:acc#21" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#239.itm}
load net {PWR} -pin  "ACC3:if:acc#21" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#239.itm}
load net {PWR} -pin  "ACC3:if:acc#21" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ry(0).lpi#1.dfm#5} -pin  "ACC3:if:acc#21" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ry(0).lpi#1.dfm.sg1(0)} -pin  "ACC3:if:acc#21" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ry(0).lpi#1.dfm.sg1(1)} -pin  "ACC3:if:acc#21" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ry(0).lpi#1.dfm.sg1(2)} -pin  "ACC3:if:acc#21" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ry(0).lpi#1.dfm.sg1(3)} -pin  "ACC3:if:acc#21" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ry(0).lpi#1.dfm.sg1(4)} -pin  "ACC3:if:acc#21" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ry(0).lpi#1.dfm.sg1(5)} -pin  "ACC3:if:acc#21" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ry(0).lpi#1.dfm.sg1(6)} -pin  "ACC3:if:acc#21" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ry(0).lpi#1.dfm.sg1(7)} -pin  "ACC3:if:acc#21" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ry(0).lpi#1.dfm.sg1(8)} -pin  "ACC3:if:acc#21" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ry(0).lpi#1.dfm.sg1(9)} -pin  "ACC3:if:acc#21" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ry(0).lpi#1.dfm.sg1(10)} -pin  "ACC3:if:acc#21" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ry(0).lpi#1.dfm.sg1(11)} -pin  "ACC3:if:acc#21" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ry(0).lpi#1.dfm.sg1(12)} -pin  "ACC3:if:acc#21" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ry(0).lpi#1.dfm.sg1(13)} -pin  "ACC3:if:acc#21" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ry(0).lpi#1.dfm.sg1(14)} -pin  "ACC3:if:acc#21" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#240.itm}
load net {ACC3:if:acc#21.itm(0)} -pin  "ACC3:if:acc#21" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {ACC3:if:acc#21.itm(1)} -pin  "ACC3:if:acc#21" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {ACC3:if:acc#21.itm(2)} -pin  "ACC3:if:acc#21" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {ACC3:if:acc#21.itm(3)} -pin  "ACC3:if:acc#21" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {ACC3:if:acc#21.itm(4)} -pin  "ACC3:if:acc#21" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {ACC3:if:acc#21.itm(5)} -pin  "ACC3:if:acc#21" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {ACC3:if:acc#21.itm(6)} -pin  "ACC3:if:acc#21" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {ACC3:if:acc#21.itm(7)} -pin  "ACC3:if:acc#21" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {ACC3:if:acc#21.itm(8)} -pin  "ACC3:if:acc#21" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {ACC3:if:acc#21.itm(9)} -pin  "ACC3:if:acc#21" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {ACC3:if:acc#21.itm(10)} -pin  "ACC3:if:acc#21" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {ACC3:if:acc#21.itm(11)} -pin  "ACC3:if:acc#21" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {ACC3:if:acc#21.itm(12)} -pin  "ACC3:if:acc#21" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {ACC3:if:acc#21.itm(13)} -pin  "ACC3:if:acc#21" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {ACC3:if:acc#21.itm(14)} -pin  "ACC3:if:acc#21" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {ACC3:if:acc#21.itm(15)} -pin  "ACC3:if:acc#21" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load net {ACC3:if:acc#21.itm(16)} -pin  "ACC3:if:acc#21" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if:acc#21.itm}
load inst "ACC3:if#2:acc#8" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 14040 -attr oid 839 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#8} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {by(2).lpi#1.dfm#5} -pin  "ACC3:if#2:acc#8" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {by(2).lpi#1.dfm.sg1(0)} -pin  "ACC3:if#2:acc#8" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {by(2).lpi#1.dfm.sg1(1)} -pin  "ACC3:if#2:acc#8" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {by(2).lpi#1.dfm.sg1(2)} -pin  "ACC3:if#2:acc#8" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {by(2).lpi#1.dfm.sg1(3)} -pin  "ACC3:if#2:acc#8" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {by(2).lpi#1.dfm.sg1(4)} -pin  "ACC3:if#2:acc#8" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {by(2).lpi#1.dfm.sg1(5)} -pin  "ACC3:if#2:acc#8" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {by(2).lpi#1.dfm.sg1(6)} -pin  "ACC3:if#2:acc#8" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {by(2).lpi#1.dfm.sg1(7)} -pin  "ACC3:if#2:acc#8" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {by(2).lpi#1.dfm.sg1(8)} -pin  "ACC3:if#2:acc#8" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {by(2).lpi#1.dfm.sg1(9)} -pin  "ACC3:if#2:acc#8" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {by(2).lpi#1.dfm.sg1(10)} -pin  "ACC3:if#2:acc#8" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {by(2).lpi#1.dfm.sg1(11)} -pin  "ACC3:if#2:acc#8" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {by(2).lpi#1.dfm.sg1(12)} -pin  "ACC3:if#2:acc#8" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {by(2).lpi#1.dfm.sg1(13)} -pin  "ACC3:if#2:acc#8" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {by(2).lpi#1.dfm.sg1(14)} -pin  "ACC3:if#2:acc#8" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by:conc#4.itm}
load net {regs.regs(2).sva.sg2(0)} -pin  "ACC3:if#2:acc#8" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#5.itm}
load net {regs.regs(2).sva.sg2(1)} -pin  "ACC3:if#2:acc#8" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#5.itm}
load net {regs.regs(2).sva.sg2(2)} -pin  "ACC3:if#2:acc#8" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#5.itm}
load net {regs.regs(2).sva.sg2(3)} -pin  "ACC3:if#2:acc#8" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#5.itm}
load net {regs.regs(2).sva.sg2(4)} -pin  "ACC3:if#2:acc#8" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#5.itm}
load net {regs.regs(2).sva.sg2(5)} -pin  "ACC3:if#2:acc#8" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#5.itm}
load net {regs.regs(2).sva.sg2(6)} -pin  "ACC3:if#2:acc#8" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#5.itm}
load net {regs.regs(2).sva.sg2(7)} -pin  "ACC3:if#2:acc#8" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#5.itm}
load net {regs.regs(2).sva.sg2(8)} -pin  "ACC3:if#2:acc#8" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#5.itm}
load net {regs.regs(2).sva.sg2(9)} -pin  "ACC3:if#2:acc#8" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#5.itm}
load net {by(2).sva#3(0)} -pin  "ACC3:if#2:acc#8" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load net {by(2).sva#3(1)} -pin  "ACC3:if#2:acc#8" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load net {by(2).sva#3(2)} -pin  "ACC3:if#2:acc#8" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load net {by(2).sva#3(3)} -pin  "ACC3:if#2:acc#8" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load net {by(2).sva#3(4)} -pin  "ACC3:if#2:acc#8" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load net {by(2).sva#3(5)} -pin  "ACC3:if#2:acc#8" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load net {by(2).sva#3(6)} -pin  "ACC3:if#2:acc#8" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load net {by(2).sva#3(7)} -pin  "ACC3:if#2:acc#8" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load net {by(2).sva#3(8)} -pin  "ACC3:if#2:acc#8" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load net {by(2).sva#3(9)} -pin  "ACC3:if#2:acc#8" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load net {by(2).sva#3(10)} -pin  "ACC3:if#2:acc#8" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load net {by(2).sva#3(11)} -pin  "ACC3:if#2:acc#8" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load net {by(2).sva#3(12)} -pin  "ACC3:if#2:acc#8" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load net {by(2).sva#3(13)} -pin  "ACC3:if#2:acc#8" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load net {by(2).sva#3(14)} -pin  "ACC3:if#2:acc#8" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load net {by(2).sva#3(15)} -pin  "ACC3:if#2:acc#8" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/by(2).sva#3}
load inst "ACC3:if#2:acc#7" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 14041 -attr oid 840 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#7} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {gy(2).lpi#1.dfm#5} -pin  "ACC3:if#2:acc#7" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {gy(2).lpi#1.dfm.sg1(0)} -pin  "ACC3:if#2:acc#7" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {gy(2).lpi#1.dfm.sg1(1)} -pin  "ACC3:if#2:acc#7" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {gy(2).lpi#1.dfm.sg1(2)} -pin  "ACC3:if#2:acc#7" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {gy(2).lpi#1.dfm.sg1(3)} -pin  "ACC3:if#2:acc#7" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {gy(2).lpi#1.dfm.sg1(4)} -pin  "ACC3:if#2:acc#7" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {gy(2).lpi#1.dfm.sg1(5)} -pin  "ACC3:if#2:acc#7" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {gy(2).lpi#1.dfm.sg1(6)} -pin  "ACC3:if#2:acc#7" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {gy(2).lpi#1.dfm.sg1(7)} -pin  "ACC3:if#2:acc#7" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {gy(2).lpi#1.dfm.sg1(8)} -pin  "ACC3:if#2:acc#7" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {gy(2).lpi#1.dfm.sg1(9)} -pin  "ACC3:if#2:acc#7" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {gy(2).lpi#1.dfm.sg1(10)} -pin  "ACC3:if#2:acc#7" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {gy(2).lpi#1.dfm.sg1(11)} -pin  "ACC3:if#2:acc#7" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {gy(2).lpi#1.dfm.sg1(12)} -pin  "ACC3:if#2:acc#7" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {gy(2).lpi#1.dfm.sg1(13)} -pin  "ACC3:if#2:acc#7" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {gy(2).lpi#1.dfm.sg1(14)} -pin  "ACC3:if#2:acc#7" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy:conc#4.itm}
load net {regs.regs(2).sva.sg2(10)} -pin  "ACC3:if#2:acc#7" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#4.itm}
load net {regs.regs(2).sva.sg2(11)} -pin  "ACC3:if#2:acc#7" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#4.itm}
load net {regs.regs(2).sva.sg2(12)} -pin  "ACC3:if#2:acc#7" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#4.itm}
load net {regs.regs(2).sva.sg2(13)} -pin  "ACC3:if#2:acc#7" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#4.itm}
load net {regs.regs(2).sva.sg2(14)} -pin  "ACC3:if#2:acc#7" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#4.itm}
load net {regs.regs(2).sva.sg2(15)} -pin  "ACC3:if#2:acc#7" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#4.itm}
load net {regs.regs(2).sva.sg2(16)} -pin  "ACC3:if#2:acc#7" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#4.itm}
load net {regs.regs(2).sva.sg2(17)} -pin  "ACC3:if#2:acc#7" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#4.itm}
load net {regs.regs(2).sva.sg2(18)} -pin  "ACC3:if#2:acc#7" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#4.itm}
load net {regs.regs(2).sva.sg2(19)} -pin  "ACC3:if#2:acc#7" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#4.itm}
load net {gy(2).sva#3(0)} -pin  "ACC3:if#2:acc#7" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load net {gy(2).sva#3(1)} -pin  "ACC3:if#2:acc#7" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load net {gy(2).sva#3(2)} -pin  "ACC3:if#2:acc#7" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load net {gy(2).sva#3(3)} -pin  "ACC3:if#2:acc#7" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load net {gy(2).sva#3(4)} -pin  "ACC3:if#2:acc#7" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load net {gy(2).sva#3(5)} -pin  "ACC3:if#2:acc#7" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load net {gy(2).sva#3(6)} -pin  "ACC3:if#2:acc#7" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load net {gy(2).sva#3(7)} -pin  "ACC3:if#2:acc#7" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load net {gy(2).sva#3(8)} -pin  "ACC3:if#2:acc#7" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load net {gy(2).sva#3(9)} -pin  "ACC3:if#2:acc#7" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load net {gy(2).sva#3(10)} -pin  "ACC3:if#2:acc#7" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load net {gy(2).sva#3(11)} -pin  "ACC3:if#2:acc#7" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load net {gy(2).sva#3(12)} -pin  "ACC3:if#2:acc#7" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load net {gy(2).sva#3(13)} -pin  "ACC3:if#2:acc#7" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load net {gy(2).sva#3(14)} -pin  "ACC3:if#2:acc#7" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load net {gy(2).sva#3(15)} -pin  "ACC3:if#2:acc#7" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gy(2).sva#3}
load inst "ACC3:if#2:acc#6" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 14042 -attr oid 841 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#6} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {ry(2).lpi#1.dfm#5} -pin  "ACC3:if#2:acc#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {ry(2).lpi#1.dfm.sg1(0)} -pin  "ACC3:if#2:acc#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {ry(2).lpi#1.dfm.sg1(1)} -pin  "ACC3:if#2:acc#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {ry(2).lpi#1.dfm.sg1(2)} -pin  "ACC3:if#2:acc#6" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {ry(2).lpi#1.dfm.sg1(3)} -pin  "ACC3:if#2:acc#6" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {ry(2).lpi#1.dfm.sg1(4)} -pin  "ACC3:if#2:acc#6" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {ry(2).lpi#1.dfm.sg1(5)} -pin  "ACC3:if#2:acc#6" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {ry(2).lpi#1.dfm.sg1(6)} -pin  "ACC3:if#2:acc#6" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {ry(2).lpi#1.dfm.sg1(7)} -pin  "ACC3:if#2:acc#6" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {ry(2).lpi#1.dfm.sg1(8)} -pin  "ACC3:if#2:acc#6" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {ry(2).lpi#1.dfm.sg1(9)} -pin  "ACC3:if#2:acc#6" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {ry(2).lpi#1.dfm.sg1(10)} -pin  "ACC3:if#2:acc#6" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {ry(2).lpi#1.dfm.sg1(11)} -pin  "ACC3:if#2:acc#6" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {ry(2).lpi#1.dfm.sg1(12)} -pin  "ACC3:if#2:acc#6" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {ry(2).lpi#1.dfm.sg1(13)} -pin  "ACC3:if#2:acc#6" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {ry(2).lpi#1.dfm.sg1(14)} -pin  "ACC3:if#2:acc#6" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry:conc#4.itm}
load net {regs.regs(2).sva.sg2(20)} -pin  "ACC3:if#2:acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#3.itm}
load net {regs.regs(2).sva.sg2(21)} -pin  "ACC3:if#2:acc#6" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#3.itm}
load net {regs.regs(2).sva.sg2(22)} -pin  "ACC3:if#2:acc#6" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#3.itm}
load net {regs.regs(2).sva.sg2(23)} -pin  "ACC3:if#2:acc#6" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#3.itm}
load net {regs.regs(2).sva.sg2(24)} -pin  "ACC3:if#2:acc#6" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#3.itm}
load net {regs.regs(2).sva.sg2(25)} -pin  "ACC3:if#2:acc#6" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#3.itm}
load net {regs.regs(2).sva.sg2(26)} -pin  "ACC3:if#2:acc#6" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#3.itm}
load net {regs.regs(2).sva.sg2(27)} -pin  "ACC3:if#2:acc#6" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#3.itm}
load net {regs.regs(2).sva.sg2(28)} -pin  "ACC3:if#2:acc#6" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#3.itm}
load net {regs.regs(2).sva.sg2(29)} -pin  "ACC3:if#2:acc#6" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#3.itm}
load net {ry(2).sva#3(0)} -pin  "ACC3:if#2:acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load net {ry(2).sva#3(1)} -pin  "ACC3:if#2:acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load net {ry(2).sva#3(2)} -pin  "ACC3:if#2:acc#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load net {ry(2).sva#3(3)} -pin  "ACC3:if#2:acc#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load net {ry(2).sva#3(4)} -pin  "ACC3:if#2:acc#6" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load net {ry(2).sva#3(5)} -pin  "ACC3:if#2:acc#6" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load net {ry(2).sva#3(6)} -pin  "ACC3:if#2:acc#6" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load net {ry(2).sva#3(7)} -pin  "ACC3:if#2:acc#6" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load net {ry(2).sva#3(8)} -pin  "ACC3:if#2:acc#6" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load net {ry(2).sva#3(9)} -pin  "ACC3:if#2:acc#6" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load net {ry(2).sva#3(10)} -pin  "ACC3:if#2:acc#6" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load net {ry(2).sva#3(11)} -pin  "ACC3:if#2:acc#6" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load net {ry(2).sva#3(12)} -pin  "ACC3:if#2:acc#6" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load net {ry(2).sva#3(13)} -pin  "ACC3:if#2:acc#6" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load net {ry(2).sva#3(14)} -pin  "ACC3:if#2:acc#6" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load net {ry(2).sva#3(15)} -pin  "ACC3:if#2:acc#6" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ry(2).sva#3}
load inst "regs.operator[]#47:not#3" "not(10)" "INTERFACE" -attr xrf 14043 -attr oid 842 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(2).sva#2(0)} -pin  "regs.operator[]#47:not#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#5.itm}
load net {regs.regs(2).sva#2(1)} -pin  "regs.operator[]#47:not#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#5.itm}
load net {regs.regs(2).sva#2(2)} -pin  "regs.operator[]#47:not#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#5.itm}
load net {regs.regs(2).sva#2(3)} -pin  "regs.operator[]#47:not#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#5.itm}
load net {regs.regs(2).sva#2(4)} -pin  "regs.operator[]#47:not#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#5.itm}
load net {regs.regs(2).sva#2(5)} -pin  "regs.operator[]#47:not#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#5.itm}
load net {regs.regs(2).sva#2(6)} -pin  "regs.operator[]#47:not#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#5.itm}
load net {regs.regs(2).sva#2(7)} -pin  "regs.operator[]#47:not#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#5.itm}
load net {regs.regs(2).sva#2(8)} -pin  "regs.operator[]#47:not#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#5.itm}
load net {regs.regs(2).sva#2(9)} -pin  "regs.operator[]#47:not#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#5.itm}
load net {regs.operator[]#47:not#3.itm(0)} -pin  "regs.operator[]#47:not#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#3.itm}
load net {regs.operator[]#47:not#3.itm(1)} -pin  "regs.operator[]#47:not#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#3.itm}
load net {regs.operator[]#47:not#3.itm(2)} -pin  "regs.operator[]#47:not#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#3.itm}
load net {regs.operator[]#47:not#3.itm(3)} -pin  "regs.operator[]#47:not#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#3.itm}
load net {regs.operator[]#47:not#3.itm(4)} -pin  "regs.operator[]#47:not#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#3.itm}
load net {regs.operator[]#47:not#3.itm(5)} -pin  "regs.operator[]#47:not#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#3.itm}
load net {regs.operator[]#47:not#3.itm(6)} -pin  "regs.operator[]#47:not#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#3.itm}
load net {regs.operator[]#47:not#3.itm(7)} -pin  "regs.operator[]#47:not#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#3.itm}
load net {regs.operator[]#47:not#3.itm(8)} -pin  "regs.operator[]#47:not#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#3.itm}
load net {regs.operator[]#47:not#3.itm(9)} -pin  "regs.operator[]#47:not#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#3.itm}
load inst "ACC3:if#2:acc#22" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 14044 -attr oid 843 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC3:if#2:acc#22" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#241.itm}
load net {regs.operator[]#47:not#3.itm(0)} -pin  "ACC3:if#2:acc#22" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#241.itm}
load net {regs.operator[]#47:not#3.itm(1)} -pin  "ACC3:if#2:acc#22" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#241.itm}
load net {regs.operator[]#47:not#3.itm(2)} -pin  "ACC3:if#2:acc#22" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#241.itm}
load net {regs.operator[]#47:not#3.itm(3)} -pin  "ACC3:if#2:acc#22" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#241.itm}
load net {regs.operator[]#47:not#3.itm(4)} -pin  "ACC3:if#2:acc#22" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#241.itm}
load net {regs.operator[]#47:not#3.itm(5)} -pin  "ACC3:if#2:acc#22" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#241.itm}
load net {regs.operator[]#47:not#3.itm(6)} -pin  "ACC3:if#2:acc#22" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#241.itm}
load net {regs.operator[]#47:not#3.itm(7)} -pin  "ACC3:if#2:acc#22" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#241.itm}
load net {regs.operator[]#47:not#3.itm(8)} -pin  "ACC3:if#2:acc#22" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#241.itm}
load net {regs.operator[]#47:not#3.itm(9)} -pin  "ACC3:if#2:acc#22" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#241.itm}
load net {PWR} -pin  "ACC3:if#2:acc#22" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#241.itm}
load net {PWR} -pin  "ACC3:if#2:acc#22" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {by(0).lpi#1.dfm#5} -pin  "ACC3:if#2:acc#22" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {by(0).lpi#1.dfm.sg1(0)} -pin  "ACC3:if#2:acc#22" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {by(0).lpi#1.dfm.sg1(1)} -pin  "ACC3:if#2:acc#22" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {by(0).lpi#1.dfm.sg1(2)} -pin  "ACC3:if#2:acc#22" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {by(0).lpi#1.dfm.sg1(3)} -pin  "ACC3:if#2:acc#22" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {by(0).lpi#1.dfm.sg1(4)} -pin  "ACC3:if#2:acc#22" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {by(0).lpi#1.dfm.sg1(5)} -pin  "ACC3:if#2:acc#22" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {by(0).lpi#1.dfm.sg1(6)} -pin  "ACC3:if#2:acc#22" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {by(0).lpi#1.dfm.sg1(7)} -pin  "ACC3:if#2:acc#22" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {by(0).lpi#1.dfm.sg1(8)} -pin  "ACC3:if#2:acc#22" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {by(0).lpi#1.dfm.sg1(9)} -pin  "ACC3:if#2:acc#22" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {by(0).lpi#1.dfm.sg1(10)} -pin  "ACC3:if#2:acc#22" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {by(0).lpi#1.dfm.sg1(11)} -pin  "ACC3:if#2:acc#22" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {by(0).lpi#1.dfm.sg1(12)} -pin  "ACC3:if#2:acc#22" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {by(0).lpi#1.dfm.sg1(13)} -pin  "ACC3:if#2:acc#22" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {by(0).lpi#1.dfm.sg1(14)} -pin  "ACC3:if#2:acc#22" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#242.itm}
load net {ACC3:if#2:acc#22.itm(0)} -pin  "ACC3:if#2:acc#22" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {ACC3:if#2:acc#22.itm(1)} -pin  "ACC3:if#2:acc#22" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {ACC3:if#2:acc#22.itm(2)} -pin  "ACC3:if#2:acc#22" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {ACC3:if#2:acc#22.itm(3)} -pin  "ACC3:if#2:acc#22" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {ACC3:if#2:acc#22.itm(4)} -pin  "ACC3:if#2:acc#22" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {ACC3:if#2:acc#22.itm(5)} -pin  "ACC3:if#2:acc#22" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {ACC3:if#2:acc#22.itm(6)} -pin  "ACC3:if#2:acc#22" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {ACC3:if#2:acc#22.itm(7)} -pin  "ACC3:if#2:acc#22" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {ACC3:if#2:acc#22.itm(8)} -pin  "ACC3:if#2:acc#22" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {ACC3:if#2:acc#22.itm(9)} -pin  "ACC3:if#2:acc#22" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {ACC3:if#2:acc#22.itm(10)} -pin  "ACC3:if#2:acc#22" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {ACC3:if#2:acc#22.itm(11)} -pin  "ACC3:if#2:acc#22" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {ACC3:if#2:acc#22.itm(12)} -pin  "ACC3:if#2:acc#22" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {ACC3:if#2:acc#22.itm(13)} -pin  "ACC3:if#2:acc#22" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {ACC3:if#2:acc#22.itm(14)} -pin  "ACC3:if#2:acc#22" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {ACC3:if#2:acc#22.itm(15)} -pin  "ACC3:if#2:acc#22" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load net {ACC3:if#2:acc#22.itm(16)} -pin  "ACC3:if#2:acc#22" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#22.itm}
load inst "regs.operator[]#46:not#3" "not(10)" "INTERFACE" -attr xrf 14045 -attr oid 844 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(2).sva#2(10)} -pin  "regs.operator[]#46:not#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#4.itm}
load net {regs.regs(2).sva#2(11)} -pin  "regs.operator[]#46:not#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#4.itm}
load net {regs.regs(2).sva#2(12)} -pin  "regs.operator[]#46:not#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#4.itm}
load net {regs.regs(2).sva#2(13)} -pin  "regs.operator[]#46:not#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#4.itm}
load net {regs.regs(2).sva#2(14)} -pin  "regs.operator[]#46:not#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#4.itm}
load net {regs.regs(2).sva#2(15)} -pin  "regs.operator[]#46:not#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#4.itm}
load net {regs.regs(2).sva#2(16)} -pin  "regs.operator[]#46:not#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#4.itm}
load net {regs.regs(2).sva#2(17)} -pin  "regs.operator[]#46:not#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#4.itm}
load net {regs.regs(2).sva#2(18)} -pin  "regs.operator[]#46:not#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#4.itm}
load net {regs.regs(2).sva#2(19)} -pin  "regs.operator[]#46:not#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#4.itm}
load net {regs.operator[]#46:not#3.itm(0)} -pin  "regs.operator[]#46:not#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#3.itm}
load net {regs.operator[]#46:not#3.itm(1)} -pin  "regs.operator[]#46:not#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#3.itm}
load net {regs.operator[]#46:not#3.itm(2)} -pin  "regs.operator[]#46:not#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#3.itm}
load net {regs.operator[]#46:not#3.itm(3)} -pin  "regs.operator[]#46:not#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#3.itm}
load net {regs.operator[]#46:not#3.itm(4)} -pin  "regs.operator[]#46:not#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#3.itm}
load net {regs.operator[]#46:not#3.itm(5)} -pin  "regs.operator[]#46:not#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#3.itm}
load net {regs.operator[]#46:not#3.itm(6)} -pin  "regs.operator[]#46:not#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#3.itm}
load net {regs.operator[]#46:not#3.itm(7)} -pin  "regs.operator[]#46:not#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#3.itm}
load net {regs.operator[]#46:not#3.itm(8)} -pin  "regs.operator[]#46:not#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#3.itm}
load net {regs.operator[]#46:not#3.itm(9)} -pin  "regs.operator[]#46:not#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#3.itm}
load inst "ACC3:if#2:acc" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 14046 -attr oid 845 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC3:if#2:acc" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#243.itm}
load net {regs.operator[]#46:not#3.itm(0)} -pin  "ACC3:if#2:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#243.itm}
load net {regs.operator[]#46:not#3.itm(1)} -pin  "ACC3:if#2:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#243.itm}
load net {regs.operator[]#46:not#3.itm(2)} -pin  "ACC3:if#2:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#243.itm}
load net {regs.operator[]#46:not#3.itm(3)} -pin  "ACC3:if#2:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#243.itm}
load net {regs.operator[]#46:not#3.itm(4)} -pin  "ACC3:if#2:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#243.itm}
load net {regs.operator[]#46:not#3.itm(5)} -pin  "ACC3:if#2:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#243.itm}
load net {regs.operator[]#46:not#3.itm(6)} -pin  "ACC3:if#2:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#243.itm}
load net {regs.operator[]#46:not#3.itm(7)} -pin  "ACC3:if#2:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#243.itm}
load net {regs.operator[]#46:not#3.itm(8)} -pin  "ACC3:if#2:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#243.itm}
load net {regs.operator[]#46:not#3.itm(9)} -pin  "ACC3:if#2:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#243.itm}
load net {PWR} -pin  "ACC3:if#2:acc" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#243.itm}
load net {PWR} -pin  "ACC3:if#2:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {gy(0).lpi#1.dfm#5} -pin  "ACC3:if#2:acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {gy(0).lpi#1.dfm.sg1(0)} -pin  "ACC3:if#2:acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {gy(0).lpi#1.dfm.sg1(1)} -pin  "ACC3:if#2:acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {gy(0).lpi#1.dfm.sg1(2)} -pin  "ACC3:if#2:acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {gy(0).lpi#1.dfm.sg1(3)} -pin  "ACC3:if#2:acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {gy(0).lpi#1.dfm.sg1(4)} -pin  "ACC3:if#2:acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {gy(0).lpi#1.dfm.sg1(5)} -pin  "ACC3:if#2:acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {gy(0).lpi#1.dfm.sg1(6)} -pin  "ACC3:if#2:acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {gy(0).lpi#1.dfm.sg1(7)} -pin  "ACC3:if#2:acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {gy(0).lpi#1.dfm.sg1(8)} -pin  "ACC3:if#2:acc" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {gy(0).lpi#1.dfm.sg1(9)} -pin  "ACC3:if#2:acc" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {gy(0).lpi#1.dfm.sg1(10)} -pin  "ACC3:if#2:acc" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {gy(0).lpi#1.dfm.sg1(11)} -pin  "ACC3:if#2:acc" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {gy(0).lpi#1.dfm.sg1(12)} -pin  "ACC3:if#2:acc" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {gy(0).lpi#1.dfm.sg1(13)} -pin  "ACC3:if#2:acc" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {gy(0).lpi#1.dfm.sg1(14)} -pin  "ACC3:if#2:acc" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#244.itm}
load net {ACC3:if#2:acc.itm(0)} -pin  "ACC3:if#2:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(1)} -pin  "ACC3:if#2:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(2)} -pin  "ACC3:if#2:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(3)} -pin  "ACC3:if#2:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(4)} -pin  "ACC3:if#2:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(5)} -pin  "ACC3:if#2:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(6)} -pin  "ACC3:if#2:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(7)} -pin  "ACC3:if#2:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(8)} -pin  "ACC3:if#2:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(9)} -pin  "ACC3:if#2:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(10)} -pin  "ACC3:if#2:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(11)} -pin  "ACC3:if#2:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(12)} -pin  "ACC3:if#2:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(13)} -pin  "ACC3:if#2:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(14)} -pin  "ACC3:if#2:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(15)} -pin  "ACC3:if#2:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load net {ACC3:if#2:acc.itm(16)} -pin  "ACC3:if#2:acc" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc.itm}
load inst "regs.operator[]#45:not#3" "not(10)" "INTERFACE" -attr xrf 14047 -attr oid 846 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(2).sva#2(20)} -pin  "regs.operator[]#45:not#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#3.itm}
load net {regs.regs(2).sva#2(21)} -pin  "regs.operator[]#45:not#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#3.itm}
load net {regs.regs(2).sva#2(22)} -pin  "regs.operator[]#45:not#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#3.itm}
load net {regs.regs(2).sva#2(23)} -pin  "regs.operator[]#45:not#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#3.itm}
load net {regs.regs(2).sva#2(24)} -pin  "regs.operator[]#45:not#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#3.itm}
load net {regs.regs(2).sva#2(25)} -pin  "regs.operator[]#45:not#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#3.itm}
load net {regs.regs(2).sva#2(26)} -pin  "regs.operator[]#45:not#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#3.itm}
load net {regs.regs(2).sva#2(27)} -pin  "regs.operator[]#45:not#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#3.itm}
load net {regs.regs(2).sva#2(28)} -pin  "regs.operator[]#45:not#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#3.itm}
load net {regs.regs(2).sva#2(29)} -pin  "regs.operator[]#45:not#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#3.itm}
load net {regs.operator[]#45:not#3.itm(0)} -pin  "regs.operator[]#45:not#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#3.itm}
load net {regs.operator[]#45:not#3.itm(1)} -pin  "regs.operator[]#45:not#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#3.itm}
load net {regs.operator[]#45:not#3.itm(2)} -pin  "regs.operator[]#45:not#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#3.itm}
load net {regs.operator[]#45:not#3.itm(3)} -pin  "regs.operator[]#45:not#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#3.itm}
load net {regs.operator[]#45:not#3.itm(4)} -pin  "regs.operator[]#45:not#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#3.itm}
load net {regs.operator[]#45:not#3.itm(5)} -pin  "regs.operator[]#45:not#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#3.itm}
load net {regs.operator[]#45:not#3.itm(6)} -pin  "regs.operator[]#45:not#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#3.itm}
load net {regs.operator[]#45:not#3.itm(7)} -pin  "regs.operator[]#45:not#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#3.itm}
load net {regs.operator[]#45:not#3.itm(8)} -pin  "regs.operator[]#45:not#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#3.itm}
load net {regs.operator[]#45:not#3.itm(9)} -pin  "regs.operator[]#45:not#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#3.itm}
load inst "ACC3:if#2:acc#21" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 14048 -attr oid 847 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC3:if#2:acc#21" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#245.itm}
load net {regs.operator[]#45:not#3.itm(0)} -pin  "ACC3:if#2:acc#21" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#245.itm}
load net {regs.operator[]#45:not#3.itm(1)} -pin  "ACC3:if#2:acc#21" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#245.itm}
load net {regs.operator[]#45:not#3.itm(2)} -pin  "ACC3:if#2:acc#21" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#245.itm}
load net {regs.operator[]#45:not#3.itm(3)} -pin  "ACC3:if#2:acc#21" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#245.itm}
load net {regs.operator[]#45:not#3.itm(4)} -pin  "ACC3:if#2:acc#21" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#245.itm}
load net {regs.operator[]#45:not#3.itm(5)} -pin  "ACC3:if#2:acc#21" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#245.itm}
load net {regs.operator[]#45:not#3.itm(6)} -pin  "ACC3:if#2:acc#21" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#245.itm}
load net {regs.operator[]#45:not#3.itm(7)} -pin  "ACC3:if#2:acc#21" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#245.itm}
load net {regs.operator[]#45:not#3.itm(8)} -pin  "ACC3:if#2:acc#21" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#245.itm}
load net {regs.operator[]#45:not#3.itm(9)} -pin  "ACC3:if#2:acc#21" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#245.itm}
load net {PWR} -pin  "ACC3:if#2:acc#21" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#245.itm}
load net {PWR} -pin  "ACC3:if#2:acc#21" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ry(0).lpi#1.dfm#5} -pin  "ACC3:if#2:acc#21" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ry(0).lpi#1.dfm.sg1(0)} -pin  "ACC3:if#2:acc#21" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ry(0).lpi#1.dfm.sg1(1)} -pin  "ACC3:if#2:acc#21" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ry(0).lpi#1.dfm.sg1(2)} -pin  "ACC3:if#2:acc#21" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ry(0).lpi#1.dfm.sg1(3)} -pin  "ACC3:if#2:acc#21" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ry(0).lpi#1.dfm.sg1(4)} -pin  "ACC3:if#2:acc#21" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ry(0).lpi#1.dfm.sg1(5)} -pin  "ACC3:if#2:acc#21" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ry(0).lpi#1.dfm.sg1(6)} -pin  "ACC3:if#2:acc#21" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ry(0).lpi#1.dfm.sg1(7)} -pin  "ACC3:if#2:acc#21" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ry(0).lpi#1.dfm.sg1(8)} -pin  "ACC3:if#2:acc#21" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ry(0).lpi#1.dfm.sg1(9)} -pin  "ACC3:if#2:acc#21" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ry(0).lpi#1.dfm.sg1(10)} -pin  "ACC3:if#2:acc#21" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ry(0).lpi#1.dfm.sg1(11)} -pin  "ACC3:if#2:acc#21" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ry(0).lpi#1.dfm.sg1(12)} -pin  "ACC3:if#2:acc#21" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ry(0).lpi#1.dfm.sg1(13)} -pin  "ACC3:if#2:acc#21" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ry(0).lpi#1.dfm.sg1(14)} -pin  "ACC3:if#2:acc#21" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#246.itm}
load net {ACC3:if#2:acc#21.itm(0)} -pin  "ACC3:if#2:acc#21" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {ACC3:if#2:acc#21.itm(1)} -pin  "ACC3:if#2:acc#21" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {ACC3:if#2:acc#21.itm(2)} -pin  "ACC3:if#2:acc#21" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {ACC3:if#2:acc#21.itm(3)} -pin  "ACC3:if#2:acc#21" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {ACC3:if#2:acc#21.itm(4)} -pin  "ACC3:if#2:acc#21" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {ACC3:if#2:acc#21.itm(5)} -pin  "ACC3:if#2:acc#21" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {ACC3:if#2:acc#21.itm(6)} -pin  "ACC3:if#2:acc#21" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {ACC3:if#2:acc#21.itm(7)} -pin  "ACC3:if#2:acc#21" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {ACC3:if#2:acc#21.itm(8)} -pin  "ACC3:if#2:acc#21" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {ACC3:if#2:acc#21.itm(9)} -pin  "ACC3:if#2:acc#21" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {ACC3:if#2:acc#21.itm(10)} -pin  "ACC3:if#2:acc#21" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {ACC3:if#2:acc#21.itm(11)} -pin  "ACC3:if#2:acc#21" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {ACC3:if#2:acc#21.itm(12)} -pin  "ACC3:if#2:acc#21" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {ACC3:if#2:acc#21.itm(13)} -pin  "ACC3:if#2:acc#21" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {ACC3:if#2:acc#21.itm(14)} -pin  "ACC3:if#2:acc#21" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {ACC3:if#2:acc#21.itm(15)} -pin  "ACC3:if#2:acc#21" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load net {ACC3:if#2:acc#21.itm(16)} -pin  "ACC3:if#2:acc#21" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:if#2:acc#21.itm}
load inst "ACC2:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 14049 -attr oid 848 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {i#7.sva(0)} -pin  "ACC2:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.sva}
load net {i#7.sva(1)} -pin  "ACC2:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.sva}
load net {PWR} -pin  "ACC2:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {ACC2:acc.itm(0)} -pin  "ACC2:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc.itm}
load net {ACC2:acc.itm(1)} -pin  "ACC2:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc.itm}
load inst "ACC3:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 14050 -attr oid 849 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {i#8.sva(0)} -pin  "ACC3:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.sva}
load net {i#8.sva(1)} -pin  "ACC3:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.sva}
load net {PWR} -pin  "ACC3:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {ACC3:acc.itm(0)} -pin  "ACC3:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc.itm}
load net {ACC3:acc.itm(1)} -pin  "ACC3:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc.itm}
load inst "ACC2:nor" "nor(2,1)" "INTERFACE" -attr xrf 14051 -attr oid 850 -attr @path {/edge_detect/edge_detect:core/ACC2:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {ACC2:acc.itm(1)} -pin  "ACC2:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC2:slc.itm}
load net {ACC3:acc.itm(1)} -pin  "ACC2:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:slc.itm}
load net {exit:ACC2.sva#1} -pin  "ACC2:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.sva#1}
load inst "ACC3:acc#1" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 14052 -attr oid 851 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,2)"
load net {i#8.lpi#1(0)} -pin  "ACC3:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {i#8.lpi#1(1)} -pin  "ACC3:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.lpi#1}
load net {PWR} -pin  "ACC3:acc#1" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {i#8.sva(0)} -pin  "ACC3:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.sva}
load net {i#8.sva(1)} -pin  "ACC3:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#8.sva}
load inst "ACC1:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 14053 -attr oid 852 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {i#6.sva(0)} -pin  "ACC1:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.sva}
load net {i#6.sva(1)} -pin  "ACC1:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.sva}
load net {PWR} -pin  "ACC1:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {ACC1:acc.itm(0)} -pin  "ACC1:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:acc.itm}
load net {ACC1:acc.itm(1)} -pin  "ACC1:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:acc.itm}
load inst "ACC1:acc#1" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 14054 -attr oid 853 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:acc#1} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,2)"
load net {i#6.lpi#1(0)} -pin  "ACC1:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {i#6.lpi#1(1)} -pin  "ACC1:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.lpi#1}
load net {PWR} -pin  "ACC1:acc#1" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {i#6.sva(0)} -pin  "ACC1:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.sva}
load net {i#6.sva(1)} -pin  "ACC1:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#6.sva}
load inst "FRAME:avg:not" "not(1)" "INTERFACE" -attr xrf 14055 -attr oid 854 -attr vt c -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(1)} -pin  "FRAME:avg:not" {A(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#1.itm}
load net {FRAME:avg:not.itm} -pin  "FRAME:avg:not" {Z(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not.itm}
load inst "FRAME:avg:acc#5" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 14056 -attr oid 855 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#5} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:avg:acc#5" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#250.itm}
load net {FRAME:avg:not.itm} -pin  "FRAME:avg:acc#5" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#250.itm}
load net {acc.psp.sva(12)} -pin  "FRAME:avg:acc#5" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#105.itm}
load net {acc.psp.sva(2)} -pin  "FRAME:avg:acc#5" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#105.itm}
load net {FRAME:avg:acc#5.itm(0)} -pin  "FRAME:avg:acc#5" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#5.itm}
load net {FRAME:avg:acc#5.itm(1)} -pin  "FRAME:avg:acc#5" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#5.itm}
load net {FRAME:avg:acc#5.itm(2)} -pin  "FRAME:avg:acc#5" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#5.itm}
load inst "FRAME:avg:not#1" "not(1)" "INTERFACE" -attr xrf 14057 -attr oid 856 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(3)} -pin  "FRAME:avg:not#1" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva).itm}
load net {FRAME:avg:not#1.itm} -pin  "FRAME:avg:not#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#1.itm}
load inst "FRAME:avg:not#5" "not(1)" "INTERFACE" -attr xrf 14058 -attr oid 857 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(11)} -pin  "FRAME:avg:not#5" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#20.itm}
load net {FRAME:avg:not#5.itm} -pin  "FRAME:avg:not#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#5.itm}
load inst "FRAME:avg:acc#4" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 14059 -attr oid 858 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#4} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:avg:acc#4" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#251.itm}
load net {FRAME:avg:not#1.itm} -pin  "FRAME:avg:acc#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#251.itm}
load net {FRAME:avg:not#5.itm} -pin  "FRAME:avg:acc#4" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#103.itm}
load net {acc.psp.sva(4)} -pin  "FRAME:avg:acc#4" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#103.itm}
load net {FRAME:avg:acc#4.itm(0)} -pin  "FRAME:avg:acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#4.itm}
load net {FRAME:avg:acc#4.itm(1)} -pin  "FRAME:avg:acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#4.itm}
load net {FRAME:avg:acc#4.itm(2)} -pin  "FRAME:avg:acc#4" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#4.itm}
load inst "FRAME:avg:acc#7" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 14060 -attr oid 859 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#7} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "FRAME:avg:acc#7" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#249.itm}
load net {FRAME:avg:acc#5.itm(1)} -pin  "FRAME:avg:acc#7" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#249.itm}
load net {FRAME:avg:acc#5.itm(2)} -pin  "FRAME:avg:acc#7" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#249.itm}
load net {acc.psp.sva(14)} -pin  "FRAME:avg:acc#7" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#109.itm}
load net {FRAME:avg:acc#4.itm(1)} -pin  "FRAME:avg:acc#7" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#109.itm}
load net {FRAME:avg:acc#4.itm(2)} -pin  "FRAME:avg:acc#7" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#109.itm}
load net {FRAME:avg:acc#7.itm(0)} -pin  "FRAME:avg:acc#7" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#7.itm}
load net {FRAME:avg:acc#7.itm(1)} -pin  "FRAME:avg:acc#7" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#7.itm}
load net {FRAME:avg:acc#7.itm(2)} -pin  "FRAME:avg:acc#7" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#7.itm}
load net {FRAME:avg:acc#7.itm(3)} -pin  "FRAME:avg:acc#7" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#7.itm}
load inst "FRAME:avg:not#2" "not(1)" "INTERFACE" -attr xrf 14061 -attr oid 860 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(5)} -pin  "FRAME:avg:not#2" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#6.itm}
load net {FRAME:avg:not#2.itm} -pin  "FRAME:avg:not#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#2.itm}
load inst "FRAME:avg:acc#3" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 14062 -attr oid 861 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#3} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:avg:acc#3" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#253.itm}
load net {FRAME:avg:not#2.itm} -pin  "FRAME:avg:acc#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#253.itm}
load net {acc.psp.sva(10)} -pin  "FRAME:avg:acc#3" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#101.itm}
load net {acc.psp.sva(6)} -pin  "FRAME:avg:acc#3" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#101.itm}
load net {FRAME:avg:acc#3.itm(0)} -pin  "FRAME:avg:acc#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#3.itm}
load net {FRAME:avg:acc#3.itm(1)} -pin  "FRAME:avg:acc#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#3.itm}
load net {FRAME:avg:acc#3.itm(2)} -pin  "FRAME:avg:acc#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#3.itm}
load inst "FRAME:avg:not#3" "not(1)" "INTERFACE" -attr xrf 14063 -attr oid 862 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(7)} -pin  "FRAME:avg:not#3" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#18.itm}
load net {FRAME:avg:not#3.itm} -pin  "FRAME:avg:not#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#3.itm}
load inst "FRAME:avg:not#4" "not(1)" "INTERFACE" -attr xrf 14064 -attr oid 863 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#4} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(9)} -pin  "FRAME:avg:not#4" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#19.itm}
load net {FRAME:avg:not#4.itm} -pin  "FRAME:avg:not#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#4.itm}
load inst "FRAME:avg:acc#2" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 14065 -attr oid 864 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#2} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:avg:acc#2" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#254.itm}
load net {FRAME:avg:not#3.itm} -pin  "FRAME:avg:acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#254.itm}
load net {FRAME:avg:not#4.itm} -pin  "FRAME:avg:acc#2" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#99.itm}
load net {acc.psp.sva(8)} -pin  "FRAME:avg:acc#2" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#99.itm}
load net {FRAME:avg:acc#2.itm(0)} -pin  "FRAME:avg:acc#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#2.itm}
load net {FRAME:avg:acc#2.itm(1)} -pin  "FRAME:avg:acc#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#2.itm}
load net {FRAME:avg:acc#2.itm(2)} -pin  "FRAME:avg:acc#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#2.itm}
load inst "FRAME:avg:not#6" "not(1)" "INTERFACE" -attr xrf 14066 -attr oid 865 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#6} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(13)} -pin  "FRAME:avg:not#6" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#21.itm}
load net {FRAME:avg:not#6.itm} -pin  "FRAME:avg:not#6" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#6.itm}
load inst "FRAME:avg:acc#6" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 14067 -attr oid 866 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#6} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "FRAME:avg:acc#6" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#252.itm}
load net {FRAME:avg:acc#3.itm(1)} -pin  "FRAME:avg:acc#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#252.itm}
load net {FRAME:avg:acc#3.itm(2)} -pin  "FRAME:avg:acc#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#252.itm}
load net {FRAME:avg:not#6.itm} -pin  "FRAME:avg:acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#107.itm}
load net {FRAME:avg:acc#2.itm(1)} -pin  "FRAME:avg:acc#6" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#107.itm}
load net {FRAME:avg:acc#2.itm(2)} -pin  "FRAME:avg:acc#6" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#107.itm}
load net {FRAME:avg:acc#6.itm(0)} -pin  "FRAME:avg:acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#6.itm}
load net {FRAME:avg:acc#6.itm(1)} -pin  "FRAME:avg:acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#6.itm}
load net {FRAME:avg:acc#6.itm(2)} -pin  "FRAME:avg:acc#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#6.itm}
load net {FRAME:avg:acc#6.itm(3)} -pin  "FRAME:avg:acc#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#6.itm}
load inst "FRAME:avg:not#7" "not(1)" "INTERFACE" -attr xrf 14068 -attr oid 867 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#7} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(15)} -pin  "FRAME:avg:not#7" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#29.itm}
load net {FRAME:avg:not#7.itm} -pin  "FRAME:avg:not#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#7.itm}
load inst "FRAME:avg:acc#8" "add(4,0,4,0,5)" "INTERFACE" -attr xrf 14069 -attr oid 868 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#8} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "FRAME:avg:acc#8" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#248.itm}
load net {FRAME:avg:acc#7.itm(1)} -pin  "FRAME:avg:acc#8" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#248.itm}
load net {FRAME:avg:acc#7.itm(2)} -pin  "FRAME:avg:acc#8" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#248.itm}
load net {FRAME:avg:acc#7.itm(3)} -pin  "FRAME:avg:acc#8" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#248.itm}
load net {FRAME:avg:not#7.itm} -pin  "FRAME:avg:acc#8" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#111.itm}
load net {FRAME:avg:acc#6.itm(1)} -pin  "FRAME:avg:acc#8" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#111.itm}
load net {FRAME:avg:acc#6.itm(2)} -pin  "FRAME:avg:acc#8" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#111.itm}
load net {FRAME:avg:acc#6.itm(3)} -pin  "FRAME:avg:acc#8" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#111.itm}
load net {FRAME:avg:acc#8.itm(0)} -pin  "FRAME:avg:acc#8" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#8.itm}
load net {FRAME:avg:acc#8.itm(1)} -pin  "FRAME:avg:acc#8" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#8.itm}
load net {FRAME:avg:acc#8.itm(2)} -pin  "FRAME:avg:acc#8" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#8.itm}
load net {FRAME:avg:acc#8.itm(3)} -pin  "FRAME:avg:acc#8" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#8.itm}
load net {FRAME:avg:acc#8.itm(4)} -pin  "FRAME:avg:acc#8" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#8.itm}
load inst "FRAME:avg:acc#9" "add(5,0,5,1,6)" "INTERFACE" -attr xrf 14070 -attr oid 869 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#9} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6)"
load net {PWR} -pin  "FRAME:avg:acc#9" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#247.itm}
load net {FRAME:avg:acc#8.itm(1)} -pin  "FRAME:avg:acc#9" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#247.itm}
load net {FRAME:avg:acc#8.itm(2)} -pin  "FRAME:avg:acc#9" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#247.itm}
load net {FRAME:avg:acc#8.itm(3)} -pin  "FRAME:avg:acc#9" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#247.itm}
load net {FRAME:avg:acc#8.itm(4)} -pin  "FRAME:avg:acc#9" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#247.itm}
load net {acc.psp.sva(16)} -pin  "FRAME:avg:acc#9" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#255.itm}
load net {acc.psp.sva(0)} -pin  "FRAME:avg:acc#9" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#255.itm}
load net {GND} -pin  "FRAME:avg:acc#9" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#255.itm}
load net {GND} -pin  "FRAME:avg:acc#9" {B(3)} -attr @path {/edge_detect/edge_detect:core/conc#255.itm}
load net {PWR} -pin  "FRAME:avg:acc#9" {B(4)} -attr @path {/edge_detect/edge_detect:core/conc#255.itm}
load net {FRAME:avg:acc#9.itm(0)} -pin  "FRAME:avg:acc#9" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#9.itm}
load net {FRAME:avg:acc#9.itm(1)} -pin  "FRAME:avg:acc#9" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#9.itm}
load net {FRAME:avg:acc#9.itm(2)} -pin  "FRAME:avg:acc#9" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#9.itm}
load net {FRAME:avg:acc#9.itm(3)} -pin  "FRAME:avg:acc#9" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#9.itm}
load net {FRAME:avg:acc#9.itm(4)} -pin  "FRAME:avg:acc#9" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#9.itm}
load net {FRAME:avg:acc#9.itm(5)} -pin  "FRAME:avg:acc#9" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#9.itm}
load inst "absmax#1:else:not#1" "not(16)" "INTERFACE" -attr xrf 14071 -attr oid 870 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(16)"
load net {green.sva#1(0)} -pin  "absmax#1:else:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(1)} -pin  "absmax#1:else:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(2)} -pin  "absmax#1:else:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(3)} -pin  "absmax#1:else:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(4)} -pin  "absmax#1:else:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(5)} -pin  "absmax#1:else:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(6)} -pin  "absmax#1:else:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(7)} -pin  "absmax#1:else:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(8)} -pin  "absmax#1:else:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(9)} -pin  "absmax#1:else:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(10)} -pin  "absmax#1:else:not#1" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(11)} -pin  "absmax#1:else:not#1" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(12)} -pin  "absmax#1:else:not#1" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(13)} -pin  "absmax#1:else:not#1" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(14)} -pin  "absmax#1:else:not#1" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {green.sva#1(15)} -pin  "absmax#1:else:not#1" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green.sva#1}
load net {absmax#1:else:not#1.itm(0)} -pin  "absmax#1:else:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(1)} -pin  "absmax#1:else:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(2)} -pin  "absmax#1:else:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(3)} -pin  "absmax#1:else:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(4)} -pin  "absmax#1:else:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(5)} -pin  "absmax#1:else:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(6)} -pin  "absmax#1:else:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(7)} -pin  "absmax#1:else:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(8)} -pin  "absmax#1:else:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(9)} -pin  "absmax#1:else:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(10)} -pin  "absmax#1:else:not#1" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(11)} -pin  "absmax#1:else:not#1" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(12)} -pin  "absmax#1:else:not#1" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(13)} -pin  "absmax#1:else:not#1" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(14)} -pin  "absmax#1:else:not#1" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(15)} -pin  "absmax#1:else:not#1" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load inst "absmax#1:else:else:acc" "add(16,-1,1,0,16)" "INTERFACE" -attr xrf 14072 -attr oid 871 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,1,2,1,17)"
load net {absmax#1:else:not#1.itm(0)} -pin  "absmax#1:else:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(1)} -pin  "absmax#1:else:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(2)} -pin  "absmax#1:else:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(3)} -pin  "absmax#1:else:else:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(4)} -pin  "absmax#1:else:else:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(5)} -pin  "absmax#1:else:else:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(6)} -pin  "absmax#1:else:else:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(7)} -pin  "absmax#1:else:else:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(8)} -pin  "absmax#1:else:else:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(9)} -pin  "absmax#1:else:else:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(10)} -pin  "absmax#1:else:else:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(11)} -pin  "absmax#1:else:else:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(12)} -pin  "absmax#1:else:else:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(13)} -pin  "absmax#1:else:else:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(14)} -pin  "absmax#1:else:else:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {absmax#1:else:not#1.itm(15)} -pin  "absmax#1:else:else:acc" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:not#1.itm}
load net {PWR} -pin  "absmax#1:else:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {absmax#1:else:else:acc.itm(0)} -pin  "absmax#1:else:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(1)} -pin  "absmax#1:else:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(2)} -pin  "absmax#1:else:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(3)} -pin  "absmax#1:else:else:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(4)} -pin  "absmax#1:else:else:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(5)} -pin  "absmax#1:else:else:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(6)} -pin  "absmax#1:else:else:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(7)} -pin  "absmax#1:else:else:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(8)} -pin  "absmax#1:else:else:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(9)} -pin  "absmax#1:else:else:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(10)} -pin  "absmax#1:else:else:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(11)} -pin  "absmax#1:else:else:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(12)} -pin  "absmax#1:else:else:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(13)} -pin  "absmax#1:else:else:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(14)} -pin  "absmax#1:else:else:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(15)} -pin  "absmax#1:else:else:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load inst "absmax#1:nor" "nor(2,1)" "INTERFACE" -attr xrf 14073 -attr oid 872 -attr vt c -attr @path {/edge_detect/edge_detect:core/absmax#1:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {absmax#1:else:acc.itm(16)} -pin  "absmax#1:nor" {A0(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/absmax#1:else:slc.svs}
load net {absmax#1:if:acc.itm(6)} -pin  "absmax#1:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/absmax#1:slc.svs}
load net {absmax#1:nor.itm} -pin  "absmax#1:nor" {Z(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/absmax#1:nor.itm}
load inst "not#164" "not(1)" "INTERFACE" -attr xrf 14074 -attr oid 873 -attr @path {/edge_detect/edge_detect:core/not#164} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {absmax#1:if:acc.itm(6)} -pin  "not#164" {A(0)} -attr @path {/edge_detect/edge_detect:core/absmax#1:slc.svs}
load net {not#164.itm} -pin  "not#164" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#164.itm}
load inst "absmax#1:and#1" "and(2,1)" "INTERFACE" -attr xrf 14075 -attr oid 874 -attr @path {/edge_detect/edge_detect:core/absmax#1:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {absmax#1:else:acc.itm(16)} -pin  "absmax#1:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/absmax#1:else:slc.svs}
load net {not#164.itm} -pin  "absmax#1:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#164.itm}
load net {absmax#1:and#1.itm} -pin  "absmax#1:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax#1:and#1.itm}
load inst "absmax#1:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 14076 -attr oid 875 -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {absmax#1:else:else:acc.itm(0)} -pin  "absmax#1:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(1)} -pin  "absmax#1:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(2)} -pin  "absmax#1:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(3)} -pin  "absmax#1:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(4)} -pin  "absmax#1:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(5)} -pin  "absmax#1:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(6)} -pin  "absmax#1:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(7)} -pin  "absmax#1:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(8)} -pin  "absmax#1:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(9)} -pin  "absmax#1:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(10)} -pin  "absmax#1:mux1h" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(11)} -pin  "absmax#1:mux1h" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(12)} -pin  "absmax#1:mux1h" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(13)} -pin  "absmax#1:mux1h" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(14)} -pin  "absmax#1:mux1h" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(15)} -pin  "absmax#1:mux1h" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {green.sva#1(0)} -pin  "absmax#1:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {green.sva#1(1)} -pin  "absmax#1:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {green.sva#1(2)} -pin  "absmax#1:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {green.sva#1(3)} -pin  "absmax#1:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {green.sva#1(4)} -pin  "absmax#1:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {green.sva#1(5)} -pin  "absmax#1:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {green.sva#1(6)} -pin  "absmax#1:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {green.sva#1(7)} -pin  "absmax#1:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {green.sva#1(8)} -pin  "absmax#1:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {green.sva#1(9)} -pin  "absmax#1:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {GND} -pin  "absmax#1:mux1h" {A1(10)} -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {GND} -pin  "absmax#1:mux1h" {A1(11)} -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {GND} -pin  "absmax#1:mux1h" {A1(12)} -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {GND} -pin  "absmax#1:mux1h" {A1(13)} -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {GND} -pin  "absmax#1:mux1h" {A1(14)} -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {GND} -pin  "absmax#1:mux1h" {A1(15)} -attr @path {/edge_detect/edge_detect:core/conc#256.itm}
load net {PWR} -pin  "absmax#1:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#1:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#1:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#1:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#1:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#1:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#1:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#1:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#1:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#1:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax#1:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax#1:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax#1:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax#1:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax#1:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax#1:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {absmax#1:nor.itm} -pin  "absmax#1:mux1h" {S0} -attr xrf 14077 -attr oid 876 -attr vt c -attr @path {/edge_detect/edge_detect:core/absmax#1:nor.itm}
load net {absmax#1:and#1.itm} -pin  "absmax#1:mux1h" {S1} -attr xrf 14078 -attr oid 877 -attr @path {/edge_detect/edge_detect:core/absmax#1:and#1.itm}
load net {absmax#1:if:acc.itm(6)} -pin  "absmax#1:mux1h" {S2} -attr xrf 14079 -attr oid 878 -attr @path {/edge_detect/edge_detect:core/absmax#1:slc.svs}
load net {absmax#1:mux1h.itm(0)} -pin  "absmax#1:mux1h" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(1)} -pin  "absmax#1:mux1h" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(2)} -pin  "absmax#1:mux1h" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(3)} -pin  "absmax#1:mux1h" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(4)} -pin  "absmax#1:mux1h" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(5)} -pin  "absmax#1:mux1h" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(6)} -pin  "absmax#1:mux1h" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(7)} -pin  "absmax#1:mux1h" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(8)} -pin  "absmax#1:mux1h" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(9)} -pin  "absmax#1:mux1h" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(10)} -pin  "absmax#1:mux1h" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(11)} -pin  "absmax#1:mux1h" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(12)} -pin  "absmax#1:mux1h" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(13)} -pin  "absmax#1:mux1h" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(14)} -pin  "absmax#1:mux1h" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(15)} -pin  "absmax#1:mux1h" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load inst "absmax#2:else:not#1" "not(16)" "INTERFACE" -attr xrf 14080 -attr oid 879 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(16)"
load net {blue.sva#1(0)} -pin  "absmax#2:else:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(1)} -pin  "absmax#2:else:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(2)} -pin  "absmax#2:else:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(3)} -pin  "absmax#2:else:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(4)} -pin  "absmax#2:else:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(5)} -pin  "absmax#2:else:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(6)} -pin  "absmax#2:else:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(7)} -pin  "absmax#2:else:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(8)} -pin  "absmax#2:else:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(9)} -pin  "absmax#2:else:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(10)} -pin  "absmax#2:else:not#1" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(11)} -pin  "absmax#2:else:not#1" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(12)} -pin  "absmax#2:else:not#1" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(13)} -pin  "absmax#2:else:not#1" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(14)} -pin  "absmax#2:else:not#1" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {blue.sva#1(15)} -pin  "absmax#2:else:not#1" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue.sva#1}
load net {absmax#2:else:not#1.itm(0)} -pin  "absmax#2:else:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(1)} -pin  "absmax#2:else:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(2)} -pin  "absmax#2:else:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(3)} -pin  "absmax#2:else:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(4)} -pin  "absmax#2:else:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(5)} -pin  "absmax#2:else:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(6)} -pin  "absmax#2:else:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(7)} -pin  "absmax#2:else:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(8)} -pin  "absmax#2:else:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(9)} -pin  "absmax#2:else:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(10)} -pin  "absmax#2:else:not#1" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(11)} -pin  "absmax#2:else:not#1" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(12)} -pin  "absmax#2:else:not#1" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(13)} -pin  "absmax#2:else:not#1" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(14)} -pin  "absmax#2:else:not#1" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(15)} -pin  "absmax#2:else:not#1" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load inst "absmax#2:else:else:acc" "add(16,-1,1,0,16)" "INTERFACE" -attr xrf 14081 -attr oid 880 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,1,2,1,17)"
load net {absmax#2:else:not#1.itm(0)} -pin  "absmax#2:else:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(1)} -pin  "absmax#2:else:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(2)} -pin  "absmax#2:else:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(3)} -pin  "absmax#2:else:else:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(4)} -pin  "absmax#2:else:else:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(5)} -pin  "absmax#2:else:else:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(6)} -pin  "absmax#2:else:else:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(7)} -pin  "absmax#2:else:else:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(8)} -pin  "absmax#2:else:else:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(9)} -pin  "absmax#2:else:else:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(10)} -pin  "absmax#2:else:else:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(11)} -pin  "absmax#2:else:else:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(12)} -pin  "absmax#2:else:else:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(13)} -pin  "absmax#2:else:else:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(14)} -pin  "absmax#2:else:else:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {absmax#2:else:not#1.itm(15)} -pin  "absmax#2:else:else:acc" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:not#1.itm}
load net {PWR} -pin  "absmax#2:else:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {absmax#2:else:else:acc.itm(0)} -pin  "absmax#2:else:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(1)} -pin  "absmax#2:else:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(2)} -pin  "absmax#2:else:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(3)} -pin  "absmax#2:else:else:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(4)} -pin  "absmax#2:else:else:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(5)} -pin  "absmax#2:else:else:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(6)} -pin  "absmax#2:else:else:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(7)} -pin  "absmax#2:else:else:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(8)} -pin  "absmax#2:else:else:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(9)} -pin  "absmax#2:else:else:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(10)} -pin  "absmax#2:else:else:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(11)} -pin  "absmax#2:else:else:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(12)} -pin  "absmax#2:else:else:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(13)} -pin  "absmax#2:else:else:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(14)} -pin  "absmax#2:else:else:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(15)} -pin  "absmax#2:else:else:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load inst "absmax#2:nor" "nor(2,1)" "INTERFACE" -attr xrf 14082 -attr oid 881 -attr @path {/edge_detect/edge_detect:core/absmax#2:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {absmax#2:else:acc.itm(16)} -pin  "absmax#2:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/absmax#2:else:slc.svs}
load net {absmax#2:if:acc.itm(6)} -pin  "absmax#2:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/absmax#2:slc.svs}
load net {absmax#2:nor.itm} -pin  "absmax#2:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax#2:nor.itm}
load inst "not#165" "not(1)" "INTERFACE" -attr xrf 14083 -attr oid 882 -attr @path {/edge_detect/edge_detect:core/not#165} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {absmax#2:if:acc.itm(6)} -pin  "not#165" {A(0)} -attr @path {/edge_detect/edge_detect:core/absmax#2:slc.svs}
load net {not#165.itm} -pin  "not#165" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#165.itm}
load inst "absmax#2:and#1" "and(2,1)" "INTERFACE" -attr xrf 14084 -attr oid 883 -attr @path {/edge_detect/edge_detect:core/absmax#2:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {absmax#2:else:acc.itm(16)} -pin  "absmax#2:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/absmax#2:else:slc.svs}
load net {not#165.itm} -pin  "absmax#2:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#165.itm}
load net {absmax#2:and#1.itm} -pin  "absmax#2:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax#2:and#1.itm}
load inst "absmax#2:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 14085 -attr oid 884 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {absmax#2:else:else:acc.itm(0)} -pin  "absmax#2:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(1)} -pin  "absmax#2:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(2)} -pin  "absmax#2:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(3)} -pin  "absmax#2:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(4)} -pin  "absmax#2:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(5)} -pin  "absmax#2:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(6)} -pin  "absmax#2:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(7)} -pin  "absmax#2:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(8)} -pin  "absmax#2:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(9)} -pin  "absmax#2:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(10)} -pin  "absmax#2:mux1h" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(11)} -pin  "absmax#2:mux1h" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(12)} -pin  "absmax#2:mux1h" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(13)} -pin  "absmax#2:mux1h" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(14)} -pin  "absmax#2:mux1h" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(15)} -pin  "absmax#2:mux1h" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {blue.sva#1(0)} -pin  "absmax#2:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {blue.sva#1(1)} -pin  "absmax#2:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {blue.sva#1(2)} -pin  "absmax#2:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {blue.sva#1(3)} -pin  "absmax#2:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {blue.sva#1(4)} -pin  "absmax#2:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {blue.sva#1(5)} -pin  "absmax#2:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {blue.sva#1(6)} -pin  "absmax#2:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {blue.sva#1(7)} -pin  "absmax#2:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {blue.sva#1(8)} -pin  "absmax#2:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {blue.sva#1(9)} -pin  "absmax#2:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {GND} -pin  "absmax#2:mux1h" {A1(10)} -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {GND} -pin  "absmax#2:mux1h" {A1(11)} -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {GND} -pin  "absmax#2:mux1h" {A1(12)} -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {GND} -pin  "absmax#2:mux1h" {A1(13)} -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {GND} -pin  "absmax#2:mux1h" {A1(14)} -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {GND} -pin  "absmax#2:mux1h" {A1(15)} -attr @path {/edge_detect/edge_detect:core/conc#257.itm}
load net {PWR} -pin  "absmax#2:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#2:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#2:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#2:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#2:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#2:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#2:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#2:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#2:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax#2:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax#2:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax#2:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax#2:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax#2:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax#2:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax#2:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {absmax#2:nor.itm} -pin  "absmax#2:mux1h" {S0} -attr xrf 14086 -attr oid 885 -attr @path {/edge_detect/edge_detect:core/absmax#2:nor.itm}
load net {absmax#2:and#1.itm} -pin  "absmax#2:mux1h" {S1} -attr xrf 14087 -attr oid 886 -attr @path {/edge_detect/edge_detect:core/absmax#2:and#1.itm}
load net {absmax#2:if:acc.itm(6)} -pin  "absmax#2:mux1h" {S2} -attr xrf 14088 -attr oid 887 -attr @path {/edge_detect/edge_detect:core/absmax#2:slc.svs}
load net {absmax#2:mux1h.itm(0)} -pin  "absmax#2:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(1)} -pin  "absmax#2:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(2)} -pin  "absmax#2:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(3)} -pin  "absmax#2:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(4)} -pin  "absmax#2:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(5)} -pin  "absmax#2:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(6)} -pin  "absmax#2:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(7)} -pin  "absmax#2:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(8)} -pin  "absmax#2:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(9)} -pin  "absmax#2:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(10)} -pin  "absmax#2:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(11)} -pin  "absmax#2:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(12)} -pin  "absmax#2:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(13)} -pin  "absmax#2:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(14)} -pin  "absmax#2:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(15)} -pin  "absmax#2:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load inst "FRAME:avg:acc" "add(16,0,16,0,17)" "INTERFACE" -attr xrf 14089 -attr oid 888 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,17)"
load net {absmax#1:mux1h.itm(0)} -pin  "FRAME:avg:acc" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(1)} -pin  "FRAME:avg:acc" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(2)} -pin  "FRAME:avg:acc" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(3)} -pin  "FRAME:avg:acc" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(4)} -pin  "FRAME:avg:acc" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(5)} -pin  "FRAME:avg:acc" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(6)} -pin  "FRAME:avg:acc" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(7)} -pin  "FRAME:avg:acc" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(8)} -pin  "FRAME:avg:acc" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(9)} -pin  "FRAME:avg:acc" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(10)} -pin  "FRAME:avg:acc" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(11)} -pin  "FRAME:avg:acc" {A(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(12)} -pin  "FRAME:avg:acc" {A(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(13)} -pin  "FRAME:avg:acc" {A(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(14)} -pin  "FRAME:avg:acc" {A(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(15)} -pin  "FRAME:avg:acc" {A(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#2:mux1h.itm(0)} -pin  "FRAME:avg:acc" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(1)} -pin  "FRAME:avg:acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(2)} -pin  "FRAME:avg:acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(3)} -pin  "FRAME:avg:acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(4)} -pin  "FRAME:avg:acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(5)} -pin  "FRAME:avg:acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(6)} -pin  "FRAME:avg:acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(7)} -pin  "FRAME:avg:acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(8)} -pin  "FRAME:avg:acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(9)} -pin  "FRAME:avg:acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(10)} -pin  "FRAME:avg:acc" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(11)} -pin  "FRAME:avg:acc" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(12)} -pin  "FRAME:avg:acc" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(13)} -pin  "FRAME:avg:acc" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(14)} -pin  "FRAME:avg:acc" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(15)} -pin  "FRAME:avg:acc" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {FRAME:avg:acc.itm(0)} -pin  "FRAME:avg:acc" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(1)} -pin  "FRAME:avg:acc" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(2)} -pin  "FRAME:avg:acc" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(3)} -pin  "FRAME:avg:acc" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(4)} -pin  "FRAME:avg:acc" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(5)} -pin  "FRAME:avg:acc" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(6)} -pin  "FRAME:avg:acc" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(7)} -pin  "FRAME:avg:acc" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(8)} -pin  "FRAME:avg:acc" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(9)} -pin  "FRAME:avg:acc" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(10)} -pin  "FRAME:avg:acc" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(11)} -pin  "FRAME:avg:acc" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(12)} -pin  "FRAME:avg:acc" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(13)} -pin  "FRAME:avg:acc" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(14)} -pin  "FRAME:avg:acc" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(15)} -pin  "FRAME:avg:acc" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(16)} -pin  "FRAME:avg:acc" {Z(16)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load inst "absmax:else:not#1" "not(16)" "INTERFACE" -attr xrf 14090 -attr oid 889 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(16)"
load net {red.sva#1(0)} -pin  "absmax:else:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(1)} -pin  "absmax:else:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(2)} -pin  "absmax:else:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(3)} -pin  "absmax:else:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(4)} -pin  "absmax:else:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(5)} -pin  "absmax:else:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(6)} -pin  "absmax:else:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(7)} -pin  "absmax:else:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(8)} -pin  "absmax:else:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(9)} -pin  "absmax:else:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(10)} -pin  "absmax:else:not#1" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(11)} -pin  "absmax:else:not#1" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(12)} -pin  "absmax:else:not#1" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(13)} -pin  "absmax:else:not#1" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(14)} -pin  "absmax:else:not#1" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {red.sva#1(15)} -pin  "absmax:else:not#1" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red.sva#1}
load net {absmax:else:not#1.itm(0)} -pin  "absmax:else:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(1)} -pin  "absmax:else:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(2)} -pin  "absmax:else:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(3)} -pin  "absmax:else:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(4)} -pin  "absmax:else:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(5)} -pin  "absmax:else:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(6)} -pin  "absmax:else:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(7)} -pin  "absmax:else:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(8)} -pin  "absmax:else:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(9)} -pin  "absmax:else:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(10)} -pin  "absmax:else:not#1" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(11)} -pin  "absmax:else:not#1" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(12)} -pin  "absmax:else:not#1" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(13)} -pin  "absmax:else:not#1" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(14)} -pin  "absmax:else:not#1" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(15)} -pin  "absmax:else:not#1" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load inst "absmax:else:else:acc" "add(16,-1,1,0,16)" "INTERFACE" -attr xrf 14091 -attr oid 890 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,1,2,1,17)"
load net {absmax:else:not#1.itm(0)} -pin  "absmax:else:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(1)} -pin  "absmax:else:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(2)} -pin  "absmax:else:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(3)} -pin  "absmax:else:else:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(4)} -pin  "absmax:else:else:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(5)} -pin  "absmax:else:else:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(6)} -pin  "absmax:else:else:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(7)} -pin  "absmax:else:else:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(8)} -pin  "absmax:else:else:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(9)} -pin  "absmax:else:else:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(10)} -pin  "absmax:else:else:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(11)} -pin  "absmax:else:else:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(12)} -pin  "absmax:else:else:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(13)} -pin  "absmax:else:else:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(14)} -pin  "absmax:else:else:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {absmax:else:not#1.itm(15)} -pin  "absmax:else:else:acc" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:not#1.itm}
load net {PWR} -pin  "absmax:else:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {absmax:else:else:acc.itm(0)} -pin  "absmax:else:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(1)} -pin  "absmax:else:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(2)} -pin  "absmax:else:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(3)} -pin  "absmax:else:else:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(4)} -pin  "absmax:else:else:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(5)} -pin  "absmax:else:else:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(6)} -pin  "absmax:else:else:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(7)} -pin  "absmax:else:else:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(8)} -pin  "absmax:else:else:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(9)} -pin  "absmax:else:else:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(10)} -pin  "absmax:else:else:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(11)} -pin  "absmax:else:else:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(12)} -pin  "absmax:else:else:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(13)} -pin  "absmax:else:else:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(14)} -pin  "absmax:else:else:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(15)} -pin  "absmax:else:else:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load inst "absmax:nor" "nor(2,1)" "INTERFACE" -attr xrf 14092 -attr oid 891 -attr @path {/edge_detect/edge_detect:core/absmax:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {absmax:else:acc.itm(16)} -pin  "absmax:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/absmax:else:slc.svs}
load net {absmax:if:acc.itm(6)} -pin  "absmax:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/absmax:slc.svs}
load net {absmax:nor.itm} -pin  "absmax:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax:nor.itm}
load inst "not#163" "not(1)" "INTERFACE" -attr xrf 14093 -attr oid 892 -attr @path {/edge_detect/edge_detect:core/not#163} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {absmax:if:acc.itm(6)} -pin  "not#163" {A(0)} -attr @path {/edge_detect/edge_detect:core/absmax:slc.svs}
load net {not#163.itm} -pin  "not#163" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#163.itm}
load inst "absmax:and#1" "and(2,1)" "INTERFACE" -attr xrf 14094 -attr oid 893 -attr @path {/edge_detect/edge_detect:core/absmax:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {absmax:else:acc.itm(16)} -pin  "absmax:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/absmax:else:slc.svs}
load net {not#163.itm} -pin  "absmax:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#163.itm}
load net {absmax:and#1.itm} -pin  "absmax:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax:and#1.itm}
load inst "absmax:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 14095 -attr oid 894 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {absmax:else:else:acc.itm(0)} -pin  "absmax:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(1)} -pin  "absmax:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(2)} -pin  "absmax:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(3)} -pin  "absmax:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(4)} -pin  "absmax:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(5)} -pin  "absmax:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(6)} -pin  "absmax:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(7)} -pin  "absmax:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(8)} -pin  "absmax:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(9)} -pin  "absmax:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(10)} -pin  "absmax:mux1h" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(11)} -pin  "absmax:mux1h" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(12)} -pin  "absmax:mux1h" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(13)} -pin  "absmax:mux1h" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(14)} -pin  "absmax:mux1h" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(15)} -pin  "absmax:mux1h" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {red.sva#1(0)} -pin  "absmax:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {red.sva#1(1)} -pin  "absmax:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {red.sva#1(2)} -pin  "absmax:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {red.sva#1(3)} -pin  "absmax:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {red.sva#1(4)} -pin  "absmax:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {red.sva#1(5)} -pin  "absmax:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {red.sva#1(6)} -pin  "absmax:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {red.sva#1(7)} -pin  "absmax:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {red.sva#1(8)} -pin  "absmax:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {red.sva#1(9)} -pin  "absmax:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {GND} -pin  "absmax:mux1h" {A1(10)} -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {GND} -pin  "absmax:mux1h" {A1(11)} -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {GND} -pin  "absmax:mux1h" {A1(12)} -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {GND} -pin  "absmax:mux1h" {A1(13)} -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {GND} -pin  "absmax:mux1h" {A1(14)} -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {GND} -pin  "absmax:mux1h" {A1(15)} -attr @path {/edge_detect/edge_detect:core/conc#258.itm}
load net {PWR} -pin  "absmax:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "absmax:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "absmax:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {absmax:nor.itm} -pin  "absmax:mux1h" {S0} -attr xrf 14096 -attr oid 895 -attr @path {/edge_detect/edge_detect:core/absmax:nor.itm}
load net {absmax:and#1.itm} -pin  "absmax:mux1h" {S1} -attr xrf 14097 -attr oid 896 -attr @path {/edge_detect/edge_detect:core/absmax:and#1.itm}
load net {absmax:if:acc.itm(6)} -pin  "absmax:mux1h" {S2} -attr xrf 14098 -attr oid 897 -attr @path {/edge_detect/edge_detect:core/absmax:slc.svs}
load net {absmax:mux1h.itm(0)} -pin  "absmax:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(1)} -pin  "absmax:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(2)} -pin  "absmax:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(3)} -pin  "absmax:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(4)} -pin  "absmax:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(5)} -pin  "absmax:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(6)} -pin  "absmax:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(7)} -pin  "absmax:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(8)} -pin  "absmax:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(9)} -pin  "absmax:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(10)} -pin  "absmax:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(11)} -pin  "absmax:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(12)} -pin  "absmax:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(13)} -pin  "absmax:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(14)} -pin  "absmax:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(15)} -pin  "absmax:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load inst "acc" "add(17,-1,16,0,17)" "INTERFACE" -attr xrf 14099 -attr oid 898 -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc} -attr area 18.184140 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,16,0,17)"
load net {FRAME:avg:acc.itm(0)} -pin  "acc" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(1)} -pin  "acc" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(2)} -pin  "acc" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(3)} -pin  "acc" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(4)} -pin  "acc" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(5)} -pin  "acc" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(6)} -pin  "acc" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(7)} -pin  "acc" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(8)} -pin  "acc" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(9)} -pin  "acc" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(10)} -pin  "acc" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(11)} -pin  "acc" {A(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(12)} -pin  "acc" {A(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(13)} -pin  "acc" {A(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(14)} -pin  "acc" {A(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(15)} -pin  "acc" {A(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(16)} -pin  "acc" {A(16)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {absmax:mux1h.itm(0)} -pin  "acc" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(1)} -pin  "acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(2)} -pin  "acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(3)} -pin  "acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(4)} -pin  "acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(5)} -pin  "acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(6)} -pin  "acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(7)} -pin  "acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(8)} -pin  "acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(9)} -pin  "acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(10)} -pin  "acc" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(11)} -pin  "acc" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(12)} -pin  "acc" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(13)} -pin  "acc" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(14)} -pin  "acc" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(15)} -pin  "acc" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {acc.psp.sva(0)} -pin  "acc" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(1)} -pin  "acc" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(2)} -pin  "acc" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(3)} -pin  "acc" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(4)} -pin  "acc" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(5)} -pin  "acc" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(6)} -pin  "acc" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(7)} -pin  "acc" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(8)} -pin  "acc" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(9)} -pin  "acc" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(10)} -pin  "acc" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(11)} -pin  "acc" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(12)} -pin  "acc" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(13)} -pin  "acc" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(14)} -pin  "acc" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(15)} -pin  "acc" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(16)} -pin  "acc" {Z(16)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load inst "ACC2:acc#4" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 14100 -attr oid 899 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:acc#4} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,2)"
load net {i#7.lpi#1(0)} -pin  "ACC2:acc#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {i#7.lpi#1(1)} -pin  "ACC2:acc#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.lpi#1}
load net {PWR} -pin  "ACC2:acc#4" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {i#7.sva(0)} -pin  "ACC2:acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.sva}
load net {i#7.sva(1)} -pin  "ACC2:acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/i#7.sva}
load inst "not#257" "not(1)" "INTERFACE" -attr xrf 14101 -attr oid 900 -attr @path {/edge_detect/edge_detect:core/not#257} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#257" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#257.itm} -pin  "not#257" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#257.itm}
load inst "and#97" "and(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(15,2)"
load net {bx(2).lpi#1.sg1(0)} -pin  "and#97" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(1)} -pin  "and#97" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(2)} -pin  "and#97" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(3)} -pin  "and#97" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(4)} -pin  "and#97" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(5)} -pin  "and#97" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(6)} -pin  "and#97" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(7)} -pin  "and#97" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(8)} -pin  "and#97" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(9)} -pin  "and#97" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(10)} -pin  "and#97" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(11)} -pin  "and#97" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(12)} -pin  "and#97" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(13)} -pin  "and#97" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {bx(2).lpi#1.sg1(14)} -pin  "and#97" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.sg1}
load net {not#257.itm} -pin  "and#97" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#257.itm} -pin  "and#97" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#257.itm} -pin  "and#97" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#257.itm} -pin  "and#97" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#257.itm} -pin  "and#97" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#257.itm} -pin  "and#97" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#257.itm} -pin  "and#97" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#257.itm} -pin  "and#97" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#257.itm} -pin  "and#97" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#257.itm} -pin  "and#97" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#257.itm} -pin  "and#97" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#257.itm} -pin  "and#97" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#257.itm} -pin  "and#97" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#257.itm} -pin  "and#97" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#257.itm} -pin  "and#97" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {bx(2).lpi#1.dfm.sg1(0)} -pin  "and#97" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(1)} -pin  "and#97" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(2)} -pin  "and#97" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(3)} -pin  "and#97" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(4)} -pin  "and#97" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(5)} -pin  "and#97" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(6)} -pin  "and#97" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(7)} -pin  "and#97" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(8)} -pin  "and#97" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(9)} -pin  "and#97" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(10)} -pin  "and#97" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(11)} -pin  "and#97" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(12)} -pin  "and#97" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(13)} -pin  "and#97" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load net {bx(2).lpi#1.dfm.sg1(14)} -pin  "and#97" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm.sg1}
load inst "not#258" "not(1)" "INTERFACE" -attr xrf 14102 -attr oid 901 -attr @path {/edge_detect/edge_detect:core/not#258} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#258" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#258.itm} -pin  "not#258" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#258.itm}
load inst "and#98" "and(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(15,2)"
load net {bx(0).lpi#1.sg1(0)} -pin  "and#98" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(1)} -pin  "and#98" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(2)} -pin  "and#98" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(3)} -pin  "and#98" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(4)} -pin  "and#98" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(5)} -pin  "and#98" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(6)} -pin  "and#98" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(7)} -pin  "and#98" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(8)} -pin  "and#98" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(9)} -pin  "and#98" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(10)} -pin  "and#98" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(11)} -pin  "and#98" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(12)} -pin  "and#98" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(13)} -pin  "and#98" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {bx(0).lpi#1.sg1(14)} -pin  "and#98" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.sg1}
load net {not#258.itm} -pin  "and#98" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#258.itm} -pin  "and#98" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#258.itm} -pin  "and#98" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#258.itm} -pin  "and#98" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#258.itm} -pin  "and#98" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#258.itm} -pin  "and#98" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#258.itm} -pin  "and#98" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#258.itm} -pin  "and#98" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#258.itm} -pin  "and#98" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#258.itm} -pin  "and#98" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#258.itm} -pin  "and#98" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#258.itm} -pin  "and#98" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#258.itm} -pin  "and#98" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#258.itm} -pin  "and#98" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#258.itm} -pin  "and#98" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {bx(0).lpi#1.dfm.sg1(0)} -pin  "and#98" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(1)} -pin  "and#98" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(2)} -pin  "and#98" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(3)} -pin  "and#98" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(4)} -pin  "and#98" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(5)} -pin  "and#98" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(6)} -pin  "and#98" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(7)} -pin  "and#98" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(8)} -pin  "and#98" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(9)} -pin  "and#98" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(10)} -pin  "and#98" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(11)} -pin  "and#98" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(12)} -pin  "and#98" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(13)} -pin  "and#98" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load net {bx(0).lpi#1.dfm.sg1(14)} -pin  "and#98" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm.sg1}
load inst "ACC4:not#47" "not(1)" "INTERFACE" -attr xrf 14103 -attr oid 902 -attr @path {/edge_detect/edge_detect:core/ACC4:not#47} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#47" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#47.itm} -pin  "ACC4:not#47" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#47.itm}
load inst "SHIFT:and#8" "and(2,1)" "INTERFACE" -attr xrf 14104 -attr oid 903 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#8} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {bx(2).lpi#3} -pin  "SHIFT:and#8" {A0(0)} -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#3}
load net {ACC4:not#47.itm} -pin  "SHIFT:and#8" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#47.itm}
load net {bx(2).lpi#1.dfm#4} -pin  "SHIFT:and#8" {Z(0)} -attr @path {/edge_detect/edge_detect:core/bx(2).lpi#1.dfm#4}
load inst "ACC4:not#48" "not(1)" "INTERFACE" -attr xrf 14105 -attr oid 904 -attr @path {/edge_detect/edge_detect:core/ACC4:not#48} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#48" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#48.itm} -pin  "ACC4:not#48" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#48.itm}
load inst "SHIFT:and#7" "and(2,1)" "INTERFACE" -attr xrf 14106 -attr oid 905 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#7} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {bx(0).lpi#3} -pin  "SHIFT:and#7" {A0(0)} -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#3}
load net {ACC4:not#48.itm} -pin  "SHIFT:and#7" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#48.itm}
load net {bx(0).lpi#1.dfm#4} -pin  "SHIFT:and#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/bx(0).lpi#1.dfm#4}
load inst "not#259" "not(1)" "INTERFACE" -attr xrf 14107 -attr oid 906 -attr @path {/edge_detect/edge_detect:core/not#259} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#259" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#259.itm} -pin  "not#259" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#259.itm}
load inst "and#99" "and(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#99} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(15,2)"
load net {gx(2).lpi#1.sg1(0)} -pin  "and#99" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(1)} -pin  "and#99" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(2)} -pin  "and#99" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(3)} -pin  "and#99" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(4)} -pin  "and#99" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(5)} -pin  "and#99" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(6)} -pin  "and#99" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(7)} -pin  "and#99" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(8)} -pin  "and#99" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(9)} -pin  "and#99" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(10)} -pin  "and#99" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(11)} -pin  "and#99" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(12)} -pin  "and#99" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(13)} -pin  "and#99" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {gx(2).lpi#1.sg1(14)} -pin  "and#99" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.sg1}
load net {not#259.itm} -pin  "and#99" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#259.itm} -pin  "and#99" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#259.itm} -pin  "and#99" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#259.itm} -pin  "and#99" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#259.itm} -pin  "and#99" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#259.itm} -pin  "and#99" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#259.itm} -pin  "and#99" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#259.itm} -pin  "and#99" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#259.itm} -pin  "and#99" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#259.itm} -pin  "and#99" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#259.itm} -pin  "and#99" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#259.itm} -pin  "and#99" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#259.itm} -pin  "and#99" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#259.itm} -pin  "and#99" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#259.itm} -pin  "and#99" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {gx(2).lpi#1.dfm.sg1(0)} -pin  "and#99" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(1)} -pin  "and#99" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(2)} -pin  "and#99" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(3)} -pin  "and#99" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(4)} -pin  "and#99" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(5)} -pin  "and#99" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(6)} -pin  "and#99" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(7)} -pin  "and#99" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(8)} -pin  "and#99" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(9)} -pin  "and#99" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(10)} -pin  "and#99" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(11)} -pin  "and#99" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(12)} -pin  "and#99" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(13)} -pin  "and#99" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load net {gx(2).lpi#1.dfm.sg1(14)} -pin  "and#99" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm.sg1}
load inst "not#260" "not(1)" "INTERFACE" -attr xrf 14108 -attr oid 907 -attr @path {/edge_detect/edge_detect:core/not#260} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#260" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#260.itm} -pin  "not#260" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#260.itm}
load inst "and#100" "and(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#100} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(15,2)"
load net {gx(0).lpi#1.sg1(0)} -pin  "and#100" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(1)} -pin  "and#100" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(2)} -pin  "and#100" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(3)} -pin  "and#100" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(4)} -pin  "and#100" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(5)} -pin  "and#100" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(6)} -pin  "and#100" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(7)} -pin  "and#100" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(8)} -pin  "and#100" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(9)} -pin  "and#100" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(10)} -pin  "and#100" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(11)} -pin  "and#100" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(12)} -pin  "and#100" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(13)} -pin  "and#100" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {gx(0).lpi#1.sg1(14)} -pin  "and#100" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.sg1}
load net {not#260.itm} -pin  "and#100" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#260.itm} -pin  "and#100" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#260.itm} -pin  "and#100" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#260.itm} -pin  "and#100" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#260.itm} -pin  "and#100" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#260.itm} -pin  "and#100" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#260.itm} -pin  "and#100" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#260.itm} -pin  "and#100" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#260.itm} -pin  "and#100" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#260.itm} -pin  "and#100" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#260.itm} -pin  "and#100" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#260.itm} -pin  "and#100" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#260.itm} -pin  "and#100" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#260.itm} -pin  "and#100" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#260.itm} -pin  "and#100" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {gx(0).lpi#1.dfm.sg1(0)} -pin  "and#100" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(1)} -pin  "and#100" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(2)} -pin  "and#100" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(3)} -pin  "and#100" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(4)} -pin  "and#100" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(5)} -pin  "and#100" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(6)} -pin  "and#100" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(7)} -pin  "and#100" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(8)} -pin  "and#100" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(9)} -pin  "and#100" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(10)} -pin  "and#100" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(11)} -pin  "and#100" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(12)} -pin  "and#100" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(13)} -pin  "and#100" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load net {gx(0).lpi#1.dfm.sg1(14)} -pin  "and#100" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm.sg1}
load inst "ACC4:not#49" "not(1)" "INTERFACE" -attr xrf 14109 -attr oid 908 -attr @path {/edge_detect/edge_detect:core/ACC4:not#49} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#49" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#49.itm} -pin  "ACC4:not#49" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#49.itm}
load inst "SHIFT:and#6" "and(2,1)" "INTERFACE" -attr xrf 14110 -attr oid 909 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#6} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {gx(2).lpi#3} -pin  "SHIFT:and#6" {A0(0)} -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#3}
load net {ACC4:not#49.itm} -pin  "SHIFT:and#6" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#49.itm}
load net {gx(2).lpi#1.dfm#4} -pin  "SHIFT:and#6" {Z(0)} -attr @path {/edge_detect/edge_detect:core/gx(2).lpi#1.dfm#4}
load inst "ACC4:not#50" "not(1)" "INTERFACE" -attr xrf 14111 -attr oid 910 -attr @path {/edge_detect/edge_detect:core/ACC4:not#50} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#50" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#50.itm} -pin  "ACC4:not#50" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#50.itm}
load inst "SHIFT:and#5" "and(2,1)" "INTERFACE" -attr xrf 14112 -attr oid 911 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#5} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {gx(0).lpi#3} -pin  "SHIFT:and#5" {A0(0)} -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#3}
load net {ACC4:not#50.itm} -pin  "SHIFT:and#5" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#50.itm}
load net {gx(0).lpi#1.dfm#4} -pin  "SHIFT:and#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/gx(0).lpi#1.dfm#4}
load inst "not#261" "not(1)" "INTERFACE" -attr xrf 14113 -attr oid 912 -attr @path {/edge_detect/edge_detect:core/not#261} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#261" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#261.itm} -pin  "not#261" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#261.itm}
load inst "and#101" "and(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#101} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(15,2)"
load net {rx(2).lpi#1.sg1(0)} -pin  "and#101" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(1)} -pin  "and#101" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(2)} -pin  "and#101" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(3)} -pin  "and#101" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(4)} -pin  "and#101" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(5)} -pin  "and#101" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(6)} -pin  "and#101" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(7)} -pin  "and#101" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(8)} -pin  "and#101" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(9)} -pin  "and#101" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(10)} -pin  "and#101" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(11)} -pin  "and#101" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(12)} -pin  "and#101" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(13)} -pin  "and#101" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {rx(2).lpi#1.sg1(14)} -pin  "and#101" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.sg1}
load net {not#261.itm} -pin  "and#101" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#261.itm} -pin  "and#101" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#261.itm} -pin  "and#101" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#261.itm} -pin  "and#101" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#261.itm} -pin  "and#101" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#261.itm} -pin  "and#101" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#261.itm} -pin  "and#101" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#261.itm} -pin  "and#101" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#261.itm} -pin  "and#101" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#261.itm} -pin  "and#101" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#261.itm} -pin  "and#101" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#261.itm} -pin  "and#101" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#261.itm} -pin  "and#101" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#261.itm} -pin  "and#101" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#261.itm} -pin  "and#101" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {rx(2).lpi#1.dfm.sg1(0)} -pin  "and#101" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(1)} -pin  "and#101" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(2)} -pin  "and#101" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(3)} -pin  "and#101" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(4)} -pin  "and#101" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(5)} -pin  "and#101" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(6)} -pin  "and#101" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(7)} -pin  "and#101" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(8)} -pin  "and#101" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(9)} -pin  "and#101" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(10)} -pin  "and#101" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(11)} -pin  "and#101" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(12)} -pin  "and#101" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(13)} -pin  "and#101" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load net {rx(2).lpi#1.dfm.sg1(14)} -pin  "and#101" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm.sg1}
load inst "not#262" "not(1)" "INTERFACE" -attr xrf 14114 -attr oid 913 -attr @path {/edge_detect/edge_detect:core/not#262} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#262" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#262.itm} -pin  "not#262" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#262.itm}
load inst "and#102" "and(2,15)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#102} -attr area 10.948486 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(15,2)"
load net {rx(0).lpi#1.sg1(0)} -pin  "and#102" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(1)} -pin  "and#102" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(2)} -pin  "and#102" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(3)} -pin  "and#102" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(4)} -pin  "and#102" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(5)} -pin  "and#102" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(6)} -pin  "and#102" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(7)} -pin  "and#102" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(8)} -pin  "and#102" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(9)} -pin  "and#102" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(10)} -pin  "and#102" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(11)} -pin  "and#102" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(12)} -pin  "and#102" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(13)} -pin  "and#102" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {rx(0).lpi#1.sg1(14)} -pin  "and#102" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.sg1}
load net {not#262.itm} -pin  "and#102" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#262.itm} -pin  "and#102" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#262.itm} -pin  "and#102" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#262.itm} -pin  "and#102" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#262.itm} -pin  "and#102" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#262.itm} -pin  "and#102" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#262.itm} -pin  "and#102" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#262.itm} -pin  "and#102" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#262.itm} -pin  "and#102" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#262.itm} -pin  "and#102" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#262.itm} -pin  "and#102" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#262.itm} -pin  "and#102" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#262.itm} -pin  "and#102" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#262.itm} -pin  "and#102" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#262.itm} -pin  "and#102" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {rx(0).lpi#1.dfm.sg1(0)} -pin  "and#102" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(1)} -pin  "and#102" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(2)} -pin  "and#102" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(3)} -pin  "and#102" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(4)} -pin  "and#102" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(5)} -pin  "and#102" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(6)} -pin  "and#102" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(7)} -pin  "and#102" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(8)} -pin  "and#102" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(9)} -pin  "and#102" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(10)} -pin  "and#102" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(11)} -pin  "and#102" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(12)} -pin  "and#102" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(13)} -pin  "and#102" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load net {rx(0).lpi#1.dfm.sg1(14)} -pin  "and#102" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm.sg1}
load inst "ACC4:not#51" "not(1)" "INTERFACE" -attr xrf 14115 -attr oid 914 -attr @path {/edge_detect/edge_detect:core/ACC4:not#51} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#51" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#51.itm} -pin  "ACC4:not#51" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#51.itm}
load inst "SHIFT:and#4" "and(2,1)" "INTERFACE" -attr xrf 14116 -attr oid 915 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#4} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {rx(2).lpi#3} -pin  "SHIFT:and#4" {A0(0)} -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#3}
load net {ACC4:not#51.itm} -pin  "SHIFT:and#4" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#51.itm}
load net {rx(2).lpi#1.dfm#4} -pin  "SHIFT:and#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/rx(2).lpi#1.dfm#4}
load inst "ACC4:not#33" "not(1)" "INTERFACE" -attr xrf 14117 -attr oid 916 -attr @path {/edge_detect/edge_detect:core/ACC4:not#33} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "ACC4:not#33" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {ACC4:not#33.itm} -pin  "ACC4:not#33" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#33.itm}
load inst "SHIFT:and#3" "and(2,1)" "INTERFACE" -attr xrf 14118 -attr oid 917 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#3} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {rx(0).lpi#3} -pin  "SHIFT:and#3" {A0(0)} -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#3}
load net {ACC4:not#33.itm} -pin  "SHIFT:and#3" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC4:not#33.itm}
load net {rx(0).lpi#1.dfm#4} -pin  "SHIFT:and#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/rx(0).lpi#1.dfm#4}
load inst "mux#3" "mux(2,2)" "INTERFACE" -attr xrf 14119 -attr oid 918 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#3} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {GND} -pin  "mux#3" {A0(0)} -attr @path {/edge_detect/edge_detect:core/Cn2_2#1}
load net {PWR} -pin  "mux#3" {A0(1)} -attr @path {/edge_detect/edge_detect:core/Cn2_2#1}
load net {SHIFT:i#1.lpi#3(0)} -pin  "mux#3" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "mux#3" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {exit:ACC4.sva} -pin  "mux#3" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {mux#3.itm(0)} -pin  "mux#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#3.itm}
load net {mux#3.itm(1)} -pin  "mux#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#3.itm}
load inst "SHIFT:acc#1" "add(2,-1,1,1,2)" "INTERFACE" -attr xrf 14120 -attr oid 919 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,1,2)"
load net {mux#3.itm(0)} -pin  "SHIFT:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#3.itm}
load net {mux#3.itm(1)} -pin  "SHIFT:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#3.itm}
load net {PWR} -pin  "SHIFT:acc#1" {B(0)} -attr @path {/edge_detect/edge_detect:core/Cn1_1}
load net {SHIFT:acc#1.psp(0)} -pin  "SHIFT:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load net {SHIFT:acc#1.psp(1)} -pin  "SHIFT:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load inst "SHIFT:nor" "nor(2,1)" "INTERFACE" -attr xrf 14121 -attr oid 920 -attr @path {/edge_detect/edge_detect:core/SHIFT:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {exit:ACC1.lpi#1.dfm} -pin  "SHIFT:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {nor.tmp#1} -pin  "SHIFT:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/nor.tmp#1}
load net {SHIFT:nor.itm} -pin  "SHIFT:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nor.itm}
load inst "SHIFT:nand#16" "nand(2,1)" "INTERFACE" -attr xrf 14122 -attr oid 921 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#16} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:nand#16" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:nor.itm} -pin  "SHIFT:nand#16" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nor.itm}
load net {SHIFT:nand#16.ssc} -pin  "SHIFT:nand#16" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#16.ssc}
load inst "nor#3" "nor(3,1)" "INTERFACE" -attr xrf 14123 -attr oid 922 -attr @path {/edge_detect/edge_detect:core/nor#3} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,3)"
load net {equal.tmp#12} -pin  "nor#3" {A0(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#12}
load net {equal.tmp#8} -pin  "nor#3" {A1(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#8}
load net {nor.tmp#1} -pin  "nor#3" {A2(0)} -attr @path {/edge_detect/edge_detect:core/nor.tmp#1}
load net {nor#3.itm} -pin  "nor#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#3.itm}
load inst "SHIFT:not#5" "not(1)" "INTERFACE" -attr xrf 14124 -attr oid 923 -attr @path {/edge_detect/edge_detect:core/SHIFT:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC1.lpi#1.dfm} -pin  "SHIFT:not#5" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {SHIFT:not#5.itm} -pin  "SHIFT:not#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#5.itm}
load inst "ACC1:and#13" "and(3,1)" "INTERFACE" -attr xrf 14125 -attr oid 924 -attr @path {/edge_detect/edge_detect:core/ACC1:and#13} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {nor#3.itm} -pin  "ACC1:and#13" {A0(0)} -attr @path {/edge_detect/edge_detect:core/nor#3.itm}
load net {SHIFT:not#5.itm} -pin  "ACC1:and#13" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#5.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "ACC1:and#13" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC1:and#13.ssc} -pin  "ACC1:and#13" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#13.ssc}
load inst "SHIFT:not#9" "not(1)" "INTERFACE" -attr xrf 14126 -attr oid 925 -attr @path {/edge_detect/edge_detect:core/SHIFT:not#9} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC1.lpi#1.dfm} -pin  "SHIFT:not#9" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {SHIFT:not#9.itm} -pin  "SHIFT:not#9" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#9.itm}
load inst "ACC1:and#14" "and(3,1)" "INTERFACE" -attr xrf 14127 -attr oid 926 -attr @path {/edge_detect/edge_detect:core/ACC1:and#14} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {equal.tmp#12} -pin  "ACC1:and#14" {A0(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#12}
load net {SHIFT:not#9.itm} -pin  "ACC1:and#14" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#9.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "ACC1:and#14" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC1:and#14.ssc} -pin  "ACC1:and#14" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.ssc}
load inst "SHIFT:not#8" "not(1)" "INTERFACE" -attr xrf 14128 -attr oid 927 -attr @path {/edge_detect/edge_detect:core/SHIFT:not#8} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC1.lpi#1.dfm} -pin  "SHIFT:not#8" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm}
load net {SHIFT:not#8.itm} -pin  "SHIFT:not#8" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#8.itm}
load inst "ACC1:and#15" "and(3,1)" "INTERFACE" -attr xrf 14129 -attr oid 928 -attr @path {/edge_detect/edge_detect:core/ACC1:and#15} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {equal.tmp#8} -pin  "ACC1:and#15" {A0(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#8}
load net {SHIFT:not#8.itm} -pin  "ACC1:and#15" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#8.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "ACC1:and#15" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC1:and#15.ssc} -pin  "ACC1:and#15" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#15.ssc}
load inst "SHIFT:or#19" "or(2,1)" "INTERFACE" -attr xrf 14130 -attr oid 929 -attr @path {/edge_detect/edge_detect:core/SHIFT:or#19} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {SHIFT:nand#16.ssc} -pin  "SHIFT:or#19" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#16.ssc}
load net {ACC1:and#14.ssc} -pin  "SHIFT:or#19" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#14.ssc}
load net {SHIFT:or#19.cse} -pin  "SHIFT:or#19" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:or#19.cse}
load inst "ACC1:not#2" "not(1)" "INTERFACE" -attr xrf 14131 -attr oid 930 -attr @path {/edge_detect/edge_detect:core/ACC1:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {i#6.lpi#1(0)} -pin  "ACC1:not#2" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#6.lpi#1)#3.itm}
load net {ACC1:not#2.itm} -pin  "ACC1:not#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:not#2.itm}
load inst "ACC1:and#2" "and(2,1)" "INTERFACE" -attr xrf 14132 -attr oid 931 -attr @path {/edge_detect/edge_detect:core/ACC1:and#2} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {i#6.lpi#1(1)} -pin  "ACC1:and#2" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#6.lpi#1)#5.itm}
load net {ACC1:not#2.itm} -pin  "ACC1:and#2" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:not#2.itm}
load net {equal.tmp#8} -pin  "ACC1:and#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#8}
load inst "ACC1:not#1" "not(1)" "INTERFACE" -attr xrf 14133 -attr oid 932 -attr @path {/edge_detect/edge_detect:core/ACC1:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {i#6.lpi#1(1)} -pin  "ACC1:not#1" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#6.lpi#1).itm}
load net {ACC1:not#1.itm} -pin  "ACC1:not#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:not#1.itm}
load inst "ACC1:and" "and(2,1)" "INTERFACE" -attr xrf 14134 -attr oid 933 -attr @path {/edge_detect/edge_detect:core/ACC1:and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {i#6.lpi#1(0)} -pin  "ACC1:and" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#6.lpi#1)#1.itm}
load net {ACC1:not#1.itm} -pin  "ACC1:and" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:not#1.itm}
load net {equal.tmp#12} -pin  "ACC1:and" {Z(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#12}
load inst "ACC1:nor" "nor(2,1)" "INTERFACE" -attr xrf 14135 -attr oid 934 -attr @path {/edge_detect/edge_detect:core/ACC1:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {i#6.lpi#1(1)} -pin  "ACC1:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#6.lpi#1)#4.itm}
load net {i#6.lpi#1(0)} -pin  "ACC1:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(i#6.lpi#1)#2.itm}
load net {ACC1:nor.itm} -pin  "ACC1:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:nor.itm}
load inst "nor#2" "nor(3,1)" "INTERFACE" -attr xrf 14136 -attr oid 935 -attr @path {/edge_detect/edge_detect:core/nor#2} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,3)"
load net {ACC1:nor.itm} -pin  "nor#2" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:nor.itm}
load net {equal.tmp#12} -pin  "nor#2" {A1(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#12}
load net {equal.tmp#8} -pin  "nor#2" {A2(0)} -attr @path {/edge_detect/edge_detect:core/equal.tmp#8}
load net {nor.tmp#1} -pin  "nor#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor.tmp#1}
load inst "ACC1:if:acc#8" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 14137 -attr oid 936 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#8} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {bx(2).lpi#1.dfm#4} -pin  "ACC1:if:acc#8" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {bx(2).lpi#1.dfm.sg1(0)} -pin  "ACC1:if:acc#8" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {bx(2).lpi#1.dfm.sg1(1)} -pin  "ACC1:if:acc#8" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {bx(2).lpi#1.dfm.sg1(2)} -pin  "ACC1:if:acc#8" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {bx(2).lpi#1.dfm.sg1(3)} -pin  "ACC1:if:acc#8" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {bx(2).lpi#1.dfm.sg1(4)} -pin  "ACC1:if:acc#8" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {bx(2).lpi#1.dfm.sg1(5)} -pin  "ACC1:if:acc#8" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {bx(2).lpi#1.dfm.sg1(6)} -pin  "ACC1:if:acc#8" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {bx(2).lpi#1.dfm.sg1(7)} -pin  "ACC1:if:acc#8" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {bx(2).lpi#1.dfm.sg1(8)} -pin  "ACC1:if:acc#8" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {bx(2).lpi#1.dfm.sg1(9)} -pin  "ACC1:if:acc#8" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {bx(2).lpi#1.dfm.sg1(10)} -pin  "ACC1:if:acc#8" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {bx(2).lpi#1.dfm.sg1(11)} -pin  "ACC1:if:acc#8" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {bx(2).lpi#1.dfm.sg1(12)} -pin  "ACC1:if:acc#8" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {bx(2).lpi#1.dfm.sg1(13)} -pin  "ACC1:if:acc#8" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {bx(2).lpi#1.dfm.sg1(14)} -pin  "ACC1:if:acc#8" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#6.itm}
load net {regs.regs(0).sva.sg2(0)} -pin  "ACC1:if:acc#8" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {regs.regs(0).sva.sg2(1)} -pin  "ACC1:if:acc#8" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {regs.regs(0).sva.sg2(2)} -pin  "ACC1:if:acc#8" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {regs.regs(0).sva.sg2(3)} -pin  "ACC1:if:acc#8" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {regs.regs(0).sva.sg2(4)} -pin  "ACC1:if:acc#8" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {regs.regs(0).sva.sg2(5)} -pin  "ACC1:if:acc#8" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {regs.regs(0).sva.sg2(6)} -pin  "ACC1:if:acc#8" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {regs.regs(0).sva.sg2(7)} -pin  "ACC1:if:acc#8" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {regs.regs(0).sva.sg2(8)} -pin  "ACC1:if:acc#8" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {regs.regs(0).sva.sg2(9)} -pin  "ACC1:if:acc#8" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {bx(2).sva#1(0)} -pin  "ACC1:if:acc#8" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load net {bx(2).sva#1(1)} -pin  "ACC1:if:acc#8" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load net {bx(2).sva#1(2)} -pin  "ACC1:if:acc#8" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load net {bx(2).sva#1(3)} -pin  "ACC1:if:acc#8" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load net {bx(2).sva#1(4)} -pin  "ACC1:if:acc#8" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load net {bx(2).sva#1(5)} -pin  "ACC1:if:acc#8" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load net {bx(2).sva#1(6)} -pin  "ACC1:if:acc#8" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load net {bx(2).sva#1(7)} -pin  "ACC1:if:acc#8" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load net {bx(2).sva#1(8)} -pin  "ACC1:if:acc#8" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load net {bx(2).sva#1(9)} -pin  "ACC1:if:acc#8" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load net {bx(2).sva#1(10)} -pin  "ACC1:if:acc#8" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load net {bx(2).sva#1(11)} -pin  "ACC1:if:acc#8" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load net {bx(2).sva#1(12)} -pin  "ACC1:if:acc#8" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load net {bx(2).sva#1(13)} -pin  "ACC1:if:acc#8" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load net {bx(2).sva#1(14)} -pin  "ACC1:if:acc#8" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load net {bx(2).sva#1(15)} -pin  "ACC1:if:acc#8" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#1}
load inst "ACC1:if:acc#7" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 14138 -attr oid 937 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#7} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {gx(2).lpi#1.dfm#4} -pin  "ACC1:if:acc#7" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {gx(2).lpi#1.dfm.sg1(0)} -pin  "ACC1:if:acc#7" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {gx(2).lpi#1.dfm.sg1(1)} -pin  "ACC1:if:acc#7" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {gx(2).lpi#1.dfm.sg1(2)} -pin  "ACC1:if:acc#7" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {gx(2).lpi#1.dfm.sg1(3)} -pin  "ACC1:if:acc#7" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {gx(2).lpi#1.dfm.sg1(4)} -pin  "ACC1:if:acc#7" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {gx(2).lpi#1.dfm.sg1(5)} -pin  "ACC1:if:acc#7" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {gx(2).lpi#1.dfm.sg1(6)} -pin  "ACC1:if:acc#7" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {gx(2).lpi#1.dfm.sg1(7)} -pin  "ACC1:if:acc#7" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {gx(2).lpi#1.dfm.sg1(8)} -pin  "ACC1:if:acc#7" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {gx(2).lpi#1.dfm.sg1(9)} -pin  "ACC1:if:acc#7" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {gx(2).lpi#1.dfm.sg1(10)} -pin  "ACC1:if:acc#7" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {gx(2).lpi#1.dfm.sg1(11)} -pin  "ACC1:if:acc#7" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {gx(2).lpi#1.dfm.sg1(12)} -pin  "ACC1:if:acc#7" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {gx(2).lpi#1.dfm.sg1(13)} -pin  "ACC1:if:acc#7" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {gx(2).lpi#1.dfm.sg1(14)} -pin  "ACC1:if:acc#7" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#6.itm}
load net {regs.regs(0).sva.sg2(10)} -pin  "ACC1:if:acc#7" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {regs.regs(0).sva.sg2(11)} -pin  "ACC1:if:acc#7" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {regs.regs(0).sva.sg2(12)} -pin  "ACC1:if:acc#7" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {regs.regs(0).sva.sg2(13)} -pin  "ACC1:if:acc#7" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {regs.regs(0).sva.sg2(14)} -pin  "ACC1:if:acc#7" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {regs.regs(0).sva.sg2(15)} -pin  "ACC1:if:acc#7" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {regs.regs(0).sva.sg2(16)} -pin  "ACC1:if:acc#7" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {regs.regs(0).sva.sg2(17)} -pin  "ACC1:if:acc#7" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {regs.regs(0).sva.sg2(18)} -pin  "ACC1:if:acc#7" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {regs.regs(0).sva.sg2(19)} -pin  "ACC1:if:acc#7" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {gx(2).sva#1(0)} -pin  "ACC1:if:acc#7" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load net {gx(2).sva#1(1)} -pin  "ACC1:if:acc#7" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load net {gx(2).sva#1(2)} -pin  "ACC1:if:acc#7" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load net {gx(2).sva#1(3)} -pin  "ACC1:if:acc#7" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load net {gx(2).sva#1(4)} -pin  "ACC1:if:acc#7" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load net {gx(2).sva#1(5)} -pin  "ACC1:if:acc#7" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load net {gx(2).sva#1(6)} -pin  "ACC1:if:acc#7" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load net {gx(2).sva#1(7)} -pin  "ACC1:if:acc#7" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load net {gx(2).sva#1(8)} -pin  "ACC1:if:acc#7" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load net {gx(2).sva#1(9)} -pin  "ACC1:if:acc#7" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load net {gx(2).sva#1(10)} -pin  "ACC1:if:acc#7" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load net {gx(2).sva#1(11)} -pin  "ACC1:if:acc#7" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load net {gx(2).sva#1(12)} -pin  "ACC1:if:acc#7" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load net {gx(2).sva#1(13)} -pin  "ACC1:if:acc#7" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load net {gx(2).sva#1(14)} -pin  "ACC1:if:acc#7" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load net {gx(2).sva#1(15)} -pin  "ACC1:if:acc#7" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#1}
load inst "ACC1:if:acc#6" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 14139 -attr oid 938 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#6} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {rx(2).lpi#1.dfm#4} -pin  "ACC1:if:acc#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {rx(2).lpi#1.dfm.sg1(0)} -pin  "ACC1:if:acc#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {rx(2).lpi#1.dfm.sg1(1)} -pin  "ACC1:if:acc#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {rx(2).lpi#1.dfm.sg1(2)} -pin  "ACC1:if:acc#6" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {rx(2).lpi#1.dfm.sg1(3)} -pin  "ACC1:if:acc#6" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {rx(2).lpi#1.dfm.sg1(4)} -pin  "ACC1:if:acc#6" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {rx(2).lpi#1.dfm.sg1(5)} -pin  "ACC1:if:acc#6" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {rx(2).lpi#1.dfm.sg1(6)} -pin  "ACC1:if:acc#6" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {rx(2).lpi#1.dfm.sg1(7)} -pin  "ACC1:if:acc#6" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {rx(2).lpi#1.dfm.sg1(8)} -pin  "ACC1:if:acc#6" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {rx(2).lpi#1.dfm.sg1(9)} -pin  "ACC1:if:acc#6" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {rx(2).lpi#1.dfm.sg1(10)} -pin  "ACC1:if:acc#6" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {rx(2).lpi#1.dfm.sg1(11)} -pin  "ACC1:if:acc#6" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {rx(2).lpi#1.dfm.sg1(12)} -pin  "ACC1:if:acc#6" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {rx(2).lpi#1.dfm.sg1(13)} -pin  "ACC1:if:acc#6" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {rx(2).lpi#1.dfm.sg1(14)} -pin  "ACC1:if:acc#6" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#6.itm}
load net {regs.regs(0).sva.sg2(20)} -pin  "ACC1:if:acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {regs.regs(0).sva.sg2(21)} -pin  "ACC1:if:acc#6" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {regs.regs(0).sva.sg2(22)} -pin  "ACC1:if:acc#6" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {regs.regs(0).sva.sg2(23)} -pin  "ACC1:if:acc#6" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {regs.regs(0).sva.sg2(24)} -pin  "ACC1:if:acc#6" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {regs.regs(0).sva.sg2(25)} -pin  "ACC1:if:acc#6" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {regs.regs(0).sva.sg2(26)} -pin  "ACC1:if:acc#6" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {regs.regs(0).sva.sg2(27)} -pin  "ACC1:if:acc#6" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {regs.regs(0).sva.sg2(28)} -pin  "ACC1:if:acc#6" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {regs.regs(0).sva.sg2(29)} -pin  "ACC1:if:acc#6" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {rx(2).sva#1(0)} -pin  "ACC1:if:acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load net {rx(2).sva#1(1)} -pin  "ACC1:if:acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load net {rx(2).sva#1(2)} -pin  "ACC1:if:acc#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load net {rx(2).sva#1(3)} -pin  "ACC1:if:acc#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load net {rx(2).sva#1(4)} -pin  "ACC1:if:acc#6" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load net {rx(2).sva#1(5)} -pin  "ACC1:if:acc#6" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load net {rx(2).sva#1(6)} -pin  "ACC1:if:acc#6" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load net {rx(2).sva#1(7)} -pin  "ACC1:if:acc#6" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load net {rx(2).sva#1(8)} -pin  "ACC1:if:acc#6" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load net {rx(2).sva#1(9)} -pin  "ACC1:if:acc#6" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load net {rx(2).sva#1(10)} -pin  "ACC1:if:acc#6" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load net {rx(2).sva#1(11)} -pin  "ACC1:if:acc#6" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load net {rx(2).sva#1(12)} -pin  "ACC1:if:acc#6" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load net {rx(2).sva#1(13)} -pin  "ACC1:if:acc#6" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load net {rx(2).sva#1(14)} -pin  "ACC1:if:acc#6" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load net {rx(2).sva#1(15)} -pin  "ACC1:if:acc#6" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#1}
load inst "regs.operator[]#29:not#1" "not(10)" "INTERFACE" -attr xrf 14140 -attr oid 939 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva#2(0)} -pin  "regs.operator[]#29:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {regs.regs(0).sva#2(1)} -pin  "regs.operator[]#29:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {regs.regs(0).sva#2(2)} -pin  "regs.operator[]#29:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {regs.regs(0).sva#2(3)} -pin  "regs.operator[]#29:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {regs.regs(0).sva#2(4)} -pin  "regs.operator[]#29:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {regs.regs(0).sva#2(5)} -pin  "regs.operator[]#29:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {regs.regs(0).sva#2(6)} -pin  "regs.operator[]#29:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {regs.regs(0).sva#2(7)} -pin  "regs.operator[]#29:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {regs.regs(0).sva#2(8)} -pin  "regs.operator[]#29:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {regs.regs(0).sva#2(9)} -pin  "regs.operator[]#29:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {regs.operator[]#29:not#1.itm(0)} -pin  "regs.operator[]#29:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(1)} -pin  "regs.operator[]#29:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(2)} -pin  "regs.operator[]#29:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(3)} -pin  "regs.operator[]#29:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(4)} -pin  "regs.operator[]#29:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(5)} -pin  "regs.operator[]#29:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(6)} -pin  "regs.operator[]#29:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(7)} -pin  "regs.operator[]#29:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(8)} -pin  "regs.operator[]#29:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load net {regs.operator[]#29:not#1.itm(9)} -pin  "regs.operator[]#29:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#29:not#1.itm}
load inst "ACC1:if:acc#24" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 14141 -attr oid 940 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC1:if:acc#24" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#259.itm}
load net {regs.operator[]#29:not#1.itm(0)} -pin  "ACC1:if:acc#24" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#259.itm}
load net {regs.operator[]#29:not#1.itm(1)} -pin  "ACC1:if:acc#24" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#259.itm}
load net {regs.operator[]#29:not#1.itm(2)} -pin  "ACC1:if:acc#24" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#259.itm}
load net {regs.operator[]#29:not#1.itm(3)} -pin  "ACC1:if:acc#24" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#259.itm}
load net {regs.operator[]#29:not#1.itm(4)} -pin  "ACC1:if:acc#24" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#259.itm}
load net {regs.operator[]#29:not#1.itm(5)} -pin  "ACC1:if:acc#24" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#259.itm}
load net {regs.operator[]#29:not#1.itm(6)} -pin  "ACC1:if:acc#24" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#259.itm}
load net {regs.operator[]#29:not#1.itm(7)} -pin  "ACC1:if:acc#24" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#259.itm}
load net {regs.operator[]#29:not#1.itm(8)} -pin  "ACC1:if:acc#24" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#259.itm}
load net {regs.operator[]#29:not#1.itm(9)} -pin  "ACC1:if:acc#24" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#259.itm}
load net {PWR} -pin  "ACC1:if:acc#24" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#259.itm}
load net {PWR} -pin  "ACC1:if:acc#24" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {bx(0).lpi#1.dfm#4} -pin  "ACC1:if:acc#24" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {bx(0).lpi#1.dfm.sg1(0)} -pin  "ACC1:if:acc#24" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {bx(0).lpi#1.dfm.sg1(1)} -pin  "ACC1:if:acc#24" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {bx(0).lpi#1.dfm.sg1(2)} -pin  "ACC1:if:acc#24" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {bx(0).lpi#1.dfm.sg1(3)} -pin  "ACC1:if:acc#24" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {bx(0).lpi#1.dfm.sg1(4)} -pin  "ACC1:if:acc#24" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {bx(0).lpi#1.dfm.sg1(5)} -pin  "ACC1:if:acc#24" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {bx(0).lpi#1.dfm.sg1(6)} -pin  "ACC1:if:acc#24" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {bx(0).lpi#1.dfm.sg1(7)} -pin  "ACC1:if:acc#24" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {bx(0).lpi#1.dfm.sg1(8)} -pin  "ACC1:if:acc#24" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {bx(0).lpi#1.dfm.sg1(9)} -pin  "ACC1:if:acc#24" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {bx(0).lpi#1.dfm.sg1(10)} -pin  "ACC1:if:acc#24" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {bx(0).lpi#1.dfm.sg1(11)} -pin  "ACC1:if:acc#24" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {bx(0).lpi#1.dfm.sg1(12)} -pin  "ACC1:if:acc#24" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {bx(0).lpi#1.dfm.sg1(13)} -pin  "ACC1:if:acc#24" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {bx(0).lpi#1.dfm.sg1(14)} -pin  "ACC1:if:acc#24" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#260.itm}
load net {ACC1:if:acc#24.itm(0)} -pin  "ACC1:if:acc#24" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {ACC1:if:acc#24.itm(1)} -pin  "ACC1:if:acc#24" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {ACC1:if:acc#24.itm(2)} -pin  "ACC1:if:acc#24" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {ACC1:if:acc#24.itm(3)} -pin  "ACC1:if:acc#24" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {ACC1:if:acc#24.itm(4)} -pin  "ACC1:if:acc#24" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {ACC1:if:acc#24.itm(5)} -pin  "ACC1:if:acc#24" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {ACC1:if:acc#24.itm(6)} -pin  "ACC1:if:acc#24" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {ACC1:if:acc#24.itm(7)} -pin  "ACC1:if:acc#24" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {ACC1:if:acc#24.itm(8)} -pin  "ACC1:if:acc#24" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {ACC1:if:acc#24.itm(9)} -pin  "ACC1:if:acc#24" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {ACC1:if:acc#24.itm(10)} -pin  "ACC1:if:acc#24" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {ACC1:if:acc#24.itm(11)} -pin  "ACC1:if:acc#24" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {ACC1:if:acc#24.itm(12)} -pin  "ACC1:if:acc#24" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {ACC1:if:acc#24.itm(13)} -pin  "ACC1:if:acc#24" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {ACC1:if:acc#24.itm(14)} -pin  "ACC1:if:acc#24" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {ACC1:if:acc#24.itm(15)} -pin  "ACC1:if:acc#24" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load net {ACC1:if:acc#24.itm(16)} -pin  "ACC1:if:acc#24" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#24.itm}
load inst "regs.operator[]#28:not#1" "not(10)" "INTERFACE" -attr xrf 14142 -attr oid 941 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva#2(10)} -pin  "regs.operator[]#28:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {regs.regs(0).sva#2(11)} -pin  "regs.operator[]#28:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {regs.regs(0).sva#2(12)} -pin  "regs.operator[]#28:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {regs.regs(0).sva#2(13)} -pin  "regs.operator[]#28:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {regs.regs(0).sva#2(14)} -pin  "regs.operator[]#28:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {regs.regs(0).sva#2(15)} -pin  "regs.operator[]#28:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {regs.regs(0).sva#2(16)} -pin  "regs.operator[]#28:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {regs.regs(0).sva#2(17)} -pin  "regs.operator[]#28:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {regs.regs(0).sva#2(18)} -pin  "regs.operator[]#28:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {regs.regs(0).sva#2(19)} -pin  "regs.operator[]#28:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {regs.operator[]#28:not#1.itm(0)} -pin  "regs.operator[]#28:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(1)} -pin  "regs.operator[]#28:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(2)} -pin  "regs.operator[]#28:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(3)} -pin  "regs.operator[]#28:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(4)} -pin  "regs.operator[]#28:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(5)} -pin  "regs.operator[]#28:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(6)} -pin  "regs.operator[]#28:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(7)} -pin  "regs.operator[]#28:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(8)} -pin  "regs.operator[]#28:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load net {regs.operator[]#28:not#1.itm(9)} -pin  "regs.operator[]#28:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#28:not#1.itm}
load inst "ACC1:if:acc" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 14143 -attr oid 942 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC1:if:acc" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#261.itm}
load net {regs.operator[]#28:not#1.itm(0)} -pin  "ACC1:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#261.itm}
load net {regs.operator[]#28:not#1.itm(1)} -pin  "ACC1:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#261.itm}
load net {regs.operator[]#28:not#1.itm(2)} -pin  "ACC1:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#261.itm}
load net {regs.operator[]#28:not#1.itm(3)} -pin  "ACC1:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#261.itm}
load net {regs.operator[]#28:not#1.itm(4)} -pin  "ACC1:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#261.itm}
load net {regs.operator[]#28:not#1.itm(5)} -pin  "ACC1:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#261.itm}
load net {regs.operator[]#28:not#1.itm(6)} -pin  "ACC1:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#261.itm}
load net {regs.operator[]#28:not#1.itm(7)} -pin  "ACC1:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#261.itm}
load net {regs.operator[]#28:not#1.itm(8)} -pin  "ACC1:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#261.itm}
load net {regs.operator[]#28:not#1.itm(9)} -pin  "ACC1:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#261.itm}
load net {PWR} -pin  "ACC1:if:acc" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#261.itm}
load net {PWR} -pin  "ACC1:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {gx(0).lpi#1.dfm#4} -pin  "ACC1:if:acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {gx(0).lpi#1.dfm.sg1(0)} -pin  "ACC1:if:acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {gx(0).lpi#1.dfm.sg1(1)} -pin  "ACC1:if:acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {gx(0).lpi#1.dfm.sg1(2)} -pin  "ACC1:if:acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {gx(0).lpi#1.dfm.sg1(3)} -pin  "ACC1:if:acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {gx(0).lpi#1.dfm.sg1(4)} -pin  "ACC1:if:acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {gx(0).lpi#1.dfm.sg1(5)} -pin  "ACC1:if:acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {gx(0).lpi#1.dfm.sg1(6)} -pin  "ACC1:if:acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {gx(0).lpi#1.dfm.sg1(7)} -pin  "ACC1:if:acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {gx(0).lpi#1.dfm.sg1(8)} -pin  "ACC1:if:acc" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {gx(0).lpi#1.dfm.sg1(9)} -pin  "ACC1:if:acc" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {gx(0).lpi#1.dfm.sg1(10)} -pin  "ACC1:if:acc" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {gx(0).lpi#1.dfm.sg1(11)} -pin  "ACC1:if:acc" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {gx(0).lpi#1.dfm.sg1(12)} -pin  "ACC1:if:acc" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {gx(0).lpi#1.dfm.sg1(13)} -pin  "ACC1:if:acc" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {gx(0).lpi#1.dfm.sg1(14)} -pin  "ACC1:if:acc" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#262.itm}
load net {ACC1:if:acc.itm(0)} -pin  "ACC1:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(1)} -pin  "ACC1:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(2)} -pin  "ACC1:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(3)} -pin  "ACC1:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(4)} -pin  "ACC1:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(5)} -pin  "ACC1:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(6)} -pin  "ACC1:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(7)} -pin  "ACC1:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(8)} -pin  "ACC1:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(9)} -pin  "ACC1:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(10)} -pin  "ACC1:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(11)} -pin  "ACC1:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(12)} -pin  "ACC1:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(13)} -pin  "ACC1:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(14)} -pin  "ACC1:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(15)} -pin  "ACC1:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(16)} -pin  "ACC1:if:acc" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.itm}
load inst "regs.operator[]#27:not#1" "not(10)" "INTERFACE" -attr xrf 14144 -attr oid 943 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(0).sva#2(20)} -pin  "regs.operator[]#27:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {regs.regs(0).sva#2(21)} -pin  "regs.operator[]#27:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {regs.regs(0).sva#2(22)} -pin  "regs.operator[]#27:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {regs.regs(0).sva#2(23)} -pin  "regs.operator[]#27:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {regs.regs(0).sva#2(24)} -pin  "regs.operator[]#27:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {regs.regs(0).sva#2(25)} -pin  "regs.operator[]#27:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {regs.regs(0).sva#2(26)} -pin  "regs.operator[]#27:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {regs.regs(0).sva#2(27)} -pin  "regs.operator[]#27:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {regs.regs(0).sva#2(28)} -pin  "regs.operator[]#27:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {regs.regs(0).sva#2(29)} -pin  "regs.operator[]#27:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {regs.operator[]#27:not#1.itm(0)} -pin  "regs.operator[]#27:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(1)} -pin  "regs.operator[]#27:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(2)} -pin  "regs.operator[]#27:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(3)} -pin  "regs.operator[]#27:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(4)} -pin  "regs.operator[]#27:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(5)} -pin  "regs.operator[]#27:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(6)} -pin  "regs.operator[]#27:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(7)} -pin  "regs.operator[]#27:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(8)} -pin  "regs.operator[]#27:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load net {regs.operator[]#27:not#1.itm(9)} -pin  "regs.operator[]#27:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#27:not#1.itm}
load inst "ACC1:if:acc#23" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 14145 -attr oid 944 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC1:if:acc#23" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#263.itm}
load net {regs.operator[]#27:not#1.itm(0)} -pin  "ACC1:if:acc#23" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#263.itm}
load net {regs.operator[]#27:not#1.itm(1)} -pin  "ACC1:if:acc#23" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#263.itm}
load net {regs.operator[]#27:not#1.itm(2)} -pin  "ACC1:if:acc#23" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#263.itm}
load net {regs.operator[]#27:not#1.itm(3)} -pin  "ACC1:if:acc#23" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#263.itm}
load net {regs.operator[]#27:not#1.itm(4)} -pin  "ACC1:if:acc#23" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#263.itm}
load net {regs.operator[]#27:not#1.itm(5)} -pin  "ACC1:if:acc#23" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#263.itm}
load net {regs.operator[]#27:not#1.itm(6)} -pin  "ACC1:if:acc#23" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#263.itm}
load net {regs.operator[]#27:not#1.itm(7)} -pin  "ACC1:if:acc#23" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#263.itm}
load net {regs.operator[]#27:not#1.itm(8)} -pin  "ACC1:if:acc#23" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#263.itm}
load net {regs.operator[]#27:not#1.itm(9)} -pin  "ACC1:if:acc#23" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#263.itm}
load net {PWR} -pin  "ACC1:if:acc#23" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#263.itm}
load net {PWR} -pin  "ACC1:if:acc#23" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {rx(0).lpi#1.dfm#4} -pin  "ACC1:if:acc#23" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {rx(0).lpi#1.dfm.sg1(0)} -pin  "ACC1:if:acc#23" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {rx(0).lpi#1.dfm.sg1(1)} -pin  "ACC1:if:acc#23" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {rx(0).lpi#1.dfm.sg1(2)} -pin  "ACC1:if:acc#23" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {rx(0).lpi#1.dfm.sg1(3)} -pin  "ACC1:if:acc#23" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {rx(0).lpi#1.dfm.sg1(4)} -pin  "ACC1:if:acc#23" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {rx(0).lpi#1.dfm.sg1(5)} -pin  "ACC1:if:acc#23" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {rx(0).lpi#1.dfm.sg1(6)} -pin  "ACC1:if:acc#23" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {rx(0).lpi#1.dfm.sg1(7)} -pin  "ACC1:if:acc#23" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {rx(0).lpi#1.dfm.sg1(8)} -pin  "ACC1:if:acc#23" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {rx(0).lpi#1.dfm.sg1(9)} -pin  "ACC1:if:acc#23" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {rx(0).lpi#1.dfm.sg1(10)} -pin  "ACC1:if:acc#23" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {rx(0).lpi#1.dfm.sg1(11)} -pin  "ACC1:if:acc#23" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {rx(0).lpi#1.dfm.sg1(12)} -pin  "ACC1:if:acc#23" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {rx(0).lpi#1.dfm.sg1(13)} -pin  "ACC1:if:acc#23" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {rx(0).lpi#1.dfm.sg1(14)} -pin  "ACC1:if:acc#23" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#264.itm}
load net {ACC1:if:acc#23.itm(0)} -pin  "ACC1:if:acc#23" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {ACC1:if:acc#23.itm(1)} -pin  "ACC1:if:acc#23" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {ACC1:if:acc#23.itm(2)} -pin  "ACC1:if:acc#23" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {ACC1:if:acc#23.itm(3)} -pin  "ACC1:if:acc#23" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {ACC1:if:acc#23.itm(4)} -pin  "ACC1:if:acc#23" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {ACC1:if:acc#23.itm(5)} -pin  "ACC1:if:acc#23" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {ACC1:if:acc#23.itm(6)} -pin  "ACC1:if:acc#23" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {ACC1:if:acc#23.itm(7)} -pin  "ACC1:if:acc#23" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {ACC1:if:acc#23.itm(8)} -pin  "ACC1:if:acc#23" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {ACC1:if:acc#23.itm(9)} -pin  "ACC1:if:acc#23" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {ACC1:if:acc#23.itm(10)} -pin  "ACC1:if:acc#23" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {ACC1:if:acc#23.itm(11)} -pin  "ACC1:if:acc#23" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {ACC1:if:acc#23.itm(12)} -pin  "ACC1:if:acc#23" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {ACC1:if:acc#23.itm(13)} -pin  "ACC1:if:acc#23" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {ACC1:if:acc#23.itm(14)} -pin  "ACC1:if:acc#23" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {ACC1:if:acc#23.itm(15)} -pin  "ACC1:if:acc#23" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load net {ACC1:if:acc#23.itm(16)} -pin  "ACC1:if:acc#23" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#23.itm}
load inst "ACC1:if#2:acc#8" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 14146 -attr oid 945 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#8} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {bx(2).lpi#1.dfm#4} -pin  "ACC1:if#2:acc#8" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {bx(2).lpi#1.dfm.sg1(0)} -pin  "ACC1:if#2:acc#8" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {bx(2).lpi#1.dfm.sg1(1)} -pin  "ACC1:if#2:acc#8" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {bx(2).lpi#1.dfm.sg1(2)} -pin  "ACC1:if#2:acc#8" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {bx(2).lpi#1.dfm.sg1(3)} -pin  "ACC1:if#2:acc#8" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {bx(2).lpi#1.dfm.sg1(4)} -pin  "ACC1:if#2:acc#8" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {bx(2).lpi#1.dfm.sg1(5)} -pin  "ACC1:if#2:acc#8" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {bx(2).lpi#1.dfm.sg1(6)} -pin  "ACC1:if#2:acc#8" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {bx(2).lpi#1.dfm.sg1(7)} -pin  "ACC1:if#2:acc#8" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {bx(2).lpi#1.dfm.sg1(8)} -pin  "ACC1:if#2:acc#8" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {bx(2).lpi#1.dfm.sg1(9)} -pin  "ACC1:if#2:acc#8" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {bx(2).lpi#1.dfm.sg1(10)} -pin  "ACC1:if#2:acc#8" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {bx(2).lpi#1.dfm.sg1(11)} -pin  "ACC1:if#2:acc#8" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {bx(2).lpi#1.dfm.sg1(12)} -pin  "ACC1:if#2:acc#8" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {bx(2).lpi#1.dfm.sg1(13)} -pin  "ACC1:if#2:acc#8" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {bx(2).lpi#1.dfm.sg1(14)} -pin  "ACC1:if#2:acc#8" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx:conc#4.itm}
load net {regs.regs(2).sva.sg2(0)} -pin  "ACC1:if#2:acc#8" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2).itm}
load net {regs.regs(2).sva.sg2(1)} -pin  "ACC1:if#2:acc#8" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2).itm}
load net {regs.regs(2).sva.sg2(2)} -pin  "ACC1:if#2:acc#8" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2).itm}
load net {regs.regs(2).sva.sg2(3)} -pin  "ACC1:if#2:acc#8" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2).itm}
load net {regs.regs(2).sva.sg2(4)} -pin  "ACC1:if#2:acc#8" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2).itm}
load net {regs.regs(2).sva.sg2(5)} -pin  "ACC1:if#2:acc#8" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2).itm}
load net {regs.regs(2).sva.sg2(6)} -pin  "ACC1:if#2:acc#8" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2).itm}
load net {regs.regs(2).sva.sg2(7)} -pin  "ACC1:if#2:acc#8" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2).itm}
load net {regs.regs(2).sva.sg2(8)} -pin  "ACC1:if#2:acc#8" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2).itm}
load net {regs.regs(2).sva.sg2(9)} -pin  "ACC1:if#2:acc#8" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2).itm}
load net {bx(2).sva#3(0)} -pin  "ACC1:if#2:acc#8" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load net {bx(2).sva#3(1)} -pin  "ACC1:if#2:acc#8" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load net {bx(2).sva#3(2)} -pin  "ACC1:if#2:acc#8" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load net {bx(2).sva#3(3)} -pin  "ACC1:if#2:acc#8" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load net {bx(2).sva#3(4)} -pin  "ACC1:if#2:acc#8" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load net {bx(2).sva#3(5)} -pin  "ACC1:if#2:acc#8" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load net {bx(2).sva#3(6)} -pin  "ACC1:if#2:acc#8" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load net {bx(2).sva#3(7)} -pin  "ACC1:if#2:acc#8" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load net {bx(2).sva#3(8)} -pin  "ACC1:if#2:acc#8" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load net {bx(2).sva#3(9)} -pin  "ACC1:if#2:acc#8" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load net {bx(2).sva#3(10)} -pin  "ACC1:if#2:acc#8" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load net {bx(2).sva#3(11)} -pin  "ACC1:if#2:acc#8" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load net {bx(2).sva#3(12)} -pin  "ACC1:if#2:acc#8" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load net {bx(2).sva#3(13)} -pin  "ACC1:if#2:acc#8" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load net {bx(2).sva#3(14)} -pin  "ACC1:if#2:acc#8" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load net {bx(2).sva#3(15)} -pin  "ACC1:if#2:acc#8" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bx(2).sva#3}
load inst "ACC1:if#2:acc#7" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 14147 -attr oid 946 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#7} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {gx(2).lpi#1.dfm#4} -pin  "ACC1:if#2:acc#7" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {gx(2).lpi#1.dfm.sg1(0)} -pin  "ACC1:if#2:acc#7" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {gx(2).lpi#1.dfm.sg1(1)} -pin  "ACC1:if#2:acc#7" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {gx(2).lpi#1.dfm.sg1(2)} -pin  "ACC1:if#2:acc#7" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {gx(2).lpi#1.dfm.sg1(3)} -pin  "ACC1:if#2:acc#7" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {gx(2).lpi#1.dfm.sg1(4)} -pin  "ACC1:if#2:acc#7" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {gx(2).lpi#1.dfm.sg1(5)} -pin  "ACC1:if#2:acc#7" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {gx(2).lpi#1.dfm.sg1(6)} -pin  "ACC1:if#2:acc#7" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {gx(2).lpi#1.dfm.sg1(7)} -pin  "ACC1:if#2:acc#7" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {gx(2).lpi#1.dfm.sg1(8)} -pin  "ACC1:if#2:acc#7" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {gx(2).lpi#1.dfm.sg1(9)} -pin  "ACC1:if#2:acc#7" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {gx(2).lpi#1.dfm.sg1(10)} -pin  "ACC1:if#2:acc#7" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {gx(2).lpi#1.dfm.sg1(11)} -pin  "ACC1:if#2:acc#7" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {gx(2).lpi#1.dfm.sg1(12)} -pin  "ACC1:if#2:acc#7" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {gx(2).lpi#1.dfm.sg1(13)} -pin  "ACC1:if#2:acc#7" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {gx(2).lpi#1.dfm.sg1(14)} -pin  "ACC1:if#2:acc#7" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx:conc#4.itm}
load net {regs.regs(2).sva.sg2(10)} -pin  "ACC1:if#2:acc#7" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#1.itm}
load net {regs.regs(2).sva.sg2(11)} -pin  "ACC1:if#2:acc#7" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#1.itm}
load net {regs.regs(2).sva.sg2(12)} -pin  "ACC1:if#2:acc#7" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#1.itm}
load net {regs.regs(2).sva.sg2(13)} -pin  "ACC1:if#2:acc#7" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#1.itm}
load net {regs.regs(2).sva.sg2(14)} -pin  "ACC1:if#2:acc#7" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#1.itm}
load net {regs.regs(2).sva.sg2(15)} -pin  "ACC1:if#2:acc#7" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#1.itm}
load net {regs.regs(2).sva.sg2(16)} -pin  "ACC1:if#2:acc#7" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#1.itm}
load net {regs.regs(2).sva.sg2(17)} -pin  "ACC1:if#2:acc#7" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#1.itm}
load net {regs.regs(2).sva.sg2(18)} -pin  "ACC1:if#2:acc#7" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#1.itm}
load net {regs.regs(2).sva.sg2(19)} -pin  "ACC1:if#2:acc#7" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#1.itm}
load net {gx(2).sva#3(0)} -pin  "ACC1:if#2:acc#7" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load net {gx(2).sva#3(1)} -pin  "ACC1:if#2:acc#7" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load net {gx(2).sva#3(2)} -pin  "ACC1:if#2:acc#7" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load net {gx(2).sva#3(3)} -pin  "ACC1:if#2:acc#7" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load net {gx(2).sva#3(4)} -pin  "ACC1:if#2:acc#7" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load net {gx(2).sva#3(5)} -pin  "ACC1:if#2:acc#7" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load net {gx(2).sva#3(6)} -pin  "ACC1:if#2:acc#7" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load net {gx(2).sva#3(7)} -pin  "ACC1:if#2:acc#7" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load net {gx(2).sva#3(8)} -pin  "ACC1:if#2:acc#7" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load net {gx(2).sva#3(9)} -pin  "ACC1:if#2:acc#7" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load net {gx(2).sva#3(10)} -pin  "ACC1:if#2:acc#7" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load net {gx(2).sva#3(11)} -pin  "ACC1:if#2:acc#7" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load net {gx(2).sva#3(12)} -pin  "ACC1:if#2:acc#7" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load net {gx(2).sva#3(13)} -pin  "ACC1:if#2:acc#7" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load net {gx(2).sva#3(14)} -pin  "ACC1:if#2:acc#7" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load net {gx(2).sva#3(15)} -pin  "ACC1:if#2:acc#7" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/gx(2).sva#3}
load inst "ACC1:if#2:acc#6" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 14148 -attr oid 947 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#6} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {rx(2).lpi#1.dfm#4} -pin  "ACC1:if#2:acc#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {rx(2).lpi#1.dfm.sg1(0)} -pin  "ACC1:if#2:acc#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {rx(2).lpi#1.dfm.sg1(1)} -pin  "ACC1:if#2:acc#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {rx(2).lpi#1.dfm.sg1(2)} -pin  "ACC1:if#2:acc#6" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {rx(2).lpi#1.dfm.sg1(3)} -pin  "ACC1:if#2:acc#6" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {rx(2).lpi#1.dfm.sg1(4)} -pin  "ACC1:if#2:acc#6" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {rx(2).lpi#1.dfm.sg1(5)} -pin  "ACC1:if#2:acc#6" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {rx(2).lpi#1.dfm.sg1(6)} -pin  "ACC1:if#2:acc#6" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {rx(2).lpi#1.dfm.sg1(7)} -pin  "ACC1:if#2:acc#6" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {rx(2).lpi#1.dfm.sg1(8)} -pin  "ACC1:if#2:acc#6" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {rx(2).lpi#1.dfm.sg1(9)} -pin  "ACC1:if#2:acc#6" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {rx(2).lpi#1.dfm.sg1(10)} -pin  "ACC1:if#2:acc#6" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {rx(2).lpi#1.dfm.sg1(11)} -pin  "ACC1:if#2:acc#6" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {rx(2).lpi#1.dfm.sg1(12)} -pin  "ACC1:if#2:acc#6" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {rx(2).lpi#1.dfm.sg1(13)} -pin  "ACC1:if#2:acc#6" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {rx(2).lpi#1.dfm.sg1(14)} -pin  "ACC1:if#2:acc#6" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx:conc#4.itm}
load net {regs.regs(2).sva.sg2(20)} -pin  "ACC1:if#2:acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#2.itm}
load net {regs.regs(2).sva.sg2(21)} -pin  "ACC1:if#2:acc#6" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#2.itm}
load net {regs.regs(2).sva.sg2(22)} -pin  "ACC1:if#2:acc#6" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#2.itm}
load net {regs.regs(2).sva.sg2(23)} -pin  "ACC1:if#2:acc#6" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#2.itm}
load net {regs.regs(2).sva.sg2(24)} -pin  "ACC1:if#2:acc#6" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#2.itm}
load net {regs.regs(2).sva.sg2(25)} -pin  "ACC1:if#2:acc#6" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#2.itm}
load net {regs.regs(2).sva.sg2(26)} -pin  "ACC1:if#2:acc#6" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#2.itm}
load net {regs.regs(2).sva.sg2(27)} -pin  "ACC1:if#2:acc#6" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#2.itm}
load net {regs.regs(2).sva.sg2(28)} -pin  "ACC1:if#2:acc#6" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#2.itm}
load net {regs.regs(2).sva.sg2(29)} -pin  "ACC1:if#2:acc#6" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva.sg2)#2.itm}
load net {rx(2).sva#3(0)} -pin  "ACC1:if#2:acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load net {rx(2).sva#3(1)} -pin  "ACC1:if#2:acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load net {rx(2).sva#3(2)} -pin  "ACC1:if#2:acc#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load net {rx(2).sva#3(3)} -pin  "ACC1:if#2:acc#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load net {rx(2).sva#3(4)} -pin  "ACC1:if#2:acc#6" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load net {rx(2).sva#3(5)} -pin  "ACC1:if#2:acc#6" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load net {rx(2).sva#3(6)} -pin  "ACC1:if#2:acc#6" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load net {rx(2).sva#3(7)} -pin  "ACC1:if#2:acc#6" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load net {rx(2).sva#3(8)} -pin  "ACC1:if#2:acc#6" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load net {rx(2).sva#3(9)} -pin  "ACC1:if#2:acc#6" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load net {rx(2).sva#3(10)} -pin  "ACC1:if#2:acc#6" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load net {rx(2).sva#3(11)} -pin  "ACC1:if#2:acc#6" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load net {rx(2).sva#3(12)} -pin  "ACC1:if#2:acc#6" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load net {rx(2).sva#3(13)} -pin  "ACC1:if#2:acc#6" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load net {rx(2).sva#3(14)} -pin  "ACC1:if#2:acc#6" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load net {rx(2).sva#3(15)} -pin  "ACC1:if#2:acc#6" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/rx(2).sva#3}
load inst "regs.operator[]#47:not#1" "not(10)" "INTERFACE" -attr xrf 14149 -attr oid 948 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(2).sva#2(0)} -pin  "regs.operator[]#47:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(1)} -pin  "regs.operator[]#47:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(2)} -pin  "regs.operator[]#47:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(3)} -pin  "regs.operator[]#47:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(4)} -pin  "regs.operator[]#47:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(5)} -pin  "regs.operator[]#47:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(6)} -pin  "regs.operator[]#47:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(7)} -pin  "regs.operator[]#47:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(8)} -pin  "regs.operator[]#47:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(9)} -pin  "regs.operator[]#47:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.operator[]#47:not#1.itm(0)} -pin  "regs.operator[]#47:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#1.itm}
load net {regs.operator[]#47:not#1.itm(1)} -pin  "regs.operator[]#47:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#1.itm}
load net {regs.operator[]#47:not#1.itm(2)} -pin  "regs.operator[]#47:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#1.itm}
load net {regs.operator[]#47:not#1.itm(3)} -pin  "regs.operator[]#47:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#1.itm}
load net {regs.operator[]#47:not#1.itm(4)} -pin  "regs.operator[]#47:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#1.itm}
load net {regs.operator[]#47:not#1.itm(5)} -pin  "regs.operator[]#47:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#1.itm}
load net {regs.operator[]#47:not#1.itm(6)} -pin  "regs.operator[]#47:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#1.itm}
load net {regs.operator[]#47:not#1.itm(7)} -pin  "regs.operator[]#47:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#1.itm}
load net {regs.operator[]#47:not#1.itm(8)} -pin  "regs.operator[]#47:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#1.itm}
load net {regs.operator[]#47:not#1.itm(9)} -pin  "regs.operator[]#47:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#47:not#1.itm}
load inst "ACC1:if#2:acc#24" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 14150 -attr oid 949 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC1:if#2:acc#24" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#265.itm}
load net {regs.operator[]#47:not#1.itm(0)} -pin  "ACC1:if#2:acc#24" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#265.itm}
load net {regs.operator[]#47:not#1.itm(1)} -pin  "ACC1:if#2:acc#24" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#265.itm}
load net {regs.operator[]#47:not#1.itm(2)} -pin  "ACC1:if#2:acc#24" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#265.itm}
load net {regs.operator[]#47:not#1.itm(3)} -pin  "ACC1:if#2:acc#24" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#265.itm}
load net {regs.operator[]#47:not#1.itm(4)} -pin  "ACC1:if#2:acc#24" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#265.itm}
load net {regs.operator[]#47:not#1.itm(5)} -pin  "ACC1:if#2:acc#24" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#265.itm}
load net {regs.operator[]#47:not#1.itm(6)} -pin  "ACC1:if#2:acc#24" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#265.itm}
load net {regs.operator[]#47:not#1.itm(7)} -pin  "ACC1:if#2:acc#24" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#265.itm}
load net {regs.operator[]#47:not#1.itm(8)} -pin  "ACC1:if#2:acc#24" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#265.itm}
load net {regs.operator[]#47:not#1.itm(9)} -pin  "ACC1:if#2:acc#24" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#265.itm}
load net {PWR} -pin  "ACC1:if#2:acc#24" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#265.itm}
load net {PWR} -pin  "ACC1:if#2:acc#24" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {bx(0).lpi#1.dfm#4} -pin  "ACC1:if#2:acc#24" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {bx(0).lpi#1.dfm.sg1(0)} -pin  "ACC1:if#2:acc#24" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {bx(0).lpi#1.dfm.sg1(1)} -pin  "ACC1:if#2:acc#24" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {bx(0).lpi#1.dfm.sg1(2)} -pin  "ACC1:if#2:acc#24" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {bx(0).lpi#1.dfm.sg1(3)} -pin  "ACC1:if#2:acc#24" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {bx(0).lpi#1.dfm.sg1(4)} -pin  "ACC1:if#2:acc#24" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {bx(0).lpi#1.dfm.sg1(5)} -pin  "ACC1:if#2:acc#24" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {bx(0).lpi#1.dfm.sg1(6)} -pin  "ACC1:if#2:acc#24" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {bx(0).lpi#1.dfm.sg1(7)} -pin  "ACC1:if#2:acc#24" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {bx(0).lpi#1.dfm.sg1(8)} -pin  "ACC1:if#2:acc#24" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {bx(0).lpi#1.dfm.sg1(9)} -pin  "ACC1:if#2:acc#24" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {bx(0).lpi#1.dfm.sg1(10)} -pin  "ACC1:if#2:acc#24" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {bx(0).lpi#1.dfm.sg1(11)} -pin  "ACC1:if#2:acc#24" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {bx(0).lpi#1.dfm.sg1(12)} -pin  "ACC1:if#2:acc#24" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {bx(0).lpi#1.dfm.sg1(13)} -pin  "ACC1:if#2:acc#24" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {bx(0).lpi#1.dfm.sg1(14)} -pin  "ACC1:if#2:acc#24" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#266.itm}
load net {ACC1:if#2:acc#24.itm(0)} -pin  "ACC1:if#2:acc#24" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {ACC1:if#2:acc#24.itm(1)} -pin  "ACC1:if#2:acc#24" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {ACC1:if#2:acc#24.itm(2)} -pin  "ACC1:if#2:acc#24" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {ACC1:if#2:acc#24.itm(3)} -pin  "ACC1:if#2:acc#24" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {ACC1:if#2:acc#24.itm(4)} -pin  "ACC1:if#2:acc#24" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {ACC1:if#2:acc#24.itm(5)} -pin  "ACC1:if#2:acc#24" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {ACC1:if#2:acc#24.itm(6)} -pin  "ACC1:if#2:acc#24" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {ACC1:if#2:acc#24.itm(7)} -pin  "ACC1:if#2:acc#24" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {ACC1:if#2:acc#24.itm(8)} -pin  "ACC1:if#2:acc#24" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {ACC1:if#2:acc#24.itm(9)} -pin  "ACC1:if#2:acc#24" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {ACC1:if#2:acc#24.itm(10)} -pin  "ACC1:if#2:acc#24" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {ACC1:if#2:acc#24.itm(11)} -pin  "ACC1:if#2:acc#24" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {ACC1:if#2:acc#24.itm(12)} -pin  "ACC1:if#2:acc#24" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {ACC1:if#2:acc#24.itm(13)} -pin  "ACC1:if#2:acc#24" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {ACC1:if#2:acc#24.itm(14)} -pin  "ACC1:if#2:acc#24" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {ACC1:if#2:acc#24.itm(15)} -pin  "ACC1:if#2:acc#24" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load net {ACC1:if#2:acc#24.itm(16)} -pin  "ACC1:if#2:acc#24" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#24.itm}
load inst "regs.operator[]#46:not#1" "not(10)" "INTERFACE" -attr xrf 14151 -attr oid 950 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(2).sva#2(10)} -pin  "regs.operator[]#46:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(11)} -pin  "regs.operator[]#46:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(12)} -pin  "regs.operator[]#46:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(13)} -pin  "regs.operator[]#46:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(14)} -pin  "regs.operator[]#46:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(15)} -pin  "regs.operator[]#46:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(16)} -pin  "regs.operator[]#46:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(17)} -pin  "regs.operator[]#46:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(18)} -pin  "regs.operator[]#46:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(19)} -pin  "regs.operator[]#46:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.operator[]#46:not#1.itm(0)} -pin  "regs.operator[]#46:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#1.itm}
load net {regs.operator[]#46:not#1.itm(1)} -pin  "regs.operator[]#46:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#1.itm}
load net {regs.operator[]#46:not#1.itm(2)} -pin  "regs.operator[]#46:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#1.itm}
load net {regs.operator[]#46:not#1.itm(3)} -pin  "regs.operator[]#46:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#1.itm}
load net {regs.operator[]#46:not#1.itm(4)} -pin  "regs.operator[]#46:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#1.itm}
load net {regs.operator[]#46:not#1.itm(5)} -pin  "regs.operator[]#46:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#1.itm}
load net {regs.operator[]#46:not#1.itm(6)} -pin  "regs.operator[]#46:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#1.itm}
load net {regs.operator[]#46:not#1.itm(7)} -pin  "regs.operator[]#46:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#1.itm}
load net {regs.operator[]#46:not#1.itm(8)} -pin  "regs.operator[]#46:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#1.itm}
load net {regs.operator[]#46:not#1.itm(9)} -pin  "regs.operator[]#46:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#46:not#1.itm}
load inst "ACC1:if#2:acc" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 14152 -attr oid 951 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC1:if#2:acc" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#267.itm}
load net {regs.operator[]#46:not#1.itm(0)} -pin  "ACC1:if#2:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#267.itm}
load net {regs.operator[]#46:not#1.itm(1)} -pin  "ACC1:if#2:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#267.itm}
load net {regs.operator[]#46:not#1.itm(2)} -pin  "ACC1:if#2:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#267.itm}
load net {regs.operator[]#46:not#1.itm(3)} -pin  "ACC1:if#2:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#267.itm}
load net {regs.operator[]#46:not#1.itm(4)} -pin  "ACC1:if#2:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#267.itm}
load net {regs.operator[]#46:not#1.itm(5)} -pin  "ACC1:if#2:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#267.itm}
load net {regs.operator[]#46:not#1.itm(6)} -pin  "ACC1:if#2:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#267.itm}
load net {regs.operator[]#46:not#1.itm(7)} -pin  "ACC1:if#2:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#267.itm}
load net {regs.operator[]#46:not#1.itm(8)} -pin  "ACC1:if#2:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#267.itm}
load net {regs.operator[]#46:not#1.itm(9)} -pin  "ACC1:if#2:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#267.itm}
load net {PWR} -pin  "ACC1:if#2:acc" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#267.itm}
load net {PWR} -pin  "ACC1:if#2:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {gx(0).lpi#1.dfm#4} -pin  "ACC1:if#2:acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {gx(0).lpi#1.dfm.sg1(0)} -pin  "ACC1:if#2:acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {gx(0).lpi#1.dfm.sg1(1)} -pin  "ACC1:if#2:acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {gx(0).lpi#1.dfm.sg1(2)} -pin  "ACC1:if#2:acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {gx(0).lpi#1.dfm.sg1(3)} -pin  "ACC1:if#2:acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {gx(0).lpi#1.dfm.sg1(4)} -pin  "ACC1:if#2:acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {gx(0).lpi#1.dfm.sg1(5)} -pin  "ACC1:if#2:acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {gx(0).lpi#1.dfm.sg1(6)} -pin  "ACC1:if#2:acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {gx(0).lpi#1.dfm.sg1(7)} -pin  "ACC1:if#2:acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {gx(0).lpi#1.dfm.sg1(8)} -pin  "ACC1:if#2:acc" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {gx(0).lpi#1.dfm.sg1(9)} -pin  "ACC1:if#2:acc" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {gx(0).lpi#1.dfm.sg1(10)} -pin  "ACC1:if#2:acc" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {gx(0).lpi#1.dfm.sg1(11)} -pin  "ACC1:if#2:acc" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {gx(0).lpi#1.dfm.sg1(12)} -pin  "ACC1:if#2:acc" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {gx(0).lpi#1.dfm.sg1(13)} -pin  "ACC1:if#2:acc" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {gx(0).lpi#1.dfm.sg1(14)} -pin  "ACC1:if#2:acc" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#268.itm}
load net {ACC1:if#2:acc.itm(0)} -pin  "ACC1:if#2:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(1)} -pin  "ACC1:if#2:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(2)} -pin  "ACC1:if#2:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(3)} -pin  "ACC1:if#2:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(4)} -pin  "ACC1:if#2:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(5)} -pin  "ACC1:if#2:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(6)} -pin  "ACC1:if#2:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(7)} -pin  "ACC1:if#2:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(8)} -pin  "ACC1:if#2:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(9)} -pin  "ACC1:if#2:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(10)} -pin  "ACC1:if#2:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(11)} -pin  "ACC1:if#2:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(12)} -pin  "ACC1:if#2:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(13)} -pin  "ACC1:if#2:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(14)} -pin  "ACC1:if#2:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(15)} -pin  "ACC1:if#2:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load net {ACC1:if#2:acc.itm(16)} -pin  "ACC1:if#2:acc" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc.itm}
load inst "regs.operator[]#45:not#1" "not(10)" "INTERFACE" -attr xrf 14153 -attr oid 952 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {regs.regs(2).sva#2(20)} -pin  "regs.operator[]#45:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#2.itm}
load net {regs.regs(2).sva#2(21)} -pin  "regs.operator[]#45:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#2.itm}
load net {regs.regs(2).sva#2(22)} -pin  "regs.operator[]#45:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#2.itm}
load net {regs.regs(2).sva#2(23)} -pin  "regs.operator[]#45:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#2.itm}
load net {regs.regs(2).sva#2(24)} -pin  "regs.operator[]#45:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#2.itm}
load net {regs.regs(2).sva#2(25)} -pin  "regs.operator[]#45:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#2.itm}
load net {regs.regs(2).sva#2(26)} -pin  "regs.operator[]#45:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#2.itm}
load net {regs.regs(2).sva#2(27)} -pin  "regs.operator[]#45:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#2.itm}
load net {regs.regs(2).sva#2(28)} -pin  "regs.operator[]#45:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#2.itm}
load net {regs.regs(2).sva#2(29)} -pin  "regs.operator[]#45:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(2).sva#2)#2.itm}
load net {regs.operator[]#45:not#1.itm(0)} -pin  "regs.operator[]#45:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#1.itm}
load net {regs.operator[]#45:not#1.itm(1)} -pin  "regs.operator[]#45:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#1.itm}
load net {regs.operator[]#45:not#1.itm(2)} -pin  "regs.operator[]#45:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#1.itm}
load net {regs.operator[]#45:not#1.itm(3)} -pin  "regs.operator[]#45:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#1.itm}
load net {regs.operator[]#45:not#1.itm(4)} -pin  "regs.operator[]#45:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#1.itm}
load net {regs.operator[]#45:not#1.itm(5)} -pin  "regs.operator[]#45:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#1.itm}
load net {regs.operator[]#45:not#1.itm(6)} -pin  "regs.operator[]#45:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#1.itm}
load net {regs.operator[]#45:not#1.itm(7)} -pin  "regs.operator[]#45:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#1.itm}
load net {regs.operator[]#45:not#1.itm(8)} -pin  "regs.operator[]#45:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#1.itm}
load net {regs.operator[]#45:not#1.itm(9)} -pin  "regs.operator[]#45:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#45:not#1.itm}
load inst "ACC1:if#2:acc#23" "add(12,1,17,-1,17)" "INTERFACE" -attr xrf 14154 -attr oid 953 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23} -attr area 18.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,12,1,17)"
load net {PWR} -pin  "ACC1:if#2:acc#23" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#269.itm}
load net {regs.operator[]#45:not#1.itm(0)} -pin  "ACC1:if#2:acc#23" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#269.itm}
load net {regs.operator[]#45:not#1.itm(1)} -pin  "ACC1:if#2:acc#23" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#269.itm}
load net {regs.operator[]#45:not#1.itm(2)} -pin  "ACC1:if#2:acc#23" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#269.itm}
load net {regs.operator[]#45:not#1.itm(3)} -pin  "ACC1:if#2:acc#23" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#269.itm}
load net {regs.operator[]#45:not#1.itm(4)} -pin  "ACC1:if#2:acc#23" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#269.itm}
load net {regs.operator[]#45:not#1.itm(5)} -pin  "ACC1:if#2:acc#23" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#269.itm}
load net {regs.operator[]#45:not#1.itm(6)} -pin  "ACC1:if#2:acc#23" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#269.itm}
load net {regs.operator[]#45:not#1.itm(7)} -pin  "ACC1:if#2:acc#23" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#269.itm}
load net {regs.operator[]#45:not#1.itm(8)} -pin  "ACC1:if#2:acc#23" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#269.itm}
load net {regs.operator[]#45:not#1.itm(9)} -pin  "ACC1:if#2:acc#23" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#269.itm}
load net {PWR} -pin  "ACC1:if#2:acc#23" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#269.itm}
load net {PWR} -pin  "ACC1:if#2:acc#23" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {rx(0).lpi#1.dfm#4} -pin  "ACC1:if#2:acc#23" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {rx(0).lpi#1.dfm.sg1(0)} -pin  "ACC1:if#2:acc#23" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {rx(0).lpi#1.dfm.sg1(1)} -pin  "ACC1:if#2:acc#23" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {rx(0).lpi#1.dfm.sg1(2)} -pin  "ACC1:if#2:acc#23" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {rx(0).lpi#1.dfm.sg1(3)} -pin  "ACC1:if#2:acc#23" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {rx(0).lpi#1.dfm.sg1(4)} -pin  "ACC1:if#2:acc#23" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {rx(0).lpi#1.dfm.sg1(5)} -pin  "ACC1:if#2:acc#23" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {rx(0).lpi#1.dfm.sg1(6)} -pin  "ACC1:if#2:acc#23" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {rx(0).lpi#1.dfm.sg1(7)} -pin  "ACC1:if#2:acc#23" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {rx(0).lpi#1.dfm.sg1(8)} -pin  "ACC1:if#2:acc#23" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {rx(0).lpi#1.dfm.sg1(9)} -pin  "ACC1:if#2:acc#23" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {rx(0).lpi#1.dfm.sg1(10)} -pin  "ACC1:if#2:acc#23" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {rx(0).lpi#1.dfm.sg1(11)} -pin  "ACC1:if#2:acc#23" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {rx(0).lpi#1.dfm.sg1(12)} -pin  "ACC1:if#2:acc#23" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {rx(0).lpi#1.dfm.sg1(13)} -pin  "ACC1:if#2:acc#23" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {rx(0).lpi#1.dfm.sg1(14)} -pin  "ACC1:if#2:acc#23" {B(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#270.itm}
load net {ACC1:if#2:acc#23.itm(0)} -pin  "ACC1:if#2:acc#23" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {ACC1:if#2:acc#23.itm(1)} -pin  "ACC1:if#2:acc#23" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {ACC1:if#2:acc#23.itm(2)} -pin  "ACC1:if#2:acc#23" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {ACC1:if#2:acc#23.itm(3)} -pin  "ACC1:if#2:acc#23" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {ACC1:if#2:acc#23.itm(4)} -pin  "ACC1:if#2:acc#23" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {ACC1:if#2:acc#23.itm(5)} -pin  "ACC1:if#2:acc#23" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {ACC1:if#2:acc#23.itm(6)} -pin  "ACC1:if#2:acc#23" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {ACC1:if#2:acc#23.itm(7)} -pin  "ACC1:if#2:acc#23" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {ACC1:if#2:acc#23.itm(8)} -pin  "ACC1:if#2:acc#23" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {ACC1:if#2:acc#23.itm(9)} -pin  "ACC1:if#2:acc#23" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {ACC1:if#2:acc#23.itm(10)} -pin  "ACC1:if#2:acc#23" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {ACC1:if#2:acc#23.itm(11)} -pin  "ACC1:if#2:acc#23" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {ACC1:if#2:acc#23.itm(12)} -pin  "ACC1:if#2:acc#23" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {ACC1:if#2:acc#23.itm(13)} -pin  "ACC1:if#2:acc#23" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {ACC1:if#2:acc#23.itm(14)} -pin  "ACC1:if#2:acc#23" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {ACC1:if#2:acc#23.itm(15)} -pin  "ACC1:if#2:acc#23" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load net {ACC1:if#2:acc#23.itm(16)} -pin  "ACC1:if#2:acc#23" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if#2:acc#23.itm}
load inst "mux#14" "mux(2,30)" "INTERFACE" -attr xrf 14155 -attr oid 954 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14} -attr area 27.583690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(30,1,2)"
load net {vin:rsc:mgc_in_wire.d(60)} -pin  "mux#14" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(61)} -pin  "mux#14" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(62)} -pin  "mux#14" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(63)} -pin  "mux#14" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(64)} -pin  "mux#14" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(65)} -pin  "mux#14" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(66)} -pin  "mux#14" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(67)} -pin  "mux#14" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(68)} -pin  "mux#14" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(69)} -pin  "mux#14" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(70)} -pin  "mux#14" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(71)} -pin  "mux#14" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(72)} -pin  "mux#14" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(73)} -pin  "mux#14" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(74)} -pin  "mux#14" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(75)} -pin  "mux#14" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(76)} -pin  "mux#14" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(77)} -pin  "mux#14" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(78)} -pin  "mux#14" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(79)} -pin  "mux#14" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(80)} -pin  "mux#14" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(81)} -pin  "mux#14" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(82)} -pin  "mux#14" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(83)} -pin  "mux#14" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(84)} -pin  "mux#14" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(85)} -pin  "mux#14" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(86)} -pin  "mux#14" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(87)} -pin  "mux#14" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(88)} -pin  "mux#14" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(89)} -pin  "mux#14" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {regs.operator<<:din.lpi#1.dfm.sg2(0)} -pin  "mux#14" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(1)} -pin  "mux#14" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(2)} -pin  "mux#14" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(3)} -pin  "mux#14" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(4)} -pin  "mux#14" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(5)} -pin  "mux#14" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(6)} -pin  "mux#14" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(7)} -pin  "mux#14" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(8)} -pin  "mux#14" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(9)} -pin  "mux#14" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(10)} -pin  "mux#14" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(11)} -pin  "mux#14" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(12)} -pin  "mux#14" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(13)} -pin  "mux#14" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(14)} -pin  "mux#14" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(15)} -pin  "mux#14" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(16)} -pin  "mux#14" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(17)} -pin  "mux#14" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(18)} -pin  "mux#14" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(19)} -pin  "mux#14" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(20)} -pin  "mux#14" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(21)} -pin  "mux#14" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(22)} -pin  "mux#14" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(23)} -pin  "mux#14" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(24)} -pin  "mux#14" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(25)} -pin  "mux#14" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(26)} -pin  "mux#14" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(27)} -pin  "mux#14" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(28)} -pin  "mux#14" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {regs.operator<<:din.lpi#1.dfm.sg2(29)} -pin  "mux#14" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2}
load net {exit:ACC4.sva} -pin  "mux#14" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(0)} -pin  "mux#14" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(1)} -pin  "mux#14" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(2)} -pin  "mux#14" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(3)} -pin  "mux#14" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(4)} -pin  "mux#14" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(5)} -pin  "mux#14" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(6)} -pin  "mux#14" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(7)} -pin  "mux#14" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(8)} -pin  "mux#14" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(9)} -pin  "mux#14" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(10)} -pin  "mux#14" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(11)} -pin  "mux#14" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(12)} -pin  "mux#14" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(13)} -pin  "mux#14" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(14)} -pin  "mux#14" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(15)} -pin  "mux#14" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(16)} -pin  "mux#14" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(17)} -pin  "mux#14" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(18)} -pin  "mux#14" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(19)} -pin  "mux#14" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(20)} -pin  "mux#14" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(21)} -pin  "mux#14" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(22)} -pin  "mux#14" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(23)} -pin  "mux#14" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(24)} -pin  "mux#14" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(25)} -pin  "mux#14" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(26)} -pin  "mux#14" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(27)} -pin  "mux#14" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(28)} -pin  "mux#14" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load net {regs.operator<<:din.lpi#1.dfm.sg2:mx0(29)} -pin  "mux#14" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm.sg2:mx0}
load inst "mux#15" "mux(2,30)" "INTERFACE" -attr xrf 14156 -attr oid 955 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15} -attr area 27.583690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(30,1,2)"
load net {vin:rsc:mgc_in_wire.d(0)} -pin  "mux#15" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(1)} -pin  "mux#15" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(2)} -pin  "mux#15" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(3)} -pin  "mux#15" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(4)} -pin  "mux#15" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(5)} -pin  "mux#15" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(6)} -pin  "mux#15" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(7)} -pin  "mux#15" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(8)} -pin  "mux#15" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(9)} -pin  "mux#15" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(10)} -pin  "mux#15" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(11)} -pin  "mux#15" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(12)} -pin  "mux#15" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(13)} -pin  "mux#15" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(14)} -pin  "mux#15" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(15)} -pin  "mux#15" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(16)} -pin  "mux#15" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(17)} -pin  "mux#15" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(18)} -pin  "mux#15" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(19)} -pin  "mux#15" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(20)} -pin  "mux#15" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(21)} -pin  "mux#15" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(22)} -pin  "mux#15" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(23)} -pin  "mux#15" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(24)} -pin  "mux#15" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(25)} -pin  "mux#15" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(26)} -pin  "mux#15" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(27)} -pin  "mux#15" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(28)} -pin  "mux#15" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(29)} -pin  "mux#15" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {regs.operator<<:din.lpi#1.dfm#1(0)} -pin  "mux#15" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(1)} -pin  "mux#15" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(2)} -pin  "mux#15" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(3)} -pin  "mux#15" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(4)} -pin  "mux#15" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(5)} -pin  "mux#15" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(6)} -pin  "mux#15" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(7)} -pin  "mux#15" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(8)} -pin  "mux#15" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(9)} -pin  "mux#15" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(10)} -pin  "mux#15" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(11)} -pin  "mux#15" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(12)} -pin  "mux#15" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(13)} -pin  "mux#15" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(14)} -pin  "mux#15" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(15)} -pin  "mux#15" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(16)} -pin  "mux#15" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(17)} -pin  "mux#15" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(18)} -pin  "mux#15" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(19)} -pin  "mux#15" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(20)} -pin  "mux#15" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(21)} -pin  "mux#15" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(22)} -pin  "mux#15" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(23)} -pin  "mux#15" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(24)} -pin  "mux#15" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(25)} -pin  "mux#15" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(26)} -pin  "mux#15" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(27)} -pin  "mux#15" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(28)} -pin  "mux#15" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {regs.operator<<:din.lpi#1.dfm#1(29)} -pin  "mux#15" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1}
load net {exit:ACC4.sva} -pin  "mux#15" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(0)} -pin  "mux#15" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(1)} -pin  "mux#15" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(2)} -pin  "mux#15" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(3)} -pin  "mux#15" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(4)} -pin  "mux#15" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(5)} -pin  "mux#15" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(6)} -pin  "mux#15" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(7)} -pin  "mux#15" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(8)} -pin  "mux#15" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(9)} -pin  "mux#15" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(10)} -pin  "mux#15" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(11)} -pin  "mux#15" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(12)} -pin  "mux#15" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(13)} -pin  "mux#15" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(14)} -pin  "mux#15" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(15)} -pin  "mux#15" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(16)} -pin  "mux#15" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(17)} -pin  "mux#15" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(18)} -pin  "mux#15" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(19)} -pin  "mux#15" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(20)} -pin  "mux#15" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(21)} -pin  "mux#15" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(22)} -pin  "mux#15" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(23)} -pin  "mux#15" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(24)} -pin  "mux#15" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(25)} -pin  "mux#15" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(26)} -pin  "mux#15" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(27)} -pin  "mux#15" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(28)} -pin  "mux#15" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load net {regs.operator<<:din.lpi#1.dfm#1:mx0(29)} -pin  "mux#15" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm#1:mx0}
load inst "SHIFT:mux#16" "mux(2,2)" "INTERFACE" -attr xrf 14157 -attr oid 956 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux#16} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {GND} -pin  "SHIFT:mux#16" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C2_3#1}
load net {PWR} -pin  "SHIFT:mux#16" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C2_3#1}
load net {SHIFT:i#1.lpi#3(0)} -pin  "SHIFT:mux#16" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "SHIFT:mux#16" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {exit:ACC4.sva} -pin  "SHIFT:mux#16" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {SHIFT:mux#16.tmp(0)} -pin  "SHIFT:mux#16" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux#16.tmp}
load net {SHIFT:mux#16.tmp(1)} -pin  "SHIFT:mux#16" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux#16.tmp}
load inst "not#184" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#184} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC4.sva} -pin  "not#184" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#184.itm} -pin  "not#184" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#184.itm}
load inst "and#1" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {not#184.itm} -pin  "and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/not#184.itm}
load net {exit:SHIFT.lpi#1} -pin  "and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load net {and.dcpl#1} -pin  "and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#1}
load inst "not#187" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#187} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:SHIFT.lpi#1} -pin  "not#187" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load net {not#187.itm} -pin  "not#187" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#187.itm}
load inst "or#1" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {exit:ACC4.sva} -pin  "or#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva}
load net {not#187.itm} -pin  "or#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#187.itm}
load net {or.dcpl#1} -pin  "or#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#1}
load inst "nand" "nand(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nand} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {exit:SHIFT.lpi#1.dfm.st#1} -pin  "nand" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm.st#1}
load net {main.stage_0#2} -pin  "nand" {A1(0)} -attr @path {/edge_detect/edge_detect:core/main.stage_0#2}
load net {or.dcpl#12} -pin  "nand" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#12}
load inst "nand#2" "nand(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nand#2} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,3)"
load net {exit:ACC4.sva#2.st#1} -pin  "nand#2" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC4.sva#2.st#1}
load net {exit:ACC2.lpi#1.dfm.st#1} -pin  "nand#2" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm.st#1}
load net {exit:ACC1.lpi#1.dfm.st#1} -pin  "nand#2" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC1.lpi#1.dfm.st#1}
load net {or.dcpl#14} -pin  "nand#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#14}
load inst "or#25" "or(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#25} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {and.dcpl#1} -pin  "or#25" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#1}
load net {SHIFT:mux#16.tmp(0)} -pin  "or#25" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#16.tmp)#3.itm}
load net {SHIFT:mux#16.tmp(1)} -pin  "or#25" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#16.tmp)#2.itm}
load net {or#25.cse} -pin  "or#25" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#25.cse}
load inst "not#195" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#195} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {SHIFT:mux#16.tmp(0)} -pin  "not#195" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#16.tmp)#4.itm}
load net {not#195.itm} -pin  "not#195" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#195.itm}
load inst "or#28" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#28} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {and.dcpl#1} -pin  "or#28" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#1}
load net {not#195.itm} -pin  "or#28" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#195.itm}
load net {or#28.cse} -pin  "or#28" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#28.cse}
load inst "not#196" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#196} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {SHIFT:mux#16.tmp(1)} -pin  "not#196" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#16.tmp).itm}
load net {not#196.itm} -pin  "not#196" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#196.itm}
load inst "or#31" "or(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#31} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {and.dcpl#1} -pin  "or#31" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#1}
load net {SHIFT:mux#16.tmp(0)} -pin  "or#31" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#16.tmp)#1.itm}
load net {not#196.itm} -pin  "or#31" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#196.itm}
load net {or#31.cse} -pin  "or#31" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#31.cse}
load inst "not#225" "not(1)" "INTERFACE" -attr xrf 14158 -attr oid 957 -attr @path {/edge_detect/edge_detect:core/not#225} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC2.sva#1} -pin  "not#225" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.sva#1}
load net {not#225.itm} -pin  "not#225" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#225.itm}
load inst "and" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC1:and#8.cse#1} -pin  "and" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#8.cse#1}
load net {not#225.itm} -pin  "and" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#225.itm}
load net {and.itm} -pin  "and" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and.itm}
load inst "or" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {and.itm} -pin  "or" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and.itm}
load net {SHIFT:nand.tmp} -pin  "or" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand.tmp}
load net {or.dcpl} -pin  "or" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl}
load inst "and#69" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#69} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC1:and#8.cse#1} -pin  "and#69" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:and#8.cse#1}
load net {exit:ACC2.sva#1} -pin  "and#69" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.sva#1}
load net {and.dcpl#69} -pin  "and#69" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#69}
load inst "and#70" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#70} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#42.cse#1} -pin  "and#70" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#42.cse#1}
load net {ACC1:acc.itm(1)} -pin  "and#70" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:slc.itm}
load net {and#70.itm} -pin  "and#70" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#70.itm}
load inst "SHIFT:nand#13" "nand(2,1)" "INTERFACE" -attr xrf 14159 -attr oid 958 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#13} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {exit:ACC2.lpi#1.dfm} -pin  "SHIFT:nand#13" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC2.lpi#1.dfm}
load net {SHIFT:and#26.m1c#1} -pin  "SHIFT:nand#13" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#26.m1c#1}
load net {SHIFT:nand#13.itm} -pin  "SHIFT:nand#13" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#13.itm}
load inst "SHIFT:nand#12" "nand(2,1)" "INTERFACE" -attr xrf 14160 -attr oid 959 -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#12} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {SHIFT:nand#13.itm} -pin  "SHIFT:nand#12" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#13.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:nand#12" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:nand#12.itm} -pin  "SHIFT:nand#12" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#12.itm}
load inst "or#34" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#34} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {and#70.itm} -pin  "or#34" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and#70.itm}
load net {SHIFT:nand#12.itm} -pin  "or#34" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:nand#12.itm}
load net {or.dcpl#34} -pin  "or#34" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#34}
load inst "ACC1:not" "not(1)" "INTERFACE" -attr xrf 14161 -attr oid 960 -attr @path {/edge_detect/edge_detect:core/ACC1:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:acc.itm(1)} -pin  "ACC1:not" {A(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:slc#1.itm}
load net {ACC1:not.itm} -pin  "ACC1:not" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:not.itm}
load inst "and#71" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#71} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#42.cse#1} -pin  "and#71" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#42.cse#1}
load net {ACC1:not.itm} -pin  "and#71" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC1:not.itm}
load net {and.dcpl#71} -pin  "and#71" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#71}
load inst "nor#23" "nor(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#23} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "nor#23" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:acc#1.psp(1)} -pin  "nor#23" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:acc#1.psp)#2.itm}
load net {nor#23.itm} -pin  "nor#23" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#23.itm}
load inst "or#35" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#35} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {nor#23.itm} -pin  "or#35" {A0(0)} -attr @path {/edge_detect/edge_detect:core/nor#23.itm}
load net {SHIFT:and#26.m1c#1} -pin  "or#35" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#26.m1c#1}
load net {or.dcpl#35} -pin  "or#35" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#35}
load inst "not#207" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#207} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "not#207" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {not#207.itm} -pin  "not#207" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#207.itm}
load inst "and#73" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#73} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {not#207.itm} -pin  "and#73" {A0(0)} -attr @path {/edge_detect/edge_detect:core/not#207.itm}
load net {SHIFT:acc#1.psp(1)} -pin  "and#73" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:acc#1.psp)#1.itm}
load net {and.dcpl#73} -pin  "and#73" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#73}
### END MODULE 

module new "edge_detect" "orig"
load portBus {vin:rsc.z(89:0)} input 90 {vin:rsc.z(89)} {vin:rsc.z(88)} {vin:rsc.z(87)} {vin:rsc.z(86)} {vin:rsc.z(85)} {vin:rsc.z(84)} {vin:rsc.z(83)} {vin:rsc.z(82)} {vin:rsc.z(81)} {vin:rsc.z(80)} {vin:rsc.z(79)} {vin:rsc.z(78)} {vin:rsc.z(77)} {vin:rsc.z(76)} {vin:rsc.z(75)} {vin:rsc.z(74)} {vin:rsc.z(73)} {vin:rsc.z(72)} {vin:rsc.z(71)} {vin:rsc.z(70)} {vin:rsc.z(69)} {vin:rsc.z(68)} {vin:rsc.z(67)} {vin:rsc.z(66)} {vin:rsc.z(65)} {vin:rsc.z(64)} {vin:rsc.z(63)} {vin:rsc.z(62)} {vin:rsc.z(61)} {vin:rsc.z(60)} {vin:rsc.z(59)} {vin:rsc.z(58)} {vin:rsc.z(57)} {vin:rsc.z(56)} {vin:rsc.z(55)} {vin:rsc.z(54)} {vin:rsc.z(53)} {vin:rsc.z(52)} {vin:rsc.z(51)} {vin:rsc.z(50)} {vin:rsc.z(49)} {vin:rsc.z(48)} {vin:rsc.z(47)} {vin:rsc.z(46)} {vin:rsc.z(45)} {vin:rsc.z(44)} {vin:rsc.z(43)} {vin:rsc.z(42)} {vin:rsc.z(41)} {vin:rsc.z(40)} {vin:rsc.z(39)} {vin:rsc.z(38)} {vin:rsc.z(37)} {vin:rsc.z(36)} {vin:rsc.z(35)} {vin:rsc.z(34)} {vin:rsc.z(33)} {vin:rsc.z(32)} {vin:rsc.z(31)} {vin:rsc.z(30)} {vin:rsc.z(29)} {vin:rsc.z(28)} {vin:rsc.z(27)} {vin:rsc.z(26)} {vin:rsc.z(25)} {vin:rsc.z(24)} {vin:rsc.z(23)} {vin:rsc.z(22)} {vin:rsc.z(21)} {vin:rsc.z(20)} {vin:rsc.z(19)} {vin:rsc.z(18)} {vin:rsc.z(17)} {vin:rsc.z(16)} {vin:rsc.z(15)} {vin:rsc.z(14)} {vin:rsc.z(13)} {vin:rsc.z(12)} {vin:rsc.z(11)} {vin:rsc.z(10)} {vin:rsc.z(9)} {vin:rsc.z(8)} {vin:rsc.z(7)} {vin:rsc.z(6)} {vin:rsc.z(5)} {vin:rsc.z(4)} {vin:rsc.z(3)} {vin:rsc.z(2)} {vin:rsc.z(1)} {vin:rsc.z(0)} -attr xrf 14162 -attr oid 961 -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load portBus {vout:rsc.z(9:0)} output 10 {vout:rsc.z(9)} {vout:rsc.z(8)} {vout:rsc.z(7)} {vout:rsc.z(6)} {vout:rsc.z(5)} {vout:rsc.z(4)} {vout:rsc.z(3)} {vout:rsc.z(2)} {vout:rsc.z(1)} {vout:rsc.z(0)} -attr xrf 14163 -attr oid 962 -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load port {clk} input -attr xrf 14164 -attr oid 963 -attr vt d -attr @path {/edge_detect/clk}
load port {en} input -attr xrf 14165 -attr oid 964 -attr vt d -attr @path {/edge_detect/en}
load port {arst_n} input -attr xrf 14166 -attr oid 965 -attr vt d -attr @path {/edge_detect/arst_n}
load symbol "mgc_ioport.mgc_in_wire(1,90)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(89:0)} output 90 {d(89)} {d(88)} {d(87)} {d(86)} {d(85)} {d(84)} {d(83)} {d(82)} {d(81)} {d(80)} {d(79)} {d(78)} {d(77)} {d(76)} {d(75)} {d(74)} {d(73)} {d(72)} {d(71)} {d(70)} {d(69)} {d(68)} {d(67)} {d(66)} {d(65)} {d(64)} {d(63)} {d(62)} {d(61)} {d(60)} {d(59)} {d(58)} {d(57)} {d(56)} {d(55)} {d(54)} {d(53)} {d(52)} {d(51)} {d(50)} {d(49)} {d(48)} {d(47)} {d(46)} {d(45)} {d(44)} {d(43)} {d(42)} {d(41)} {d(40)} {d(39)} {d(38)} {d(37)} {d(36)} {d(35)} {d(34)} {d(33)} {d(32)} {d(31)} {d(30)} {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(89:0)} input 90 {z(89)} {z(88)} {z(87)} {z(86)} {z(85)} {z(84)} {z(83)} {z(82)} {z(81)} {z(80)} {z(79)} {z(78)} {z(77)} {z(76)} {z(75)} {z(74)} {z(73)} {z(72)} {z(71)} {z(70)} {z(69)} {z(68)} {z(67)} {z(66)} {z(65)} {z(64)} {z(63)} {z(62)} {z(61)} {z(60)} {z(59)} {z(58)} {z(57)} {z(56)} {z(55)} {z(54)} {z(53)} {z(52)} {z(51)} {z(50)} {z(49)} {z(48)} {z(47)} {z(46)} {z(45)} {z(44)} {z(43)} {z(42)} {z(41)} {z(40)} {z(39)} {z(38)} {z(37)} {z(36)} {z(35)} {z(34)} {z(33)} {z(32)} {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(2,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(9:0)} input 10 {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(9:0)} output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "edge_detect:core" "orig" GEN \
     port {clk#1} input \
     port {en#1} input \
     port {arst_n#1} input \
     portBus {vin:rsc:mgc_in_wire.d(89:0)} input 90 {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} \
     portBus {vout:rsc:mgc_out_stdreg.d(9:0)} output 10 {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} \

load net {vin:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d#1} 90 {vin:rsc:mgc_in_wire.d#1(0)} {vin:rsc:mgc_in_wire.d#1(1)} {vin:rsc:mgc_in_wire.d#1(2)} {vin:rsc:mgc_in_wire.d#1(3)} {vin:rsc:mgc_in_wire.d#1(4)} {vin:rsc:mgc_in_wire.d#1(5)} {vin:rsc:mgc_in_wire.d#1(6)} {vin:rsc:mgc_in_wire.d#1(7)} {vin:rsc:mgc_in_wire.d#1(8)} {vin:rsc:mgc_in_wire.d#1(9)} {vin:rsc:mgc_in_wire.d#1(10)} {vin:rsc:mgc_in_wire.d#1(11)} {vin:rsc:mgc_in_wire.d#1(12)} {vin:rsc:mgc_in_wire.d#1(13)} {vin:rsc:mgc_in_wire.d#1(14)} {vin:rsc:mgc_in_wire.d#1(15)} {vin:rsc:mgc_in_wire.d#1(16)} {vin:rsc:mgc_in_wire.d#1(17)} {vin:rsc:mgc_in_wire.d#1(18)} {vin:rsc:mgc_in_wire.d#1(19)} {vin:rsc:mgc_in_wire.d#1(20)} {vin:rsc:mgc_in_wire.d#1(21)} {vin:rsc:mgc_in_wire.d#1(22)} {vin:rsc:mgc_in_wire.d#1(23)} {vin:rsc:mgc_in_wire.d#1(24)} {vin:rsc:mgc_in_wire.d#1(25)} {vin:rsc:mgc_in_wire.d#1(26)} {vin:rsc:mgc_in_wire.d#1(27)} {vin:rsc:mgc_in_wire.d#1(28)} {vin:rsc:mgc_in_wire.d#1(29)} {vin:rsc:mgc_in_wire.d#1(30)} {vin:rsc:mgc_in_wire.d#1(31)} {vin:rsc:mgc_in_wire.d#1(32)} {vin:rsc:mgc_in_wire.d#1(33)} {vin:rsc:mgc_in_wire.d#1(34)} {vin:rsc:mgc_in_wire.d#1(35)} {vin:rsc:mgc_in_wire.d#1(36)} {vin:rsc:mgc_in_wire.d#1(37)} {vin:rsc:mgc_in_wire.d#1(38)} {vin:rsc:mgc_in_wire.d#1(39)} {vin:rsc:mgc_in_wire.d#1(40)} {vin:rsc:mgc_in_wire.d#1(41)} {vin:rsc:mgc_in_wire.d#1(42)} {vin:rsc:mgc_in_wire.d#1(43)} {vin:rsc:mgc_in_wire.d#1(44)} {vin:rsc:mgc_in_wire.d#1(45)} {vin:rsc:mgc_in_wire.d#1(46)} {vin:rsc:mgc_in_wire.d#1(47)} {vin:rsc:mgc_in_wire.d#1(48)} {vin:rsc:mgc_in_wire.d#1(49)} {vin:rsc:mgc_in_wire.d#1(50)} {vin:rsc:mgc_in_wire.d#1(51)} {vin:rsc:mgc_in_wire.d#1(52)} {vin:rsc:mgc_in_wire.d#1(53)} {vin:rsc:mgc_in_wire.d#1(54)} {vin:rsc:mgc_in_wire.d#1(55)} {vin:rsc:mgc_in_wire.d#1(56)} {vin:rsc:mgc_in_wire.d#1(57)} {vin:rsc:mgc_in_wire.d#1(58)} {vin:rsc:mgc_in_wire.d#1(59)} {vin:rsc:mgc_in_wire.d#1(60)} {vin:rsc:mgc_in_wire.d#1(61)} {vin:rsc:mgc_in_wire.d#1(62)} {vin:rsc:mgc_in_wire.d#1(63)} {vin:rsc:mgc_in_wire.d#1(64)} {vin:rsc:mgc_in_wire.d#1(65)} {vin:rsc:mgc_in_wire.d#1(66)} {vin:rsc:mgc_in_wire.d#1(67)} {vin:rsc:mgc_in_wire.d#1(68)} {vin:rsc:mgc_in_wire.d#1(69)} {vin:rsc:mgc_in_wire.d#1(70)} {vin:rsc:mgc_in_wire.d#1(71)} {vin:rsc:mgc_in_wire.d#1(72)} {vin:rsc:mgc_in_wire.d#1(73)} {vin:rsc:mgc_in_wire.d#1(74)} {vin:rsc:mgc_in_wire.d#1(75)} {vin:rsc:mgc_in_wire.d#1(76)} {vin:rsc:mgc_in_wire.d#1(77)} {vin:rsc:mgc_in_wire.d#1(78)} {vin:rsc:mgc_in_wire.d#1(79)} {vin:rsc:mgc_in_wire.d#1(80)} {vin:rsc:mgc_in_wire.d#1(81)} {vin:rsc:mgc_in_wire.d#1(82)} {vin:rsc:mgc_in_wire.d#1(83)} {vin:rsc:mgc_in_wire.d#1(84)} {vin:rsc:mgc_in_wire.d#1(85)} {vin:rsc:mgc_in_wire.d#1(86)} {vin:rsc:mgc_in_wire.d#1(87)} {vin:rsc:mgc_in_wire.d#1(88)} {vin:rsc:mgc_in_wire.d#1(89)} -attr xrf 14167 -attr oid 966 -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d#1} 10 {vout:rsc:mgc_out_stdreg.d#1(0)} {vout:rsc:mgc_out_stdreg.d#1(1)} {vout:rsc:mgc_out_stdreg.d#1(2)} {vout:rsc:mgc_out_stdreg.d#1(3)} {vout:rsc:mgc_out_stdreg.d#1(4)} {vout:rsc:mgc_out_stdreg.d#1(5)} {vout:rsc:mgc_out_stdreg.d#1(6)} {vout:rsc:mgc_out_stdreg.d#1(7)} {vout:rsc:mgc_out_stdreg.d#1(8)} {vout:rsc:mgc_out_stdreg.d#1(9)} -attr xrf 14168 -attr oid 967 -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -attr vt d
load net {vin:rsc.z(30)} -attr vt d
load net {vin:rsc.z(31)} -attr vt d
load net {vin:rsc.z(32)} -attr vt d
load net {vin:rsc.z(33)} -attr vt d
load net {vin:rsc.z(34)} -attr vt d
load net {vin:rsc.z(35)} -attr vt d
load net {vin:rsc.z(36)} -attr vt d
load net {vin:rsc.z(37)} -attr vt d
load net {vin:rsc.z(38)} -attr vt d
load net {vin:rsc.z(39)} -attr vt d
load net {vin:rsc.z(40)} -attr vt d
load net {vin:rsc.z(41)} -attr vt d
load net {vin:rsc.z(42)} -attr vt d
load net {vin:rsc.z(43)} -attr vt d
load net {vin:rsc.z(44)} -attr vt d
load net {vin:rsc.z(45)} -attr vt d
load net {vin:rsc.z(46)} -attr vt d
load net {vin:rsc.z(47)} -attr vt d
load net {vin:rsc.z(48)} -attr vt d
load net {vin:rsc.z(49)} -attr vt d
load net {vin:rsc.z(50)} -attr vt d
load net {vin:rsc.z(51)} -attr vt d
load net {vin:rsc.z(52)} -attr vt d
load net {vin:rsc.z(53)} -attr vt d
load net {vin:rsc.z(54)} -attr vt d
load net {vin:rsc.z(55)} -attr vt d
load net {vin:rsc.z(56)} -attr vt d
load net {vin:rsc.z(57)} -attr vt d
load net {vin:rsc.z(58)} -attr vt d
load net {vin:rsc.z(59)} -attr vt d
load net {vin:rsc.z(60)} -attr vt d
load net {vin:rsc.z(61)} -attr vt d
load net {vin:rsc.z(62)} -attr vt d
load net {vin:rsc.z(63)} -attr vt d
load net {vin:rsc.z(64)} -attr vt d
load net {vin:rsc.z(65)} -attr vt d
load net {vin:rsc.z(66)} -attr vt d
load net {vin:rsc.z(67)} -attr vt d
load net {vin:rsc.z(68)} -attr vt d
load net {vin:rsc.z(69)} -attr vt d
load net {vin:rsc.z(70)} -attr vt d
load net {vin:rsc.z(71)} -attr vt d
load net {vin:rsc.z(72)} -attr vt d
load net {vin:rsc.z(73)} -attr vt d
load net {vin:rsc.z(74)} -attr vt d
load net {vin:rsc.z(75)} -attr vt d
load net {vin:rsc.z(76)} -attr vt d
load net {vin:rsc.z(77)} -attr vt d
load net {vin:rsc.z(78)} -attr vt d
load net {vin:rsc.z(79)} -attr vt d
load net {vin:rsc.z(80)} -attr vt d
load net {vin:rsc.z(81)} -attr vt d
load net {vin:rsc.z(82)} -attr vt d
load net {vin:rsc.z(83)} -attr vt d
load net {vin:rsc.z(84)} -attr vt d
load net {vin:rsc.z(85)} -attr vt d
load net {vin:rsc.z(86)} -attr vt d
load net {vin:rsc.z(87)} -attr vt d
load net {vin:rsc.z(88)} -attr vt d
load net {vin:rsc.z(89)} -attr vt d
load netBundle {vin:rsc.z} 90 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} {vin:rsc.z(30)} {vin:rsc.z(31)} {vin:rsc.z(32)} {vin:rsc.z(33)} {vin:rsc.z(34)} {vin:rsc.z(35)} {vin:rsc.z(36)} {vin:rsc.z(37)} {vin:rsc.z(38)} {vin:rsc.z(39)} {vin:rsc.z(40)} {vin:rsc.z(41)} {vin:rsc.z(42)} {vin:rsc.z(43)} {vin:rsc.z(44)} {vin:rsc.z(45)} {vin:rsc.z(46)} {vin:rsc.z(47)} {vin:rsc.z(48)} {vin:rsc.z(49)} {vin:rsc.z(50)} {vin:rsc.z(51)} {vin:rsc.z(52)} {vin:rsc.z(53)} {vin:rsc.z(54)} {vin:rsc.z(55)} {vin:rsc.z(56)} {vin:rsc.z(57)} {vin:rsc.z(58)} {vin:rsc.z(59)} {vin:rsc.z(60)} {vin:rsc.z(61)} {vin:rsc.z(62)} {vin:rsc.z(63)} {vin:rsc.z(64)} {vin:rsc.z(65)} {vin:rsc.z(66)} {vin:rsc.z(67)} {vin:rsc.z(68)} {vin:rsc.z(69)} {vin:rsc.z(70)} {vin:rsc.z(71)} {vin:rsc.z(72)} {vin:rsc.z(73)} {vin:rsc.z(74)} {vin:rsc.z(75)} {vin:rsc.z(76)} {vin:rsc.z(77)} {vin:rsc.z(78)} {vin:rsc.z(79)} {vin:rsc.z(80)} {vin:rsc.z(81)} {vin:rsc.z(82)} {vin:rsc.z(83)} {vin:rsc.z(84)} {vin:rsc.z(85)} {vin:rsc.z(86)} {vin:rsc.z(87)} {vin:rsc.z(88)} {vin:rsc.z(89)} -attr xrf 14169 -attr oid 968 -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(0)} -port {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -port {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -port {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -port {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -port {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -port {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -port {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -port {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -port {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -port {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -port {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -port {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -port {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -port {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -port {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -port {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -port {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -port {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -port {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -port {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -port {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -port {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -port {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -port {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -port {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -port {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -port {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -port {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -port {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -port {vin:rsc.z(29)} -attr vt d
load net {vin:rsc.z(30)} -port {vin:rsc.z(30)} -attr vt d
load net {vin:rsc.z(31)} -port {vin:rsc.z(31)} -attr vt d
load net {vin:rsc.z(32)} -port {vin:rsc.z(32)} -attr vt d
load net {vin:rsc.z(33)} -port {vin:rsc.z(33)} -attr vt d
load net {vin:rsc.z(34)} -port {vin:rsc.z(34)} -attr vt d
load net {vin:rsc.z(35)} -port {vin:rsc.z(35)} -attr vt d
load net {vin:rsc.z(36)} -port {vin:rsc.z(36)} -attr vt d
load net {vin:rsc.z(37)} -port {vin:rsc.z(37)} -attr vt d
load net {vin:rsc.z(38)} -port {vin:rsc.z(38)} -attr vt d
load net {vin:rsc.z(39)} -port {vin:rsc.z(39)} -attr vt d
load net {vin:rsc.z(40)} -port {vin:rsc.z(40)} -attr vt d
load net {vin:rsc.z(41)} -port {vin:rsc.z(41)} -attr vt d
load net {vin:rsc.z(42)} -port {vin:rsc.z(42)} -attr vt d
load net {vin:rsc.z(43)} -port {vin:rsc.z(43)} -attr vt d
load net {vin:rsc.z(44)} -port {vin:rsc.z(44)} -attr vt d
load net {vin:rsc.z(45)} -port {vin:rsc.z(45)} -attr vt d
load net {vin:rsc.z(46)} -port {vin:rsc.z(46)} -attr vt d
load net {vin:rsc.z(47)} -port {vin:rsc.z(47)} -attr vt d
load net {vin:rsc.z(48)} -port {vin:rsc.z(48)} -attr vt d
load net {vin:rsc.z(49)} -port {vin:rsc.z(49)} -attr vt d
load net {vin:rsc.z(50)} -port {vin:rsc.z(50)} -attr vt d
load net {vin:rsc.z(51)} -port {vin:rsc.z(51)} -attr vt d
load net {vin:rsc.z(52)} -port {vin:rsc.z(52)} -attr vt d
load net {vin:rsc.z(53)} -port {vin:rsc.z(53)} -attr vt d
load net {vin:rsc.z(54)} -port {vin:rsc.z(54)} -attr vt d
load net {vin:rsc.z(55)} -port {vin:rsc.z(55)} -attr vt d
load net {vin:rsc.z(56)} -port {vin:rsc.z(56)} -attr vt d
load net {vin:rsc.z(57)} -port {vin:rsc.z(57)} -attr vt d
load net {vin:rsc.z(58)} -port {vin:rsc.z(58)} -attr vt d
load net {vin:rsc.z(59)} -port {vin:rsc.z(59)} -attr vt d
load net {vin:rsc.z(60)} -port {vin:rsc.z(60)} -attr vt d
load net {vin:rsc.z(61)} -port {vin:rsc.z(61)} -attr vt d
load net {vin:rsc.z(62)} -port {vin:rsc.z(62)} -attr vt d
load net {vin:rsc.z(63)} -port {vin:rsc.z(63)} -attr vt d
load net {vin:rsc.z(64)} -port {vin:rsc.z(64)} -attr vt d
load net {vin:rsc.z(65)} -port {vin:rsc.z(65)} -attr vt d
load net {vin:rsc.z(66)} -port {vin:rsc.z(66)} -attr vt d
load net {vin:rsc.z(67)} -port {vin:rsc.z(67)} -attr vt d
load net {vin:rsc.z(68)} -port {vin:rsc.z(68)} -attr vt d
load net {vin:rsc.z(69)} -port {vin:rsc.z(69)} -attr vt d
load net {vin:rsc.z(70)} -port {vin:rsc.z(70)} -attr vt d
load net {vin:rsc.z(71)} -port {vin:rsc.z(71)} -attr vt d
load net {vin:rsc.z(72)} -port {vin:rsc.z(72)} -attr vt d
load net {vin:rsc.z(73)} -port {vin:rsc.z(73)} -attr vt d
load net {vin:rsc.z(74)} -port {vin:rsc.z(74)} -attr vt d
load net {vin:rsc.z(75)} -port {vin:rsc.z(75)} -attr vt d
load net {vin:rsc.z(76)} -port {vin:rsc.z(76)} -attr vt d
load net {vin:rsc.z(77)} -port {vin:rsc.z(77)} -attr vt d
load net {vin:rsc.z(78)} -port {vin:rsc.z(78)} -attr vt d
load net {vin:rsc.z(79)} -port {vin:rsc.z(79)} -attr vt d
load net {vin:rsc.z(80)} -port {vin:rsc.z(80)} -attr vt d
load net {vin:rsc.z(81)} -port {vin:rsc.z(81)} -attr vt d
load net {vin:rsc.z(82)} -port {vin:rsc.z(82)} -attr vt d
load net {vin:rsc.z(83)} -port {vin:rsc.z(83)} -attr vt d
load net {vin:rsc.z(84)} -port {vin:rsc.z(84)} -attr vt d
load net {vin:rsc.z(85)} -port {vin:rsc.z(85)} -attr vt d
load net {vin:rsc.z(86)} -port {vin:rsc.z(86)} -attr vt d
load net {vin:rsc.z(87)} -port {vin:rsc.z(87)} -attr vt d
load net {vin:rsc.z(88)} -port {vin:rsc.z(88)} -attr vt d
load net {vin:rsc.z(89)} -port {vin:rsc.z(89)} -attr vt d
load netBundle {vin:rsc.z} 90 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} {vin:rsc.z(30)} {vin:rsc.z(31)} {vin:rsc.z(32)} {vin:rsc.z(33)} {vin:rsc.z(34)} {vin:rsc.z(35)} {vin:rsc.z(36)} {vin:rsc.z(37)} {vin:rsc.z(38)} {vin:rsc.z(39)} {vin:rsc.z(40)} {vin:rsc.z(41)} {vin:rsc.z(42)} {vin:rsc.z(43)} {vin:rsc.z(44)} {vin:rsc.z(45)} {vin:rsc.z(46)} {vin:rsc.z(47)} {vin:rsc.z(48)} {vin:rsc.z(49)} {vin:rsc.z(50)} {vin:rsc.z(51)} {vin:rsc.z(52)} {vin:rsc.z(53)} {vin:rsc.z(54)} {vin:rsc.z(55)} {vin:rsc.z(56)} {vin:rsc.z(57)} {vin:rsc.z(58)} {vin:rsc.z(59)} {vin:rsc.z(60)} {vin:rsc.z(61)} {vin:rsc.z(62)} {vin:rsc.z(63)} {vin:rsc.z(64)} {vin:rsc.z(65)} {vin:rsc.z(66)} {vin:rsc.z(67)} {vin:rsc.z(68)} {vin:rsc.z(69)} {vin:rsc.z(70)} {vin:rsc.z(71)} {vin:rsc.z(72)} {vin:rsc.z(73)} {vin:rsc.z(74)} {vin:rsc.z(75)} {vin:rsc.z(76)} {vin:rsc.z(77)} {vin:rsc.z(78)} {vin:rsc.z(79)} {vin:rsc.z(80)} {vin:rsc.z(81)} {vin:rsc.z(82)} {vin:rsc.z(83)} {vin:rsc.z(84)} {vin:rsc.z(85)} {vin:rsc.z(86)} {vin:rsc.z(87)} {vin:rsc.z(88)} {vin:rsc.z(89)} -attr xrf 14170 -attr oid 969 -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vout:rsc.z(0)} -attr vt d
load net {vout:rsc.z(1)} -attr vt d
load net {vout:rsc.z(2)} -attr vt d
load net {vout:rsc.z(3)} -attr vt d
load net {vout:rsc.z(4)} -attr vt d
load net {vout:rsc.z(5)} -attr vt d
load net {vout:rsc.z(6)} -attr vt d
load net {vout:rsc.z(7)} -attr vt d
load net {vout:rsc.z(8)} -attr vt d
load net {vout:rsc.z(9)} -attr vt d
load netBundle {vout:rsc.z} 10 {vout:rsc.z(0)} {vout:rsc.z(1)} {vout:rsc.z(2)} {vout:rsc.z(3)} {vout:rsc.z(4)} {vout:rsc.z(5)} {vout:rsc.z(6)} {vout:rsc.z(7)} {vout:rsc.z(8)} {vout:rsc.z(9)} -attr xrf 14171 -attr oid 970 -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(0)} -port {vout:rsc.z(0)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(1)} -port {vout:rsc.z(1)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(2)} -port {vout:rsc.z(2)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(3)} -port {vout:rsc.z(3)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(4)} -port {vout:rsc.z(4)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(5)} -port {vout:rsc.z(5)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(6)} -port {vout:rsc.z(6)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(7)} -port {vout:rsc.z(7)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(8)} -port {vout:rsc.z(8)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(9)} -port {vout:rsc.z(9)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {clk} -attr xrf 14172 -attr oid 971
load net {clk} -port {clk} -attr xrf 14173 -attr oid 972
load net {en} -attr xrf 14174 -attr oid 973
load net {en} -port {en} -attr xrf 14175 -attr oid 974
load net {arst_n} -attr xrf 14176 -attr oid 975
load net {arst_n} -port {arst_n} -attr xrf 14177 -attr oid 976
load inst "edge_detect:core:inst" "edge_detect:core" "orig" -attr xrf 14178 -attr oid 977 -attr vt dc -attr @path {/edge_detect/edge_detect:core:inst} -attr area 2937.435507 -attr delay 13.758937 -attr hier "/edge_detect/edge_detect:core" -pg 1 -lvl 3
load net {clk} -pin  "edge_detect:core:inst" {clk#1} -attr xrf 14179 -attr oid 978 -attr @path {/edge_detect/clk}
load net {en} -pin  "edge_detect:core:inst" {en#1} -attr xrf 14180 -attr oid 979 -attr @path {/edge_detect/en}
load net {arst_n} -pin  "edge_detect:core:inst" {arst_n#1} -attr xrf 14181 -attr oid 980 -attr @path {/edge_detect/arst_n}
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(10)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(11)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(12)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(13)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(14)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(15)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(16)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(17)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(18)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(19)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(20)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(21)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(22)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(23)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(24)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(25)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(26)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(27)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(28)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(29)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(30)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(30)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(31)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(31)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(32)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(32)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(33)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(33)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(34)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(34)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(35)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(35)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(36)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(36)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(37)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(37)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(38)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(38)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(39)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(39)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(40)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(40)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(41)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(41)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(42)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(42)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(43)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(43)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(44)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(44)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(45)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(45)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(46)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(46)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(47)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(47)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(48)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(48)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(49)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(49)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(50)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(50)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(51)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(51)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(52)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(52)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(53)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(53)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(54)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(54)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(55)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(55)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(56)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(56)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(57)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(57)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(58)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(58)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(59)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(59)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(60)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(60)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(61)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(61)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(62)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(62)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(63)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(63)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(64)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(64)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(65)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(65)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(66)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(66)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(67)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(67)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(68)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(68)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(69)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(69)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(70)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(70)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(71)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(71)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(72)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(72)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(73)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(73)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(74)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(74)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(75)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(75)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(76)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(76)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(77)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(77)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(78)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(78)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(79)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(79)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(80)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(80)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(81)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(81)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(82)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(82)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(83)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(83)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(84)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(84)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(85)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(85)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(86)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(86)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(87)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(87)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(88)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(88)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(89)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(89)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load inst "vin:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(1,90)" "INTERFACE" -attr xrf 14182 -attr oid 981 -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(1,90)" -pg 1 -lvl 1
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "vin:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "vin:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "vin:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "vin:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "vin:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "vin:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "vin:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "vin:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "vin:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "vin:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "vin:rsc:mgc_in_wire" {d(10)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "vin:rsc:mgc_in_wire" {d(11)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "vin:rsc:mgc_in_wire" {d(12)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "vin:rsc:mgc_in_wire" {d(13)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "vin:rsc:mgc_in_wire" {d(14)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "vin:rsc:mgc_in_wire" {d(15)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "vin:rsc:mgc_in_wire" {d(16)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "vin:rsc:mgc_in_wire" {d(17)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "vin:rsc:mgc_in_wire" {d(18)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "vin:rsc:mgc_in_wire" {d(19)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "vin:rsc:mgc_in_wire" {d(20)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "vin:rsc:mgc_in_wire" {d(21)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "vin:rsc:mgc_in_wire" {d(22)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "vin:rsc:mgc_in_wire" {d(23)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "vin:rsc:mgc_in_wire" {d(24)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "vin:rsc:mgc_in_wire" {d(25)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "vin:rsc:mgc_in_wire" {d(26)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "vin:rsc:mgc_in_wire" {d(27)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "vin:rsc:mgc_in_wire" {d(28)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "vin:rsc:mgc_in_wire" {d(29)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(30)} -pin  "vin:rsc:mgc_in_wire" {d(30)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(31)} -pin  "vin:rsc:mgc_in_wire" {d(31)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(32)} -pin  "vin:rsc:mgc_in_wire" {d(32)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(33)} -pin  "vin:rsc:mgc_in_wire" {d(33)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(34)} -pin  "vin:rsc:mgc_in_wire" {d(34)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(35)} -pin  "vin:rsc:mgc_in_wire" {d(35)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(36)} -pin  "vin:rsc:mgc_in_wire" {d(36)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(37)} -pin  "vin:rsc:mgc_in_wire" {d(37)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(38)} -pin  "vin:rsc:mgc_in_wire" {d(38)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(39)} -pin  "vin:rsc:mgc_in_wire" {d(39)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(40)} -pin  "vin:rsc:mgc_in_wire" {d(40)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(41)} -pin  "vin:rsc:mgc_in_wire" {d(41)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(42)} -pin  "vin:rsc:mgc_in_wire" {d(42)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(43)} -pin  "vin:rsc:mgc_in_wire" {d(43)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(44)} -pin  "vin:rsc:mgc_in_wire" {d(44)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(45)} -pin  "vin:rsc:mgc_in_wire" {d(45)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(46)} -pin  "vin:rsc:mgc_in_wire" {d(46)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(47)} -pin  "vin:rsc:mgc_in_wire" {d(47)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(48)} -pin  "vin:rsc:mgc_in_wire" {d(48)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(49)} -pin  "vin:rsc:mgc_in_wire" {d(49)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(50)} -pin  "vin:rsc:mgc_in_wire" {d(50)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(51)} -pin  "vin:rsc:mgc_in_wire" {d(51)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(52)} -pin  "vin:rsc:mgc_in_wire" {d(52)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(53)} -pin  "vin:rsc:mgc_in_wire" {d(53)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(54)} -pin  "vin:rsc:mgc_in_wire" {d(54)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(55)} -pin  "vin:rsc:mgc_in_wire" {d(55)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(56)} -pin  "vin:rsc:mgc_in_wire" {d(56)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(57)} -pin  "vin:rsc:mgc_in_wire" {d(57)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(58)} -pin  "vin:rsc:mgc_in_wire" {d(58)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(59)} -pin  "vin:rsc:mgc_in_wire" {d(59)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(60)} -pin  "vin:rsc:mgc_in_wire" {d(60)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(61)} -pin  "vin:rsc:mgc_in_wire" {d(61)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(62)} -pin  "vin:rsc:mgc_in_wire" {d(62)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(63)} -pin  "vin:rsc:mgc_in_wire" {d(63)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(64)} -pin  "vin:rsc:mgc_in_wire" {d(64)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(65)} -pin  "vin:rsc:mgc_in_wire" {d(65)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(66)} -pin  "vin:rsc:mgc_in_wire" {d(66)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(67)} -pin  "vin:rsc:mgc_in_wire" {d(67)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(68)} -pin  "vin:rsc:mgc_in_wire" {d(68)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(69)} -pin  "vin:rsc:mgc_in_wire" {d(69)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(70)} -pin  "vin:rsc:mgc_in_wire" {d(70)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(71)} -pin  "vin:rsc:mgc_in_wire" {d(71)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(72)} -pin  "vin:rsc:mgc_in_wire" {d(72)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(73)} -pin  "vin:rsc:mgc_in_wire" {d(73)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(74)} -pin  "vin:rsc:mgc_in_wire" {d(74)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(75)} -pin  "vin:rsc:mgc_in_wire" {d(75)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(76)} -pin  "vin:rsc:mgc_in_wire" {d(76)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(77)} -pin  "vin:rsc:mgc_in_wire" {d(77)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(78)} -pin  "vin:rsc:mgc_in_wire" {d(78)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(79)} -pin  "vin:rsc:mgc_in_wire" {d(79)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(80)} -pin  "vin:rsc:mgc_in_wire" {d(80)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(81)} -pin  "vin:rsc:mgc_in_wire" {d(81)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(82)} -pin  "vin:rsc:mgc_in_wire" {d(82)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(83)} -pin  "vin:rsc:mgc_in_wire" {d(83)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(84)} -pin  "vin:rsc:mgc_in_wire" {d(84)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(85)} -pin  "vin:rsc:mgc_in_wire" {d(85)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(86)} -pin  "vin:rsc:mgc_in_wire" {d(86)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(87)} -pin  "vin:rsc:mgc_in_wire" {d(87)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(88)} -pin  "vin:rsc:mgc_in_wire" {d(88)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(89)} -pin  "vin:rsc:mgc_in_wire" {d(89)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc.z(0)} -pin  "vin:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(1)} -pin  "vin:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(2)} -pin  "vin:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(3)} -pin  "vin:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(4)} -pin  "vin:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(5)} -pin  "vin:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(6)} -pin  "vin:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(7)} -pin  "vin:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(8)} -pin  "vin:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(9)} -pin  "vin:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(10)} -pin  "vin:rsc:mgc_in_wire" {z(10)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(11)} -pin  "vin:rsc:mgc_in_wire" {z(11)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(12)} -pin  "vin:rsc:mgc_in_wire" {z(12)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(13)} -pin  "vin:rsc:mgc_in_wire" {z(13)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(14)} -pin  "vin:rsc:mgc_in_wire" {z(14)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(15)} -pin  "vin:rsc:mgc_in_wire" {z(15)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(16)} -pin  "vin:rsc:mgc_in_wire" {z(16)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(17)} -pin  "vin:rsc:mgc_in_wire" {z(17)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(18)} -pin  "vin:rsc:mgc_in_wire" {z(18)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(19)} -pin  "vin:rsc:mgc_in_wire" {z(19)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(20)} -pin  "vin:rsc:mgc_in_wire" {z(20)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(21)} -pin  "vin:rsc:mgc_in_wire" {z(21)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(22)} -pin  "vin:rsc:mgc_in_wire" {z(22)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(23)} -pin  "vin:rsc:mgc_in_wire" {z(23)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(24)} -pin  "vin:rsc:mgc_in_wire" {z(24)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(25)} -pin  "vin:rsc:mgc_in_wire" {z(25)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(26)} -pin  "vin:rsc:mgc_in_wire" {z(26)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(27)} -pin  "vin:rsc:mgc_in_wire" {z(27)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(28)} -pin  "vin:rsc:mgc_in_wire" {z(28)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(29)} -pin  "vin:rsc:mgc_in_wire" {z(29)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(30)} -pin  "vin:rsc:mgc_in_wire" {z(30)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(31)} -pin  "vin:rsc:mgc_in_wire" {z(31)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(32)} -pin  "vin:rsc:mgc_in_wire" {z(32)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(33)} -pin  "vin:rsc:mgc_in_wire" {z(33)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(34)} -pin  "vin:rsc:mgc_in_wire" {z(34)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(35)} -pin  "vin:rsc:mgc_in_wire" {z(35)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(36)} -pin  "vin:rsc:mgc_in_wire" {z(36)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(37)} -pin  "vin:rsc:mgc_in_wire" {z(37)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(38)} -pin  "vin:rsc:mgc_in_wire" {z(38)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(39)} -pin  "vin:rsc:mgc_in_wire" {z(39)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(40)} -pin  "vin:rsc:mgc_in_wire" {z(40)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(41)} -pin  "vin:rsc:mgc_in_wire" {z(41)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(42)} -pin  "vin:rsc:mgc_in_wire" {z(42)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(43)} -pin  "vin:rsc:mgc_in_wire" {z(43)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(44)} -pin  "vin:rsc:mgc_in_wire" {z(44)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(45)} -pin  "vin:rsc:mgc_in_wire" {z(45)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(46)} -pin  "vin:rsc:mgc_in_wire" {z(46)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(47)} -pin  "vin:rsc:mgc_in_wire" {z(47)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(48)} -pin  "vin:rsc:mgc_in_wire" {z(48)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(49)} -pin  "vin:rsc:mgc_in_wire" {z(49)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(50)} -pin  "vin:rsc:mgc_in_wire" {z(50)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(51)} -pin  "vin:rsc:mgc_in_wire" {z(51)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(52)} -pin  "vin:rsc:mgc_in_wire" {z(52)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(53)} -pin  "vin:rsc:mgc_in_wire" {z(53)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(54)} -pin  "vin:rsc:mgc_in_wire" {z(54)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(55)} -pin  "vin:rsc:mgc_in_wire" {z(55)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(56)} -pin  "vin:rsc:mgc_in_wire" {z(56)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(57)} -pin  "vin:rsc:mgc_in_wire" {z(57)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(58)} -pin  "vin:rsc:mgc_in_wire" {z(58)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(59)} -pin  "vin:rsc:mgc_in_wire" {z(59)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(60)} -pin  "vin:rsc:mgc_in_wire" {z(60)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(61)} -pin  "vin:rsc:mgc_in_wire" {z(61)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(62)} -pin  "vin:rsc:mgc_in_wire" {z(62)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(63)} -pin  "vin:rsc:mgc_in_wire" {z(63)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(64)} -pin  "vin:rsc:mgc_in_wire" {z(64)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(65)} -pin  "vin:rsc:mgc_in_wire" {z(65)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(66)} -pin  "vin:rsc:mgc_in_wire" {z(66)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(67)} -pin  "vin:rsc:mgc_in_wire" {z(67)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(68)} -pin  "vin:rsc:mgc_in_wire" {z(68)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(69)} -pin  "vin:rsc:mgc_in_wire" {z(69)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(70)} -pin  "vin:rsc:mgc_in_wire" {z(70)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(71)} -pin  "vin:rsc:mgc_in_wire" {z(71)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(72)} -pin  "vin:rsc:mgc_in_wire" {z(72)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(73)} -pin  "vin:rsc:mgc_in_wire" {z(73)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(74)} -pin  "vin:rsc:mgc_in_wire" {z(74)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(75)} -pin  "vin:rsc:mgc_in_wire" {z(75)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(76)} -pin  "vin:rsc:mgc_in_wire" {z(76)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(77)} -pin  "vin:rsc:mgc_in_wire" {z(77)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(78)} -pin  "vin:rsc:mgc_in_wire" {z(78)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(79)} -pin  "vin:rsc:mgc_in_wire" {z(79)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(80)} -pin  "vin:rsc:mgc_in_wire" {z(80)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(81)} -pin  "vin:rsc:mgc_in_wire" {z(81)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(82)} -pin  "vin:rsc:mgc_in_wire" {z(82)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(83)} -pin  "vin:rsc:mgc_in_wire" {z(83)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(84)} -pin  "vin:rsc:mgc_in_wire" {z(84)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(85)} -pin  "vin:rsc:mgc_in_wire" {z(85)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(86)} -pin  "vin:rsc:mgc_in_wire" {z(86)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(87)} -pin  "vin:rsc:mgc_in_wire" {z(87)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(88)} -pin  "vin:rsc:mgc_in_wire" {z(88)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(89)} -pin  "vin:rsc:mgc_in_wire" {z(89)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load inst "vout:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(2,10)" "INTERFACE" -attr xrf 14183 -attr oid 982 -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(2,10)" -pg 1 -lvl 1002
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "vout:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "vout:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "vout:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "vout:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "vout:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "vout:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "vout:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "vout:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "vout:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "vout:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc.z(0)} -pin  "vout:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(1)} -pin  "vout:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(2)} -pin  "vout:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(3)} -pin  "vout:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(4)} -pin  "vout:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(5)} -pin  "vout:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(6)} -pin  "vout:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(7)} -pin  "vout:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(8)} -pin  "vout:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(9)} -pin  "vout:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
### END MODULE 

