##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_Serial_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Serial_IntClock:R)
		5.2::Critical Path Report for (UART_Serial_IntClock:R vs. UART_Serial_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK             | Frequency: 58.97 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 24.00 MHz  | 
Clock: UART_Serial_IntClock  | Frequency: 58.52 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             UART_Serial_IntClock  41666.7          24710       N/A              N/A         N/A              N/A         N/A              N/A         
UART_Serial_IntClock  UART_Serial_IntClock  1.30417e+007     13024578    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase        
-----------  ------------  ----------------------  
Tx_1(0)_PAD  28169         UART_Serial_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.97 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24710p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13487
-------------------------------------   ----- 
End-of-path arrival time (ps)           13487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell1         2685   2685  24710  RISE       1
\UART_Serial:BUART:rx_postpoll\/main_1         macrocell6      4601   7286  24710  RISE       1
\UART_Serial:BUART:rx_postpoll\/q              macrocell6      3350  10636  24710  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13487  24710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_Serial_IntClock
**************************************************
Clock: UART_Serial_IntClock
Frequency: 58.52 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024578p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -6190
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10898
-------------------------------------   ----- 
End-of-path arrival time (ps)           10898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_0\/q                      macrocell11     1250   1250  13024578  RISE       1
\UART_Serial:BUART:counter_load_not\/main_1           macrocell2      4039   5289  13024578  RISE       1
\UART_Serial:BUART:counter_load_not\/q                macrocell2      3350   8639  13024578  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2259  10898  13024578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Serial_IntClock:R)
**********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24710p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13487
-------------------------------------   ----- 
End-of-path arrival time (ps)           13487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell1         2685   2685  24710  RISE       1
\UART_Serial:BUART:rx_postpoll\/main_1         macrocell6      4601   7286  24710  RISE       1
\UART_Serial:BUART:rx_postpoll\/q              macrocell6      3350  10636  24710  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13487  24710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_Serial_IntClock:R vs. UART_Serial_IntClock:R)
*********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024578p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -6190
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10898
-------------------------------------   ----- 
End-of-path arrival time (ps)           10898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_0\/q                      macrocell11     1250   1250  13024578  RISE       1
\UART_Serial:BUART:counter_load_not\/main_1           macrocell2      4039   5289  13024578  RISE       1
\UART_Serial:BUART:counter_load_not\/q                macrocell2      3350   8639  13024578  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2259  10898  13024578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24710p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13487
-------------------------------------   ----- 
End-of-path arrival time (ps)           13487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell1         2685   2685  24710  RISE       1
\UART_Serial:BUART:rx_postpoll\/main_1         macrocell6      4601   7286  24710  RISE       1
\UART_Serial:BUART:rx_postpoll\/q              macrocell6      3350  10636  24710  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13487  24710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 28370p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9787
-------------------------------------   ---- 
End-of-path arrival time (ps)           9787
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell1       2685   2685  24710  RISE       1
\UART_Serial:BUART:rx_state_2\/main_8  macrocell18   7102   9787  28370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 28370p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9787
-------------------------------------   ---- 
End-of-path arrival time (ps)           9787
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1       2685   2685  24710  RISE       1
\UART_Serial:BUART:rx_status_3\/main_6  macrocell23   7102   9787  28370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 28921p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9236
-------------------------------------   ---- 
End-of-path arrival time (ps)           9236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell1       2685   2685  24710  RISE       1
\UART_Serial:BUART:rx_state_0\/main_9  macrocell15   6551   9236  28921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 29358p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8799
-------------------------------------   ---- 
End-of-path arrival time (ps)           8799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1       2685   2685  24710  RISE       1
\UART_Serial:BUART:pollcount_1\/main_3  macrocell21   6114   8799  29358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:rx_last\/main_0
Capture Clock  : \UART_Serial:BUART:rx_last\/clock_0
Path slack     : 29358p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8799
-------------------------------------   ---- 
End-of-path arrival time (ps)           8799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell1       2685   2685  24710  RISE       1
\UART_Serial:BUART:rx_last\/main_0  macrocell24   6114   8799  29358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_last\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Serial:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Serial:BUART:pollcount_0\/clock_0
Path slack     : 30870p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7286
-------------------------------------   ---- 
End-of-path arrival time (ps)           7286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1       2685   2685  24710  RISE       1
\UART_Serial:BUART:pollcount_0\/main_2  macrocell22   4601   7286  30870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024578p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -6190
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10898
-------------------------------------   ----- 
End-of-path arrival time (ps)           10898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_0\/q                      macrocell11     1250   1250  13024578  RISE       1
\UART_Serial:BUART:counter_load_not\/main_1           macrocell2      4039   5289  13024578  RISE       1
\UART_Serial:BUART:counter_load_not\/q                macrocell2      3350   8639  13024578  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2259  10898  13024578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Serial:BUART:sRX:RxBitCounter\/clock
Path slack     : 13026337p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -5360
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13036307

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9969
-------------------------------------   ---- 
End-of-path arrival time (ps)           9969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_0\/q            macrocell15   1250   1250  13026337  RISE       1
\UART_Serial:BUART:rx_counter_load\/main_1  macrocell5    3058   4308  13026337  RISE       1
\UART_Serial:BUART:rx_counter_load\/q       macrocell5    3350   7658  13026337  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/load   count7cell    2312   9969  13026337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Serial:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Serial:BUART:sRX:RxSts\/clock
Path slack     : 13026339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14827
-------------------------------------   ----- 
End-of-path arrival time (ps)           14827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13026339  RISE       1
\UART_Serial:BUART:rx_status_4\/main_1                 macrocell7      2312   5892  13026339  RISE       1
\UART_Serial:BUART:rx_status_4\/q                      macrocell7      3350   9242  13026339  RISE       1
\UART_Serial:BUART:sRX:RxSts\/status_4                 statusicell2    5585  14827  13026339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Serial:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Serial:BUART:sTX:TxSts\/clock
Path slack     : 13028472p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12694
-------------------------------------   ----- 
End-of-path arrival time (ps)           12694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13028472  RISE       1
\UART_Serial:BUART:tx_status_0\/main_3                 macrocell3      3509   7089  13028472  RISE       1
\UART_Serial:BUART:tx_status_0\/q                      macrocell3      3350  10439  13028472  RISE       1
\UART_Serial:BUART:sTX:TxSts\/status_0                 statusicell1    2256  12694  13028472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029808p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_0\/q                macrocell11     1250   1250  13024578  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4599   5849  13029808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030466p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  13030466  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3941   5191  13030466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025993  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4871   5061  13030596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Serial:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 13031068p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7089
-------------------------------------   ---- 
End-of-path arrival time (ps)           7089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13028472  RISE       1
\UART_Serial:BUART:tx_state_0\/main_3                  macrocell11     3509   7089  13031068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031106p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_1\/q                macrocell10     1250   1250  13025327  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3301   4551  13031106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031341p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_0\/q                macrocell15     1250   1250  13026337  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3066   4316  13031341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031494p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  13026491  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2912   4162  13031494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Serial:BUART:txn\/main_3
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 13031545p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031545  RISE       1
\UART_Serial:BUART:txn\/main_3                macrocell9      2241   6611  13031545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 13032144p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:pollcount_0\/q       macrocell22   1250   1250  13028504  RISE       1
\UART_Serial:BUART:pollcount_1\/main_4  macrocell21   4762   6012  13032144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 13032414p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  13030466  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_2  macrocell16   4492   5742  13032414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 13032414p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030466  RISE       1
\UART_Serial:BUART:rx_state_2\/main_2   macrocell18   4492   5742  13032414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 13032414p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030466  RISE       1
\UART_Serial:BUART:rx_status_3\/main_2  macrocell23   4492   5742  13032414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 13032692p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:pollcount_0\/q       macrocell22   1250   1250  13028504  RISE       1
\UART_Serial:BUART:rx_state_0\/main_10  macrocell15   4215   5465  13032692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_load_fifo\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032739p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3130
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_load_fifo\/q            macrocell16     1250   1250  13027490  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4548   5798  13032739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Serial:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Serial:BUART:pollcount_0\/clock_0
Path slack     : 13032826p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032826  RISE       1
\UART_Serial:BUART:pollcount_0\/main_0        macrocell22   3390   5330  13032826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Serial:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Serial:BUART:pollcount_0\/clock_0
Path slack     : 13032840p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032840  RISE       1
\UART_Serial:BUART:pollcount_0\/main_1        macrocell22   3376   5316  13032840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 13032868p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5289
-------------------------------------   ---- 
End-of-path arrival time (ps)           5289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_0\/q       macrocell11   1250   1250  13024578  RISE       1
\UART_Serial:BUART:tx_state_0\/main_1  macrocell11   4039   5289  13032868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 13033093p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:pollcount_0\/q       macrocell22   1250   1250  13028504  RISE       1
\UART_Serial:BUART:rx_status_3\/main_7  macrocell23   3813   5063  13033093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 13033098p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025993  RISE       1
\UART_Serial:BUART:tx_state_1\/main_2               macrocell10     4869   5059  13033098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:txn\/main_2
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 13033246p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_0\/q  macrocell11   1250   1250  13024578  RISE       1
\UART_Serial:BUART:txn\/main_2    macrocell9    3660   4910  13033246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 13033246p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_0\/q       macrocell11   1250   1250  13024578  RISE       1
\UART_Serial:BUART:tx_state_1\/main_1  macrocell10   3660   4910  13033246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 13033251p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_0\/q       macrocell11   1250   1250  13024578  RISE       1
\UART_Serial:BUART:tx_state_2\/main_1  macrocell12   3655   4905  13033251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Serial:BUART:tx_bitclk\/clock_0
Path slack     : 13033251p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_0\/q      macrocell11   1250   1250  13024578  RISE       1
\UART_Serial:BUART:tx_bitclk\/main_1  macrocell13   3655   4905  13033251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Serial:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART_Serial:BUART:rx_state_0\/main_7         macrocell15   2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Serial:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART_Serial:BUART:rx_state_3\/main_7         macrocell17   2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033417p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_7       macrocell16   2800   4740  13033417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Serial:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 13033417p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART_Serial:BUART:rx_state_2\/main_7         macrocell18   2800   4740  13033417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Serial:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\UART_Serial:BUART:rx_state_0\/main_6         macrocell15   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Serial:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\UART_Serial:BUART:rx_state_3\/main_6         macrocell17   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Serial:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\UART_Serial:BUART:rx_state_0\/main_5         macrocell15   2795   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Serial:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\UART_Serial:BUART:rx_state_3\/main_5         macrocell17   2795   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030466  RISE       1
\UART_Serial:BUART:rx_state_0\/main_2   macrocell15   3484   4734  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13030466  RISE       1
\UART_Serial:BUART:rx_state_3\/main_2   macrocell17   3484   4734  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_6       macrocell16   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Serial:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\UART_Serial:BUART:rx_state_2\/main_6         macrocell18   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_5       macrocell16   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Serial:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\UART_Serial:BUART:rx_state_2\/main_5         macrocell18   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Serial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033550p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032826  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/main_0   macrocell19   2667   4607  13033550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Serial:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 13033550p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032826  RISE       1
\UART_Serial:BUART:pollcount_1\/main_0        macrocell21   2667   4607  13033550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Serial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033556p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032840  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/main_1   macrocell19   2661   4601  13033556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Serial:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 13033556p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032840  RISE       1
\UART_Serial:BUART:pollcount_1\/main_1        macrocell21   2661   4601  13033556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:txn\/main_1
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 13033616p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_1\/q  macrocell10   1250   1250  13025327  RISE       1
\UART_Serial:BUART:txn\/main_1    macrocell9    3291   4541  13033616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 13033616p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_1\/q       macrocell10   1250   1250  13025327  RISE       1
\UART_Serial:BUART:tx_state_1\/main_0  macrocell10   3291   4541  13033616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 13033617p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_1\/q       macrocell10   1250   1250  13025327  RISE       1
\UART_Serial:BUART:tx_state_0\/main_0  macrocell11   3290   4540  13033617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 13033755p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025993  RISE       1
\UART_Serial:BUART:tx_state_2\/main_2               macrocell12     4212   4402  13033755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Serial:BUART:tx_bitclk\/clock_0
Path slack     : 13033755p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025993  RISE       1
\UART_Serial:BUART:tx_bitclk\/main_2                macrocell13     4212   4402  13033755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_1\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 13033813p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:pollcount_1\/q       macrocell21   1250   1250  13026774  RISE       1
\UART_Serial:BUART:rx_status_3\/main_5  macrocell23   3094   4344  13033813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_1\/q
Path End       : \UART_Serial:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 13033814p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:pollcount_1\/q       macrocell21   1250   1250  13026774  RISE       1
\UART_Serial:BUART:pollcount_1\/main_2  macrocell21   3092   4342  13033814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 13033849p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_0\/q       macrocell15   1250   1250  13026337  RISE       1
\UART_Serial:BUART:rx_state_0\/main_1  macrocell15   3058   4308  13033849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 13033849p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_0\/q       macrocell15   1250   1250  13026337  RISE       1
\UART_Serial:BUART:rx_state_3\/main_1  macrocell17   3058   4308  13033849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033849p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_0\/q               macrocell15   1250   1250  13026337  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/main_1  macrocell20   3058   4308  13033849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Serial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033892p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033892  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/main_2   macrocell19   2324   4264  13033892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 13033911p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_1\/q       macrocell10   1250   1250  13025327  RISE       1
\UART_Serial:BUART:tx_state_2\/main_0  macrocell12   2995   4245  13033911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Serial:BUART:tx_bitclk\/clock_0
Path slack     : 13033911p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_1\/q      macrocell10   1250   1250  13025327  RISE       1
\UART_Serial:BUART:tx_bitclk\/main_0  macrocell13   2995   4245  13033911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:txn\/main_4
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 13033939p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_2\/q  macrocell12   1250   1250  13025772  RISE       1
\UART_Serial:BUART:txn\/main_4    macrocell9    2967   4217  13033939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 13033939p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_2\/q       macrocell12   1250   1250  13025772  RISE       1
\UART_Serial:BUART:tx_state_1\/main_3  macrocell10   2967   4217  13033939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 13033943p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_2\/q       macrocell12   1250   1250  13025772  RISE       1
\UART_Serial:BUART:tx_state_2\/main_3  macrocell12   2963   4213  13033943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Serial:BUART:tx_bitclk\/clock_0
Path slack     : 13033943p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_2\/q      macrocell12   1250   1250  13025772  RISE       1
\UART_Serial:BUART:tx_bitclk\/main_3  macrocell13   2963   4213  13033943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033954p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_0\/q         macrocell15   1250   1250  13026337  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_1  macrocell16   2953   4203  13033954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 13033954p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_0\/q       macrocell15   1250   1250  13026337  RISE       1
\UART_Serial:BUART:rx_state_2\/main_1  macrocell18   2953   4203  13033954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 13033954p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_0\/q        macrocell15   1250   1250  13026337  RISE       1
\UART_Serial:BUART:rx_status_3\/main_1  macrocell23   2953   4203  13033954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_1\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 13033958p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:pollcount_1\/q      macrocell21   1250   1250  13026774  RISE       1
\UART_Serial:BUART:rx_state_0\/main_8  macrocell15   2948   4198  13033958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 13034002p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13026491  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_0  macrocell16   2905   4155  13034002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 13034002p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13026491  RISE       1
\UART_Serial:BUART:rx_state_2\/main_0    macrocell18   2905   4155  13034002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 13034002p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13026491  RISE       1
\UART_Serial:BUART:rx_status_3\/main_0   macrocell23   2905   4155  13034002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 13034003p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13026491  RISE       1
\UART_Serial:BUART:rx_state_0\/main_0    macrocell15   2904   4154  13034003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 13034003p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13026491  RISE       1
\UART_Serial:BUART:rx_state_3\/main_0    macrocell17   2904   4154  13034003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034003p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  13026491  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/main_0  macrocell20   2904   4154  13034003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 13034061p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_state_2\/q       macrocell12   1250   1250  13025772  RISE       1
\UART_Serial:BUART:tx_state_0\/main_4  macrocell11   2846   4096  13034061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_bitclk\/q
Path End       : \UART_Serial:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 13034083p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_bitclk\/q        macrocell13   1250   1250  13034083  RISE       1
\UART_Serial:BUART:tx_state_0\/main_5  macrocell11   2824   4074  13034083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_bitclk\/q
Path End       : \UART_Serial:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 13034084p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_bitclk\/q        macrocell13   1250   1250  13034083  RISE       1
\UART_Serial:BUART:tx_state_2\/main_5  macrocell12   2823   4073  13034084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_bitclk\/q
Path End       : \UART_Serial:BUART:txn\/main_6
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 13034084p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_bitclk\/q  macrocell13   1250   1250  13034083  RISE       1
\UART_Serial:BUART:txn\/main_6   macrocell9    2823   4073  13034084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_bitclk\/q
Path End       : \UART_Serial:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 13034084p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:tx_bitclk\/q        macrocell13   1250   1250  13034083  RISE       1
\UART_Serial:BUART:tx_state_1\/main_5  macrocell10   2823   4073  13034084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_3\/q         macrocell17   1250   1250  13026597  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_3  macrocell16   2808   4058  13034098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_3\/q       macrocell17   1250   1250  13026597  RISE       1
\UART_Serial:BUART:rx_state_2\/main_3  macrocell18   2808   4058  13034098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_3\/q        macrocell17   1250   1250  13026597  RISE       1
\UART_Serial:BUART:rx_status_3\/main_3  macrocell23   2808   4058  13034098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 13034106p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_2\/q         macrocell18   1250   1250  13026619  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_4  macrocell16   2801   4051  13034106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 13034106p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_2\/q       macrocell18   1250   1250  13026619  RISE       1
\UART_Serial:BUART:rx_state_2\/main_4  macrocell18   2801   4051  13034106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 13034106p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_2\/q        macrocell18   1250   1250  13026619  RISE       1
\UART_Serial:BUART:rx_status_3\/main_4  macrocell23   2801   4051  13034106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 13034109p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_3\/q       macrocell17   1250   1250  13026597  RISE       1
\UART_Serial:BUART:rx_state_0\/main_3  macrocell15   2798   4048  13034109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 13034109p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_3\/q       macrocell17   1250   1250  13026597  RISE       1
\UART_Serial:BUART:rx_state_3\/main_3  macrocell17   2798   4048  13034109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034109p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_3\/q               macrocell17   1250   1250  13026597  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/main_2  macrocell20   2798   4048  13034109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 13034131p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_2\/q       macrocell18   1250   1250  13026619  RISE       1
\UART_Serial:BUART:rx_state_0\/main_4  macrocell15   2776   4026  13034131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 13034131p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_2\/q       macrocell18   1250   1250  13026619  RISE       1
\UART_Serial:BUART:rx_state_3\/main_4  macrocell17   2776   4026  13034131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034131p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_state_2\/q               macrocell18   1250   1250  13026619  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/main_3  macrocell20   2776   4026  13034131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 13034282p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025993  RISE       1
\UART_Serial:BUART:tx_state_0\/main_2               macrocell11     3684   3874  13034282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:txn\/q
Path End       : \UART_Serial:BUART:txn\/main_0
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 13034350p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:txn\/q       macrocell9    1250   1250  13034350  RISE       1
\UART_Serial:BUART:txn\/main_0  macrocell9    2557   3807  13034350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_last\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 13034617p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_last\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_last\/q          macrocell24   1250   1250  13034617  RISE       1
\UART_Serial:BUART:rx_state_2\/main_9  macrocell18   2289   3539  13034617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Serial:BUART:pollcount_0\/clock_0
Path slack     : 13034664p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Serial:BUART:pollcount_0\/q       macrocell22   1250   1250  13028504  RISE       1
\UART_Serial:BUART:pollcount_0\/main_3  macrocell22   2243   3493  13034664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Serial:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 13035258p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2899
-------------------------------------   ---- 
End-of-path arrival time (ps)           2899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035258  RISE       1
\UART_Serial:BUART:tx_state_2\/main_4               macrocell12     2709   2899  13035258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Serial:BUART:txn\/main_5
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 13035265p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2891
-------------------------------------   ---- 
End-of-path arrival time (ps)           2891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035258  RISE       1
\UART_Serial:BUART:txn\/main_5                      macrocell9      2701   2891  13035265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Serial:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 13035265p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2891
-------------------------------------   ---- 
End-of-path arrival time (ps)           2891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035258  RISE       1
\UART_Serial:BUART:tx_state_1\/main_4               macrocell10     2701   2891  13035265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_status_3\/q
Path End       : \UART_Serial:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Serial:BUART:sRX:RxSts\/clock
Path slack     : 13037591p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   13041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_Serial:BUART:rx_status_3\/q       macrocell23    1250   1250  13037591  RISE       1
\UART_Serial:BUART:sRX:RxSts\/status_3  statusicell2   2325   3575  13037591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

