;redcode
;assert 1
	SPL 0, <82
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, -5
	SUB @121, 100
	SPL @270, <0
	JMN 0, 0
	SUB #0, -5
	MOV @121, 106
	MOV -1, <-26
	JMN 0, -5
	MOV 0, 0
	MOV 0, 0
	DJN <-0, #402
	SUB 0, 6
	SUB 0, 6
	MOV -1, <-26
	MOV @121, 106
	MOV @121, 106
	SUB 430, @19
	MOV @121, 106
	SPL @72, #200
	MOV -1, <-26
	JMP <121, 100
	JMN <-400, #402
	SPL <61, 52
	SUB @3, 0
	JMN 0, 0
	SUB #72, @200
	MOV 0, 0
	JMZ 0, 0
	SPL @72, #200
	CMP #12, @200
	ADD 610, 523
	SUB 0, 0
	DJN <-400, #402
	SUB 0, 0
	JMP -1, @-20
	SPL @100, 230
	ADD 610, 523
	SUB @121, 100
	MOV -1, <-26
	SPL @100, 230
	CMP -207, <-120
	SUB @121, 100
	MOV -1, <-26
	DJN -1, @-20
	SPL 0, <82
	CMP -207, <-120
