// Seed: 3097813409
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply1 id_5 = 1;
  assign id_4 = -1;
  parameter id_6 = 1;
  assign id_4 = 1;
  wire id_7, id_8;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wor  id_0,
    input  wire id_1,
    output wand id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    output logic id_0,
    output wand id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    id_10,
    output wand id_8
);
  initial
  `define pp_11 0
  initial $display;
  always id_0 <= 1;
  wire id_12;
  wire id_13 = id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_13,
      id_12
  );
endmodule
