lib_name: BAG_prim
cell_name: pmos4_standard
pins: [ "G", "S", "B", "D" ]
instances:
  M0:
    lib_name: tsmcN65
    cell_name: pch_lvt
    instpins:
      D:
        direction: inputOutput
        net_name: "net1"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "net2"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "net3"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "net4"
        num_bits: 1
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
