Source Block: oh/src/common/hdl/oh_memory_sp.v@74:86@HdlStmProcess
   reg [DW-1:0]        ram    [DEPTH-1:0];  
   reg [DW-1:0]        dout;
   integer 	       i;
   
   //read port (one cycle latency)
   always @ (posedge clk)
     if(en & ~sleep & ~shutdown)       
       dout[DW-1:0] <= ram[addr[AW-1:0]];

   //write port
   always @ (posedge clk)
     for(i=0;i<DW;i=i+1)	   
       if(en & wem[i] & we & ~sleep & ~shutdown)	       

Diff Content:
- 80      if(en & ~sleep & ~shutdown)       
+ 80      if(en)       

Clone Blocks:
Clone Blocks 1:
oh/src/common/hdl/oh_memory_dp.v@39:51
   reg [DW-1:0]        ram    [MD-1:0];  
   reg [DW-1:0]        rd_dout;
   integer 	       i;
   
   //read port
   always @ (posedge rd_clk)
     if(rd_en)       
       rd_dout[DW-1:0] <= ram[rd_addr[AW-1:0]];
   
   //write port
   always @(posedge wr_clk)    
     for (i=0;i<DW;i=i+1)
       if (wr_en & wr_wem[i]) 

Clone Blocks 2:
oh/src/common/hdl/oh_memory_sp.v@79:92
   always @ (posedge clk)
     if(en & ~sleep & ~shutdown)       
       dout[DW-1:0] <= ram[addr[AW-1:0]];

   //write port
   always @ (posedge clk)
     for(i=0;i<DW;i=i+1)	   
       if(en & wem[i] & we & ~sleep & ~shutdown)	       
 	 ram[addr[AW-1:0]][i] <= din[i]; 
`endif
  
endmodule // oh_memory_sp



