
Lab4_Exercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039b8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08003ac4  08003ac4  00013ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b74  08003b74  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08003b74  08003b74  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003b74  08003b74  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b74  08003b74  00013b74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b78  08003b78  00013b78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003b7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000178  20000074  08003bf0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001ec  08003bf0  000201ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d0f7  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ef4  00000000  00000000  0002d194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc0  00000000  00000000  0002f088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bf8  00000000  00000000  0002fd48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b8b  00000000  00000000  00030940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e481  00000000  00000000  000484cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088814  00000000  00000000  0005694c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000df160  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003884  00000000  00000000  000df1b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08003aac 	.word	0x08003aac

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08003aac 	.word	0x08003aac

0800014c <LED_BTN_toggle>:

uint32_t pressedCounter = 0;
uint8_t ledToggleTaskAdded = 0;

void LED_BTN_toggle(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_BTN_GPIO_Port, LED_BTN_Pin);
 8000150:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000154:	4802      	ldr	r0, [pc, #8]	; (8000160 <LED_BTN_toggle+0x14>)
 8000156:	f001 f9c8 	bl	80014ea <HAL_GPIO_TogglePin>
}
 800015a:	bf00      	nop
 800015c:	bd80      	pop	{r7, pc}
 800015e:	bf00      	nop
 8000160:	40010c00 	.word	0x40010c00

08000164 <read_button>:

void read_button(void)
{
 8000164:	b580      	push	{r7, lr}
 8000166:	b082      	sub	sp, #8
 8000168:	af00      	add	r7, sp, #0
	GPIO_PinState curBtnReadVal = HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 800016a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800016e:	482f      	ldr	r0, [pc, #188]	; (800022c <read_button+0xc8>)
 8000170:	f001 f98c 	bl	800148c <HAL_GPIO_ReadPin>
 8000174:	4603      	mov	r3, r0
 8000176:	71fb      	strb	r3, [r7, #7]
	if (prevBtnReadVal[0] == prevBtnReadVal[1] && prevBtnReadVal[1] == curBtnReadVal)
 8000178:	4b2d      	ldr	r3, [pc, #180]	; (8000230 <read_button+0xcc>)
 800017a:	781a      	ldrb	r2, [r3, #0]
 800017c:	4b2c      	ldr	r3, [pc, #176]	; (8000230 <read_button+0xcc>)
 800017e:	785b      	ldrb	r3, [r3, #1]
 8000180:	429a      	cmp	r2, r3
 8000182:	d147      	bne.n	8000214 <read_button+0xb0>
 8000184:	4b2a      	ldr	r3, [pc, #168]	; (8000230 <read_button+0xcc>)
 8000186:	785b      	ldrb	r3, [r3, #1]
 8000188:	79fa      	ldrb	r2, [r7, #7]
 800018a:	429a      	cmp	r2, r3
 800018c:	d142      	bne.n	8000214 <read_button+0xb0>
	{
		if (curBtnReadVal != buttonState)
 800018e:	4b29      	ldr	r3, [pc, #164]	; (8000234 <read_button+0xd0>)
 8000190:	781b      	ldrb	r3, [r3, #0]
 8000192:	79fa      	ldrb	r2, [r7, #7]
 8000194:	429a      	cmp	r2, r3
 8000196:	d01e      	beq.n	80001d6 <read_button+0x72>
		{
			buttonState = curBtnReadVal;
 8000198:	4a26      	ldr	r2, [pc, #152]	; (8000234 <read_button+0xd0>)
 800019a:	79fb      	ldrb	r3, [r7, #7]
 800019c:	7013      	strb	r3, [r2, #0]
			if (buttonState == PRESSED)
 800019e:	4b25      	ldr	r3, [pc, #148]	; (8000234 <read_button+0xd0>)
 80001a0:	781b      	ldrb	r3, [r3, #0]
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	d105      	bne.n	80001b2 <read_button+0x4e>
			{
				HAL_GPIO_TogglePin(LED_BTN_GPIO_Port, LED_BTN_Pin);
 80001a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001aa:	4820      	ldr	r0, [pc, #128]	; (800022c <read_button+0xc8>)
 80001ac:	f001 f99d 	bl	80014ea <HAL_GPIO_TogglePin>
 80001b0:	e030      	b.n	8000214 <read_button+0xb0>
			}else
			{
				if (ledToggleTaskAdded == 1)
 80001b2:	4b21      	ldr	r3, [pc, #132]	; (8000238 <read_button+0xd4>)
 80001b4:	781b      	ldrb	r3, [r3, #0]
 80001b6:	2b01      	cmp	r3, #1
 80001b8:	d109      	bne.n	80001ce <read_button+0x6a>
				{
					SCH_Delete_Task(SCH_Find_Task(LED_BTN_toggle));
 80001ba:	4820      	ldr	r0, [pc, #128]	; (800023c <read_button+0xd8>)
 80001bc:	f000 fc56 	bl	8000a6c <SCH_Find_Task>
 80001c0:	4603      	mov	r3, r0
 80001c2:	4618      	mov	r0, r3
 80001c4:	f000 fa78 	bl	80006b8 <SCH_Delete_Task>
					ledToggleTaskAdded = 0;
 80001c8:	4b1b      	ldr	r3, [pc, #108]	; (8000238 <read_button+0xd4>)
 80001ca:	2200      	movs	r2, #0
 80001cc:	701a      	strb	r2, [r3, #0]
				}
				pressedCounter = 0;
 80001ce:	4b1c      	ldr	r3, [pc, #112]	; (8000240 <read_button+0xdc>)
 80001d0:	2200      	movs	r2, #0
 80001d2:	601a      	str	r2, [r3, #0]
 80001d4:	e01e      	b.n	8000214 <read_button+0xb0>
			}
		}else
		{
			if (buttonState == PRESSED)
 80001d6:	4b17      	ldr	r3, [pc, #92]	; (8000234 <read_button+0xd0>)
 80001d8:	781b      	ldrb	r3, [r3, #0]
 80001da:	2b00      	cmp	r3, #0
 80001dc:	d11a      	bne.n	8000214 <read_button+0xb0>
			{
				//check for press more than 1s
				++pressedCounter;
 80001de:	4b18      	ldr	r3, [pc, #96]	; (8000240 <read_button+0xdc>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	3301      	adds	r3, #1
 80001e4:	4a16      	ldr	r2, [pc, #88]	; (8000240 <read_button+0xdc>)
 80001e6:	6013      	str	r3, [r2, #0]
				if (pressedCounter * TICK_DURATION >= 1000)
 80001e8:	4b15      	ldr	r3, [pc, #84]	; (8000240 <read_button+0xdc>)
 80001ea:	681a      	ldr	r2, [r3, #0]
 80001ec:	4613      	mov	r3, r2
 80001ee:	009b      	lsls	r3, r3, #2
 80001f0:	4413      	add	r3, r2
 80001f2:	005b      	lsls	r3, r3, #1
 80001f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80001f8:	d30c      	bcc.n	8000214 <read_button+0xb0>
				{
					if (ledToggleTaskAdded == 0)
 80001fa:	4b0f      	ldr	r3, [pc, #60]	; (8000238 <read_button+0xd4>)
 80001fc:	781b      	ldrb	r3, [r3, #0]
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d108      	bne.n	8000214 <read_button+0xb0>
					{
						SCH_Add_Task(LED_BTN_toggle, 0, 500);
 8000202:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000206:	2100      	movs	r1, #0
 8000208:	480c      	ldr	r0, [pc, #48]	; (800023c <read_button+0xd8>)
 800020a:	f000 fb5d 	bl	80008c8 <SCH_Add_Task>
						ledToggleTaskAdded = 1;
 800020e:	4b0a      	ldr	r3, [pc, #40]	; (8000238 <read_button+0xd4>)
 8000210:	2201      	movs	r2, #1
 8000212:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
	}
	prevBtnReadVal[0] = prevBtnReadVal[1];
 8000214:	4b06      	ldr	r3, [pc, #24]	; (8000230 <read_button+0xcc>)
 8000216:	785a      	ldrb	r2, [r3, #1]
 8000218:	4b05      	ldr	r3, [pc, #20]	; (8000230 <read_button+0xcc>)
 800021a:	701a      	strb	r2, [r3, #0]
	prevBtnReadVal[1] = curBtnReadVal;
 800021c:	4a04      	ldr	r2, [pc, #16]	; (8000230 <read_button+0xcc>)
 800021e:	79fb      	ldrb	r3, [r7, #7]
 8000220:	7053      	strb	r3, [r2, #1]
}
 8000222:	bf00      	nop
 8000224:	3708      	adds	r7, #8
 8000226:	46bd      	mov	sp, r7
 8000228:	bd80      	pop	{r7, pc}
 800022a:	bf00      	nop
 800022c:	40010c00 	.word	0x40010c00
 8000230:	20000000 	.word	0x20000000
 8000234:	20000002 	.word	0x20000002
 8000238:	20000094 	.word	0x20000094
 800023c:	0800014d 	.word	0x0800014d
 8000240:	20000090 	.word	0x20000090

08000244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000248:	f000 fd82 	bl	8000d50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800024c:	f000 f84c 	bl	80002e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000250:	f000 f8fc 	bl	800044c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000254:	f000 f884 	bl	8000360 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000258:	f000 f8ce 	bl	80003f8 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Init();
 800025c:	f000 f9fc 	bl	8000658 <SCH_Init>
  SCH_Add_Task(LED05_blink, 0, 500);
 8000260:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000264:	2100      	movs	r1, #0
 8000266:	4818      	ldr	r0, [pc, #96]	; (80002c8 <main+0x84>)
 8000268:	f000 fb2e 	bl	80008c8 <SCH_Add_Task>
  SCH_Add_Task(LED1_blink, 0, 1000);
 800026c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000270:	2100      	movs	r1, #0
 8000272:	4816      	ldr	r0, [pc, #88]	; (80002cc <main+0x88>)
 8000274:	f000 fb28 	bl	80008c8 <SCH_Add_Task>
  SCH_Add_Task(LED15_blink, 0, 1500);
 8000278:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800027c:	2100      	movs	r1, #0
 800027e:	4814      	ldr	r0, [pc, #80]	; (80002d0 <main+0x8c>)
 8000280:	f000 fb22 	bl	80008c8 <SCH_Add_Task>
  SCH_Add_Task(LED2_blink, 0, 2000);
 8000284:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000288:	2100      	movs	r1, #0
 800028a:	4812      	ldr	r0, [pc, #72]	; (80002d4 <main+0x90>)
 800028c:	f000 fb1c 	bl	80008c8 <SCH_Add_Task>
  SCH_Add_Task(LED25_blink, 2000, 0);
 8000290:	2200      	movs	r2, #0
 8000292:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000296:	4810      	ldr	r0, [pc, #64]	; (80002d8 <main+0x94>)
 8000298:	f000 fb16 	bl	80008c8 <SCH_Add_Task>
  SCH_Add_Task(print10ms, 2000, 10);
 800029c:	220a      	movs	r2, #10
 800029e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80002a2:	480e      	ldr	r0, [pc, #56]	; (80002dc <main+0x98>)
 80002a4:	f000 fb10 	bl	80008c8 <SCH_Add_Task>
  SCH_Add_Task(print500ms, 2000, 500);
 80002a8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80002ac:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80002b0:	480b      	ldr	r0, [pc, #44]	; (80002e0 <main+0x9c>)
 80002b2:	f000 fb09 	bl	80008c8 <SCH_Add_Task>
  SCH_Add_Task(read_button, 0, 10);
 80002b6:	220a      	movs	r2, #10
 80002b8:	2100      	movs	r1, #0
 80002ba:	480a      	ldr	r0, [pc, #40]	; (80002e4 <main+0xa0>)
 80002bc:	f000 fb04 	bl	80008c8 <SCH_Add_Task>

  while (1)
  {
	  SCH_Dispatch_Tasks();
 80002c0:	f000 fa8c 	bl	80007dc <SCH_Dispatch_Tasks>
 80002c4:	e7fc      	b.n	80002c0 <main+0x7c>
 80002c6:	bf00      	nop
 80002c8:	08000511 	.word	0x08000511
 80002cc:	08000531 	.word	0x08000531
 80002d0:	08000551 	.word	0x08000551
 80002d4:	08000571 	.word	0x08000571
 80002d8:	08000591 	.word	0x08000591
 80002dc:	080005b1 	.word	0x080005b1
 80002e0:	080005c5 	.word	0x080005c5
 80002e4:	08000165 	.word	0x08000165

080002e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b090      	sub	sp, #64	; 0x40
 80002ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ee:	f107 0318 	add.w	r3, r7, #24
 80002f2:	2228      	movs	r2, #40	; 0x28
 80002f4:	2100      	movs	r1, #0
 80002f6:	4618      	mov	r0, r3
 80002f8:	f002 ff56 	bl	80031a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002fc:	1d3b      	adds	r3, r7, #4
 80002fe:	2200      	movs	r2, #0
 8000300:	601a      	str	r2, [r3, #0]
 8000302:	605a      	str	r2, [r3, #4]
 8000304:	609a      	str	r2, [r3, #8]
 8000306:	60da      	str	r2, [r3, #12]
 8000308:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800030a:	2302      	movs	r3, #2
 800030c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800030e:	2301      	movs	r3, #1
 8000310:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000312:	2310      	movs	r3, #16
 8000314:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000316:	2300      	movs	r3, #0
 8000318:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800031a:	f107 0318 	add.w	r3, r7, #24
 800031e:	4618      	mov	r0, r3
 8000320:	f001 f8fc 	bl	800151c <HAL_RCC_OscConfig>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800032a:	f000 f979 	bl	8000620 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800032e:	230f      	movs	r3, #15
 8000330:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000332:	2300      	movs	r3, #0
 8000334:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000336:	2300      	movs	r3, #0
 8000338:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800033a:	2300      	movs	r3, #0
 800033c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800033e:	2300      	movs	r3, #0
 8000340:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000342:	1d3b      	adds	r3, r7, #4
 8000344:	2100      	movs	r1, #0
 8000346:	4618      	mov	r0, r3
 8000348:	f001 fb6a 	bl	8001a20 <HAL_RCC_ClockConfig>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d001      	beq.n	8000356 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000352:	f000 f965 	bl	8000620 <Error_Handler>
  }
}
 8000356:	bf00      	nop
 8000358:	3740      	adds	r7, #64	; 0x40
 800035a:	46bd      	mov	sp, r7
 800035c:	bd80      	pop	{r7, pc}
	...

08000360 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b086      	sub	sp, #24
 8000364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000366:	f107 0308 	add.w	r3, r7, #8
 800036a:	2200      	movs	r2, #0
 800036c:	601a      	str	r2, [r3, #0]
 800036e:	605a      	str	r2, [r3, #4]
 8000370:	609a      	str	r2, [r3, #8]
 8000372:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000374:	463b      	mov	r3, r7
 8000376:	2200      	movs	r2, #0
 8000378:	601a      	str	r2, [r3, #0]
 800037a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800037c:	4b1d      	ldr	r3, [pc, #116]	; (80003f4 <MX_TIM2_Init+0x94>)
 800037e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000382:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000384:	4b1b      	ldr	r3, [pc, #108]	; (80003f4 <MX_TIM2_Init+0x94>)
 8000386:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800038a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800038c:	4b19      	ldr	r3, [pc, #100]	; (80003f4 <MX_TIM2_Init+0x94>)
 800038e:	2200      	movs	r2, #0
 8000390:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000392:	4b18      	ldr	r3, [pc, #96]	; (80003f4 <MX_TIM2_Init+0x94>)
 8000394:	2209      	movs	r2, #9
 8000396:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000398:	4b16      	ldr	r3, [pc, #88]	; (80003f4 <MX_TIM2_Init+0x94>)
 800039a:	2200      	movs	r2, #0
 800039c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800039e:	4b15      	ldr	r3, [pc, #84]	; (80003f4 <MX_TIM2_Init+0x94>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80003a4:	4813      	ldr	r0, [pc, #76]	; (80003f4 <MX_TIM2_Init+0x94>)
 80003a6:	f001 fcc9 	bl	8001d3c <HAL_TIM_Base_Init>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d001      	beq.n	80003b4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80003b0:	f000 f936 	bl	8000620 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80003ba:	f107 0308 	add.w	r3, r7, #8
 80003be:	4619      	mov	r1, r3
 80003c0:	480c      	ldr	r0, [pc, #48]	; (80003f4 <MX_TIM2_Init+0x94>)
 80003c2:	f001 fe5f 	bl	8002084 <HAL_TIM_ConfigClockSource>
 80003c6:	4603      	mov	r3, r0
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d001      	beq.n	80003d0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80003cc:	f000 f928 	bl	8000620 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003d0:	2300      	movs	r3, #0
 80003d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003d4:	2300      	movs	r3, #0
 80003d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80003d8:	463b      	mov	r3, r7
 80003da:	4619      	mov	r1, r3
 80003dc:	4805      	ldr	r0, [pc, #20]	; (80003f4 <MX_TIM2_Init+0x94>)
 80003de:	f002 f82b 	bl	8002438 <HAL_TIMEx_MasterConfigSynchronization>
 80003e2:	4603      	mov	r3, r0
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d001      	beq.n	80003ec <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80003e8:	f000 f91a 	bl	8000620 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80003ec:	bf00      	nop
 80003ee:	3718      	adds	r7, #24
 80003f0:	46bd      	mov	sp, r7
 80003f2:	bd80      	pop	{r7, pc}
 80003f4:	20000098 	.word	0x20000098

080003f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003fc:	4b11      	ldr	r3, [pc, #68]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 80003fe:	4a12      	ldr	r2, [pc, #72]	; (8000448 <MX_USART1_UART_Init+0x50>)
 8000400:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000402:	4b10      	ldr	r3, [pc, #64]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 8000404:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000408:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800040a:	4b0e      	ldr	r3, [pc, #56]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 800040c:	2200      	movs	r2, #0
 800040e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000410:	4b0c      	ldr	r3, [pc, #48]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 8000412:	2200      	movs	r2, #0
 8000414:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000416:	4b0b      	ldr	r3, [pc, #44]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 8000418:	2200      	movs	r2, #0
 800041a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800041c:	4b09      	ldr	r3, [pc, #36]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 800041e:	220c      	movs	r2, #12
 8000420:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000422:	4b08      	ldr	r3, [pc, #32]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 8000424:	2200      	movs	r2, #0
 8000426:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000428:	4b06      	ldr	r3, [pc, #24]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 800042a:	2200      	movs	r2, #0
 800042c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800042e:	4805      	ldr	r0, [pc, #20]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 8000430:	f002 f86c 	bl	800250c <HAL_UART_Init>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800043a:	f000 f8f1 	bl	8000620 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800043e:	bf00      	nop
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	200000e0 	.word	0x200000e0
 8000448:	40013800 	.word	0x40013800

0800044c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b086      	sub	sp, #24
 8000450:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000452:	f107 0308 	add.w	r3, r7, #8
 8000456:	2200      	movs	r2, #0
 8000458:	601a      	str	r2, [r3, #0]
 800045a:	605a      	str	r2, [r3, #4]
 800045c:	609a      	str	r2, [r3, #8]
 800045e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000460:	4b28      	ldr	r3, [pc, #160]	; (8000504 <MX_GPIO_Init+0xb8>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	4a27      	ldr	r2, [pc, #156]	; (8000504 <MX_GPIO_Init+0xb8>)
 8000466:	f043 0304 	orr.w	r3, r3, #4
 800046a:	6193      	str	r3, [r2, #24]
 800046c:	4b25      	ldr	r3, [pc, #148]	; (8000504 <MX_GPIO_Init+0xb8>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	f003 0304 	and.w	r3, r3, #4
 8000474:	607b      	str	r3, [r7, #4]
 8000476:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000478:	4b22      	ldr	r3, [pc, #136]	; (8000504 <MX_GPIO_Init+0xb8>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	4a21      	ldr	r2, [pc, #132]	; (8000504 <MX_GPIO_Init+0xb8>)
 800047e:	f043 0308 	orr.w	r3, r3, #8
 8000482:	6193      	str	r3, [r2, #24]
 8000484:	4b1f      	ldr	r3, [pc, #124]	; (8000504 <MX_GPIO_Init+0xb8>)
 8000486:	699b      	ldr	r3, [r3, #24]
 8000488:	f003 0308 	and.w	r3, r3, #8
 800048c:	603b      	str	r3, [r7, #0]
 800048e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED25_Pin|LED2_Pin|LED15_Pin|LED1_Pin
 8000490:	2200      	movs	r2, #0
 8000492:	213e      	movs	r1, #62	; 0x3e
 8000494:	481c      	ldr	r0, [pc, #112]	; (8000508 <MX_GPIO_Init+0xbc>)
 8000496:	f001 f810 	bl	80014ba <HAL_GPIO_WritePin>
                          |LED05_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BTN_GPIO_Port, LED_BTN_Pin, GPIO_PIN_RESET);
 800049a:	2200      	movs	r2, #0
 800049c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004a0:	481a      	ldr	r0, [pc, #104]	; (800050c <MX_GPIO_Init+0xc0>)
 80004a2:	f001 f80a 	bl	80014ba <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED25_Pin LED2_Pin LED15_Pin LED1_Pin
                           LED05_Pin */
  GPIO_InitStruct.Pin = LED25_Pin|LED2_Pin|LED15_Pin|LED1_Pin
 80004a6:	233e      	movs	r3, #62	; 0x3e
 80004a8:	60bb      	str	r3, [r7, #8]
                          |LED05_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004aa:	2301      	movs	r3, #1
 80004ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ae:	2300      	movs	r3, #0
 80004b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b2:	2302      	movs	r3, #2
 80004b4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004b6:	f107 0308 	add.w	r3, r7, #8
 80004ba:	4619      	mov	r1, r3
 80004bc:	4812      	ldr	r0, [pc, #72]	; (8000508 <MX_GPIO_Init+0xbc>)
 80004be:	f000 fe69 	bl	8001194 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80004c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80004c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004c8:	2300      	movs	r3, #0
 80004ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004cc:	2301      	movs	r3, #1
 80004ce:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80004d0:	f107 0308 	add.w	r3, r7, #8
 80004d4:	4619      	mov	r1, r3
 80004d6:	480d      	ldr	r0, [pc, #52]	; (800050c <MX_GPIO_Init+0xc0>)
 80004d8:	f000 fe5c 	bl	8001194 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_BTN_Pin */
  GPIO_InitStruct.Pin = LED_BTN_Pin;
 80004dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80004e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004e2:	2301      	movs	r3, #1
 80004e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e6:	2300      	movs	r3, #0
 80004e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ea:	2302      	movs	r3, #2
 80004ec:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_BTN_GPIO_Port, &GPIO_InitStruct);
 80004ee:	f107 0308 	add.w	r3, r7, #8
 80004f2:	4619      	mov	r1, r3
 80004f4:	4805      	ldr	r0, [pc, #20]	; (800050c <MX_GPIO_Init+0xc0>)
 80004f6:	f000 fe4d 	bl	8001194 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004fa:	bf00      	nop
 80004fc:	3718      	adds	r7, #24
 80004fe:	46bd      	mov	sp, r7
 8000500:	bd80      	pop	{r7, pc}
 8000502:	bf00      	nop
 8000504:	40021000 	.word	0x40021000
 8000508:	40010800 	.word	0x40010800
 800050c:	40010c00 	.word	0x40010c00

08000510 <LED05_blink>:

/* USER CODE BEGIN 4 */
void LED05_blink()
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED05_GPIO_Port, LED05_Pin);
 8000514:	2120      	movs	r1, #32
 8000516:	4804      	ldr	r0, [pc, #16]	; (8000528 <LED05_blink+0x18>)
 8000518:	f000 ffe7 	bl	80014ea <HAL_GPIO_TogglePin>
	print_time("LED 0.5s");
 800051c:	4803      	ldr	r0, [pc, #12]	; (800052c <LED05_blink+0x1c>)
 800051e:	f000 f85b 	bl	80005d8 <print_time>
}
 8000522:	bf00      	nop
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	40010800 	.word	0x40010800
 800052c:	08003ac4 	.word	0x08003ac4

08000530 <LED1_blink>:

void LED1_blink()
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000534:	2110      	movs	r1, #16
 8000536:	4804      	ldr	r0, [pc, #16]	; (8000548 <LED1_blink+0x18>)
 8000538:	f000 ffd7 	bl	80014ea <HAL_GPIO_TogglePin>
	print_time("LED 1s");
 800053c:	4803      	ldr	r0, [pc, #12]	; (800054c <LED1_blink+0x1c>)
 800053e:	f000 f84b 	bl	80005d8 <print_time>
}
 8000542:	bf00      	nop
 8000544:	bd80      	pop	{r7, pc}
 8000546:	bf00      	nop
 8000548:	40010800 	.word	0x40010800
 800054c:	08003ad0 	.word	0x08003ad0

08000550 <LED15_blink>:

void LED15_blink()
{
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED15_GPIO_Port, LED15_Pin);
 8000554:	2108      	movs	r1, #8
 8000556:	4804      	ldr	r0, [pc, #16]	; (8000568 <LED15_blink+0x18>)
 8000558:	f000 ffc7 	bl	80014ea <HAL_GPIO_TogglePin>
	print_time("LED 1.5s");
 800055c:	4803      	ldr	r0, [pc, #12]	; (800056c <LED15_blink+0x1c>)
 800055e:	f000 f83b 	bl	80005d8 <print_time>
}
 8000562:	bf00      	nop
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	40010800 	.word	0x40010800
 800056c:	08003ad8 	.word	0x08003ad8

08000570 <LED2_blink>:

void LED2_blink()
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8000574:	2104      	movs	r1, #4
 8000576:	4804      	ldr	r0, [pc, #16]	; (8000588 <LED2_blink+0x18>)
 8000578:	f000 ffb7 	bl	80014ea <HAL_GPIO_TogglePin>
	print_time("LED 2s");
 800057c:	4803      	ldr	r0, [pc, #12]	; (800058c <LED2_blink+0x1c>)
 800057e:	f000 f82b 	bl	80005d8 <print_time>
}
 8000582:	bf00      	nop
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	40010800 	.word	0x40010800
 800058c:	08003ae4 	.word	0x08003ae4

08000590 <LED25_blink>:

void LED25_blink()
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED25_GPIO_Port, LED25_Pin);
 8000594:	2102      	movs	r1, #2
 8000596:	4804      	ldr	r0, [pc, #16]	; (80005a8 <LED25_blink+0x18>)
 8000598:	f000 ffa7 	bl	80014ea <HAL_GPIO_TogglePin>
	print_time("LED 2.5s");
 800059c:	4803      	ldr	r0, [pc, #12]	; (80005ac <LED25_blink+0x1c>)
 800059e:	f000 f81b 	bl	80005d8 <print_time>
}
 80005a2:	bf00      	nop
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40010800 	.word	0x40010800
 80005ac:	08003aec 	.word	0x08003aec

080005b0 <print10ms>:

void print10ms()
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
	print_time("10ms");
 80005b4:	4802      	ldr	r0, [pc, #8]	; (80005c0 <print10ms+0x10>)
 80005b6:	f000 f80f 	bl	80005d8 <print_time>
}
 80005ba:	bf00      	nop
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	08003af8 	.word	0x08003af8

080005c4 <print500ms>:

void print500ms()
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
	print_time("500ms");
 80005c8:	4802      	ldr	r0, [pc, #8]	; (80005d4 <print500ms+0x10>)
 80005ca:	f000 f805 	bl	80005d8 <print_time>
}
 80005ce:	bf00      	nop
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	08003b00 	.word	0x08003b00

080005d8 <print_time>:

void print_time(const char *msg)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b09c      	sub	sp, #112	; 0x70
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
	char data[100];
	uint8_t len = sprintf(data, "%s: %lu\r", msg, display_counter);
 80005e0:	4b0c      	ldr	r3, [pc, #48]	; (8000614 <print_time+0x3c>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	f107 0008 	add.w	r0, r7, #8
 80005e8:	687a      	ldr	r2, [r7, #4]
 80005ea:	490b      	ldr	r1, [pc, #44]	; (8000618 <print_time+0x40>)
 80005ec:	f002 fde4 	bl	80031b8 <siprintf>
 80005f0:	4603      	mov	r3, r0
 80005f2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	HAL_UART_Transmit(&huart1, (uint8_t*)data, len, 500);
 80005f6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80005fa:	b29a      	uxth	r2, r3
 80005fc:	f107 0108 	add.w	r1, r7, #8
 8000600:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000604:	4805      	ldr	r0, [pc, #20]	; (800061c <print_time+0x44>)
 8000606:	f001 ffd1 	bl	80025ac <HAL_UART_Transmit>
}
 800060a:	bf00      	nop
 800060c:	3770      	adds	r7, #112	; 0x70
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	20000128 	.word	0x20000128
 8000618:	08003b08 	.word	0x08003b08
 800061c:	200000e0 	.word	0x200000e0

08000620 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000624:	b672      	cpsid	i
}
 8000626:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000628:	e7fe      	b.n	8000628 <Error_Handler+0x8>
	...

0800062c <Timer_Init>:
sTask SCH_tasks_G[SCH_MAX_TASKS];
uint8_t numOfTasks = 0;
uint32_t jitterTimes = 0;

void Timer_Init()
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8000630:	4802      	ldr	r0, [pc, #8]	; (800063c <Timer_Init+0x10>)
 8000632:	f001 fbd3 	bl	8001ddc <HAL_TIM_Base_Start_IT>
}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	20000098 	.word	0x20000098

08000640 <SCH_Report_Status>:

void SCH_Report_Status()
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0

}
 8000644:	bf00      	nop
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr

0800064c <SCH_Go_To_Sleep>:

void SCH_Go_To_Sleep()
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0

}
 8000650:	bf00      	nop
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr

08000658 <SCH_Init>:

void SCH_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
	// Reset the value of non-empty tasks
	for (uint8_t i = 0; i < SCH_MAX_TASKS; ++i)
 800065e:	2300      	movs	r3, #0
 8000660:	71fb      	strb	r3, [r7, #7]
 8000662:	e006      	b.n	8000672 <SCH_Init+0x1a>
	{
		SCH_Delete_Task(i);
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	4618      	mov	r0, r3
 8000668:	f000 f826 	bl	80006b8 <SCH_Delete_Task>
	for (uint8_t i = 0; i < SCH_MAX_TASKS; ++i)
 800066c:	79fb      	ldrb	r3, [r7, #7]
 800066e:	3301      	adds	r3, #1
 8000670:	71fb      	strb	r3, [r7, #7]
 8000672:	79fb      	ldrb	r3, [r7, #7]
 8000674:	2b09      	cmp	r3, #9
 8000676:	d9f5      	bls.n	8000664 <SCH_Init+0xc>
	}
	Timer_Init();
 8000678:	f7ff ffd8 	bl	800062c <Timer_Init>
}
 800067c:	bf00      	nop
 800067e:	3708      	adds	r7, #8
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}

08000684 <SCH_Update>:

void SCH_Update(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
	if (SCH_tasks_G[0].delay > 0)
 8000688:	4b09      	ldr	r3, [pc, #36]	; (80006b0 <SCH_Update+0x2c>)
 800068a:	685b      	ldr	r3, [r3, #4]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d005      	beq.n	800069c <SCH_Update+0x18>
	{
		--SCH_tasks_G[0].delay;
 8000690:	4b07      	ldr	r3, [pc, #28]	; (80006b0 <SCH_Update+0x2c>)
 8000692:	685b      	ldr	r3, [r3, #4]
 8000694:	3b01      	subs	r3, #1
 8000696:	4a06      	ldr	r2, [pc, #24]	; (80006b0 <SCH_Update+0x2c>)
 8000698:	6053      	str	r3, [r2, #4]
	}else
	{
		// number of time the tasks are "jitter" because of a long task
		++jitterTimes;
	}
}
 800069a:	e004      	b.n	80006a6 <SCH_Update+0x22>
		++jitterTimes;
 800069c:	4b05      	ldr	r3, [pc, #20]	; (80006b4 <SCH_Update+0x30>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	3301      	adds	r3, #1
 80006a2:	4a04      	ldr	r2, [pc, #16]	; (80006b4 <SCH_Update+0x30>)
 80006a4:	6013      	str	r3, [r2, #0]
}
 80006a6:	bf00      	nop
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bc80      	pop	{r7}
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	2000012c 	.word	0x2000012c
 80006b4:	200001d0 	.word	0x200001d0

080006b8 <SCH_Delete_Task>:

void SCH_Delete_Task(uint8_t index)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af00      	add	r7, sp, #0
 80006be:	4603      	mov	r3, r0
 80006c0:	71fb      	strb	r3, [r7, #7]
	if (index < numOfTasks)
 80006c2:	4b44      	ldr	r3, [pc, #272]	; (80007d4 <SCH_Delete_Task+0x11c>)
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	79fa      	ldrb	r2, [r7, #7]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d27e      	bcs.n	80007ca <SCH_Delete_Task+0x112>
	{
		if (index < numOfTasks - 1)
 80006cc:	79fa      	ldrb	r2, [r7, #7]
 80006ce:	4b41      	ldr	r3, [pc, #260]	; (80007d4 <SCH_Delete_Task+0x11c>)
 80006d0:	781b      	ldrb	r3, [r3, #0]
 80006d2:	3b01      	subs	r3, #1
 80006d4:	429a      	cmp	r2, r3
 80006d6:	da14      	bge.n	8000702 <SCH_Delete_Task+0x4a>
		{
			SCH_tasks_G[index + 1].delay += SCH_tasks_G[index].delay;
 80006d8:	79fb      	ldrb	r3, [r7, #7]
 80006da:	3301      	adds	r3, #1
 80006dc:	4a3e      	ldr	r2, [pc, #248]	; (80007d8 <SCH_Delete_Task+0x120>)
 80006de:	011b      	lsls	r3, r3, #4
 80006e0:	4413      	add	r3, r2
 80006e2:	3304      	adds	r3, #4
 80006e4:	6819      	ldr	r1, [r3, #0]
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	4a3b      	ldr	r2, [pc, #236]	; (80007d8 <SCH_Delete_Task+0x120>)
 80006ea:	011b      	lsls	r3, r3, #4
 80006ec:	4413      	add	r3, r2
 80006ee:	3304      	adds	r3, #4
 80006f0:	681a      	ldr	r2, [r3, #0]
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	3301      	adds	r3, #1
 80006f6:	440a      	add	r2, r1
 80006f8:	4937      	ldr	r1, [pc, #220]	; (80007d8 <SCH_Delete_Task+0x120>)
 80006fa:	011b      	lsls	r3, r3, #4
 80006fc:	440b      	add	r3, r1
 80006fe:	3304      	adds	r3, #4
 8000700:	601a      	str	r2, [r3, #0]
		}
		for (uint8_t i = index; i < numOfTasks - 1; ++i)
 8000702:	79fb      	ldrb	r3, [r7, #7]
 8000704:	73fb      	strb	r3, [r7, #15]
 8000706:	e035      	b.n	8000774 <SCH_Delete_Task+0xbc>
		{
			SCH_tasks_G[i].delay = SCH_tasks_G[i + 1].delay;
 8000708:	7bfb      	ldrb	r3, [r7, #15]
 800070a:	1c5a      	adds	r2, r3, #1
 800070c:	7bfb      	ldrb	r3, [r7, #15]
 800070e:	4932      	ldr	r1, [pc, #200]	; (80007d8 <SCH_Delete_Task+0x120>)
 8000710:	0112      	lsls	r2, r2, #4
 8000712:	440a      	add	r2, r1
 8000714:	3204      	adds	r2, #4
 8000716:	6812      	ldr	r2, [r2, #0]
 8000718:	492f      	ldr	r1, [pc, #188]	; (80007d8 <SCH_Delete_Task+0x120>)
 800071a:	011b      	lsls	r3, r3, #4
 800071c:	440b      	add	r3, r1
 800071e:	3304      	adds	r3, #4
 8000720:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[i].period = SCH_tasks_G[i + 1].period;
 8000722:	7bfb      	ldrb	r3, [r7, #15]
 8000724:	1c5a      	adds	r2, r3, #1
 8000726:	7bfb      	ldrb	r3, [r7, #15]
 8000728:	492b      	ldr	r1, [pc, #172]	; (80007d8 <SCH_Delete_Task+0x120>)
 800072a:	0112      	lsls	r2, r2, #4
 800072c:	440a      	add	r2, r1
 800072e:	3208      	adds	r2, #8
 8000730:	6812      	ldr	r2, [r2, #0]
 8000732:	4929      	ldr	r1, [pc, #164]	; (80007d8 <SCH_Delete_Task+0x120>)
 8000734:	011b      	lsls	r3, r3, #4
 8000736:	440b      	add	r3, r1
 8000738:	3308      	adds	r3, #8
 800073a:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[i].pTask = SCH_tasks_G[i + 1].pTask;
 800073c:	7bfb      	ldrb	r3, [r7, #15]
 800073e:	1c5a      	adds	r2, r3, #1
 8000740:	7bfb      	ldrb	r3, [r7, #15]
 8000742:	4925      	ldr	r1, [pc, #148]	; (80007d8 <SCH_Delete_Task+0x120>)
 8000744:	0112      	lsls	r2, r2, #4
 8000746:	440a      	add	r2, r1
 8000748:	6812      	ldr	r2, [r2, #0]
 800074a:	4923      	ldr	r1, [pc, #140]	; (80007d8 <SCH_Delete_Task+0x120>)
 800074c:	011b      	lsls	r3, r3, #4
 800074e:	440b      	add	r3, r1
 8000750:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[i].runMe = SCH_tasks_G[i + 1].runMe;
 8000752:	7bfb      	ldrb	r3, [r7, #15]
 8000754:	1c5a      	adds	r2, r3, #1
 8000756:	7bfb      	ldrb	r3, [r7, #15]
 8000758:	491f      	ldr	r1, [pc, #124]	; (80007d8 <SCH_Delete_Task+0x120>)
 800075a:	0112      	lsls	r2, r2, #4
 800075c:	440a      	add	r2, r1
 800075e:	320c      	adds	r2, #12
 8000760:	7811      	ldrb	r1, [r2, #0]
 8000762:	4a1d      	ldr	r2, [pc, #116]	; (80007d8 <SCH_Delete_Task+0x120>)
 8000764:	011b      	lsls	r3, r3, #4
 8000766:	4413      	add	r3, r2
 8000768:	330c      	adds	r3, #12
 800076a:	460a      	mov	r2, r1
 800076c:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = index; i < numOfTasks - 1; ++i)
 800076e:	7bfb      	ldrb	r3, [r7, #15]
 8000770:	3301      	adds	r3, #1
 8000772:	73fb      	strb	r3, [r7, #15]
 8000774:	7bfa      	ldrb	r2, [r7, #15]
 8000776:	4b17      	ldr	r3, [pc, #92]	; (80007d4 <SCH_Delete_Task+0x11c>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	3b01      	subs	r3, #1
 800077c:	429a      	cmp	r2, r3
 800077e:	dbc3      	blt.n	8000708 <SCH_Delete_Task+0x50>
		}
		--numOfTasks;
 8000780:	4b14      	ldr	r3, [pc, #80]	; (80007d4 <SCH_Delete_Task+0x11c>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	3b01      	subs	r3, #1
 8000786:	b2da      	uxtb	r2, r3
 8000788:	4b12      	ldr	r3, [pc, #72]	; (80007d4 <SCH_Delete_Task+0x11c>)
 800078a:	701a      	strb	r2, [r3, #0]
		SCH_tasks_G[numOfTasks].pTask = 0;
 800078c:	4b11      	ldr	r3, [pc, #68]	; (80007d4 <SCH_Delete_Task+0x11c>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	4a11      	ldr	r2, [pc, #68]	; (80007d8 <SCH_Delete_Task+0x120>)
 8000792:	011b      	lsls	r3, r3, #4
 8000794:	4413      	add	r3, r2
 8000796:	2200      	movs	r2, #0
 8000798:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[numOfTasks].delay = 0;
 800079a:	4b0e      	ldr	r3, [pc, #56]	; (80007d4 <SCH_Delete_Task+0x11c>)
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	4a0e      	ldr	r2, [pc, #56]	; (80007d8 <SCH_Delete_Task+0x120>)
 80007a0:	011b      	lsls	r3, r3, #4
 80007a2:	4413      	add	r3, r2
 80007a4:	3304      	adds	r3, #4
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[numOfTasks].period = 0;
 80007aa:	4b0a      	ldr	r3, [pc, #40]	; (80007d4 <SCH_Delete_Task+0x11c>)
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	4a0a      	ldr	r2, [pc, #40]	; (80007d8 <SCH_Delete_Task+0x120>)
 80007b0:	011b      	lsls	r3, r3, #4
 80007b2:	4413      	add	r3, r2
 80007b4:	3308      	adds	r3, #8
 80007b6:	2200      	movs	r2, #0
 80007b8:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[numOfTasks].runMe = 0;
 80007ba:	4b06      	ldr	r3, [pc, #24]	; (80007d4 <SCH_Delete_Task+0x11c>)
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	4a06      	ldr	r2, [pc, #24]	; (80007d8 <SCH_Delete_Task+0x120>)
 80007c0:	011b      	lsls	r3, r3, #4
 80007c2:	4413      	add	r3, r2
 80007c4:	330c      	adds	r3, #12
 80007c6:	2200      	movs	r2, #0
 80007c8:	701a      	strb	r2, [r3, #0]
	}
}
 80007ca:	bf00      	nop
 80007cc:	3714      	adds	r7, #20
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bc80      	pop	{r7}
 80007d2:	4770      	bx	lr
 80007d4:	200001cc 	.word	0x200001cc
 80007d8:	2000012c 	.word	0x2000012c

080007dc <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
	do
	{
		while (numOfTasks > 0 && SCH_tasks_G[0].delay == 0)
 80007e2:	e01b      	b.n	800081c <SCH_Dispatch_Tasks+0x40>
		{
			// Run the task
			(*SCH_tasks_G[0].pTask)();
 80007e4:	4b35      	ldr	r3, [pc, #212]	; (80008bc <SCH_Dispatch_Tasks+0xe0>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4798      	blx	r3
			if (SCH_tasks_G[0].period > 0)
 80007ea:	4b34      	ldr	r3, [pc, #208]	; (80008bc <SCH_Dispatch_Tasks+0xe0>)
 80007ec:	689b      	ldr	r3, [r3, #8]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d011      	beq.n	8000816 <SCH_Dispatch_Tasks+0x3a>
			{
				SCH_Add_Task(SCH_tasks_G[0].pTask, SCH_tasks_G[0].period * TICK_DURATION,
 80007f2:	4b32      	ldr	r3, [pc, #200]	; (80008bc <SCH_Dispatch_Tasks+0xe0>)
 80007f4:	6818      	ldr	r0, [r3, #0]
 80007f6:	4b31      	ldr	r3, [pc, #196]	; (80008bc <SCH_Dispatch_Tasks+0xe0>)
 80007f8:	689a      	ldr	r2, [r3, #8]
 80007fa:	4613      	mov	r3, r2
 80007fc:	009b      	lsls	r3, r3, #2
 80007fe:	4413      	add	r3, r2
 8000800:	005b      	lsls	r3, r3, #1
 8000802:	4619      	mov	r1, r3
						SCH_tasks_G[0].period * TICK_DURATION);
 8000804:	4b2d      	ldr	r3, [pc, #180]	; (80008bc <SCH_Dispatch_Tasks+0xe0>)
 8000806:	689a      	ldr	r2, [r3, #8]
				SCH_Add_Task(SCH_tasks_G[0].pTask, SCH_tasks_G[0].period * TICK_DURATION,
 8000808:	4613      	mov	r3, r2
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	4413      	add	r3, r2
 800080e:	005b      	lsls	r3, r3, #1
 8000810:	461a      	mov	r2, r3
 8000812:	f000 f859 	bl	80008c8 <SCH_Add_Task>
			}
			SCH_Delete_Task(0);
 8000816:	2000      	movs	r0, #0
 8000818:	f7ff ff4e 	bl	80006b8 <SCH_Delete_Task>
		while (numOfTasks > 0 && SCH_tasks_G[0].delay == 0)
 800081c:	4b28      	ldr	r3, [pc, #160]	; (80008c0 <SCH_Dispatch_Tasks+0xe4>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d003      	beq.n	800082c <SCH_Dispatch_Tasks+0x50>
 8000824:	4b25      	ldr	r3, [pc, #148]	; (80008bc <SCH_Dispatch_Tasks+0xe0>)
 8000826:	685b      	ldr	r3, [r3, #4]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d0db      	beq.n	80007e4 <SCH_Dispatch_Tasks+0x8>
		}
		if (numOfTasks > 0)
 800082c:	4b24      	ldr	r3, [pc, #144]	; (80008c0 <SCH_Dispatch_Tasks+0xe4>)
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d033      	beq.n	800089c <SCH_Dispatch_Tasks+0xc0>
		{
			for (uint8_t i = 0; i < numOfTasks; ++i)
 8000834:	2300      	movs	r3, #0
 8000836:	71fb      	strb	r3, [r7, #7]
 8000838:	e02b      	b.n	8000892 <SCH_Dispatch_Tasks+0xb6>
			{
				if (jitterTimes > SCH_tasks_G[i].delay)
 800083a:	79fb      	ldrb	r3, [r7, #7]
 800083c:	4a1f      	ldr	r2, [pc, #124]	; (80008bc <SCH_Dispatch_Tasks+0xe0>)
 800083e:	011b      	lsls	r3, r3, #4
 8000840:	4413      	add	r3, r2
 8000842:	3304      	adds	r3, #4
 8000844:	681a      	ldr	r2, [r3, #0]
 8000846:	4b1f      	ldr	r3, [pc, #124]	; (80008c4 <SCH_Dispatch_Tasks+0xe8>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	429a      	cmp	r2, r3
 800084c:	d20b      	bcs.n	8000866 <SCH_Dispatch_Tasks+0x8a>
				{
					jitterTimes -= SCH_tasks_G[i].delay;
 800084e:	4b1d      	ldr	r3, [pc, #116]	; (80008c4 <SCH_Dispatch_Tasks+0xe8>)
 8000850:	681a      	ldr	r2, [r3, #0]
 8000852:	79fb      	ldrb	r3, [r7, #7]
 8000854:	4919      	ldr	r1, [pc, #100]	; (80008bc <SCH_Dispatch_Tasks+0xe0>)
 8000856:	011b      	lsls	r3, r3, #4
 8000858:	440b      	add	r3, r1
 800085a:	3304      	adds	r3, #4
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	1ad3      	subs	r3, r2, r3
 8000860:	4a18      	ldr	r2, [pc, #96]	; (80008c4 <SCH_Dispatch_Tasks+0xe8>)
 8000862:	6013      	str	r3, [r2, #0]
 8000864:	e012      	b.n	800088c <SCH_Dispatch_Tasks+0xb0>
				}else
				{
					SCH_tasks_G[i].delay -= jitterTimes;
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	4a14      	ldr	r2, [pc, #80]	; (80008bc <SCH_Dispatch_Tasks+0xe0>)
 800086a:	011b      	lsls	r3, r3, #4
 800086c:	4413      	add	r3, r2
 800086e:	3304      	adds	r3, #4
 8000870:	6819      	ldr	r1, [r3, #0]
 8000872:	4b14      	ldr	r3, [pc, #80]	; (80008c4 <SCH_Dispatch_Tasks+0xe8>)
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	79fb      	ldrb	r3, [r7, #7]
 8000878:	1a8a      	subs	r2, r1, r2
 800087a:	4910      	ldr	r1, [pc, #64]	; (80008bc <SCH_Dispatch_Tasks+0xe0>)
 800087c:	011b      	lsls	r3, r3, #4
 800087e:	440b      	add	r3, r1
 8000880:	3304      	adds	r3, #4
 8000882:	601a      	str	r2, [r3, #0]
					jitterTimes = 0;
 8000884:	4b0f      	ldr	r3, [pc, #60]	; (80008c4 <SCH_Dispatch_Tasks+0xe8>)
 8000886:	2200      	movs	r2, #0
 8000888:	601a      	str	r2, [r3, #0]
					break;
 800088a:	e007      	b.n	800089c <SCH_Dispatch_Tasks+0xc0>
			for (uint8_t i = 0; i < numOfTasks; ++i)
 800088c:	79fb      	ldrb	r3, [r7, #7]
 800088e:	3301      	adds	r3, #1
 8000890:	71fb      	strb	r3, [r7, #7]
 8000892:	4b0b      	ldr	r3, [pc, #44]	; (80008c0 <SCH_Dispatch_Tasks+0xe4>)
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	79fa      	ldrb	r2, [r7, #7]
 8000898:	429a      	cmp	r2, r3
 800089a:	d3ce      	bcc.n	800083a <SCH_Dispatch_Tasks+0x5e>
				}
			}
		}
	}while (jitterTimes > 0 && numOfTasks > 0);
 800089c:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <SCH_Dispatch_Tasks+0xe8>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d003      	beq.n	80008ac <SCH_Dispatch_Tasks+0xd0>
 80008a4:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <SCH_Dispatch_Tasks+0xe4>)
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d1b7      	bne.n	800081c <SCH_Dispatch_Tasks+0x40>
//	char data[20];
//	sprintf(data, "%d %d", SCH_tasks_G[0].runMe, SCH_tasks_G[1].delay);
//	print_time(data);

	SCH_Report_Status();
 80008ac:	f7ff fec8 	bl	8000640 <SCH_Report_Status>
	SCH_Go_To_Sleep();
 80008b0:	f7ff fecc 	bl	800064c <SCH_Go_To_Sleep>
}
 80008b4:	bf00      	nop
 80008b6:	3708      	adds	r7, #8
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	2000012c 	.word	0x2000012c
 80008c0:	200001cc 	.word	0x200001cc
 80008c4:	200001d0 	.word	0x200001d0

080008c8 <SCH_Add_Task>:

// delay and period parameter is in ms unit
void SCH_Add_Task(void (*pFunction)(void), uint32_t delay, uint32_t period)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	60b9      	str	r1, [r7, #8]
 80008d2:	607a      	str	r2, [r7, #4]
	// execute immediately
	if (delay == 0)
 80008d4:	68bb      	ldr	r3, [r7, #8]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d10b      	bne.n	80008f2 <SCH_Add_Task+0x2a>
	{
		(*pFunction)();
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	4798      	blx	r3
		if (period > 0)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	f000 80b8 	beq.w	8000a56 <SCH_Add_Task+0x18e>
		{
			SCH_Add_Task(pFunction, period, period);
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	6879      	ldr	r1, [r7, #4]
 80008ea:	68f8      	ldr	r0, [r7, #12]
 80008ec:	f7ff ffec 	bl	80008c8 <SCH_Add_Task>
			SCH_tasks_G[insertPosition].pTask = pFunction;
			SCH_tasks_G[insertPosition].runMe = 0;
			++numOfTasks;
		}
	}
}
 80008f0:	e0b1      	b.n	8000a56 <SCH_Add_Task+0x18e>
		delay /= TICK_DURATION;
 80008f2:	68bb      	ldr	r3, [r7, #8]
 80008f4:	4a5a      	ldr	r2, [pc, #360]	; (8000a60 <SCH_Add_Task+0x198>)
 80008f6:	fba2 2303 	umull	r2, r3, r2, r3
 80008fa:	08db      	lsrs	r3, r3, #3
 80008fc:	60bb      	str	r3, [r7, #8]
		period /= TICK_DURATION;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	4a57      	ldr	r2, [pc, #348]	; (8000a60 <SCH_Add_Task+0x198>)
 8000902:	fba2 2303 	umull	r2, r3, r2, r3
 8000906:	08db      	lsrs	r3, r3, #3
 8000908:	607b      	str	r3, [r7, #4]
		if (numOfTasks < SCH_MAX_TASKS)
 800090a:	4b56      	ldr	r3, [pc, #344]	; (8000a64 <SCH_Add_Task+0x19c>)
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	2b09      	cmp	r3, #9
 8000910:	f200 80a1 	bhi.w	8000a56 <SCH_Add_Task+0x18e>
			uint32_t curSumDelay = 0;
 8000914:	2300      	movs	r3, #0
 8000916:	617b      	str	r3, [r7, #20]
			uint8_t insertPosition = numOfTasks;
 8000918:	4b52      	ldr	r3, [pc, #328]	; (8000a64 <SCH_Add_Task+0x19c>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	74fb      	strb	r3, [r7, #19]
			for (uint8_t i = 0; i < numOfTasks; ++i)
 800091e:	2300      	movs	r3, #0
 8000920:	74bb      	strb	r3, [r7, #18]
 8000922:	e012      	b.n	800094a <SCH_Add_Task+0x82>
				curSumDelay += SCH_tasks_G[i].delay;
 8000924:	7cbb      	ldrb	r3, [r7, #18]
 8000926:	4a50      	ldr	r2, [pc, #320]	; (8000a68 <SCH_Add_Task+0x1a0>)
 8000928:	011b      	lsls	r3, r3, #4
 800092a:	4413      	add	r3, r2
 800092c:	3304      	adds	r3, #4
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	697a      	ldr	r2, [r7, #20]
 8000932:	4413      	add	r3, r2
 8000934:	617b      	str	r3, [r7, #20]
				if (curSumDelay > delay)
 8000936:	697a      	ldr	r2, [r7, #20]
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	429a      	cmp	r2, r3
 800093c:	d902      	bls.n	8000944 <SCH_Add_Task+0x7c>
					insertPosition = i;
 800093e:	7cbb      	ldrb	r3, [r7, #18]
 8000940:	74fb      	strb	r3, [r7, #19]
					break;
 8000942:	e007      	b.n	8000954 <SCH_Add_Task+0x8c>
			for (uint8_t i = 0; i < numOfTasks; ++i)
 8000944:	7cbb      	ldrb	r3, [r7, #18]
 8000946:	3301      	adds	r3, #1
 8000948:	74bb      	strb	r3, [r7, #18]
 800094a:	4b46      	ldr	r3, [pc, #280]	; (8000a64 <SCH_Add_Task+0x19c>)
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	7cba      	ldrb	r2, [r7, #18]
 8000950:	429a      	cmp	r2, r3
 8000952:	d3e7      	bcc.n	8000924 <SCH_Add_Task+0x5c>
			if (insertPosition != numOfTasks)
 8000954:	4b43      	ldr	r3, [pc, #268]	; (8000a64 <SCH_Add_Task+0x19c>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	7cfa      	ldrb	r2, [r7, #19]
 800095a:	429a      	cmp	r2, r3
 800095c:	d058      	beq.n	8000a10 <SCH_Add_Task+0x148>
				curSumDelay -= SCH_tasks_G[insertPosition].delay;
 800095e:	7cfb      	ldrb	r3, [r7, #19]
 8000960:	4a41      	ldr	r2, [pc, #260]	; (8000a68 <SCH_Add_Task+0x1a0>)
 8000962:	011b      	lsls	r3, r3, #4
 8000964:	4413      	add	r3, r2
 8000966:	3304      	adds	r3, #4
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	697a      	ldr	r2, [r7, #20]
 800096c:	1ad3      	subs	r3, r2, r3
 800096e:	617b      	str	r3, [r7, #20]
				for (uint8_t i = numOfTasks; i > insertPosition; --i)
 8000970:	4b3c      	ldr	r3, [pc, #240]	; (8000a64 <SCH_Add_Task+0x19c>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	747b      	strb	r3, [r7, #17]
 8000976:	e035      	b.n	80009e4 <SCH_Add_Task+0x11c>
					SCH_tasks_G[i].delay = SCH_tasks_G[i - 1].delay;
 8000978:	7c7b      	ldrb	r3, [r7, #17]
 800097a:	1e5a      	subs	r2, r3, #1
 800097c:	7c7b      	ldrb	r3, [r7, #17]
 800097e:	493a      	ldr	r1, [pc, #232]	; (8000a68 <SCH_Add_Task+0x1a0>)
 8000980:	0112      	lsls	r2, r2, #4
 8000982:	440a      	add	r2, r1
 8000984:	3204      	adds	r2, #4
 8000986:	6812      	ldr	r2, [r2, #0]
 8000988:	4937      	ldr	r1, [pc, #220]	; (8000a68 <SCH_Add_Task+0x1a0>)
 800098a:	011b      	lsls	r3, r3, #4
 800098c:	440b      	add	r3, r1
 800098e:	3304      	adds	r3, #4
 8000990:	601a      	str	r2, [r3, #0]
					SCH_tasks_G[i].period = SCH_tasks_G[i - 1].period;
 8000992:	7c7b      	ldrb	r3, [r7, #17]
 8000994:	1e5a      	subs	r2, r3, #1
 8000996:	7c7b      	ldrb	r3, [r7, #17]
 8000998:	4933      	ldr	r1, [pc, #204]	; (8000a68 <SCH_Add_Task+0x1a0>)
 800099a:	0112      	lsls	r2, r2, #4
 800099c:	440a      	add	r2, r1
 800099e:	3208      	adds	r2, #8
 80009a0:	6812      	ldr	r2, [r2, #0]
 80009a2:	4931      	ldr	r1, [pc, #196]	; (8000a68 <SCH_Add_Task+0x1a0>)
 80009a4:	011b      	lsls	r3, r3, #4
 80009a6:	440b      	add	r3, r1
 80009a8:	3308      	adds	r3, #8
 80009aa:	601a      	str	r2, [r3, #0]
					SCH_tasks_G[i].pTask = SCH_tasks_G[i - 1].pTask;
 80009ac:	7c7b      	ldrb	r3, [r7, #17]
 80009ae:	1e5a      	subs	r2, r3, #1
 80009b0:	7c7b      	ldrb	r3, [r7, #17]
 80009b2:	492d      	ldr	r1, [pc, #180]	; (8000a68 <SCH_Add_Task+0x1a0>)
 80009b4:	0112      	lsls	r2, r2, #4
 80009b6:	440a      	add	r2, r1
 80009b8:	6812      	ldr	r2, [r2, #0]
 80009ba:	492b      	ldr	r1, [pc, #172]	; (8000a68 <SCH_Add_Task+0x1a0>)
 80009bc:	011b      	lsls	r3, r3, #4
 80009be:	440b      	add	r3, r1
 80009c0:	601a      	str	r2, [r3, #0]
					SCH_tasks_G[i].runMe = SCH_tasks_G[i - 1].runMe;
 80009c2:	7c7b      	ldrb	r3, [r7, #17]
 80009c4:	1e5a      	subs	r2, r3, #1
 80009c6:	7c7b      	ldrb	r3, [r7, #17]
 80009c8:	4927      	ldr	r1, [pc, #156]	; (8000a68 <SCH_Add_Task+0x1a0>)
 80009ca:	0112      	lsls	r2, r2, #4
 80009cc:	440a      	add	r2, r1
 80009ce:	320c      	adds	r2, #12
 80009d0:	7811      	ldrb	r1, [r2, #0]
 80009d2:	4a25      	ldr	r2, [pc, #148]	; (8000a68 <SCH_Add_Task+0x1a0>)
 80009d4:	011b      	lsls	r3, r3, #4
 80009d6:	4413      	add	r3, r2
 80009d8:	330c      	adds	r3, #12
 80009da:	460a      	mov	r2, r1
 80009dc:	701a      	strb	r2, [r3, #0]
				for (uint8_t i = numOfTasks; i > insertPosition; --i)
 80009de:	7c7b      	ldrb	r3, [r7, #17]
 80009e0:	3b01      	subs	r3, #1
 80009e2:	747b      	strb	r3, [r7, #17]
 80009e4:	7c7a      	ldrb	r2, [r7, #17]
 80009e6:	7cfb      	ldrb	r3, [r7, #19]
 80009e8:	429a      	cmp	r2, r3
 80009ea:	d8c5      	bhi.n	8000978 <SCH_Add_Task+0xb0>
				SCH_tasks_G[insertPosition + 1].delay -= (delay - curSumDelay);
 80009ec:	7cfb      	ldrb	r3, [r7, #19]
 80009ee:	3301      	adds	r3, #1
 80009f0:	4a1d      	ldr	r2, [pc, #116]	; (8000a68 <SCH_Add_Task+0x1a0>)
 80009f2:	011b      	lsls	r3, r3, #4
 80009f4:	4413      	add	r3, r2
 80009f6:	3304      	adds	r3, #4
 80009f8:	6819      	ldr	r1, [r3, #0]
 80009fa:	697a      	ldr	r2, [r7, #20]
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	1ad2      	subs	r2, r2, r3
 8000a00:	7cfb      	ldrb	r3, [r7, #19]
 8000a02:	3301      	adds	r3, #1
 8000a04:	440a      	add	r2, r1
 8000a06:	4918      	ldr	r1, [pc, #96]	; (8000a68 <SCH_Add_Task+0x1a0>)
 8000a08:	011b      	lsls	r3, r3, #4
 8000a0a:	440b      	add	r3, r1
 8000a0c:	3304      	adds	r3, #4
 8000a0e:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[insertPosition].delay = delay - curSumDelay;
 8000a10:	7cfb      	ldrb	r3, [r7, #19]
 8000a12:	68b9      	ldr	r1, [r7, #8]
 8000a14:	697a      	ldr	r2, [r7, #20]
 8000a16:	1a8a      	subs	r2, r1, r2
 8000a18:	4913      	ldr	r1, [pc, #76]	; (8000a68 <SCH_Add_Task+0x1a0>)
 8000a1a:	011b      	lsls	r3, r3, #4
 8000a1c:	440b      	add	r3, r1
 8000a1e:	3304      	adds	r3, #4
 8000a20:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[insertPosition].period = period;
 8000a22:	7cfb      	ldrb	r3, [r7, #19]
 8000a24:	4a10      	ldr	r2, [pc, #64]	; (8000a68 <SCH_Add_Task+0x1a0>)
 8000a26:	011b      	lsls	r3, r3, #4
 8000a28:	4413      	add	r3, r2
 8000a2a:	3308      	adds	r3, #8
 8000a2c:	687a      	ldr	r2, [r7, #4]
 8000a2e:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[insertPosition].pTask = pFunction;
 8000a30:	7cfb      	ldrb	r3, [r7, #19]
 8000a32:	4a0d      	ldr	r2, [pc, #52]	; (8000a68 <SCH_Add_Task+0x1a0>)
 8000a34:	011b      	lsls	r3, r3, #4
 8000a36:	4413      	add	r3, r2
 8000a38:	68fa      	ldr	r2, [r7, #12]
 8000a3a:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[insertPosition].runMe = 0;
 8000a3c:	7cfb      	ldrb	r3, [r7, #19]
 8000a3e:	4a0a      	ldr	r2, [pc, #40]	; (8000a68 <SCH_Add_Task+0x1a0>)
 8000a40:	011b      	lsls	r3, r3, #4
 8000a42:	4413      	add	r3, r2
 8000a44:	330c      	adds	r3, #12
 8000a46:	2200      	movs	r2, #0
 8000a48:	701a      	strb	r2, [r3, #0]
			++numOfTasks;
 8000a4a:	4b06      	ldr	r3, [pc, #24]	; (8000a64 <SCH_Add_Task+0x19c>)
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	3301      	adds	r3, #1
 8000a50:	b2da      	uxtb	r2, r3
 8000a52:	4b04      	ldr	r3, [pc, #16]	; (8000a64 <SCH_Add_Task+0x19c>)
 8000a54:	701a      	strb	r2, [r3, #0]
}
 8000a56:	bf00      	nop
 8000a58:	3718      	adds	r7, #24
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	cccccccd 	.word	0xcccccccd
 8000a64:	200001cc 	.word	0x200001cc
 8000a68:	2000012c 	.word	0x2000012c

08000a6c <SCH_Find_Task>:

// Get index of a task based on the respective function pointer
uint8_t SCH_Find_Task(void (*pFunction)(void))
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b085      	sub	sp, #20
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
	for (uint8_t i = 0; i < SCH_MAX_TASKS; ++i)
 8000a74:	2300      	movs	r3, #0
 8000a76:	73fb      	strb	r3, [r7, #15]
 8000a78:	e00c      	b.n	8000a94 <SCH_Find_Task+0x28>
	{
		if (SCH_tasks_G[i].pTask == pFunction)
 8000a7a:	7bfb      	ldrb	r3, [r7, #15]
 8000a7c:	4a0a      	ldr	r2, [pc, #40]	; (8000aa8 <SCH_Find_Task+0x3c>)
 8000a7e:	011b      	lsls	r3, r3, #4
 8000a80:	4413      	add	r3, r2
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	687a      	ldr	r2, [r7, #4]
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d101      	bne.n	8000a8e <SCH_Find_Task+0x22>
		{
			return i;
 8000a8a:	7bfb      	ldrb	r3, [r7, #15]
 8000a8c:	e006      	b.n	8000a9c <SCH_Find_Task+0x30>
	for (uint8_t i = 0; i < SCH_MAX_TASKS; ++i)
 8000a8e:	7bfb      	ldrb	r3, [r7, #15]
 8000a90:	3301      	adds	r3, #1
 8000a92:	73fb      	strb	r3, [r7, #15]
 8000a94:	7bfb      	ldrb	r3, [r7, #15]
 8000a96:	2b09      	cmp	r3, #9
 8000a98:	d9ef      	bls.n	8000a7a <SCH_Find_Task+0xe>
		}
	}

	// SCH_MAX_TASKS return value means the given task hasn't been added yet
	return SCH_MAX_TASKS;
 8000a9a:	230a      	movs	r3, #10
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3714      	adds	r7, #20
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bc80      	pop	{r7}
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop
 8000aa8:	2000012c 	.word	0x2000012c

08000aac <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim2.Instance)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	4b07      	ldr	r3, [pc, #28]	; (8000ad8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	429a      	cmp	r2, r3
 8000abe:	d106      	bne.n	8000ace <HAL_TIM_PeriodElapsedCallback+0x22>
	{
		++display_counter;
 8000ac0:	4b06      	ldr	r3, [pc, #24]	; (8000adc <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	4a05      	ldr	r2, [pc, #20]	; (8000adc <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000ac8:	6013      	str	r3, [r2, #0]
		SCH_Update();
 8000aca:	f7ff fddb 	bl	8000684 <SCH_Update>
	}
}
 8000ace:	bf00      	nop
 8000ad0:	3708      	adds	r7, #8
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	20000098 	.word	0x20000098
 8000adc:	20000128 	.word	0x20000128

08000ae0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ae6:	4b0e      	ldr	r3, [pc, #56]	; (8000b20 <HAL_MspInit+0x40>)
 8000ae8:	699b      	ldr	r3, [r3, #24]
 8000aea:	4a0d      	ldr	r2, [pc, #52]	; (8000b20 <HAL_MspInit+0x40>)
 8000aec:	f043 0301 	orr.w	r3, r3, #1
 8000af0:	6193      	str	r3, [r2, #24]
 8000af2:	4b0b      	ldr	r3, [pc, #44]	; (8000b20 <HAL_MspInit+0x40>)
 8000af4:	699b      	ldr	r3, [r3, #24]
 8000af6:	f003 0301 	and.w	r3, r3, #1
 8000afa:	607b      	str	r3, [r7, #4]
 8000afc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000afe:	4b08      	ldr	r3, [pc, #32]	; (8000b20 <HAL_MspInit+0x40>)
 8000b00:	69db      	ldr	r3, [r3, #28]
 8000b02:	4a07      	ldr	r2, [pc, #28]	; (8000b20 <HAL_MspInit+0x40>)
 8000b04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b08:	61d3      	str	r3, [r2, #28]
 8000b0a:	4b05      	ldr	r3, [pc, #20]	; (8000b20 <HAL_MspInit+0x40>)
 8000b0c:	69db      	ldr	r3, [r3, #28]
 8000b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b12:	603b      	str	r3, [r7, #0]
 8000b14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b16:	bf00      	nop
 8000b18:	370c      	adds	r7, #12
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bc80      	pop	{r7}
 8000b1e:	4770      	bx	lr
 8000b20:	40021000 	.word	0x40021000

08000b24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b34:	d113      	bne.n	8000b5e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b36:	4b0c      	ldr	r3, [pc, #48]	; (8000b68 <HAL_TIM_Base_MspInit+0x44>)
 8000b38:	69db      	ldr	r3, [r3, #28]
 8000b3a:	4a0b      	ldr	r2, [pc, #44]	; (8000b68 <HAL_TIM_Base_MspInit+0x44>)
 8000b3c:	f043 0301 	orr.w	r3, r3, #1
 8000b40:	61d3      	str	r3, [r2, #28]
 8000b42:	4b09      	ldr	r3, [pc, #36]	; (8000b68 <HAL_TIM_Base_MspInit+0x44>)
 8000b44:	69db      	ldr	r3, [r3, #28]
 8000b46:	f003 0301 	and.w	r3, r3, #1
 8000b4a:	60fb      	str	r3, [r7, #12]
 8000b4c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2100      	movs	r1, #0
 8000b52:	201c      	movs	r0, #28
 8000b54:	f000 fa35 	bl	8000fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b58:	201c      	movs	r0, #28
 8000b5a:	f000 fa4e 	bl	8000ffa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000b5e:	bf00      	nop
 8000b60:	3710      	adds	r7, #16
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40021000 	.word	0x40021000

08000b6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b088      	sub	sp, #32
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b74:	f107 0310 	add.w	r3, r7, #16
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]
 8000b80:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	4a20      	ldr	r2, [pc, #128]	; (8000c08 <HAL_UART_MspInit+0x9c>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d139      	bne.n	8000c00 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b8c:	4b1f      	ldr	r3, [pc, #124]	; (8000c0c <HAL_UART_MspInit+0xa0>)
 8000b8e:	699b      	ldr	r3, [r3, #24]
 8000b90:	4a1e      	ldr	r2, [pc, #120]	; (8000c0c <HAL_UART_MspInit+0xa0>)
 8000b92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b96:	6193      	str	r3, [r2, #24]
 8000b98:	4b1c      	ldr	r3, [pc, #112]	; (8000c0c <HAL_UART_MspInit+0xa0>)
 8000b9a:	699b      	ldr	r3, [r3, #24]
 8000b9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba4:	4b19      	ldr	r3, [pc, #100]	; (8000c0c <HAL_UART_MspInit+0xa0>)
 8000ba6:	699b      	ldr	r3, [r3, #24]
 8000ba8:	4a18      	ldr	r2, [pc, #96]	; (8000c0c <HAL_UART_MspInit+0xa0>)
 8000baa:	f043 0304 	orr.w	r3, r3, #4
 8000bae:	6193      	str	r3, [r2, #24]
 8000bb0:	4b16      	ldr	r3, [pc, #88]	; (8000c0c <HAL_UART_MspInit+0xa0>)
 8000bb2:	699b      	ldr	r3, [r3, #24]
 8000bb4:	f003 0304 	and.w	r3, r3, #4
 8000bb8:	60bb      	str	r3, [r7, #8]
 8000bba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000bbc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000bc0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bc6:	2303      	movs	r3, #3
 8000bc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bca:	f107 0310 	add.w	r3, r7, #16
 8000bce:	4619      	mov	r1, r3
 8000bd0:	480f      	ldr	r0, [pc, #60]	; (8000c10 <HAL_UART_MspInit+0xa4>)
 8000bd2:	f000 fadf 	bl	8001194 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000bd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be4:	f107 0310 	add.w	r3, r7, #16
 8000be8:	4619      	mov	r1, r3
 8000bea:	4809      	ldr	r0, [pc, #36]	; (8000c10 <HAL_UART_MspInit+0xa4>)
 8000bec:	f000 fad2 	bl	8001194 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	2025      	movs	r0, #37	; 0x25
 8000bf6:	f000 f9e4 	bl	8000fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000bfa:	2025      	movs	r0, #37	; 0x25
 8000bfc:	f000 f9fd 	bl	8000ffa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000c00:	bf00      	nop
 8000c02:	3720      	adds	r7, #32
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	40013800 	.word	0x40013800
 8000c0c:	40021000 	.word	0x40021000
 8000c10:	40010800 	.word	0x40010800

08000c14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c18:	e7fe      	b.n	8000c18 <NMI_Handler+0x4>

08000c1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c1e:	e7fe      	b.n	8000c1e <HardFault_Handler+0x4>

08000c20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c24:	e7fe      	b.n	8000c24 <MemManage_Handler+0x4>

08000c26 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c26:	b480      	push	{r7}
 8000c28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c2a:	e7fe      	b.n	8000c2a <BusFault_Handler+0x4>

08000c2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c30:	e7fe      	b.n	8000c30 <UsageFault_Handler+0x4>

08000c32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c32:	b480      	push	{r7}
 8000c34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bc80      	pop	{r7}
 8000c3c:	4770      	bx	lr

08000c3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bc80      	pop	{r7}
 8000c48:	4770      	bx	lr

08000c4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c4e:	bf00      	nop
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bc80      	pop	{r7}
 8000c54:	4770      	bx	lr

08000c56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c5a:	f000 f8bf 	bl	8000ddc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	bd80      	pop	{r7, pc}
	...

08000c64 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c68:	4802      	ldr	r0, [pc, #8]	; (8000c74 <TIM2_IRQHandler+0x10>)
 8000c6a:	f001 f903 	bl	8001e74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	20000098 	.word	0x20000098

08000c78 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000c7c:	4802      	ldr	r0, [pc, #8]	; (8000c88 <USART1_IRQHandler+0x10>)
 8000c7e:	f001 fd19 	bl	80026b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000c82:	bf00      	nop
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	200000e0 	.word	0x200000e0

08000c8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b086      	sub	sp, #24
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c94:	4a14      	ldr	r2, [pc, #80]	; (8000ce8 <_sbrk+0x5c>)
 8000c96:	4b15      	ldr	r3, [pc, #84]	; (8000cec <_sbrk+0x60>)
 8000c98:	1ad3      	subs	r3, r2, r3
 8000c9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ca0:	4b13      	ldr	r3, [pc, #76]	; (8000cf0 <_sbrk+0x64>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d102      	bne.n	8000cae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ca8:	4b11      	ldr	r3, [pc, #68]	; (8000cf0 <_sbrk+0x64>)
 8000caa:	4a12      	ldr	r2, [pc, #72]	; (8000cf4 <_sbrk+0x68>)
 8000cac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cae:	4b10      	ldr	r3, [pc, #64]	; (8000cf0 <_sbrk+0x64>)
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	429a      	cmp	r2, r3
 8000cba:	d207      	bcs.n	8000ccc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cbc:	f002 fa4a 	bl	8003154 <__errno>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	220c      	movs	r2, #12
 8000cc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cca:	e009      	b.n	8000ce0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ccc:	4b08      	ldr	r3, [pc, #32]	; (8000cf0 <_sbrk+0x64>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cd2:	4b07      	ldr	r3, [pc, #28]	; (8000cf0 <_sbrk+0x64>)
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	4413      	add	r3, r2
 8000cda:	4a05      	ldr	r2, [pc, #20]	; (8000cf0 <_sbrk+0x64>)
 8000cdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cde:	68fb      	ldr	r3, [r7, #12]
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3718      	adds	r7, #24
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	20002800 	.word	0x20002800
 8000cec:	00000400 	.word	0x00000400
 8000cf0:	200001d4 	.word	0x200001d4
 8000cf4:	200001f0 	.word	0x200001f0

08000cf8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cfc:	bf00      	nop
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bc80      	pop	{r7}
 8000d02:	4770      	bx	lr

08000d04 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d04:	f7ff fff8 	bl	8000cf8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d08:	480b      	ldr	r0, [pc, #44]	; (8000d38 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000d0a:	490c      	ldr	r1, [pc, #48]	; (8000d3c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000d0c:	4a0c      	ldr	r2, [pc, #48]	; (8000d40 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000d0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d10:	e002      	b.n	8000d18 <LoopCopyDataInit>

08000d12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d16:	3304      	adds	r3, #4

08000d18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d1c:	d3f9      	bcc.n	8000d12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d1e:	4a09      	ldr	r2, [pc, #36]	; (8000d44 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000d20:	4c09      	ldr	r4, [pc, #36]	; (8000d48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d24:	e001      	b.n	8000d2a <LoopFillZerobss>

08000d26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d28:	3204      	adds	r2, #4

08000d2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d2c:	d3fb      	bcc.n	8000d26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d2e:	f002 fa17 	bl	8003160 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d32:	f7ff fa87 	bl	8000244 <main>
  bx lr
 8000d36:	4770      	bx	lr
  ldr r0, =_sdata
 8000d38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d3c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000d40:	08003b7c 	.word	0x08003b7c
  ldr r2, =_sbss
 8000d44:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000d48:	200001ec 	.word	0x200001ec

08000d4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d4c:	e7fe      	b.n	8000d4c <ADC1_2_IRQHandler>
	...

08000d50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d54:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <HAL_Init+0x28>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a07      	ldr	r2, [pc, #28]	; (8000d78 <HAL_Init+0x28>)
 8000d5a:	f043 0310 	orr.w	r3, r3, #16
 8000d5e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d60:	2003      	movs	r0, #3
 8000d62:	f000 f923 	bl	8000fac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d66:	200f      	movs	r0, #15
 8000d68:	f000 f808 	bl	8000d7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d6c:	f7ff feb8 	bl	8000ae0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d70:	2300      	movs	r3, #0
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40022000 	.word	0x40022000

08000d7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d84:	4b12      	ldr	r3, [pc, #72]	; (8000dd0 <HAL_InitTick+0x54>)
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	4b12      	ldr	r3, [pc, #72]	; (8000dd4 <HAL_InitTick+0x58>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d92:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f000 f93b 	bl	8001016 <HAL_SYSTICK_Config>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000da6:	2301      	movs	r3, #1
 8000da8:	e00e      	b.n	8000dc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2b0f      	cmp	r3, #15
 8000dae:	d80a      	bhi.n	8000dc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000db0:	2200      	movs	r2, #0
 8000db2:	6879      	ldr	r1, [r7, #4]
 8000db4:	f04f 30ff 	mov.w	r0, #4294967295
 8000db8:	f000 f903 	bl	8000fc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dbc:	4a06      	ldr	r2, [pc, #24]	; (8000dd8 <HAL_InitTick+0x5c>)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e000      	b.n	8000dc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	3708      	adds	r7, #8
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20000004 	.word	0x20000004
 8000dd4:	2000000c 	.word	0x2000000c
 8000dd8:	20000008 	.word	0x20000008

08000ddc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000de0:	4b05      	ldr	r3, [pc, #20]	; (8000df8 <HAL_IncTick+0x1c>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	461a      	mov	r2, r3
 8000de6:	4b05      	ldr	r3, [pc, #20]	; (8000dfc <HAL_IncTick+0x20>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4413      	add	r3, r2
 8000dec:	4a03      	ldr	r2, [pc, #12]	; (8000dfc <HAL_IncTick+0x20>)
 8000dee:	6013      	str	r3, [r2, #0]
}
 8000df0:	bf00      	nop
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bc80      	pop	{r7}
 8000df6:	4770      	bx	lr
 8000df8:	2000000c 	.word	0x2000000c
 8000dfc:	200001d8 	.word	0x200001d8

08000e00 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  return uwTick;
 8000e04:	4b02      	ldr	r3, [pc, #8]	; (8000e10 <HAL_GetTick+0x10>)
 8000e06:	681b      	ldr	r3, [r3, #0]
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bc80      	pop	{r7}
 8000e0e:	4770      	bx	lr
 8000e10:	200001d8 	.word	0x200001d8

08000e14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b085      	sub	sp, #20
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f003 0307 	and.w	r3, r3, #7
 8000e22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e24:	4b0c      	ldr	r3, [pc, #48]	; (8000e58 <__NVIC_SetPriorityGrouping+0x44>)
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e2a:	68ba      	ldr	r2, [r7, #8]
 8000e2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e30:	4013      	ands	r3, r2
 8000e32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e46:	4a04      	ldr	r2, [pc, #16]	; (8000e58 <__NVIC_SetPriorityGrouping+0x44>)
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	60d3      	str	r3, [r2, #12]
}
 8000e4c:	bf00      	nop
 8000e4e:	3714      	adds	r7, #20
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bc80      	pop	{r7}
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	e000ed00 	.word	0xe000ed00

08000e5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e60:	4b04      	ldr	r3, [pc, #16]	; (8000e74 <__NVIC_GetPriorityGrouping+0x18>)
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	0a1b      	lsrs	r3, r3, #8
 8000e66:	f003 0307 	and.w	r3, r3, #7
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bc80      	pop	{r7}
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	e000ed00 	.word	0xe000ed00

08000e78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	db0b      	blt.n	8000ea2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	f003 021f 	and.w	r2, r3, #31
 8000e90:	4906      	ldr	r1, [pc, #24]	; (8000eac <__NVIC_EnableIRQ+0x34>)
 8000e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e96:	095b      	lsrs	r3, r3, #5
 8000e98:	2001      	movs	r0, #1
 8000e9a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ea2:	bf00      	nop
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bc80      	pop	{r7}
 8000eaa:	4770      	bx	lr
 8000eac:	e000e100 	.word	0xe000e100

08000eb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	6039      	str	r1, [r7, #0]
 8000eba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ebc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	db0a      	blt.n	8000eda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	b2da      	uxtb	r2, r3
 8000ec8:	490c      	ldr	r1, [pc, #48]	; (8000efc <__NVIC_SetPriority+0x4c>)
 8000eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ece:	0112      	lsls	r2, r2, #4
 8000ed0:	b2d2      	uxtb	r2, r2
 8000ed2:	440b      	add	r3, r1
 8000ed4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ed8:	e00a      	b.n	8000ef0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	b2da      	uxtb	r2, r3
 8000ede:	4908      	ldr	r1, [pc, #32]	; (8000f00 <__NVIC_SetPriority+0x50>)
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	f003 030f 	and.w	r3, r3, #15
 8000ee6:	3b04      	subs	r3, #4
 8000ee8:	0112      	lsls	r2, r2, #4
 8000eea:	b2d2      	uxtb	r2, r2
 8000eec:	440b      	add	r3, r1
 8000eee:	761a      	strb	r2, [r3, #24]
}
 8000ef0:	bf00      	nop
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bc80      	pop	{r7}
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	e000e100 	.word	0xe000e100
 8000f00:	e000ed00 	.word	0xe000ed00

08000f04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b089      	sub	sp, #36	; 0x24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	f003 0307 	and.w	r3, r3, #7
 8000f16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f18:	69fb      	ldr	r3, [r7, #28]
 8000f1a:	f1c3 0307 	rsb	r3, r3, #7
 8000f1e:	2b04      	cmp	r3, #4
 8000f20:	bf28      	it	cs
 8000f22:	2304      	movcs	r3, #4
 8000f24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f26:	69fb      	ldr	r3, [r7, #28]
 8000f28:	3304      	adds	r3, #4
 8000f2a:	2b06      	cmp	r3, #6
 8000f2c:	d902      	bls.n	8000f34 <NVIC_EncodePriority+0x30>
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	3b03      	subs	r3, #3
 8000f32:	e000      	b.n	8000f36 <NVIC_EncodePriority+0x32>
 8000f34:	2300      	movs	r3, #0
 8000f36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f38:	f04f 32ff 	mov.w	r2, #4294967295
 8000f3c:	69bb      	ldr	r3, [r7, #24]
 8000f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f42:	43da      	mvns	r2, r3
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	401a      	ands	r2, r3
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f4c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	fa01 f303 	lsl.w	r3, r1, r3
 8000f56:	43d9      	mvns	r1, r3
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f5c:	4313      	orrs	r3, r2
         );
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3724      	adds	r7, #36	; 0x24
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bc80      	pop	{r7}
 8000f66:	4770      	bx	lr

08000f68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	3b01      	subs	r3, #1
 8000f74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f78:	d301      	bcc.n	8000f7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e00f      	b.n	8000f9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f7e:	4a0a      	ldr	r2, [pc, #40]	; (8000fa8 <SysTick_Config+0x40>)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	3b01      	subs	r3, #1
 8000f84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f86:	210f      	movs	r1, #15
 8000f88:	f04f 30ff 	mov.w	r0, #4294967295
 8000f8c:	f7ff ff90 	bl	8000eb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f90:	4b05      	ldr	r3, [pc, #20]	; (8000fa8 <SysTick_Config+0x40>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f96:	4b04      	ldr	r3, [pc, #16]	; (8000fa8 <SysTick_Config+0x40>)
 8000f98:	2207      	movs	r2, #7
 8000f9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f9c:	2300      	movs	r3, #0
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	e000e010 	.word	0xe000e010

08000fac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fb4:	6878      	ldr	r0, [r7, #4]
 8000fb6:	f7ff ff2d 	bl	8000e14 <__NVIC_SetPriorityGrouping>
}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}

08000fc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fc2:	b580      	push	{r7, lr}
 8000fc4:	b086      	sub	sp, #24
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	4603      	mov	r3, r0
 8000fca:	60b9      	str	r1, [r7, #8]
 8000fcc:	607a      	str	r2, [r7, #4]
 8000fce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fd4:	f7ff ff42 	bl	8000e5c <__NVIC_GetPriorityGrouping>
 8000fd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fda:	687a      	ldr	r2, [r7, #4]
 8000fdc:	68b9      	ldr	r1, [r7, #8]
 8000fde:	6978      	ldr	r0, [r7, #20]
 8000fe0:	f7ff ff90 	bl	8000f04 <NVIC_EncodePriority>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fea:	4611      	mov	r1, r2
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff ff5f 	bl	8000eb0 <__NVIC_SetPriority>
}
 8000ff2:	bf00      	nop
 8000ff4:	3718      	adds	r7, #24
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}

08000ffa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b082      	sub	sp, #8
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	4603      	mov	r3, r0
 8001002:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001004:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff ff35 	bl	8000e78 <__NVIC_EnableIRQ>
}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}

08001016 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001016:	b580      	push	{r7, lr}
 8001018:	b082      	sub	sp, #8
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f7ff ffa2 	bl	8000f68 <SysTick_Config>
 8001024:	4603      	mov	r3, r0
}
 8001026:	4618      	mov	r0, r3
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800102e:	b480      	push	{r7}
 8001030:	b085      	sub	sp, #20
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001036:	2300      	movs	r3, #0
 8001038:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001040:	b2db      	uxtb	r3, r3
 8001042:	2b02      	cmp	r3, #2
 8001044:	d008      	beq.n	8001058 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2204      	movs	r2, #4
 800104a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2200      	movs	r2, #0
 8001050:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001054:	2301      	movs	r3, #1
 8001056:	e020      	b.n	800109a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f022 020e 	bic.w	r2, r2, #14
 8001066:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f022 0201 	bic.w	r2, r2, #1
 8001076:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001080:	2101      	movs	r1, #1
 8001082:	fa01 f202 	lsl.w	r2, r1, r2
 8001086:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2201      	movs	r2, #1
 800108c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2200      	movs	r2, #0
 8001094:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001098:	7bfb      	ldrb	r3, [r7, #15]
}
 800109a:	4618      	mov	r0, r3
 800109c:	3714      	adds	r7, #20
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr

080010a4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010ac:	2300      	movs	r3, #0
 80010ae:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	2b02      	cmp	r3, #2
 80010ba:	d005      	beq.n	80010c8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2204      	movs	r2, #4
 80010c0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	73fb      	strb	r3, [r7, #15]
 80010c6:	e051      	b.n	800116c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f022 020e 	bic.w	r2, r2, #14
 80010d6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f022 0201 	bic.w	r2, r2, #1
 80010e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a22      	ldr	r2, [pc, #136]	; (8001178 <HAL_DMA_Abort_IT+0xd4>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d029      	beq.n	8001146 <HAL_DMA_Abort_IT+0xa2>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a21      	ldr	r2, [pc, #132]	; (800117c <HAL_DMA_Abort_IT+0xd8>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d022      	beq.n	8001142 <HAL_DMA_Abort_IT+0x9e>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a1f      	ldr	r2, [pc, #124]	; (8001180 <HAL_DMA_Abort_IT+0xdc>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d01a      	beq.n	800113c <HAL_DMA_Abort_IT+0x98>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4a1e      	ldr	r2, [pc, #120]	; (8001184 <HAL_DMA_Abort_IT+0xe0>)
 800110c:	4293      	cmp	r3, r2
 800110e:	d012      	beq.n	8001136 <HAL_DMA_Abort_IT+0x92>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a1c      	ldr	r2, [pc, #112]	; (8001188 <HAL_DMA_Abort_IT+0xe4>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d00a      	beq.n	8001130 <HAL_DMA_Abort_IT+0x8c>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a1b      	ldr	r2, [pc, #108]	; (800118c <HAL_DMA_Abort_IT+0xe8>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d102      	bne.n	800112a <HAL_DMA_Abort_IT+0x86>
 8001124:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001128:	e00e      	b.n	8001148 <HAL_DMA_Abort_IT+0xa4>
 800112a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800112e:	e00b      	b.n	8001148 <HAL_DMA_Abort_IT+0xa4>
 8001130:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001134:	e008      	b.n	8001148 <HAL_DMA_Abort_IT+0xa4>
 8001136:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800113a:	e005      	b.n	8001148 <HAL_DMA_Abort_IT+0xa4>
 800113c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001140:	e002      	b.n	8001148 <HAL_DMA_Abort_IT+0xa4>
 8001142:	2310      	movs	r3, #16
 8001144:	e000      	b.n	8001148 <HAL_DMA_Abort_IT+0xa4>
 8001146:	2301      	movs	r3, #1
 8001148:	4a11      	ldr	r2, [pc, #68]	; (8001190 <HAL_DMA_Abort_IT+0xec>)
 800114a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2201      	movs	r2, #1
 8001150:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2200      	movs	r2, #0
 8001158:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001160:	2b00      	cmp	r3, #0
 8001162:	d003      	beq.n	800116c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	4798      	blx	r3
    } 
  }
  return status;
 800116c:	7bfb      	ldrb	r3, [r7, #15]
}
 800116e:	4618      	mov	r0, r3
 8001170:	3710      	adds	r7, #16
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40020008 	.word	0x40020008
 800117c:	4002001c 	.word	0x4002001c
 8001180:	40020030 	.word	0x40020030
 8001184:	40020044 	.word	0x40020044
 8001188:	40020058 	.word	0x40020058
 800118c:	4002006c 	.word	0x4002006c
 8001190:	40020000 	.word	0x40020000

08001194 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001194:	b480      	push	{r7}
 8001196:	b08b      	sub	sp, #44	; 0x2c
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800119e:	2300      	movs	r3, #0
 80011a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80011a2:	2300      	movs	r3, #0
 80011a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011a6:	e161      	b.n	800146c <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80011a8:	2201      	movs	r2, #1
 80011aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ac:	fa02 f303 	lsl.w	r3, r2, r3
 80011b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	69fa      	ldr	r2, [r7, #28]
 80011b8:	4013      	ands	r3, r2
 80011ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	f040 8150 	bne.w	8001466 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	4a97      	ldr	r2, [pc, #604]	; (8001428 <HAL_GPIO_Init+0x294>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d05e      	beq.n	800128e <HAL_GPIO_Init+0xfa>
 80011d0:	4a95      	ldr	r2, [pc, #596]	; (8001428 <HAL_GPIO_Init+0x294>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d875      	bhi.n	80012c2 <HAL_GPIO_Init+0x12e>
 80011d6:	4a95      	ldr	r2, [pc, #596]	; (800142c <HAL_GPIO_Init+0x298>)
 80011d8:	4293      	cmp	r3, r2
 80011da:	d058      	beq.n	800128e <HAL_GPIO_Init+0xfa>
 80011dc:	4a93      	ldr	r2, [pc, #588]	; (800142c <HAL_GPIO_Init+0x298>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d86f      	bhi.n	80012c2 <HAL_GPIO_Init+0x12e>
 80011e2:	4a93      	ldr	r2, [pc, #588]	; (8001430 <HAL_GPIO_Init+0x29c>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d052      	beq.n	800128e <HAL_GPIO_Init+0xfa>
 80011e8:	4a91      	ldr	r2, [pc, #580]	; (8001430 <HAL_GPIO_Init+0x29c>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d869      	bhi.n	80012c2 <HAL_GPIO_Init+0x12e>
 80011ee:	4a91      	ldr	r2, [pc, #580]	; (8001434 <HAL_GPIO_Init+0x2a0>)
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d04c      	beq.n	800128e <HAL_GPIO_Init+0xfa>
 80011f4:	4a8f      	ldr	r2, [pc, #572]	; (8001434 <HAL_GPIO_Init+0x2a0>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d863      	bhi.n	80012c2 <HAL_GPIO_Init+0x12e>
 80011fa:	4a8f      	ldr	r2, [pc, #572]	; (8001438 <HAL_GPIO_Init+0x2a4>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d046      	beq.n	800128e <HAL_GPIO_Init+0xfa>
 8001200:	4a8d      	ldr	r2, [pc, #564]	; (8001438 <HAL_GPIO_Init+0x2a4>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d85d      	bhi.n	80012c2 <HAL_GPIO_Init+0x12e>
 8001206:	2b12      	cmp	r3, #18
 8001208:	d82a      	bhi.n	8001260 <HAL_GPIO_Init+0xcc>
 800120a:	2b12      	cmp	r3, #18
 800120c:	d859      	bhi.n	80012c2 <HAL_GPIO_Init+0x12e>
 800120e:	a201      	add	r2, pc, #4	; (adr r2, 8001214 <HAL_GPIO_Init+0x80>)
 8001210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001214:	0800128f 	.word	0x0800128f
 8001218:	08001269 	.word	0x08001269
 800121c:	0800127b 	.word	0x0800127b
 8001220:	080012bd 	.word	0x080012bd
 8001224:	080012c3 	.word	0x080012c3
 8001228:	080012c3 	.word	0x080012c3
 800122c:	080012c3 	.word	0x080012c3
 8001230:	080012c3 	.word	0x080012c3
 8001234:	080012c3 	.word	0x080012c3
 8001238:	080012c3 	.word	0x080012c3
 800123c:	080012c3 	.word	0x080012c3
 8001240:	080012c3 	.word	0x080012c3
 8001244:	080012c3 	.word	0x080012c3
 8001248:	080012c3 	.word	0x080012c3
 800124c:	080012c3 	.word	0x080012c3
 8001250:	080012c3 	.word	0x080012c3
 8001254:	080012c3 	.word	0x080012c3
 8001258:	08001271 	.word	0x08001271
 800125c:	08001285 	.word	0x08001285
 8001260:	4a76      	ldr	r2, [pc, #472]	; (800143c <HAL_GPIO_Init+0x2a8>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d013      	beq.n	800128e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001266:	e02c      	b.n	80012c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	623b      	str	r3, [r7, #32]
          break;
 800126e:	e029      	b.n	80012c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	3304      	adds	r3, #4
 8001276:	623b      	str	r3, [r7, #32]
          break;
 8001278:	e024      	b.n	80012c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	68db      	ldr	r3, [r3, #12]
 800127e:	3308      	adds	r3, #8
 8001280:	623b      	str	r3, [r7, #32]
          break;
 8001282:	e01f      	b.n	80012c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	330c      	adds	r3, #12
 800128a:	623b      	str	r3, [r7, #32]
          break;
 800128c:	e01a      	b.n	80012c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d102      	bne.n	800129c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001296:	2304      	movs	r3, #4
 8001298:	623b      	str	r3, [r7, #32]
          break;
 800129a:	e013      	b.n	80012c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	d105      	bne.n	80012b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80012a4:	2308      	movs	r3, #8
 80012a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	69fa      	ldr	r2, [r7, #28]
 80012ac:	611a      	str	r2, [r3, #16]
          break;
 80012ae:	e009      	b.n	80012c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80012b0:	2308      	movs	r3, #8
 80012b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	69fa      	ldr	r2, [r7, #28]
 80012b8:	615a      	str	r2, [r3, #20]
          break;
 80012ba:	e003      	b.n	80012c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80012bc:	2300      	movs	r3, #0
 80012be:	623b      	str	r3, [r7, #32]
          break;
 80012c0:	e000      	b.n	80012c4 <HAL_GPIO_Init+0x130>
          break;
 80012c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80012c4:	69bb      	ldr	r3, [r7, #24]
 80012c6:	2bff      	cmp	r3, #255	; 0xff
 80012c8:	d801      	bhi.n	80012ce <HAL_GPIO_Init+0x13a>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	e001      	b.n	80012d2 <HAL_GPIO_Init+0x13e>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	3304      	adds	r3, #4
 80012d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	2bff      	cmp	r3, #255	; 0xff
 80012d8:	d802      	bhi.n	80012e0 <HAL_GPIO_Init+0x14c>
 80012da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	e002      	b.n	80012e6 <HAL_GPIO_Init+0x152>
 80012e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e2:	3b08      	subs	r3, #8
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	210f      	movs	r1, #15
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	fa01 f303 	lsl.w	r3, r1, r3
 80012f4:	43db      	mvns	r3, r3
 80012f6:	401a      	ands	r2, r3
 80012f8:	6a39      	ldr	r1, [r7, #32]
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001300:	431a      	orrs	r2, r3
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800130e:	2b00      	cmp	r3, #0
 8001310:	f000 80a9 	beq.w	8001466 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001314:	4b4a      	ldr	r3, [pc, #296]	; (8001440 <HAL_GPIO_Init+0x2ac>)
 8001316:	699b      	ldr	r3, [r3, #24]
 8001318:	4a49      	ldr	r2, [pc, #292]	; (8001440 <HAL_GPIO_Init+0x2ac>)
 800131a:	f043 0301 	orr.w	r3, r3, #1
 800131e:	6193      	str	r3, [r2, #24]
 8001320:	4b47      	ldr	r3, [pc, #284]	; (8001440 <HAL_GPIO_Init+0x2ac>)
 8001322:	699b      	ldr	r3, [r3, #24]
 8001324:	f003 0301 	and.w	r3, r3, #1
 8001328:	60bb      	str	r3, [r7, #8]
 800132a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800132c:	4a45      	ldr	r2, [pc, #276]	; (8001444 <HAL_GPIO_Init+0x2b0>)
 800132e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001330:	089b      	lsrs	r3, r3, #2
 8001332:	3302      	adds	r3, #2
 8001334:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001338:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800133a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800133c:	f003 0303 	and.w	r3, r3, #3
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	220f      	movs	r2, #15
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	43db      	mvns	r3, r3
 800134a:	68fa      	ldr	r2, [r7, #12]
 800134c:	4013      	ands	r3, r2
 800134e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4a3d      	ldr	r2, [pc, #244]	; (8001448 <HAL_GPIO_Init+0x2b4>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d00d      	beq.n	8001374 <HAL_GPIO_Init+0x1e0>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	4a3c      	ldr	r2, [pc, #240]	; (800144c <HAL_GPIO_Init+0x2b8>)
 800135c:	4293      	cmp	r3, r2
 800135e:	d007      	beq.n	8001370 <HAL_GPIO_Init+0x1dc>
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	4a3b      	ldr	r2, [pc, #236]	; (8001450 <HAL_GPIO_Init+0x2bc>)
 8001364:	4293      	cmp	r3, r2
 8001366:	d101      	bne.n	800136c <HAL_GPIO_Init+0x1d8>
 8001368:	2302      	movs	r3, #2
 800136a:	e004      	b.n	8001376 <HAL_GPIO_Init+0x1e2>
 800136c:	2303      	movs	r3, #3
 800136e:	e002      	b.n	8001376 <HAL_GPIO_Init+0x1e2>
 8001370:	2301      	movs	r3, #1
 8001372:	e000      	b.n	8001376 <HAL_GPIO_Init+0x1e2>
 8001374:	2300      	movs	r3, #0
 8001376:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001378:	f002 0203 	and.w	r2, r2, #3
 800137c:	0092      	lsls	r2, r2, #2
 800137e:	4093      	lsls	r3, r2
 8001380:	68fa      	ldr	r2, [r7, #12]
 8001382:	4313      	orrs	r3, r2
 8001384:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001386:	492f      	ldr	r1, [pc, #188]	; (8001444 <HAL_GPIO_Init+0x2b0>)
 8001388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800138a:	089b      	lsrs	r3, r3, #2
 800138c:	3302      	adds	r3, #2
 800138e:	68fa      	ldr	r2, [r7, #12]
 8001390:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800139c:	2b00      	cmp	r3, #0
 800139e:	d006      	beq.n	80013ae <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80013a0:	4b2c      	ldr	r3, [pc, #176]	; (8001454 <HAL_GPIO_Init+0x2c0>)
 80013a2:	689a      	ldr	r2, [r3, #8]
 80013a4:	492b      	ldr	r1, [pc, #172]	; (8001454 <HAL_GPIO_Init+0x2c0>)
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	608b      	str	r3, [r1, #8]
 80013ac:	e006      	b.n	80013bc <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80013ae:	4b29      	ldr	r3, [pc, #164]	; (8001454 <HAL_GPIO_Init+0x2c0>)
 80013b0:	689a      	ldr	r2, [r3, #8]
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	43db      	mvns	r3, r3
 80013b6:	4927      	ldr	r1, [pc, #156]	; (8001454 <HAL_GPIO_Init+0x2c0>)
 80013b8:	4013      	ands	r3, r2
 80013ba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d006      	beq.n	80013d6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80013c8:	4b22      	ldr	r3, [pc, #136]	; (8001454 <HAL_GPIO_Init+0x2c0>)
 80013ca:	68da      	ldr	r2, [r3, #12]
 80013cc:	4921      	ldr	r1, [pc, #132]	; (8001454 <HAL_GPIO_Init+0x2c0>)
 80013ce:	69bb      	ldr	r3, [r7, #24]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	60cb      	str	r3, [r1, #12]
 80013d4:	e006      	b.n	80013e4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80013d6:	4b1f      	ldr	r3, [pc, #124]	; (8001454 <HAL_GPIO_Init+0x2c0>)
 80013d8:	68da      	ldr	r2, [r3, #12]
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	43db      	mvns	r3, r3
 80013de:	491d      	ldr	r1, [pc, #116]	; (8001454 <HAL_GPIO_Init+0x2c0>)
 80013e0:	4013      	ands	r3, r2
 80013e2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d006      	beq.n	80013fe <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80013f0:	4b18      	ldr	r3, [pc, #96]	; (8001454 <HAL_GPIO_Init+0x2c0>)
 80013f2:	685a      	ldr	r2, [r3, #4]
 80013f4:	4917      	ldr	r1, [pc, #92]	; (8001454 <HAL_GPIO_Init+0x2c0>)
 80013f6:	69bb      	ldr	r3, [r7, #24]
 80013f8:	4313      	orrs	r3, r2
 80013fa:	604b      	str	r3, [r1, #4]
 80013fc:	e006      	b.n	800140c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80013fe:	4b15      	ldr	r3, [pc, #84]	; (8001454 <HAL_GPIO_Init+0x2c0>)
 8001400:	685a      	ldr	r2, [r3, #4]
 8001402:	69bb      	ldr	r3, [r7, #24]
 8001404:	43db      	mvns	r3, r3
 8001406:	4913      	ldr	r1, [pc, #76]	; (8001454 <HAL_GPIO_Init+0x2c0>)
 8001408:	4013      	ands	r3, r2
 800140a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001414:	2b00      	cmp	r3, #0
 8001416:	d01f      	beq.n	8001458 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001418:	4b0e      	ldr	r3, [pc, #56]	; (8001454 <HAL_GPIO_Init+0x2c0>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	490d      	ldr	r1, [pc, #52]	; (8001454 <HAL_GPIO_Init+0x2c0>)
 800141e:	69bb      	ldr	r3, [r7, #24]
 8001420:	4313      	orrs	r3, r2
 8001422:	600b      	str	r3, [r1, #0]
 8001424:	e01f      	b.n	8001466 <HAL_GPIO_Init+0x2d2>
 8001426:	bf00      	nop
 8001428:	10320000 	.word	0x10320000
 800142c:	10310000 	.word	0x10310000
 8001430:	10220000 	.word	0x10220000
 8001434:	10210000 	.word	0x10210000
 8001438:	10120000 	.word	0x10120000
 800143c:	10110000 	.word	0x10110000
 8001440:	40021000 	.word	0x40021000
 8001444:	40010000 	.word	0x40010000
 8001448:	40010800 	.word	0x40010800
 800144c:	40010c00 	.word	0x40010c00
 8001450:	40011000 	.word	0x40011000
 8001454:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001458:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <HAL_GPIO_Init+0x2f4>)
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	43db      	mvns	r3, r3
 8001460:	4909      	ldr	r1, [pc, #36]	; (8001488 <HAL_GPIO_Init+0x2f4>)
 8001462:	4013      	ands	r3, r2
 8001464:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001468:	3301      	adds	r3, #1
 800146a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001472:	fa22 f303 	lsr.w	r3, r2, r3
 8001476:	2b00      	cmp	r3, #0
 8001478:	f47f ae96 	bne.w	80011a8 <HAL_GPIO_Init+0x14>
  }
}
 800147c:	bf00      	nop
 800147e:	bf00      	nop
 8001480:	372c      	adds	r7, #44	; 0x2c
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr
 8001488:	40010400 	.word	0x40010400

0800148c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800148c:	b480      	push	{r7}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	460b      	mov	r3, r1
 8001496:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	689a      	ldr	r2, [r3, #8]
 800149c:	887b      	ldrh	r3, [r7, #2]
 800149e:	4013      	ands	r3, r2
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d002      	beq.n	80014aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80014a4:	2301      	movs	r3, #1
 80014a6:	73fb      	strb	r3, [r7, #15]
 80014a8:	e001      	b.n	80014ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80014aa:	2300      	movs	r3, #0
 80014ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80014ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3714      	adds	r7, #20
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bc80      	pop	{r7}
 80014b8:	4770      	bx	lr

080014ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014ba:	b480      	push	{r7}
 80014bc:	b083      	sub	sp, #12
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
 80014c2:	460b      	mov	r3, r1
 80014c4:	807b      	strh	r3, [r7, #2]
 80014c6:	4613      	mov	r3, r2
 80014c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014ca:	787b      	ldrb	r3, [r7, #1]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d003      	beq.n	80014d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014d0:	887a      	ldrh	r2, [r7, #2]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80014d6:	e003      	b.n	80014e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80014d8:	887b      	ldrh	r3, [r7, #2]
 80014da:	041a      	lsls	r2, r3, #16
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	611a      	str	r2, [r3, #16]
}
 80014e0:	bf00      	nop
 80014e2:	370c      	adds	r7, #12
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bc80      	pop	{r7}
 80014e8:	4770      	bx	lr

080014ea <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80014ea:	b480      	push	{r7}
 80014ec:	b085      	sub	sp, #20
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
 80014f2:	460b      	mov	r3, r1
 80014f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80014fc:	887a      	ldrh	r2, [r7, #2]
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	4013      	ands	r3, r2
 8001502:	041a      	lsls	r2, r3, #16
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	43d9      	mvns	r1, r3
 8001508:	887b      	ldrh	r3, [r7, #2]
 800150a:	400b      	ands	r3, r1
 800150c:	431a      	orrs	r2, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	611a      	str	r2, [r3, #16]
}
 8001512:	bf00      	nop
 8001514:	3714      	adds	r7, #20
 8001516:	46bd      	mov	sp, r7
 8001518:	bc80      	pop	{r7}
 800151a:	4770      	bx	lr

0800151c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d101      	bne.n	800152e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e272      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0301 	and.w	r3, r3, #1
 8001536:	2b00      	cmp	r3, #0
 8001538:	f000 8087 	beq.w	800164a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800153c:	4b92      	ldr	r3, [pc, #584]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f003 030c 	and.w	r3, r3, #12
 8001544:	2b04      	cmp	r3, #4
 8001546:	d00c      	beq.n	8001562 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001548:	4b8f      	ldr	r3, [pc, #572]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	f003 030c 	and.w	r3, r3, #12
 8001550:	2b08      	cmp	r3, #8
 8001552:	d112      	bne.n	800157a <HAL_RCC_OscConfig+0x5e>
 8001554:	4b8c      	ldr	r3, [pc, #560]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800155c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001560:	d10b      	bne.n	800157a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001562:	4b89      	ldr	r3, [pc, #548]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d06c      	beq.n	8001648 <HAL_RCC_OscConfig+0x12c>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d168      	bne.n	8001648 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e24c      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001582:	d106      	bne.n	8001592 <HAL_RCC_OscConfig+0x76>
 8001584:	4b80      	ldr	r3, [pc, #512]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a7f      	ldr	r2, [pc, #508]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 800158a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800158e:	6013      	str	r3, [r2, #0]
 8001590:	e02e      	b.n	80015f0 <HAL_RCC_OscConfig+0xd4>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d10c      	bne.n	80015b4 <HAL_RCC_OscConfig+0x98>
 800159a:	4b7b      	ldr	r3, [pc, #492]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a7a      	ldr	r2, [pc, #488]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 80015a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015a4:	6013      	str	r3, [r2, #0]
 80015a6:	4b78      	ldr	r3, [pc, #480]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a77      	ldr	r2, [pc, #476]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 80015ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015b0:	6013      	str	r3, [r2, #0]
 80015b2:	e01d      	b.n	80015f0 <HAL_RCC_OscConfig+0xd4>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015bc:	d10c      	bne.n	80015d8 <HAL_RCC_OscConfig+0xbc>
 80015be:	4b72      	ldr	r3, [pc, #456]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a71      	ldr	r2, [pc, #452]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 80015c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015c8:	6013      	str	r3, [r2, #0]
 80015ca:	4b6f      	ldr	r3, [pc, #444]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a6e      	ldr	r2, [pc, #440]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 80015d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015d4:	6013      	str	r3, [r2, #0]
 80015d6:	e00b      	b.n	80015f0 <HAL_RCC_OscConfig+0xd4>
 80015d8:	4b6b      	ldr	r3, [pc, #428]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a6a      	ldr	r2, [pc, #424]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 80015de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015e2:	6013      	str	r3, [r2, #0]
 80015e4:	4b68      	ldr	r3, [pc, #416]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a67      	ldr	r2, [pc, #412]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 80015ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015ee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d013      	beq.n	8001620 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f8:	f7ff fc02 	bl	8000e00 <HAL_GetTick>
 80015fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015fe:	e008      	b.n	8001612 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001600:	f7ff fbfe 	bl	8000e00 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	2b64      	cmp	r3, #100	; 0x64
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e200      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001612:	4b5d      	ldr	r3, [pc, #372]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d0f0      	beq.n	8001600 <HAL_RCC_OscConfig+0xe4>
 800161e:	e014      	b.n	800164a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001620:	f7ff fbee 	bl	8000e00 <HAL_GetTick>
 8001624:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001626:	e008      	b.n	800163a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001628:	f7ff fbea 	bl	8000e00 <HAL_GetTick>
 800162c:	4602      	mov	r2, r0
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	2b64      	cmp	r3, #100	; 0x64
 8001634:	d901      	bls.n	800163a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001636:	2303      	movs	r3, #3
 8001638:	e1ec      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800163a:	4b53      	ldr	r3, [pc, #332]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001642:	2b00      	cmp	r3, #0
 8001644:	d1f0      	bne.n	8001628 <HAL_RCC_OscConfig+0x10c>
 8001646:	e000      	b.n	800164a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001648:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	2b00      	cmp	r3, #0
 8001654:	d063      	beq.n	800171e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001656:	4b4c      	ldr	r3, [pc, #304]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	f003 030c 	and.w	r3, r3, #12
 800165e:	2b00      	cmp	r3, #0
 8001660:	d00b      	beq.n	800167a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001662:	4b49      	ldr	r3, [pc, #292]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	f003 030c 	and.w	r3, r3, #12
 800166a:	2b08      	cmp	r3, #8
 800166c:	d11c      	bne.n	80016a8 <HAL_RCC_OscConfig+0x18c>
 800166e:	4b46      	ldr	r3, [pc, #280]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d116      	bne.n	80016a8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800167a:	4b43      	ldr	r3, [pc, #268]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	2b00      	cmp	r3, #0
 8001684:	d005      	beq.n	8001692 <HAL_RCC_OscConfig+0x176>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	691b      	ldr	r3, [r3, #16]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d001      	beq.n	8001692 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e1c0      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001692:	4b3d      	ldr	r3, [pc, #244]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	695b      	ldr	r3, [r3, #20]
 800169e:	00db      	lsls	r3, r3, #3
 80016a0:	4939      	ldr	r1, [pc, #228]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 80016a2:	4313      	orrs	r3, r2
 80016a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016a6:	e03a      	b.n	800171e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	691b      	ldr	r3, [r3, #16]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d020      	beq.n	80016f2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016b0:	4b36      	ldr	r3, [pc, #216]	; (800178c <HAL_RCC_OscConfig+0x270>)
 80016b2:	2201      	movs	r2, #1
 80016b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b6:	f7ff fba3 	bl	8000e00 <HAL_GetTick>
 80016ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016bc:	e008      	b.n	80016d0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016be:	f7ff fb9f 	bl	8000e00 <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e1a1      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016d0:	4b2d      	ldr	r3, [pc, #180]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f003 0302 	and.w	r3, r3, #2
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d0f0      	beq.n	80016be <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016dc:	4b2a      	ldr	r3, [pc, #168]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	695b      	ldr	r3, [r3, #20]
 80016e8:	00db      	lsls	r3, r3, #3
 80016ea:	4927      	ldr	r1, [pc, #156]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 80016ec:	4313      	orrs	r3, r2
 80016ee:	600b      	str	r3, [r1, #0]
 80016f0:	e015      	b.n	800171e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016f2:	4b26      	ldr	r3, [pc, #152]	; (800178c <HAL_RCC_OscConfig+0x270>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f8:	f7ff fb82 	bl	8000e00 <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016fe:	e008      	b.n	8001712 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001700:	f7ff fb7e 	bl	8000e00 <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b02      	cmp	r3, #2
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e180      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001712:	4b1d      	ldr	r3, [pc, #116]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	2b00      	cmp	r3, #0
 800171c:	d1f0      	bne.n	8001700 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 0308 	and.w	r3, r3, #8
 8001726:	2b00      	cmp	r3, #0
 8001728:	d03a      	beq.n	80017a0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d019      	beq.n	8001766 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001732:	4b17      	ldr	r3, [pc, #92]	; (8001790 <HAL_RCC_OscConfig+0x274>)
 8001734:	2201      	movs	r2, #1
 8001736:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001738:	f7ff fb62 	bl	8000e00 <HAL_GetTick>
 800173c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800173e:	e008      	b.n	8001752 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001740:	f7ff fb5e 	bl	8000e00 <HAL_GetTick>
 8001744:	4602      	mov	r2, r0
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	2b02      	cmp	r3, #2
 800174c:	d901      	bls.n	8001752 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800174e:	2303      	movs	r3, #3
 8001750:	e160      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001752:	4b0d      	ldr	r3, [pc, #52]	; (8001788 <HAL_RCC_OscConfig+0x26c>)
 8001754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001756:	f003 0302 	and.w	r3, r3, #2
 800175a:	2b00      	cmp	r3, #0
 800175c:	d0f0      	beq.n	8001740 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800175e:	2001      	movs	r0, #1
 8001760:	f000 face 	bl	8001d00 <RCC_Delay>
 8001764:	e01c      	b.n	80017a0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001766:	4b0a      	ldr	r3, [pc, #40]	; (8001790 <HAL_RCC_OscConfig+0x274>)
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800176c:	f7ff fb48 	bl	8000e00 <HAL_GetTick>
 8001770:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001772:	e00f      	b.n	8001794 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001774:	f7ff fb44 	bl	8000e00 <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	2b02      	cmp	r3, #2
 8001780:	d908      	bls.n	8001794 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001782:	2303      	movs	r3, #3
 8001784:	e146      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>
 8001786:	bf00      	nop
 8001788:	40021000 	.word	0x40021000
 800178c:	42420000 	.word	0x42420000
 8001790:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001794:	4b92      	ldr	r3, [pc, #584]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 8001796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001798:	f003 0302 	and.w	r3, r3, #2
 800179c:	2b00      	cmp	r3, #0
 800179e:	d1e9      	bne.n	8001774 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0304 	and.w	r3, r3, #4
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	f000 80a6 	beq.w	80018fa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017ae:	2300      	movs	r3, #0
 80017b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017b2:	4b8b      	ldr	r3, [pc, #556]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 80017b4:	69db      	ldr	r3, [r3, #28]
 80017b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d10d      	bne.n	80017da <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017be:	4b88      	ldr	r3, [pc, #544]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 80017c0:	69db      	ldr	r3, [r3, #28]
 80017c2:	4a87      	ldr	r2, [pc, #540]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 80017c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017c8:	61d3      	str	r3, [r2, #28]
 80017ca:	4b85      	ldr	r3, [pc, #532]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 80017cc:	69db      	ldr	r3, [r3, #28]
 80017ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017d2:	60bb      	str	r3, [r7, #8]
 80017d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017d6:	2301      	movs	r3, #1
 80017d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017da:	4b82      	ldr	r3, [pc, #520]	; (80019e4 <HAL_RCC_OscConfig+0x4c8>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d118      	bne.n	8001818 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017e6:	4b7f      	ldr	r3, [pc, #508]	; (80019e4 <HAL_RCC_OscConfig+0x4c8>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a7e      	ldr	r2, [pc, #504]	; (80019e4 <HAL_RCC_OscConfig+0x4c8>)
 80017ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017f2:	f7ff fb05 	bl	8000e00 <HAL_GetTick>
 80017f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017f8:	e008      	b.n	800180c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017fa:	f7ff fb01 	bl	8000e00 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	2b64      	cmp	r3, #100	; 0x64
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e103      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800180c:	4b75      	ldr	r3, [pc, #468]	; (80019e4 <HAL_RCC_OscConfig+0x4c8>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001814:	2b00      	cmp	r3, #0
 8001816:	d0f0      	beq.n	80017fa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	2b01      	cmp	r3, #1
 800181e:	d106      	bne.n	800182e <HAL_RCC_OscConfig+0x312>
 8001820:	4b6f      	ldr	r3, [pc, #444]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 8001822:	6a1b      	ldr	r3, [r3, #32]
 8001824:	4a6e      	ldr	r2, [pc, #440]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 8001826:	f043 0301 	orr.w	r3, r3, #1
 800182a:	6213      	str	r3, [r2, #32]
 800182c:	e02d      	b.n	800188a <HAL_RCC_OscConfig+0x36e>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	68db      	ldr	r3, [r3, #12]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d10c      	bne.n	8001850 <HAL_RCC_OscConfig+0x334>
 8001836:	4b6a      	ldr	r3, [pc, #424]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 8001838:	6a1b      	ldr	r3, [r3, #32]
 800183a:	4a69      	ldr	r2, [pc, #420]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 800183c:	f023 0301 	bic.w	r3, r3, #1
 8001840:	6213      	str	r3, [r2, #32]
 8001842:	4b67      	ldr	r3, [pc, #412]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 8001844:	6a1b      	ldr	r3, [r3, #32]
 8001846:	4a66      	ldr	r2, [pc, #408]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 8001848:	f023 0304 	bic.w	r3, r3, #4
 800184c:	6213      	str	r3, [r2, #32]
 800184e:	e01c      	b.n	800188a <HAL_RCC_OscConfig+0x36e>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	2b05      	cmp	r3, #5
 8001856:	d10c      	bne.n	8001872 <HAL_RCC_OscConfig+0x356>
 8001858:	4b61      	ldr	r3, [pc, #388]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 800185a:	6a1b      	ldr	r3, [r3, #32]
 800185c:	4a60      	ldr	r2, [pc, #384]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 800185e:	f043 0304 	orr.w	r3, r3, #4
 8001862:	6213      	str	r3, [r2, #32]
 8001864:	4b5e      	ldr	r3, [pc, #376]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 8001866:	6a1b      	ldr	r3, [r3, #32]
 8001868:	4a5d      	ldr	r2, [pc, #372]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 800186a:	f043 0301 	orr.w	r3, r3, #1
 800186e:	6213      	str	r3, [r2, #32]
 8001870:	e00b      	b.n	800188a <HAL_RCC_OscConfig+0x36e>
 8001872:	4b5b      	ldr	r3, [pc, #364]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 8001874:	6a1b      	ldr	r3, [r3, #32]
 8001876:	4a5a      	ldr	r2, [pc, #360]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 8001878:	f023 0301 	bic.w	r3, r3, #1
 800187c:	6213      	str	r3, [r2, #32]
 800187e:	4b58      	ldr	r3, [pc, #352]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 8001880:	6a1b      	ldr	r3, [r3, #32]
 8001882:	4a57      	ldr	r2, [pc, #348]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 8001884:	f023 0304 	bic.w	r3, r3, #4
 8001888:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	68db      	ldr	r3, [r3, #12]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d015      	beq.n	80018be <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001892:	f7ff fab5 	bl	8000e00 <HAL_GetTick>
 8001896:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001898:	e00a      	b.n	80018b0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800189a:	f7ff fab1 	bl	8000e00 <HAL_GetTick>
 800189e:	4602      	mov	r2, r0
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d901      	bls.n	80018b0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80018ac:	2303      	movs	r3, #3
 80018ae:	e0b1      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018b0:	4b4b      	ldr	r3, [pc, #300]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 80018b2:	6a1b      	ldr	r3, [r3, #32]
 80018b4:	f003 0302 	and.w	r3, r3, #2
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d0ee      	beq.n	800189a <HAL_RCC_OscConfig+0x37e>
 80018bc:	e014      	b.n	80018e8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018be:	f7ff fa9f 	bl	8000e00 <HAL_GetTick>
 80018c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018c4:	e00a      	b.n	80018dc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018c6:	f7ff fa9b 	bl	8000e00 <HAL_GetTick>
 80018ca:	4602      	mov	r2, r0
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	1ad3      	subs	r3, r2, r3
 80018d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d901      	bls.n	80018dc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80018d8:	2303      	movs	r3, #3
 80018da:	e09b      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018dc:	4b40      	ldr	r3, [pc, #256]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 80018de:	6a1b      	ldr	r3, [r3, #32]
 80018e0:	f003 0302 	and.w	r3, r3, #2
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d1ee      	bne.n	80018c6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80018e8:	7dfb      	ldrb	r3, [r7, #23]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d105      	bne.n	80018fa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018ee:	4b3c      	ldr	r3, [pc, #240]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 80018f0:	69db      	ldr	r3, [r3, #28]
 80018f2:	4a3b      	ldr	r2, [pc, #236]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 80018f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018f8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	69db      	ldr	r3, [r3, #28]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	f000 8087 	beq.w	8001a12 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001904:	4b36      	ldr	r3, [pc, #216]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f003 030c 	and.w	r3, r3, #12
 800190c:	2b08      	cmp	r3, #8
 800190e:	d061      	beq.n	80019d4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	69db      	ldr	r3, [r3, #28]
 8001914:	2b02      	cmp	r3, #2
 8001916:	d146      	bne.n	80019a6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001918:	4b33      	ldr	r3, [pc, #204]	; (80019e8 <HAL_RCC_OscConfig+0x4cc>)
 800191a:	2200      	movs	r2, #0
 800191c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800191e:	f7ff fa6f 	bl	8000e00 <HAL_GetTick>
 8001922:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001924:	e008      	b.n	8001938 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001926:	f7ff fa6b 	bl	8000e00 <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	2b02      	cmp	r3, #2
 8001932:	d901      	bls.n	8001938 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001934:	2303      	movs	r3, #3
 8001936:	e06d      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001938:	4b29      	ldr	r3, [pc, #164]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001940:	2b00      	cmp	r3, #0
 8001942:	d1f0      	bne.n	8001926 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6a1b      	ldr	r3, [r3, #32]
 8001948:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800194c:	d108      	bne.n	8001960 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800194e:	4b24      	ldr	r3, [pc, #144]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	4921      	ldr	r1, [pc, #132]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 800195c:	4313      	orrs	r3, r2
 800195e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001960:	4b1f      	ldr	r3, [pc, #124]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6a19      	ldr	r1, [r3, #32]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001970:	430b      	orrs	r3, r1
 8001972:	491b      	ldr	r1, [pc, #108]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 8001974:	4313      	orrs	r3, r2
 8001976:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001978:	4b1b      	ldr	r3, [pc, #108]	; (80019e8 <HAL_RCC_OscConfig+0x4cc>)
 800197a:	2201      	movs	r2, #1
 800197c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800197e:	f7ff fa3f 	bl	8000e00 <HAL_GetTick>
 8001982:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001984:	e008      	b.n	8001998 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001986:	f7ff fa3b 	bl	8000e00 <HAL_GetTick>
 800198a:	4602      	mov	r2, r0
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	2b02      	cmp	r3, #2
 8001992:	d901      	bls.n	8001998 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001994:	2303      	movs	r3, #3
 8001996:	e03d      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001998:	4b11      	ldr	r3, [pc, #68]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d0f0      	beq.n	8001986 <HAL_RCC_OscConfig+0x46a>
 80019a4:	e035      	b.n	8001a12 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019a6:	4b10      	ldr	r3, [pc, #64]	; (80019e8 <HAL_RCC_OscConfig+0x4cc>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ac:	f7ff fa28 	bl	8000e00 <HAL_GetTick>
 80019b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019b2:	e008      	b.n	80019c6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019b4:	f7ff fa24 	bl	8000e00 <HAL_GetTick>
 80019b8:	4602      	mov	r2, r0
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	2b02      	cmp	r3, #2
 80019c0:	d901      	bls.n	80019c6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80019c2:	2303      	movs	r3, #3
 80019c4:	e026      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019c6:	4b06      	ldr	r3, [pc, #24]	; (80019e0 <HAL_RCC_OscConfig+0x4c4>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d1f0      	bne.n	80019b4 <HAL_RCC_OscConfig+0x498>
 80019d2:	e01e      	b.n	8001a12 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	69db      	ldr	r3, [r3, #28]
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d107      	bne.n	80019ec <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e019      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>
 80019e0:	40021000 	.word	0x40021000
 80019e4:	40007000 	.word	0x40007000
 80019e8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80019ec:	4b0b      	ldr	r3, [pc, #44]	; (8001a1c <HAL_RCC_OscConfig+0x500>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6a1b      	ldr	r3, [r3, #32]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d106      	bne.n	8001a0e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	d001      	beq.n	8001a12 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e000      	b.n	8001a14 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001a12:	2300      	movs	r3, #0
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3718      	adds	r7, #24
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	40021000 	.word	0x40021000

08001a20 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d101      	bne.n	8001a34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	e0d0      	b.n	8001bd6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a34:	4b6a      	ldr	r3, [pc, #424]	; (8001be0 <HAL_RCC_ClockConfig+0x1c0>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 0307 	and.w	r3, r3, #7
 8001a3c:	683a      	ldr	r2, [r7, #0]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d910      	bls.n	8001a64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a42:	4b67      	ldr	r3, [pc, #412]	; (8001be0 <HAL_RCC_ClockConfig+0x1c0>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f023 0207 	bic.w	r2, r3, #7
 8001a4a:	4965      	ldr	r1, [pc, #404]	; (8001be0 <HAL_RCC_ClockConfig+0x1c0>)
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a52:	4b63      	ldr	r3, [pc, #396]	; (8001be0 <HAL_RCC_ClockConfig+0x1c0>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0307 	and.w	r3, r3, #7
 8001a5a:	683a      	ldr	r2, [r7, #0]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d001      	beq.n	8001a64 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	e0b8      	b.n	8001bd6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 0302 	and.w	r3, r3, #2
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d020      	beq.n	8001ab2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0304 	and.w	r3, r3, #4
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d005      	beq.n	8001a88 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a7c:	4b59      	ldr	r3, [pc, #356]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	4a58      	ldr	r2, [pc, #352]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001a82:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001a86:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0308 	and.w	r3, r3, #8
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d005      	beq.n	8001aa0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a94:	4b53      	ldr	r3, [pc, #332]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	4a52      	ldr	r2, [pc, #328]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001a9a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001a9e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001aa0:	4b50      	ldr	r3, [pc, #320]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	494d      	ldr	r1, [pc, #308]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d040      	beq.n	8001b40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d107      	bne.n	8001ad6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ac6:	4b47      	ldr	r3, [pc, #284]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d115      	bne.n	8001afe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e07f      	b.n	8001bd6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	d107      	bne.n	8001aee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ade:	4b41      	ldr	r3, [pc, #260]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d109      	bne.n	8001afe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e073      	b.n	8001bd6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aee:	4b3d      	ldr	r3, [pc, #244]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d101      	bne.n	8001afe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e06b      	b.n	8001bd6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001afe:	4b39      	ldr	r3, [pc, #228]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f023 0203 	bic.w	r2, r3, #3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	4936      	ldr	r1, [pc, #216]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b10:	f7ff f976 	bl	8000e00 <HAL_GetTick>
 8001b14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b16:	e00a      	b.n	8001b2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b18:	f7ff f972 	bl	8000e00 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e053      	b.n	8001bd6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b2e:	4b2d      	ldr	r3, [pc, #180]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f003 020c 	and.w	r2, r3, #12
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d1eb      	bne.n	8001b18 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b40:	4b27      	ldr	r3, [pc, #156]	; (8001be0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0307 	and.w	r3, r3, #7
 8001b48:	683a      	ldr	r2, [r7, #0]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d210      	bcs.n	8001b70 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b4e:	4b24      	ldr	r3, [pc, #144]	; (8001be0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f023 0207 	bic.w	r2, r3, #7
 8001b56:	4922      	ldr	r1, [pc, #136]	; (8001be0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b5e:	4b20      	ldr	r3, [pc, #128]	; (8001be0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0307 	and.w	r3, r3, #7
 8001b66:	683a      	ldr	r2, [r7, #0]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d001      	beq.n	8001b70 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e032      	b.n	8001bd6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0304 	and.w	r3, r3, #4
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d008      	beq.n	8001b8e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b7c:	4b19      	ldr	r3, [pc, #100]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	4916      	ldr	r1, [pc, #88]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0308 	and.w	r3, r3, #8
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d009      	beq.n	8001bae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b9a:	4b12      	ldr	r3, [pc, #72]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	691b      	ldr	r3, [r3, #16]
 8001ba6:	00db      	lsls	r3, r3, #3
 8001ba8:	490e      	ldr	r1, [pc, #56]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001baa:	4313      	orrs	r3, r2
 8001bac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001bae:	f000 f821 	bl	8001bf4 <HAL_RCC_GetSysClockFreq>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	4b0b      	ldr	r3, [pc, #44]	; (8001be4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	091b      	lsrs	r3, r3, #4
 8001bba:	f003 030f 	and.w	r3, r3, #15
 8001bbe:	490a      	ldr	r1, [pc, #40]	; (8001be8 <HAL_RCC_ClockConfig+0x1c8>)
 8001bc0:	5ccb      	ldrb	r3, [r1, r3]
 8001bc2:	fa22 f303 	lsr.w	r3, r2, r3
 8001bc6:	4a09      	ldr	r2, [pc, #36]	; (8001bec <HAL_RCC_ClockConfig+0x1cc>)
 8001bc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001bca:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <HAL_RCC_ClockConfig+0x1d0>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff f8d4 	bl	8000d7c <HAL_InitTick>

  return HAL_OK;
 8001bd4:	2300      	movs	r3, #0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40022000 	.word	0x40022000
 8001be4:	40021000 	.word	0x40021000
 8001be8:	08003b14 	.word	0x08003b14
 8001bec:	20000004 	.word	0x20000004
 8001bf0:	20000008 	.word	0x20000008

08001bf4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b087      	sub	sp, #28
 8001bf8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	60fb      	str	r3, [r7, #12]
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60bb      	str	r3, [r7, #8]
 8001c02:	2300      	movs	r3, #0
 8001c04:	617b      	str	r3, [r7, #20]
 8001c06:	2300      	movs	r3, #0
 8001c08:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001c0e:	4b1e      	ldr	r3, [pc, #120]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x94>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f003 030c 	and.w	r3, r3, #12
 8001c1a:	2b04      	cmp	r3, #4
 8001c1c:	d002      	beq.n	8001c24 <HAL_RCC_GetSysClockFreq+0x30>
 8001c1e:	2b08      	cmp	r3, #8
 8001c20:	d003      	beq.n	8001c2a <HAL_RCC_GetSysClockFreq+0x36>
 8001c22:	e027      	b.n	8001c74 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c24:	4b19      	ldr	r3, [pc, #100]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x98>)
 8001c26:	613b      	str	r3, [r7, #16]
      break;
 8001c28:	e027      	b.n	8001c7a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	0c9b      	lsrs	r3, r3, #18
 8001c2e:	f003 030f 	and.w	r3, r3, #15
 8001c32:	4a17      	ldr	r2, [pc, #92]	; (8001c90 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001c34:	5cd3      	ldrb	r3, [r2, r3]
 8001c36:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d010      	beq.n	8001c64 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001c42:	4b11      	ldr	r3, [pc, #68]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x94>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	0c5b      	lsrs	r3, r3, #17
 8001c48:	f003 0301 	and.w	r3, r3, #1
 8001c4c:	4a11      	ldr	r2, [pc, #68]	; (8001c94 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001c4e:	5cd3      	ldrb	r3, [r2, r3]
 8001c50:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4a0d      	ldr	r2, [pc, #52]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x98>)
 8001c56:	fb03 f202 	mul.w	r2, r3, r2
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c60:	617b      	str	r3, [r7, #20]
 8001c62:	e004      	b.n	8001c6e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	4a0c      	ldr	r2, [pc, #48]	; (8001c98 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001c68:	fb02 f303 	mul.w	r3, r2, r3
 8001c6c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	613b      	str	r3, [r7, #16]
      break;
 8001c72:	e002      	b.n	8001c7a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c74:	4b05      	ldr	r3, [pc, #20]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x98>)
 8001c76:	613b      	str	r3, [r7, #16]
      break;
 8001c78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c7a:	693b      	ldr	r3, [r7, #16]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	371c      	adds	r7, #28
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bc80      	pop	{r7}
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	007a1200 	.word	0x007a1200
 8001c90:	08003b2c 	.word	0x08003b2c
 8001c94:	08003b3c 	.word	0x08003b3c
 8001c98:	003d0900 	.word	0x003d0900

08001c9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ca0:	4b02      	ldr	r3, [pc, #8]	; (8001cac <HAL_RCC_GetHCLKFreq+0x10>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bc80      	pop	{r7}
 8001caa:	4770      	bx	lr
 8001cac:	20000004 	.word	0x20000004

08001cb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001cb4:	f7ff fff2 	bl	8001c9c <HAL_RCC_GetHCLKFreq>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	0a1b      	lsrs	r3, r3, #8
 8001cc0:	f003 0307 	and.w	r3, r3, #7
 8001cc4:	4903      	ldr	r1, [pc, #12]	; (8001cd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cc6:	5ccb      	ldrb	r3, [r1, r3]
 8001cc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	08003b24 	.word	0x08003b24

08001cd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001cdc:	f7ff ffde 	bl	8001c9c <HAL_RCC_GetHCLKFreq>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	0adb      	lsrs	r3, r3, #11
 8001ce8:	f003 0307 	and.w	r3, r3, #7
 8001cec:	4903      	ldr	r1, [pc, #12]	; (8001cfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cee:	5ccb      	ldrb	r3, [r1, r3]
 8001cf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	08003b24 	.word	0x08003b24

08001d00 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001d08:	4b0a      	ldr	r3, [pc, #40]	; (8001d34 <RCC_Delay+0x34>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a0a      	ldr	r2, [pc, #40]	; (8001d38 <RCC_Delay+0x38>)
 8001d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d12:	0a5b      	lsrs	r3, r3, #9
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	fb02 f303 	mul.w	r3, r2, r3
 8001d1a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001d1c:	bf00      	nop
  }
  while (Delay --);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	1e5a      	subs	r2, r3, #1
 8001d22:	60fa      	str	r2, [r7, #12]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d1f9      	bne.n	8001d1c <RCC_Delay+0x1c>
}
 8001d28:	bf00      	nop
 8001d2a:	bf00      	nop
 8001d2c:	3714      	adds	r7, #20
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bc80      	pop	{r7}
 8001d32:	4770      	bx	lr
 8001d34:	20000004 	.word	0x20000004
 8001d38:	10624dd3 	.word	0x10624dd3

08001d3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d101      	bne.n	8001d4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e041      	b.n	8001dd2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d106      	bne.n	8001d68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f7fe fede 	bl	8000b24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2202      	movs	r2, #2
 8001d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	3304      	adds	r3, #4
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4610      	mov	r0, r2
 8001d7c:	f000 fa6e 	bl	800225c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2201      	movs	r2, #1
 8001d94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2201      	movs	r2, #1
 8001da4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
	...

08001ddc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d001      	beq.n	8001df4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	e035      	b.n	8001e60 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2202      	movs	r2, #2
 8001df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	68da      	ldr	r2, [r3, #12]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f042 0201 	orr.w	r2, r2, #1
 8001e0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a16      	ldr	r2, [pc, #88]	; (8001e6c <HAL_TIM_Base_Start_IT+0x90>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d009      	beq.n	8001e2a <HAL_TIM_Base_Start_IT+0x4e>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e1e:	d004      	beq.n	8001e2a <HAL_TIM_Base_Start_IT+0x4e>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a12      	ldr	r2, [pc, #72]	; (8001e70 <HAL_TIM_Base_Start_IT+0x94>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d111      	bne.n	8001e4e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f003 0307 	and.w	r3, r3, #7
 8001e34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2b06      	cmp	r3, #6
 8001e3a:	d010      	beq.n	8001e5e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f042 0201 	orr.w	r2, r2, #1
 8001e4a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e4c:	e007      	b.n	8001e5e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f042 0201 	orr.w	r2, r2, #1
 8001e5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e5e:	2300      	movs	r3, #0
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3714      	adds	r7, #20
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bc80      	pop	{r7}
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	40012c00 	.word	0x40012c00
 8001e70:	40000400 	.word	0x40000400

08001e74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	691b      	ldr	r3, [r3, #16]
 8001e82:	f003 0302 	and.w	r3, r3, #2
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d122      	bne.n	8001ed0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d11b      	bne.n	8001ed0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f06f 0202 	mvn.w	r2, #2
 8001ea0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	699b      	ldr	r3, [r3, #24]
 8001eae:	f003 0303 	and.w	r3, r3, #3
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d003      	beq.n	8001ebe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f000 f9b4 	bl	8002224 <HAL_TIM_IC_CaptureCallback>
 8001ebc:	e005      	b.n	8001eca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f000 f9a7 	bl	8002212 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f000 f9b6 	bl	8002236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	691b      	ldr	r3, [r3, #16]
 8001ed6:	f003 0304 	and.w	r3, r3, #4
 8001eda:	2b04      	cmp	r3, #4
 8001edc:	d122      	bne.n	8001f24 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	f003 0304 	and.w	r3, r3, #4
 8001ee8:	2b04      	cmp	r3, #4
 8001eea:	d11b      	bne.n	8001f24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f06f 0204 	mvn.w	r2, #4
 8001ef4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2202      	movs	r2, #2
 8001efa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	699b      	ldr	r3, [r3, #24]
 8001f02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d003      	beq.n	8001f12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 f98a 	bl	8002224 <HAL_TIM_IC_CaptureCallback>
 8001f10:	e005      	b.n	8001f1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f97d 	bl	8002212 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f000 f98c 	bl	8002236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	691b      	ldr	r3, [r3, #16]
 8001f2a:	f003 0308 	and.w	r3, r3, #8
 8001f2e:	2b08      	cmp	r3, #8
 8001f30:	d122      	bne.n	8001f78 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	f003 0308 	and.w	r3, r3, #8
 8001f3c:	2b08      	cmp	r3, #8
 8001f3e:	d11b      	bne.n	8001f78 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f06f 0208 	mvn.w	r2, #8
 8001f48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2204      	movs	r2, #4
 8001f4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	69db      	ldr	r3, [r3, #28]
 8001f56:	f003 0303 	and.w	r3, r3, #3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f000 f960 	bl	8002224 <HAL_TIM_IC_CaptureCallback>
 8001f64:	e005      	b.n	8001f72 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f000 f953 	bl	8002212 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f000 f962 	bl	8002236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	691b      	ldr	r3, [r3, #16]
 8001f7e:	f003 0310 	and.w	r3, r3, #16
 8001f82:	2b10      	cmp	r3, #16
 8001f84:	d122      	bne.n	8001fcc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	f003 0310 	and.w	r3, r3, #16
 8001f90:	2b10      	cmp	r3, #16
 8001f92:	d11b      	bne.n	8001fcc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f06f 0210 	mvn.w	r2, #16
 8001f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2208      	movs	r2, #8
 8001fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	69db      	ldr	r3, [r3, #28]
 8001faa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d003      	beq.n	8001fba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 f936 	bl	8002224 <HAL_TIM_IC_CaptureCallback>
 8001fb8:	e005      	b.n	8001fc6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f000 f929 	bl	8002212 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f000 f938 	bl	8002236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d10e      	bne.n	8001ff8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	f003 0301 	and.w	r3, r3, #1
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d107      	bne.n	8001ff8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f06f 0201 	mvn.w	r2, #1
 8001ff0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7fe fd5a 	bl	8000aac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	691b      	ldr	r3, [r3, #16]
 8001ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002002:	2b80      	cmp	r3, #128	; 0x80
 8002004:	d10e      	bne.n	8002024 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002010:	2b80      	cmp	r3, #128	; 0x80
 8002012:	d107      	bne.n	8002024 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800201c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 fa6b 	bl	80024fa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800202e:	2b40      	cmp	r3, #64	; 0x40
 8002030:	d10e      	bne.n	8002050 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800203c:	2b40      	cmp	r3, #64	; 0x40
 800203e:	d107      	bne.n	8002050 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f8fc 	bl	8002248 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	691b      	ldr	r3, [r3, #16]
 8002056:	f003 0320 	and.w	r3, r3, #32
 800205a:	2b20      	cmp	r3, #32
 800205c:	d10e      	bne.n	800207c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	f003 0320 	and.w	r3, r3, #32
 8002068:	2b20      	cmp	r3, #32
 800206a:	d107      	bne.n	800207c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f06f 0220 	mvn.w	r2, #32
 8002074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f000 fa36 	bl	80024e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800207c:	bf00      	nop
 800207e:	3708      	adds	r7, #8
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}

08002084 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
 800208c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800208e:	2300      	movs	r3, #0
 8002090:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002098:	2b01      	cmp	r3, #1
 800209a:	d101      	bne.n	80020a0 <HAL_TIM_ConfigClockSource+0x1c>
 800209c:	2302      	movs	r3, #2
 800209e:	e0b4      	b.n	800220a <HAL_TIM_ConfigClockSource+0x186>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2202      	movs	r2, #2
 80020ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80020be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80020c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	68ba      	ldr	r2, [r7, #8]
 80020ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020d8:	d03e      	beq.n	8002158 <HAL_TIM_ConfigClockSource+0xd4>
 80020da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020de:	f200 8087 	bhi.w	80021f0 <HAL_TIM_ConfigClockSource+0x16c>
 80020e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020e6:	f000 8086 	beq.w	80021f6 <HAL_TIM_ConfigClockSource+0x172>
 80020ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020ee:	d87f      	bhi.n	80021f0 <HAL_TIM_ConfigClockSource+0x16c>
 80020f0:	2b70      	cmp	r3, #112	; 0x70
 80020f2:	d01a      	beq.n	800212a <HAL_TIM_ConfigClockSource+0xa6>
 80020f4:	2b70      	cmp	r3, #112	; 0x70
 80020f6:	d87b      	bhi.n	80021f0 <HAL_TIM_ConfigClockSource+0x16c>
 80020f8:	2b60      	cmp	r3, #96	; 0x60
 80020fa:	d050      	beq.n	800219e <HAL_TIM_ConfigClockSource+0x11a>
 80020fc:	2b60      	cmp	r3, #96	; 0x60
 80020fe:	d877      	bhi.n	80021f0 <HAL_TIM_ConfigClockSource+0x16c>
 8002100:	2b50      	cmp	r3, #80	; 0x50
 8002102:	d03c      	beq.n	800217e <HAL_TIM_ConfigClockSource+0xfa>
 8002104:	2b50      	cmp	r3, #80	; 0x50
 8002106:	d873      	bhi.n	80021f0 <HAL_TIM_ConfigClockSource+0x16c>
 8002108:	2b40      	cmp	r3, #64	; 0x40
 800210a:	d058      	beq.n	80021be <HAL_TIM_ConfigClockSource+0x13a>
 800210c:	2b40      	cmp	r3, #64	; 0x40
 800210e:	d86f      	bhi.n	80021f0 <HAL_TIM_ConfigClockSource+0x16c>
 8002110:	2b30      	cmp	r3, #48	; 0x30
 8002112:	d064      	beq.n	80021de <HAL_TIM_ConfigClockSource+0x15a>
 8002114:	2b30      	cmp	r3, #48	; 0x30
 8002116:	d86b      	bhi.n	80021f0 <HAL_TIM_ConfigClockSource+0x16c>
 8002118:	2b20      	cmp	r3, #32
 800211a:	d060      	beq.n	80021de <HAL_TIM_ConfigClockSource+0x15a>
 800211c:	2b20      	cmp	r3, #32
 800211e:	d867      	bhi.n	80021f0 <HAL_TIM_ConfigClockSource+0x16c>
 8002120:	2b00      	cmp	r3, #0
 8002122:	d05c      	beq.n	80021de <HAL_TIM_ConfigClockSource+0x15a>
 8002124:	2b10      	cmp	r3, #16
 8002126:	d05a      	beq.n	80021de <HAL_TIM_ConfigClockSource+0x15a>
 8002128:	e062      	b.n	80021f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6818      	ldr	r0, [r3, #0]
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	6899      	ldr	r1, [r3, #8]
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685a      	ldr	r2, [r3, #4]
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	f000 f95e 	bl	80023fa <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800214c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68ba      	ldr	r2, [r7, #8]
 8002154:	609a      	str	r2, [r3, #8]
      break;
 8002156:	e04f      	b.n	80021f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6818      	ldr	r0, [r3, #0]
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	6899      	ldr	r1, [r3, #8]
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685a      	ldr	r2, [r3, #4]
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	f000 f947 	bl	80023fa <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	689a      	ldr	r2, [r3, #8]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800217a:	609a      	str	r2, [r3, #8]
      break;
 800217c:	e03c      	b.n	80021f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6818      	ldr	r0, [r3, #0]
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	6859      	ldr	r1, [r3, #4]
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	461a      	mov	r2, r3
 800218c:	f000 f8be 	bl	800230c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2150      	movs	r1, #80	; 0x50
 8002196:	4618      	mov	r0, r3
 8002198:	f000 f915 	bl	80023c6 <TIM_ITRx_SetConfig>
      break;
 800219c:	e02c      	b.n	80021f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6818      	ldr	r0, [r3, #0]
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	6859      	ldr	r1, [r3, #4]
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	68db      	ldr	r3, [r3, #12]
 80021aa:	461a      	mov	r2, r3
 80021ac:	f000 f8dc 	bl	8002368 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2160      	movs	r1, #96	; 0x60
 80021b6:	4618      	mov	r0, r3
 80021b8:	f000 f905 	bl	80023c6 <TIM_ITRx_SetConfig>
      break;
 80021bc:	e01c      	b.n	80021f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6818      	ldr	r0, [r3, #0]
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	6859      	ldr	r1, [r3, #4]
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	68db      	ldr	r3, [r3, #12]
 80021ca:	461a      	mov	r2, r3
 80021cc:	f000 f89e 	bl	800230c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2140      	movs	r1, #64	; 0x40
 80021d6:	4618      	mov	r0, r3
 80021d8:	f000 f8f5 	bl	80023c6 <TIM_ITRx_SetConfig>
      break;
 80021dc:	e00c      	b.n	80021f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4619      	mov	r1, r3
 80021e8:	4610      	mov	r0, r2
 80021ea:	f000 f8ec 	bl	80023c6 <TIM_ITRx_SetConfig>
      break;
 80021ee:	e003      	b.n	80021f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	73fb      	strb	r3, [r7, #15]
      break;
 80021f4:	e000      	b.n	80021f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80021f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2201      	movs	r2, #1
 80021fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002208:	7bfb      	ldrb	r3, [r7, #15]
}
 800220a:	4618      	mov	r0, r3
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002212:	b480      	push	{r7}
 8002214:	b083      	sub	sp, #12
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr

08002224 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800222c:	bf00      	nop
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	bc80      	pop	{r7}
 8002234:	4770      	bx	lr

08002236 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002236:	b480      	push	{r7}
 8002238:	b083      	sub	sp, #12
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800223e:	bf00      	nop
 8002240:	370c      	adds	r7, #12
 8002242:	46bd      	mov	sp, r7
 8002244:	bc80      	pop	{r7}
 8002246:	4770      	bx	lr

08002248 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	bc80      	pop	{r7}
 8002258:	4770      	bx	lr
	...

0800225c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	4a25      	ldr	r2, [pc, #148]	; (8002304 <TIM_Base_SetConfig+0xa8>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d007      	beq.n	8002284 <TIM_Base_SetConfig+0x28>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800227a:	d003      	beq.n	8002284 <TIM_Base_SetConfig+0x28>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	4a22      	ldr	r2, [pc, #136]	; (8002308 <TIM_Base_SetConfig+0xac>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d108      	bne.n	8002296 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800228a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	68fa      	ldr	r2, [r7, #12]
 8002292:	4313      	orrs	r3, r2
 8002294:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a1a      	ldr	r2, [pc, #104]	; (8002304 <TIM_Base_SetConfig+0xa8>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d007      	beq.n	80022ae <TIM_Base_SetConfig+0x52>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022a4:	d003      	beq.n	80022ae <TIM_Base_SetConfig+0x52>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a17      	ldr	r2, [pc, #92]	; (8002308 <TIM_Base_SetConfig+0xac>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d108      	bne.n	80022c0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	4313      	orrs	r3, r2
 80022be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	695b      	ldr	r3, [r3, #20]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	68fa      	ldr	r2, [r7, #12]
 80022d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	689a      	ldr	r2, [r3, #8]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	4a07      	ldr	r2, [pc, #28]	; (8002304 <TIM_Base_SetConfig+0xa8>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d103      	bne.n	80022f4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	691a      	ldr	r2, [r3, #16]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	615a      	str	r2, [r3, #20]
}
 80022fa:	bf00      	nop
 80022fc:	3714      	adds	r7, #20
 80022fe:	46bd      	mov	sp, r7
 8002300:	bc80      	pop	{r7}
 8002302:	4770      	bx	lr
 8002304:	40012c00 	.word	0x40012c00
 8002308:	40000400 	.word	0x40000400

0800230c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800230c:	b480      	push	{r7}
 800230e:	b087      	sub	sp, #28
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	6a1b      	ldr	r3, [r3, #32]
 800231c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6a1b      	ldr	r3, [r3, #32]
 8002322:	f023 0201 	bic.w	r2, r3, #1
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	699b      	ldr	r3, [r3, #24]
 800232e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002336:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	011b      	lsls	r3, r3, #4
 800233c:	693a      	ldr	r2, [r7, #16]
 800233e:	4313      	orrs	r3, r2
 8002340:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	f023 030a 	bic.w	r3, r3, #10
 8002348:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800234a:	697a      	ldr	r2, [r7, #20]
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	4313      	orrs	r3, r2
 8002350:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	697a      	ldr	r2, [r7, #20]
 800235c:	621a      	str	r2, [r3, #32]
}
 800235e:	bf00      	nop
 8002360:	371c      	adds	r7, #28
 8002362:	46bd      	mov	sp, r7
 8002364:	bc80      	pop	{r7}
 8002366:	4770      	bx	lr

08002368 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002368:	b480      	push	{r7}
 800236a:	b087      	sub	sp, #28
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	6a1b      	ldr	r3, [r3, #32]
 800237e:	f023 0210 	bic.w	r2, r3, #16
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	699b      	ldr	r3, [r3, #24]
 800238a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002392:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	031b      	lsls	r3, r3, #12
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	4313      	orrs	r3, r2
 800239c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80023a4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	011b      	lsls	r3, r3, #4
 80023aa:	697a      	ldr	r2, [r7, #20]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	697a      	ldr	r2, [r7, #20]
 80023ba:	621a      	str	r2, [r3, #32]
}
 80023bc:	bf00      	nop
 80023be:	371c      	adds	r7, #28
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bc80      	pop	{r7}
 80023c4:	4770      	bx	lr

080023c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80023c6:	b480      	push	{r7}
 80023c8:	b085      	sub	sp, #20
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
 80023ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	f043 0307 	orr.w	r3, r3, #7
 80023e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	68fa      	ldr	r2, [r7, #12]
 80023ee:	609a      	str	r2, [r3, #8]
}
 80023f0:	bf00      	nop
 80023f2:	3714      	adds	r7, #20
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bc80      	pop	{r7}
 80023f8:	4770      	bx	lr

080023fa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80023fa:	b480      	push	{r7}
 80023fc:	b087      	sub	sp, #28
 80023fe:	af00      	add	r7, sp, #0
 8002400:	60f8      	str	r0, [r7, #12]
 8002402:	60b9      	str	r1, [r7, #8]
 8002404:	607a      	str	r2, [r7, #4]
 8002406:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002414:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	021a      	lsls	r2, r3, #8
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	431a      	orrs	r2, r3
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	4313      	orrs	r3, r2
 8002422:	697a      	ldr	r2, [r7, #20]
 8002424:	4313      	orrs	r3, r2
 8002426:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	697a      	ldr	r2, [r7, #20]
 800242c:	609a      	str	r2, [r3, #8]
}
 800242e:	bf00      	nop
 8002430:	371c      	adds	r7, #28
 8002432:	46bd      	mov	sp, r7
 8002434:	bc80      	pop	{r7}
 8002436:	4770      	bx	lr

08002438 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002448:	2b01      	cmp	r3, #1
 800244a:	d101      	bne.n	8002450 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800244c:	2302      	movs	r3, #2
 800244e:	e041      	b.n	80024d4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2202      	movs	r2, #2
 800245c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002476:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	68fa      	ldr	r2, [r7, #12]
 800247e:	4313      	orrs	r3, r2
 8002480:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	68fa      	ldr	r2, [r7, #12]
 8002488:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a14      	ldr	r2, [pc, #80]	; (80024e0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d009      	beq.n	80024a8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800249c:	d004      	beq.n	80024a8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a10      	ldr	r2, [pc, #64]	; (80024e4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d10c      	bne.n	80024c2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80024ae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	68ba      	ldr	r2, [r7, #8]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	68ba      	ldr	r2, [r7, #8]
 80024c0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2201      	movs	r2, #1
 80024c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3714      	adds	r7, #20
 80024d8:	46bd      	mov	sp, r7
 80024da:	bc80      	pop	{r7}
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	40012c00 	.word	0x40012c00
 80024e4:	40000400 	.word	0x40000400

080024e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bc80      	pop	{r7}
 80024f8:	4770      	bx	lr

080024fa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80024fa:	b480      	push	{r7}
 80024fc:	b083      	sub	sp, #12
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002502:	bf00      	nop
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	bc80      	pop	{r7}
 800250a:	4770      	bx	lr

0800250c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d101      	bne.n	800251e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e042      	b.n	80025a4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002524:	b2db      	uxtb	r3, r3
 8002526:	2b00      	cmp	r3, #0
 8002528:	d106      	bne.n	8002538 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2200      	movs	r2, #0
 800252e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f7fe fb1a 	bl	8000b6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2224      	movs	r2, #36	; 0x24
 800253c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	68da      	ldr	r2, [r3, #12]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800254e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f000 fd71 	bl	8003038 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	691a      	ldr	r2, [r3, #16]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002564:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	695a      	ldr	r2, [r3, #20]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002574:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	68da      	ldr	r2, [r3, #12]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002584:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2220      	movs	r2, #32
 8002590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2220      	movs	r2, #32
 8002598:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80025a2:	2300      	movs	r3, #0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3708      	adds	r7, #8
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}

080025ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b08a      	sub	sp, #40	; 0x28
 80025b0:	af02      	add	r7, sp, #8
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	603b      	str	r3, [r7, #0]
 80025b8:	4613      	mov	r3, r2
 80025ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	2b20      	cmp	r3, #32
 80025ca:	d16d      	bne.n	80026a8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d002      	beq.n	80025d8 <HAL_UART_Transmit+0x2c>
 80025d2:	88fb      	ldrh	r3, [r7, #6]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d101      	bne.n	80025dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e066      	b.n	80026aa <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2200      	movs	r2, #0
 80025e0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2221      	movs	r2, #33	; 0x21
 80025e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80025ea:	f7fe fc09 	bl	8000e00 <HAL_GetTick>
 80025ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	88fa      	ldrh	r2, [r7, #6]
 80025f4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	88fa      	ldrh	r2, [r7, #6]
 80025fa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002604:	d108      	bne.n	8002618 <HAL_UART_Transmit+0x6c>
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	691b      	ldr	r3, [r3, #16]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d104      	bne.n	8002618 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800260e:	2300      	movs	r3, #0
 8002610:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	61bb      	str	r3, [r7, #24]
 8002616:	e003      	b.n	8002620 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800261c:	2300      	movs	r3, #0
 800261e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002620:	e02a      	b.n	8002678 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	9300      	str	r3, [sp, #0]
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	2200      	movs	r2, #0
 800262a:	2180      	movs	r1, #128	; 0x80
 800262c:	68f8      	ldr	r0, [r7, #12]
 800262e:	f000 faf9 	bl	8002c24 <UART_WaitOnFlagUntilTimeout>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e036      	b.n	80026aa <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10b      	bne.n	800265a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	881b      	ldrh	r3, [r3, #0]
 8002646:	461a      	mov	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002650:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	3302      	adds	r3, #2
 8002656:	61bb      	str	r3, [r7, #24]
 8002658:	e007      	b.n	800266a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	781a      	ldrb	r2, [r3, #0]
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	3301      	adds	r3, #1
 8002668:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800266e:	b29b      	uxth	r3, r3
 8002670:	3b01      	subs	r3, #1
 8002672:	b29a      	uxth	r2, r3
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800267c:	b29b      	uxth	r3, r3
 800267e:	2b00      	cmp	r3, #0
 8002680:	d1cf      	bne.n	8002622 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	9300      	str	r3, [sp, #0]
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	2200      	movs	r2, #0
 800268a:	2140      	movs	r1, #64	; 0x40
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	f000 fac9 	bl	8002c24 <UART_WaitOnFlagUntilTimeout>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e006      	b.n	80026aa <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	2220      	movs	r2, #32
 80026a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80026a4:	2300      	movs	r3, #0
 80026a6:	e000      	b.n	80026aa <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80026a8:	2302      	movs	r3, #2
  }
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3720      	adds	r7, #32
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
	...

080026b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b0ba      	sub	sp, #232	; 0xe8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	695b      	ldr	r3, [r3, #20]
 80026d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80026da:	2300      	movs	r3, #0
 80026dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80026e0:	2300      	movs	r3, #0
 80026e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80026e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026ea:	f003 030f 	and.w	r3, r3, #15
 80026ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80026f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d10f      	bne.n	800271a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80026fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026fe:	f003 0320 	and.w	r3, r3, #32
 8002702:	2b00      	cmp	r3, #0
 8002704:	d009      	beq.n	800271a <HAL_UART_IRQHandler+0x66>
 8002706:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800270a:	f003 0320 	and.w	r3, r3, #32
 800270e:	2b00      	cmp	r3, #0
 8002710:	d003      	beq.n	800271a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f000 fbd1 	bl	8002eba <UART_Receive_IT>
      return;
 8002718:	e25b      	b.n	8002bd2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800271a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800271e:	2b00      	cmp	r3, #0
 8002720:	f000 80de 	beq.w	80028e0 <HAL_UART_IRQHandler+0x22c>
 8002724:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002728:	f003 0301 	and.w	r3, r3, #1
 800272c:	2b00      	cmp	r3, #0
 800272e:	d106      	bne.n	800273e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002730:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002734:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002738:	2b00      	cmp	r3, #0
 800273a:	f000 80d1 	beq.w	80028e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800273e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b00      	cmp	r3, #0
 8002748:	d00b      	beq.n	8002762 <HAL_UART_IRQHandler+0xae>
 800274a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800274e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002752:	2b00      	cmp	r3, #0
 8002754:	d005      	beq.n	8002762 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275a:	f043 0201 	orr.w	r2, r3, #1
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002762:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002766:	f003 0304 	and.w	r3, r3, #4
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00b      	beq.n	8002786 <HAL_UART_IRQHandler+0xd2>
 800276e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002772:	f003 0301 	and.w	r3, r3, #1
 8002776:	2b00      	cmp	r3, #0
 8002778:	d005      	beq.n	8002786 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277e:	f043 0202 	orr.w	r2, r3, #2
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002786:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d00b      	beq.n	80027aa <HAL_UART_IRQHandler+0xf6>
 8002792:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	2b00      	cmp	r3, #0
 800279c:	d005      	beq.n	80027aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a2:	f043 0204 	orr.w	r2, r3, #4
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80027aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027ae:	f003 0308 	and.w	r3, r3, #8
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d011      	beq.n	80027da <HAL_UART_IRQHandler+0x126>
 80027b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027ba:	f003 0320 	and.w	r3, r3, #32
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d105      	bne.n	80027ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80027c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d005      	beq.n	80027da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d2:	f043 0208 	orr.w	r2, r3, #8
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027de:	2b00      	cmp	r3, #0
 80027e0:	f000 81f2 	beq.w	8002bc8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80027e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027e8:	f003 0320 	and.w	r3, r3, #32
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d008      	beq.n	8002802 <HAL_UART_IRQHandler+0x14e>
 80027f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027f4:	f003 0320 	and.w	r3, r3, #32
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d002      	beq.n	8002802 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f000 fb5c 	bl	8002eba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	695b      	ldr	r3, [r3, #20]
 8002808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800280c:	2b00      	cmp	r3, #0
 800280e:	bf14      	ite	ne
 8002810:	2301      	movne	r3, #1
 8002812:	2300      	moveq	r3, #0
 8002814:	b2db      	uxtb	r3, r3
 8002816:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281e:	f003 0308 	and.w	r3, r3, #8
 8002822:	2b00      	cmp	r3, #0
 8002824:	d103      	bne.n	800282e <HAL_UART_IRQHandler+0x17a>
 8002826:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800282a:	2b00      	cmp	r3, #0
 800282c:	d04f      	beq.n	80028ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f000 fa66 	bl	8002d00 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	695b      	ldr	r3, [r3, #20]
 800283a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800283e:	2b00      	cmp	r3, #0
 8002840:	d041      	beq.n	80028c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	3314      	adds	r3, #20
 8002848:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800284c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002850:	e853 3f00 	ldrex	r3, [r3]
 8002854:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002858:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800285c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002860:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	3314      	adds	r3, #20
 800286a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800286e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002872:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002876:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800287a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800287e:	e841 2300 	strex	r3, r2, [r1]
 8002882:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002886:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d1d9      	bne.n	8002842 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002892:	2b00      	cmp	r3, #0
 8002894:	d013      	beq.n	80028be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800289a:	4a7e      	ldr	r2, [pc, #504]	; (8002a94 <HAL_UART_IRQHandler+0x3e0>)
 800289c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7fe fbfe 	bl	80010a4 <HAL_DMA_Abort_IT>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d016      	beq.n	80028dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80028b8:	4610      	mov	r0, r2
 80028ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028bc:	e00e      	b.n	80028dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f000 f99c 	bl	8002bfc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028c4:	e00a      	b.n	80028dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f000 f998 	bl	8002bfc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028cc:	e006      	b.n	80028dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f000 f994 	bl	8002bfc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80028da:	e175      	b.n	8002bc8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028dc:	bf00      	nop
    return;
 80028de:	e173      	b.n	8002bc8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	f040 814f 	bne.w	8002b88 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80028ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028ee:	f003 0310 	and.w	r3, r3, #16
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	f000 8148 	beq.w	8002b88 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80028f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028fc:	f003 0310 	and.w	r3, r3, #16
 8002900:	2b00      	cmp	r3, #0
 8002902:	f000 8141 	beq.w	8002b88 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002906:	2300      	movs	r3, #0
 8002908:	60bb      	str	r3, [r7, #8]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	60bb      	str	r3, [r7, #8]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	60bb      	str	r3, [r7, #8]
 800291a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002926:	2b00      	cmp	r3, #0
 8002928:	f000 80b6 	beq.w	8002a98 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002938:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800293c:	2b00      	cmp	r3, #0
 800293e:	f000 8145 	beq.w	8002bcc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002946:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800294a:	429a      	cmp	r2, r3
 800294c:	f080 813e 	bcs.w	8002bcc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002956:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800295c:	699b      	ldr	r3, [r3, #24]
 800295e:	2b20      	cmp	r3, #32
 8002960:	f000 8088 	beq.w	8002a74 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	330c      	adds	r3, #12
 800296a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800296e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002972:	e853 3f00 	ldrex	r3, [r3]
 8002976:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800297a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800297e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002982:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	330c      	adds	r3, #12
 800298c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002990:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002994:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002998:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800299c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80029a0:	e841 2300 	strex	r3, r2, [r1]
 80029a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80029a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d1d9      	bne.n	8002964 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	3314      	adds	r3, #20
 80029b6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029ba:	e853 3f00 	ldrex	r3, [r3]
 80029be:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80029c0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80029c2:	f023 0301 	bic.w	r3, r3, #1
 80029c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	3314      	adds	r3, #20
 80029d0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80029d4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80029d8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029da:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80029dc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80029e0:	e841 2300 	strex	r3, r2, [r1]
 80029e4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80029e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d1e1      	bne.n	80029b0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	3314      	adds	r3, #20
 80029f2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029f6:	e853 3f00 	ldrex	r3, [r3]
 80029fa:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80029fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a02:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	3314      	adds	r3, #20
 8002a0c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002a10:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002a12:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a14:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002a16:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002a18:	e841 2300 	strex	r3, r2, [r1]
 8002a1c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002a1e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1e3      	bne.n	80029ec <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2220      	movs	r2, #32
 8002a28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	330c      	adds	r3, #12
 8002a38:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a3c:	e853 3f00 	ldrex	r3, [r3]
 8002a40:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002a42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a44:	f023 0310 	bic.w	r3, r3, #16
 8002a48:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	330c      	adds	r3, #12
 8002a52:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002a56:	65ba      	str	r2, [r7, #88]	; 0x58
 8002a58:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a5a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002a5c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002a5e:	e841 2300 	strex	r3, r2, [r1]
 8002a62:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002a64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1e3      	bne.n	8002a32 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f7fe fadd 	bl	800102e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2202      	movs	r2, #2
 8002a78:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	b29b      	uxth	r3, r3
 8002a88:	4619      	mov	r1, r3
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 f8bf 	bl	8002c0e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002a90:	e09c      	b.n	8002bcc <HAL_UART_IRQHandler+0x518>
 8002a92:	bf00      	nop
 8002a94:	08002dc5 	.word	0x08002dc5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	f000 808e 	beq.w	8002bd0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002ab4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f000 8089 	beq.w	8002bd0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	330c      	adds	r3, #12
 8002ac4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ac8:	e853 3f00 	ldrex	r3, [r3]
 8002acc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002ace:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ad0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002ad4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	330c      	adds	r3, #12
 8002ade:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002ae2:	647a      	str	r2, [r7, #68]	; 0x44
 8002ae4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ae6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002ae8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002aea:	e841 2300 	strex	r3, r2, [r1]
 8002aee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002af0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d1e3      	bne.n	8002abe <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	3314      	adds	r3, #20
 8002afc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b00:	e853 3f00 	ldrex	r3, [r3]
 8002b04:	623b      	str	r3, [r7, #32]
   return(result);
 8002b06:	6a3b      	ldr	r3, [r7, #32]
 8002b08:	f023 0301 	bic.w	r3, r3, #1
 8002b0c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	3314      	adds	r3, #20
 8002b16:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002b1a:	633a      	str	r2, [r7, #48]	; 0x30
 8002b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b1e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002b20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b22:	e841 2300 	strex	r3, r2, [r1]
 8002b26:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1e3      	bne.n	8002af6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2220      	movs	r2, #32
 8002b32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	330c      	adds	r3, #12
 8002b42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	e853 3f00 	ldrex	r3, [r3]
 8002b4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f023 0310 	bic.w	r3, r3, #16
 8002b52:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	330c      	adds	r3, #12
 8002b5c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002b60:	61fa      	str	r2, [r7, #28]
 8002b62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b64:	69b9      	ldr	r1, [r7, #24]
 8002b66:	69fa      	ldr	r2, [r7, #28]
 8002b68:	e841 2300 	strex	r3, r2, [r1]
 8002b6c:	617b      	str	r3, [r7, #20]
   return(result);
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d1e3      	bne.n	8002b3c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2202      	movs	r2, #2
 8002b78:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002b7a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002b7e:	4619      	mov	r1, r3
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f000 f844 	bl	8002c0e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002b86:	e023      	b.n	8002bd0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002b88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d009      	beq.n	8002ba8 <HAL_UART_IRQHandler+0x4f4>
 8002b94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d003      	beq.n	8002ba8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f000 f923 	bl	8002dec <UART_Transmit_IT>
    return;
 8002ba6:	e014      	b.n	8002bd2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002ba8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00e      	beq.n	8002bd2 <HAL_UART_IRQHandler+0x51e>
 8002bb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d008      	beq.n	8002bd2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f000 f962 	bl	8002e8a <UART_EndTransmit_IT>
    return;
 8002bc6:	e004      	b.n	8002bd2 <HAL_UART_IRQHandler+0x51e>
    return;
 8002bc8:	bf00      	nop
 8002bca:	e002      	b.n	8002bd2 <HAL_UART_IRQHandler+0x51e>
      return;
 8002bcc:	bf00      	nop
 8002bce:	e000      	b.n	8002bd2 <HAL_UART_IRQHandler+0x51e>
      return;
 8002bd0:	bf00      	nop
  }
}
 8002bd2:	37e8      	adds	r7, #232	; 0xe8
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002be0:	bf00      	nop
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bc80      	pop	{r7}
 8002be8:	4770      	bx	lr

08002bea <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002bea:	b480      	push	{r7}
 8002bec:	b083      	sub	sp, #12
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002bf2:	bf00      	nop
 8002bf4:	370c      	adds	r7, #12
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bc80      	pop	{r7}
 8002bfa:	4770      	bx	lr

08002bfc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002c04:	bf00      	nop
 8002c06:	370c      	adds	r7, #12
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bc80      	pop	{r7}
 8002c0c:	4770      	bx	lr

08002c0e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002c0e:	b480      	push	{r7}
 8002c10:	b083      	sub	sp, #12
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
 8002c16:	460b      	mov	r3, r1
 8002c18:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002c1a:	bf00      	nop
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bc80      	pop	{r7}
 8002c22:	4770      	bx	lr

08002c24 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b090      	sub	sp, #64	; 0x40
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	603b      	str	r3, [r7, #0]
 8002c30:	4613      	mov	r3, r2
 8002c32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c34:	e050      	b.n	8002cd8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c3c:	d04c      	beq.n	8002cd8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002c3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d007      	beq.n	8002c54 <UART_WaitOnFlagUntilTimeout+0x30>
 8002c44:	f7fe f8dc 	bl	8000e00 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d241      	bcs.n	8002cd8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	330c      	adds	r3, #12
 8002c5a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c5e:	e853 3f00 	ldrex	r3, [r3]
 8002c62:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c66:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002c6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	330c      	adds	r3, #12
 8002c72:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002c74:	637a      	str	r2, [r7, #52]	; 0x34
 8002c76:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c78:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002c7a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c7c:	e841 2300 	strex	r3, r2, [r1]
 8002c80:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d1e5      	bne.n	8002c54 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	3314      	adds	r3, #20
 8002c8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	e853 3f00 	ldrex	r3, [r3]
 8002c96:	613b      	str	r3, [r7, #16]
   return(result);
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	f023 0301 	bic.w	r3, r3, #1
 8002c9e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	3314      	adds	r3, #20
 8002ca6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ca8:	623a      	str	r2, [r7, #32]
 8002caa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cac:	69f9      	ldr	r1, [r7, #28]
 8002cae:	6a3a      	ldr	r2, [r7, #32]
 8002cb0:	e841 2300 	strex	r3, r2, [r1]
 8002cb4:	61bb      	str	r3, [r7, #24]
   return(result);
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d1e5      	bne.n	8002c88 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2220      	movs	r2, #32
 8002cc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2220      	movs	r2, #32
 8002cc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e00f      	b.n	8002cf8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	68ba      	ldr	r2, [r7, #8]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	bf0c      	ite	eq
 8002ce8:	2301      	moveq	r3, #1
 8002cea:	2300      	movne	r3, #0
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	461a      	mov	r2, r3
 8002cf0:	79fb      	ldrb	r3, [r7, #7]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d09f      	beq.n	8002c36 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3740      	adds	r7, #64	; 0x40
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b095      	sub	sp, #84	; 0x54
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	330c      	adds	r3, #12
 8002d0e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d12:	e853 3f00 	ldrex	r3, [r3]
 8002d16:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d1a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002d1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	330c      	adds	r3, #12
 8002d26:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d28:	643a      	str	r2, [r7, #64]	; 0x40
 8002d2a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d2c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002d2e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002d30:	e841 2300 	strex	r3, r2, [r1]
 8002d34:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002d36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d1e5      	bne.n	8002d08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	3314      	adds	r3, #20
 8002d42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d44:	6a3b      	ldr	r3, [r7, #32]
 8002d46:	e853 3f00 	ldrex	r3, [r3]
 8002d4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	f023 0301 	bic.w	r3, r3, #1
 8002d52:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	3314      	adds	r3, #20
 8002d5a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d5c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002d5e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d60:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d64:	e841 2300 	strex	r3, r2, [r1]
 8002d68:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1e5      	bne.n	8002d3c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d119      	bne.n	8002dac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	330c      	adds	r3, #12
 8002d7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	e853 3f00 	ldrex	r3, [r3]
 8002d86:	60bb      	str	r3, [r7, #8]
   return(result);
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	f023 0310 	bic.w	r3, r3, #16
 8002d8e:	647b      	str	r3, [r7, #68]	; 0x44
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	330c      	adds	r3, #12
 8002d96:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002d98:	61ba      	str	r2, [r7, #24]
 8002d9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d9c:	6979      	ldr	r1, [r7, #20]
 8002d9e:	69ba      	ldr	r2, [r7, #24]
 8002da0:	e841 2300 	strex	r3, r2, [r1]
 8002da4:	613b      	str	r3, [r7, #16]
   return(result);
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d1e5      	bne.n	8002d78 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2220      	movs	r2, #32
 8002db0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002dba:	bf00      	nop
 8002dbc:	3754      	adds	r7, #84	; 0x54
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bc80      	pop	{r7}
 8002dc2:	4770      	bx	lr

08002dc4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f7ff ff0c 	bl	8002bfc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002de4:	bf00      	nop
 8002de6:	3710      	adds	r7, #16
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	2b21      	cmp	r3, #33	; 0x21
 8002dfe:	d13e      	bne.n	8002e7e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e08:	d114      	bne.n	8002e34 <UART_Transmit_IT+0x48>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	691b      	ldr	r3, [r3, #16]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d110      	bne.n	8002e34 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a1b      	ldr	r3, [r3, #32]
 8002e16:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	881b      	ldrh	r3, [r3, #0]
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e26:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	1c9a      	adds	r2, r3, #2
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	621a      	str	r2, [r3, #32]
 8002e32:	e008      	b.n	8002e46 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	1c59      	adds	r1, r3, #1
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	6211      	str	r1, [r2, #32]
 8002e3e:	781a      	ldrb	r2, [r3, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	3b01      	subs	r3, #1
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	4619      	mov	r1, r3
 8002e54:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d10f      	bne.n	8002e7a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	68da      	ldr	r2, [r3, #12]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e68:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68da      	ldr	r2, [r3, #12]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e78:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	e000      	b.n	8002e80 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002e7e:	2302      	movs	r3, #2
  }
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3714      	adds	r7, #20
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bc80      	pop	{r7}
 8002e88:	4770      	bx	lr

08002e8a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b082      	sub	sp, #8
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	68da      	ldr	r2, [r3, #12]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ea0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2220      	movs	r2, #32
 8002ea6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f7ff fe94 	bl	8002bd8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3708      	adds	r7, #8
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}

08002eba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002eba:	b580      	push	{r7, lr}
 8002ebc:	b08c      	sub	sp, #48	; 0x30
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	2b22      	cmp	r3, #34	; 0x22
 8002ecc:	f040 80ae 	bne.w	800302c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ed8:	d117      	bne.n	8002f0a <UART_Receive_IT+0x50>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d113      	bne.n	8002f0a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eea:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ef8:	b29a      	uxth	r2, r3
 8002efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002efc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f02:	1c9a      	adds	r2, r3, #2
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	629a      	str	r2, [r3, #40]	; 0x28
 8002f08:	e026      	b.n	8002f58 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002f10:	2300      	movs	r3, #0
 8002f12:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f1c:	d007      	beq.n	8002f2e <UART_Receive_IT+0x74>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d10a      	bne.n	8002f3c <UART_Receive_IT+0x82>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d106      	bne.n	8002f3c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	b2da      	uxtb	r2, r3
 8002f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f38:	701a      	strb	r2, [r3, #0]
 8002f3a:	e008      	b.n	8002f4e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f48:	b2da      	uxtb	r2, r3
 8002f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f4c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f52:	1c5a      	adds	r2, r3, #1
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	4619      	mov	r1, r3
 8002f66:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d15d      	bne.n	8003028 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	68da      	ldr	r2, [r3, #12]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f022 0220 	bic.w	r2, r2, #32
 8002f7a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	68da      	ldr	r2, [r3, #12]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f8a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	695a      	ldr	r2, [r3, #20]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f022 0201 	bic.w	r2, r2, #1
 8002f9a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2220      	movs	r2, #32
 8002fa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d135      	bne.n	800301e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	330c      	adds	r3, #12
 8002fbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	e853 3f00 	ldrex	r3, [r3]
 8002fc6:	613b      	str	r3, [r7, #16]
   return(result);
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	f023 0310 	bic.w	r3, r3, #16
 8002fce:	627b      	str	r3, [r7, #36]	; 0x24
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	330c      	adds	r3, #12
 8002fd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fd8:	623a      	str	r2, [r7, #32]
 8002fda:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fdc:	69f9      	ldr	r1, [r7, #28]
 8002fde:	6a3a      	ldr	r2, [r7, #32]
 8002fe0:	e841 2300 	strex	r3, r2, [r1]
 8002fe4:	61bb      	str	r3, [r7, #24]
   return(result);
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d1e5      	bne.n	8002fb8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0310 	and.w	r3, r3, #16
 8002ff6:	2b10      	cmp	r3, #16
 8002ff8:	d10a      	bne.n	8003010 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	60fb      	str	r3, [r7, #12]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	60fb      	str	r3, [r7, #12]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	60fb      	str	r3, [r7, #12]
 800300e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003014:	4619      	mov	r1, r3
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f7ff fdf9 	bl	8002c0e <HAL_UARTEx_RxEventCallback>
 800301c:	e002      	b.n	8003024 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f7ff fde3 	bl	8002bea <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003024:	2300      	movs	r3, #0
 8003026:	e002      	b.n	800302e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003028:	2300      	movs	r3, #0
 800302a:	e000      	b.n	800302e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800302c:	2302      	movs	r3, #2
  }
}
 800302e:	4618      	mov	r0, r3
 8003030:	3730      	adds	r7, #48	; 0x30
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
	...

08003038 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	68da      	ldr	r2, [r3, #12]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	430a      	orrs	r2, r1
 8003054:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	689a      	ldr	r2, [r3, #8]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	691b      	ldr	r3, [r3, #16]
 800305e:	431a      	orrs	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	695b      	ldr	r3, [r3, #20]
 8003064:	4313      	orrs	r3, r2
 8003066:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003072:	f023 030c 	bic.w	r3, r3, #12
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	6812      	ldr	r2, [r2, #0]
 800307a:	68b9      	ldr	r1, [r7, #8]
 800307c:	430b      	orrs	r3, r1
 800307e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	699a      	ldr	r2, [r3, #24]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a2c      	ldr	r2, [pc, #176]	; (800314c <UART_SetConfig+0x114>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d103      	bne.n	80030a8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80030a0:	f7fe fe1a 	bl	8001cd8 <HAL_RCC_GetPCLK2Freq>
 80030a4:	60f8      	str	r0, [r7, #12]
 80030a6:	e002      	b.n	80030ae <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80030a8:	f7fe fe02 	bl	8001cb0 <HAL_RCC_GetPCLK1Freq>
 80030ac:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	4613      	mov	r3, r2
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	4413      	add	r3, r2
 80030b6:	009a      	lsls	r2, r3, #2
 80030b8:	441a      	add	r2, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80030c4:	4a22      	ldr	r2, [pc, #136]	; (8003150 <UART_SetConfig+0x118>)
 80030c6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ca:	095b      	lsrs	r3, r3, #5
 80030cc:	0119      	lsls	r1, r3, #4
 80030ce:	68fa      	ldr	r2, [r7, #12]
 80030d0:	4613      	mov	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	4413      	add	r3, r2
 80030d6:	009a      	lsls	r2, r3, #2
 80030d8:	441a      	add	r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80030e4:	4b1a      	ldr	r3, [pc, #104]	; (8003150 <UART_SetConfig+0x118>)
 80030e6:	fba3 0302 	umull	r0, r3, r3, r2
 80030ea:	095b      	lsrs	r3, r3, #5
 80030ec:	2064      	movs	r0, #100	; 0x64
 80030ee:	fb00 f303 	mul.w	r3, r0, r3
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	011b      	lsls	r3, r3, #4
 80030f6:	3332      	adds	r3, #50	; 0x32
 80030f8:	4a15      	ldr	r2, [pc, #84]	; (8003150 <UART_SetConfig+0x118>)
 80030fa:	fba2 2303 	umull	r2, r3, r2, r3
 80030fe:	095b      	lsrs	r3, r3, #5
 8003100:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003104:	4419      	add	r1, r3
 8003106:	68fa      	ldr	r2, [r7, #12]
 8003108:	4613      	mov	r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	4413      	add	r3, r2
 800310e:	009a      	lsls	r2, r3, #2
 8003110:	441a      	add	r2, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	fbb2 f2f3 	udiv	r2, r2, r3
 800311c:	4b0c      	ldr	r3, [pc, #48]	; (8003150 <UART_SetConfig+0x118>)
 800311e:	fba3 0302 	umull	r0, r3, r3, r2
 8003122:	095b      	lsrs	r3, r3, #5
 8003124:	2064      	movs	r0, #100	; 0x64
 8003126:	fb00 f303 	mul.w	r3, r0, r3
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	011b      	lsls	r3, r3, #4
 800312e:	3332      	adds	r3, #50	; 0x32
 8003130:	4a07      	ldr	r2, [pc, #28]	; (8003150 <UART_SetConfig+0x118>)
 8003132:	fba2 2303 	umull	r2, r3, r2, r3
 8003136:	095b      	lsrs	r3, r3, #5
 8003138:	f003 020f 	and.w	r2, r3, #15
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	440a      	add	r2, r1
 8003142:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003144:	bf00      	nop
 8003146:	3710      	adds	r7, #16
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	40013800 	.word	0x40013800
 8003150:	51eb851f 	.word	0x51eb851f

08003154 <__errno>:
 8003154:	4b01      	ldr	r3, [pc, #4]	; (800315c <__errno+0x8>)
 8003156:	6818      	ldr	r0, [r3, #0]
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	20000010 	.word	0x20000010

08003160 <__libc_init_array>:
 8003160:	b570      	push	{r4, r5, r6, lr}
 8003162:	2600      	movs	r6, #0
 8003164:	4d0c      	ldr	r5, [pc, #48]	; (8003198 <__libc_init_array+0x38>)
 8003166:	4c0d      	ldr	r4, [pc, #52]	; (800319c <__libc_init_array+0x3c>)
 8003168:	1b64      	subs	r4, r4, r5
 800316a:	10a4      	asrs	r4, r4, #2
 800316c:	42a6      	cmp	r6, r4
 800316e:	d109      	bne.n	8003184 <__libc_init_array+0x24>
 8003170:	f000 fc9c 	bl	8003aac <_init>
 8003174:	2600      	movs	r6, #0
 8003176:	4d0a      	ldr	r5, [pc, #40]	; (80031a0 <__libc_init_array+0x40>)
 8003178:	4c0a      	ldr	r4, [pc, #40]	; (80031a4 <__libc_init_array+0x44>)
 800317a:	1b64      	subs	r4, r4, r5
 800317c:	10a4      	asrs	r4, r4, #2
 800317e:	42a6      	cmp	r6, r4
 8003180:	d105      	bne.n	800318e <__libc_init_array+0x2e>
 8003182:	bd70      	pop	{r4, r5, r6, pc}
 8003184:	f855 3b04 	ldr.w	r3, [r5], #4
 8003188:	4798      	blx	r3
 800318a:	3601      	adds	r6, #1
 800318c:	e7ee      	b.n	800316c <__libc_init_array+0xc>
 800318e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003192:	4798      	blx	r3
 8003194:	3601      	adds	r6, #1
 8003196:	e7f2      	b.n	800317e <__libc_init_array+0x1e>
 8003198:	08003b74 	.word	0x08003b74
 800319c:	08003b74 	.word	0x08003b74
 80031a0:	08003b74 	.word	0x08003b74
 80031a4:	08003b78 	.word	0x08003b78

080031a8 <memset>:
 80031a8:	4603      	mov	r3, r0
 80031aa:	4402      	add	r2, r0
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d100      	bne.n	80031b2 <memset+0xa>
 80031b0:	4770      	bx	lr
 80031b2:	f803 1b01 	strb.w	r1, [r3], #1
 80031b6:	e7f9      	b.n	80031ac <memset+0x4>

080031b8 <siprintf>:
 80031b8:	b40e      	push	{r1, r2, r3}
 80031ba:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80031be:	b500      	push	{lr}
 80031c0:	b09c      	sub	sp, #112	; 0x70
 80031c2:	ab1d      	add	r3, sp, #116	; 0x74
 80031c4:	9002      	str	r0, [sp, #8]
 80031c6:	9006      	str	r0, [sp, #24]
 80031c8:	9107      	str	r1, [sp, #28]
 80031ca:	9104      	str	r1, [sp, #16]
 80031cc:	4808      	ldr	r0, [pc, #32]	; (80031f0 <siprintf+0x38>)
 80031ce:	4909      	ldr	r1, [pc, #36]	; (80031f4 <siprintf+0x3c>)
 80031d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80031d4:	9105      	str	r1, [sp, #20]
 80031d6:	6800      	ldr	r0, [r0, #0]
 80031d8:	a902      	add	r1, sp, #8
 80031da:	9301      	str	r3, [sp, #4]
 80031dc:	f000 f868 	bl	80032b0 <_svfiprintf_r>
 80031e0:	2200      	movs	r2, #0
 80031e2:	9b02      	ldr	r3, [sp, #8]
 80031e4:	701a      	strb	r2, [r3, #0]
 80031e6:	b01c      	add	sp, #112	; 0x70
 80031e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80031ec:	b003      	add	sp, #12
 80031ee:	4770      	bx	lr
 80031f0:	20000010 	.word	0x20000010
 80031f4:	ffff0208 	.word	0xffff0208

080031f8 <__ssputs_r>:
 80031f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031fc:	688e      	ldr	r6, [r1, #8]
 80031fe:	4682      	mov	sl, r0
 8003200:	429e      	cmp	r6, r3
 8003202:	460c      	mov	r4, r1
 8003204:	4690      	mov	r8, r2
 8003206:	461f      	mov	r7, r3
 8003208:	d838      	bhi.n	800327c <__ssputs_r+0x84>
 800320a:	898a      	ldrh	r2, [r1, #12]
 800320c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003210:	d032      	beq.n	8003278 <__ssputs_r+0x80>
 8003212:	6825      	ldr	r5, [r4, #0]
 8003214:	6909      	ldr	r1, [r1, #16]
 8003216:	3301      	adds	r3, #1
 8003218:	eba5 0901 	sub.w	r9, r5, r1
 800321c:	6965      	ldr	r5, [r4, #20]
 800321e:	444b      	add	r3, r9
 8003220:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003224:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003228:	106d      	asrs	r5, r5, #1
 800322a:	429d      	cmp	r5, r3
 800322c:	bf38      	it	cc
 800322e:	461d      	movcc	r5, r3
 8003230:	0553      	lsls	r3, r2, #21
 8003232:	d531      	bpl.n	8003298 <__ssputs_r+0xa0>
 8003234:	4629      	mov	r1, r5
 8003236:	f000 fb6f 	bl	8003918 <_malloc_r>
 800323a:	4606      	mov	r6, r0
 800323c:	b950      	cbnz	r0, 8003254 <__ssputs_r+0x5c>
 800323e:	230c      	movs	r3, #12
 8003240:	f04f 30ff 	mov.w	r0, #4294967295
 8003244:	f8ca 3000 	str.w	r3, [sl]
 8003248:	89a3      	ldrh	r3, [r4, #12]
 800324a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800324e:	81a3      	strh	r3, [r4, #12]
 8003250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003254:	464a      	mov	r2, r9
 8003256:	6921      	ldr	r1, [r4, #16]
 8003258:	f000 face 	bl	80037f8 <memcpy>
 800325c:	89a3      	ldrh	r3, [r4, #12]
 800325e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003262:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003266:	81a3      	strh	r3, [r4, #12]
 8003268:	6126      	str	r6, [r4, #16]
 800326a:	444e      	add	r6, r9
 800326c:	6026      	str	r6, [r4, #0]
 800326e:	463e      	mov	r6, r7
 8003270:	6165      	str	r5, [r4, #20]
 8003272:	eba5 0509 	sub.w	r5, r5, r9
 8003276:	60a5      	str	r5, [r4, #8]
 8003278:	42be      	cmp	r6, r7
 800327a:	d900      	bls.n	800327e <__ssputs_r+0x86>
 800327c:	463e      	mov	r6, r7
 800327e:	4632      	mov	r2, r6
 8003280:	4641      	mov	r1, r8
 8003282:	6820      	ldr	r0, [r4, #0]
 8003284:	f000 fac6 	bl	8003814 <memmove>
 8003288:	68a3      	ldr	r3, [r4, #8]
 800328a:	2000      	movs	r0, #0
 800328c:	1b9b      	subs	r3, r3, r6
 800328e:	60a3      	str	r3, [r4, #8]
 8003290:	6823      	ldr	r3, [r4, #0]
 8003292:	4433      	add	r3, r6
 8003294:	6023      	str	r3, [r4, #0]
 8003296:	e7db      	b.n	8003250 <__ssputs_r+0x58>
 8003298:	462a      	mov	r2, r5
 800329a:	f000 fbb1 	bl	8003a00 <_realloc_r>
 800329e:	4606      	mov	r6, r0
 80032a0:	2800      	cmp	r0, #0
 80032a2:	d1e1      	bne.n	8003268 <__ssputs_r+0x70>
 80032a4:	4650      	mov	r0, sl
 80032a6:	6921      	ldr	r1, [r4, #16]
 80032a8:	f000 face 	bl	8003848 <_free_r>
 80032ac:	e7c7      	b.n	800323e <__ssputs_r+0x46>
	...

080032b0 <_svfiprintf_r>:
 80032b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032b4:	4698      	mov	r8, r3
 80032b6:	898b      	ldrh	r3, [r1, #12]
 80032b8:	4607      	mov	r7, r0
 80032ba:	061b      	lsls	r3, r3, #24
 80032bc:	460d      	mov	r5, r1
 80032be:	4614      	mov	r4, r2
 80032c0:	b09d      	sub	sp, #116	; 0x74
 80032c2:	d50e      	bpl.n	80032e2 <_svfiprintf_r+0x32>
 80032c4:	690b      	ldr	r3, [r1, #16]
 80032c6:	b963      	cbnz	r3, 80032e2 <_svfiprintf_r+0x32>
 80032c8:	2140      	movs	r1, #64	; 0x40
 80032ca:	f000 fb25 	bl	8003918 <_malloc_r>
 80032ce:	6028      	str	r0, [r5, #0]
 80032d0:	6128      	str	r0, [r5, #16]
 80032d2:	b920      	cbnz	r0, 80032de <_svfiprintf_r+0x2e>
 80032d4:	230c      	movs	r3, #12
 80032d6:	603b      	str	r3, [r7, #0]
 80032d8:	f04f 30ff 	mov.w	r0, #4294967295
 80032dc:	e0d1      	b.n	8003482 <_svfiprintf_r+0x1d2>
 80032de:	2340      	movs	r3, #64	; 0x40
 80032e0:	616b      	str	r3, [r5, #20]
 80032e2:	2300      	movs	r3, #0
 80032e4:	9309      	str	r3, [sp, #36]	; 0x24
 80032e6:	2320      	movs	r3, #32
 80032e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80032ec:	2330      	movs	r3, #48	; 0x30
 80032ee:	f04f 0901 	mov.w	r9, #1
 80032f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80032f6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800349c <_svfiprintf_r+0x1ec>
 80032fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80032fe:	4623      	mov	r3, r4
 8003300:	469a      	mov	sl, r3
 8003302:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003306:	b10a      	cbz	r2, 800330c <_svfiprintf_r+0x5c>
 8003308:	2a25      	cmp	r2, #37	; 0x25
 800330a:	d1f9      	bne.n	8003300 <_svfiprintf_r+0x50>
 800330c:	ebba 0b04 	subs.w	fp, sl, r4
 8003310:	d00b      	beq.n	800332a <_svfiprintf_r+0x7a>
 8003312:	465b      	mov	r3, fp
 8003314:	4622      	mov	r2, r4
 8003316:	4629      	mov	r1, r5
 8003318:	4638      	mov	r0, r7
 800331a:	f7ff ff6d 	bl	80031f8 <__ssputs_r>
 800331e:	3001      	adds	r0, #1
 8003320:	f000 80aa 	beq.w	8003478 <_svfiprintf_r+0x1c8>
 8003324:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003326:	445a      	add	r2, fp
 8003328:	9209      	str	r2, [sp, #36]	; 0x24
 800332a:	f89a 3000 	ldrb.w	r3, [sl]
 800332e:	2b00      	cmp	r3, #0
 8003330:	f000 80a2 	beq.w	8003478 <_svfiprintf_r+0x1c8>
 8003334:	2300      	movs	r3, #0
 8003336:	f04f 32ff 	mov.w	r2, #4294967295
 800333a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800333e:	f10a 0a01 	add.w	sl, sl, #1
 8003342:	9304      	str	r3, [sp, #16]
 8003344:	9307      	str	r3, [sp, #28]
 8003346:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800334a:	931a      	str	r3, [sp, #104]	; 0x68
 800334c:	4654      	mov	r4, sl
 800334e:	2205      	movs	r2, #5
 8003350:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003354:	4851      	ldr	r0, [pc, #324]	; (800349c <_svfiprintf_r+0x1ec>)
 8003356:	f000 fa41 	bl	80037dc <memchr>
 800335a:	9a04      	ldr	r2, [sp, #16]
 800335c:	b9d8      	cbnz	r0, 8003396 <_svfiprintf_r+0xe6>
 800335e:	06d0      	lsls	r0, r2, #27
 8003360:	bf44      	itt	mi
 8003362:	2320      	movmi	r3, #32
 8003364:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003368:	0711      	lsls	r1, r2, #28
 800336a:	bf44      	itt	mi
 800336c:	232b      	movmi	r3, #43	; 0x2b
 800336e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003372:	f89a 3000 	ldrb.w	r3, [sl]
 8003376:	2b2a      	cmp	r3, #42	; 0x2a
 8003378:	d015      	beq.n	80033a6 <_svfiprintf_r+0xf6>
 800337a:	4654      	mov	r4, sl
 800337c:	2000      	movs	r0, #0
 800337e:	f04f 0c0a 	mov.w	ip, #10
 8003382:	9a07      	ldr	r2, [sp, #28]
 8003384:	4621      	mov	r1, r4
 8003386:	f811 3b01 	ldrb.w	r3, [r1], #1
 800338a:	3b30      	subs	r3, #48	; 0x30
 800338c:	2b09      	cmp	r3, #9
 800338e:	d94e      	bls.n	800342e <_svfiprintf_r+0x17e>
 8003390:	b1b0      	cbz	r0, 80033c0 <_svfiprintf_r+0x110>
 8003392:	9207      	str	r2, [sp, #28]
 8003394:	e014      	b.n	80033c0 <_svfiprintf_r+0x110>
 8003396:	eba0 0308 	sub.w	r3, r0, r8
 800339a:	fa09 f303 	lsl.w	r3, r9, r3
 800339e:	4313      	orrs	r3, r2
 80033a0:	46a2      	mov	sl, r4
 80033a2:	9304      	str	r3, [sp, #16]
 80033a4:	e7d2      	b.n	800334c <_svfiprintf_r+0x9c>
 80033a6:	9b03      	ldr	r3, [sp, #12]
 80033a8:	1d19      	adds	r1, r3, #4
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	9103      	str	r1, [sp, #12]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	bfbb      	ittet	lt
 80033b2:	425b      	neglt	r3, r3
 80033b4:	f042 0202 	orrlt.w	r2, r2, #2
 80033b8:	9307      	strge	r3, [sp, #28]
 80033ba:	9307      	strlt	r3, [sp, #28]
 80033bc:	bfb8      	it	lt
 80033be:	9204      	strlt	r2, [sp, #16]
 80033c0:	7823      	ldrb	r3, [r4, #0]
 80033c2:	2b2e      	cmp	r3, #46	; 0x2e
 80033c4:	d10c      	bne.n	80033e0 <_svfiprintf_r+0x130>
 80033c6:	7863      	ldrb	r3, [r4, #1]
 80033c8:	2b2a      	cmp	r3, #42	; 0x2a
 80033ca:	d135      	bne.n	8003438 <_svfiprintf_r+0x188>
 80033cc:	9b03      	ldr	r3, [sp, #12]
 80033ce:	3402      	adds	r4, #2
 80033d0:	1d1a      	adds	r2, r3, #4
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	9203      	str	r2, [sp, #12]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	bfb8      	it	lt
 80033da:	f04f 33ff 	movlt.w	r3, #4294967295
 80033de:	9305      	str	r3, [sp, #20]
 80033e0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80034a0 <_svfiprintf_r+0x1f0>
 80033e4:	2203      	movs	r2, #3
 80033e6:	4650      	mov	r0, sl
 80033e8:	7821      	ldrb	r1, [r4, #0]
 80033ea:	f000 f9f7 	bl	80037dc <memchr>
 80033ee:	b140      	cbz	r0, 8003402 <_svfiprintf_r+0x152>
 80033f0:	2340      	movs	r3, #64	; 0x40
 80033f2:	eba0 000a 	sub.w	r0, r0, sl
 80033f6:	fa03 f000 	lsl.w	r0, r3, r0
 80033fa:	9b04      	ldr	r3, [sp, #16]
 80033fc:	3401      	adds	r4, #1
 80033fe:	4303      	orrs	r3, r0
 8003400:	9304      	str	r3, [sp, #16]
 8003402:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003406:	2206      	movs	r2, #6
 8003408:	4826      	ldr	r0, [pc, #152]	; (80034a4 <_svfiprintf_r+0x1f4>)
 800340a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800340e:	f000 f9e5 	bl	80037dc <memchr>
 8003412:	2800      	cmp	r0, #0
 8003414:	d038      	beq.n	8003488 <_svfiprintf_r+0x1d8>
 8003416:	4b24      	ldr	r3, [pc, #144]	; (80034a8 <_svfiprintf_r+0x1f8>)
 8003418:	bb1b      	cbnz	r3, 8003462 <_svfiprintf_r+0x1b2>
 800341a:	9b03      	ldr	r3, [sp, #12]
 800341c:	3307      	adds	r3, #7
 800341e:	f023 0307 	bic.w	r3, r3, #7
 8003422:	3308      	adds	r3, #8
 8003424:	9303      	str	r3, [sp, #12]
 8003426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003428:	4433      	add	r3, r6
 800342a:	9309      	str	r3, [sp, #36]	; 0x24
 800342c:	e767      	b.n	80032fe <_svfiprintf_r+0x4e>
 800342e:	460c      	mov	r4, r1
 8003430:	2001      	movs	r0, #1
 8003432:	fb0c 3202 	mla	r2, ip, r2, r3
 8003436:	e7a5      	b.n	8003384 <_svfiprintf_r+0xd4>
 8003438:	2300      	movs	r3, #0
 800343a:	f04f 0c0a 	mov.w	ip, #10
 800343e:	4619      	mov	r1, r3
 8003440:	3401      	adds	r4, #1
 8003442:	9305      	str	r3, [sp, #20]
 8003444:	4620      	mov	r0, r4
 8003446:	f810 2b01 	ldrb.w	r2, [r0], #1
 800344a:	3a30      	subs	r2, #48	; 0x30
 800344c:	2a09      	cmp	r2, #9
 800344e:	d903      	bls.n	8003458 <_svfiprintf_r+0x1a8>
 8003450:	2b00      	cmp	r3, #0
 8003452:	d0c5      	beq.n	80033e0 <_svfiprintf_r+0x130>
 8003454:	9105      	str	r1, [sp, #20]
 8003456:	e7c3      	b.n	80033e0 <_svfiprintf_r+0x130>
 8003458:	4604      	mov	r4, r0
 800345a:	2301      	movs	r3, #1
 800345c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003460:	e7f0      	b.n	8003444 <_svfiprintf_r+0x194>
 8003462:	ab03      	add	r3, sp, #12
 8003464:	9300      	str	r3, [sp, #0]
 8003466:	462a      	mov	r2, r5
 8003468:	4638      	mov	r0, r7
 800346a:	4b10      	ldr	r3, [pc, #64]	; (80034ac <_svfiprintf_r+0x1fc>)
 800346c:	a904      	add	r1, sp, #16
 800346e:	f3af 8000 	nop.w
 8003472:	1c42      	adds	r2, r0, #1
 8003474:	4606      	mov	r6, r0
 8003476:	d1d6      	bne.n	8003426 <_svfiprintf_r+0x176>
 8003478:	89ab      	ldrh	r3, [r5, #12]
 800347a:	065b      	lsls	r3, r3, #25
 800347c:	f53f af2c 	bmi.w	80032d8 <_svfiprintf_r+0x28>
 8003480:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003482:	b01d      	add	sp, #116	; 0x74
 8003484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003488:	ab03      	add	r3, sp, #12
 800348a:	9300      	str	r3, [sp, #0]
 800348c:	462a      	mov	r2, r5
 800348e:	4638      	mov	r0, r7
 8003490:	4b06      	ldr	r3, [pc, #24]	; (80034ac <_svfiprintf_r+0x1fc>)
 8003492:	a904      	add	r1, sp, #16
 8003494:	f000 f87c 	bl	8003590 <_printf_i>
 8003498:	e7eb      	b.n	8003472 <_svfiprintf_r+0x1c2>
 800349a:	bf00      	nop
 800349c:	08003b3e 	.word	0x08003b3e
 80034a0:	08003b44 	.word	0x08003b44
 80034a4:	08003b48 	.word	0x08003b48
 80034a8:	00000000 	.word	0x00000000
 80034ac:	080031f9 	.word	0x080031f9

080034b0 <_printf_common>:
 80034b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034b4:	4616      	mov	r6, r2
 80034b6:	4699      	mov	r9, r3
 80034b8:	688a      	ldr	r2, [r1, #8]
 80034ba:	690b      	ldr	r3, [r1, #16]
 80034bc:	4607      	mov	r7, r0
 80034be:	4293      	cmp	r3, r2
 80034c0:	bfb8      	it	lt
 80034c2:	4613      	movlt	r3, r2
 80034c4:	6033      	str	r3, [r6, #0]
 80034c6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80034ca:	460c      	mov	r4, r1
 80034cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80034d0:	b10a      	cbz	r2, 80034d6 <_printf_common+0x26>
 80034d2:	3301      	adds	r3, #1
 80034d4:	6033      	str	r3, [r6, #0]
 80034d6:	6823      	ldr	r3, [r4, #0]
 80034d8:	0699      	lsls	r1, r3, #26
 80034da:	bf42      	ittt	mi
 80034dc:	6833      	ldrmi	r3, [r6, #0]
 80034de:	3302      	addmi	r3, #2
 80034e0:	6033      	strmi	r3, [r6, #0]
 80034e2:	6825      	ldr	r5, [r4, #0]
 80034e4:	f015 0506 	ands.w	r5, r5, #6
 80034e8:	d106      	bne.n	80034f8 <_printf_common+0x48>
 80034ea:	f104 0a19 	add.w	sl, r4, #25
 80034ee:	68e3      	ldr	r3, [r4, #12]
 80034f0:	6832      	ldr	r2, [r6, #0]
 80034f2:	1a9b      	subs	r3, r3, r2
 80034f4:	42ab      	cmp	r3, r5
 80034f6:	dc28      	bgt.n	800354a <_printf_common+0x9a>
 80034f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80034fc:	1e13      	subs	r3, r2, #0
 80034fe:	6822      	ldr	r2, [r4, #0]
 8003500:	bf18      	it	ne
 8003502:	2301      	movne	r3, #1
 8003504:	0692      	lsls	r2, r2, #26
 8003506:	d42d      	bmi.n	8003564 <_printf_common+0xb4>
 8003508:	4649      	mov	r1, r9
 800350a:	4638      	mov	r0, r7
 800350c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003510:	47c0      	blx	r8
 8003512:	3001      	adds	r0, #1
 8003514:	d020      	beq.n	8003558 <_printf_common+0xa8>
 8003516:	6823      	ldr	r3, [r4, #0]
 8003518:	68e5      	ldr	r5, [r4, #12]
 800351a:	f003 0306 	and.w	r3, r3, #6
 800351e:	2b04      	cmp	r3, #4
 8003520:	bf18      	it	ne
 8003522:	2500      	movne	r5, #0
 8003524:	6832      	ldr	r2, [r6, #0]
 8003526:	f04f 0600 	mov.w	r6, #0
 800352a:	68a3      	ldr	r3, [r4, #8]
 800352c:	bf08      	it	eq
 800352e:	1aad      	subeq	r5, r5, r2
 8003530:	6922      	ldr	r2, [r4, #16]
 8003532:	bf08      	it	eq
 8003534:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003538:	4293      	cmp	r3, r2
 800353a:	bfc4      	itt	gt
 800353c:	1a9b      	subgt	r3, r3, r2
 800353e:	18ed      	addgt	r5, r5, r3
 8003540:	341a      	adds	r4, #26
 8003542:	42b5      	cmp	r5, r6
 8003544:	d11a      	bne.n	800357c <_printf_common+0xcc>
 8003546:	2000      	movs	r0, #0
 8003548:	e008      	b.n	800355c <_printf_common+0xac>
 800354a:	2301      	movs	r3, #1
 800354c:	4652      	mov	r2, sl
 800354e:	4649      	mov	r1, r9
 8003550:	4638      	mov	r0, r7
 8003552:	47c0      	blx	r8
 8003554:	3001      	adds	r0, #1
 8003556:	d103      	bne.n	8003560 <_printf_common+0xb0>
 8003558:	f04f 30ff 	mov.w	r0, #4294967295
 800355c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003560:	3501      	adds	r5, #1
 8003562:	e7c4      	b.n	80034ee <_printf_common+0x3e>
 8003564:	2030      	movs	r0, #48	; 0x30
 8003566:	18e1      	adds	r1, r4, r3
 8003568:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800356c:	1c5a      	adds	r2, r3, #1
 800356e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003572:	4422      	add	r2, r4
 8003574:	3302      	adds	r3, #2
 8003576:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800357a:	e7c5      	b.n	8003508 <_printf_common+0x58>
 800357c:	2301      	movs	r3, #1
 800357e:	4622      	mov	r2, r4
 8003580:	4649      	mov	r1, r9
 8003582:	4638      	mov	r0, r7
 8003584:	47c0      	blx	r8
 8003586:	3001      	adds	r0, #1
 8003588:	d0e6      	beq.n	8003558 <_printf_common+0xa8>
 800358a:	3601      	adds	r6, #1
 800358c:	e7d9      	b.n	8003542 <_printf_common+0x92>
	...

08003590 <_printf_i>:
 8003590:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003594:	7e0f      	ldrb	r7, [r1, #24]
 8003596:	4691      	mov	r9, r2
 8003598:	2f78      	cmp	r7, #120	; 0x78
 800359a:	4680      	mov	r8, r0
 800359c:	460c      	mov	r4, r1
 800359e:	469a      	mov	sl, r3
 80035a0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80035a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80035a6:	d807      	bhi.n	80035b8 <_printf_i+0x28>
 80035a8:	2f62      	cmp	r7, #98	; 0x62
 80035aa:	d80a      	bhi.n	80035c2 <_printf_i+0x32>
 80035ac:	2f00      	cmp	r7, #0
 80035ae:	f000 80d9 	beq.w	8003764 <_printf_i+0x1d4>
 80035b2:	2f58      	cmp	r7, #88	; 0x58
 80035b4:	f000 80a4 	beq.w	8003700 <_printf_i+0x170>
 80035b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80035bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80035c0:	e03a      	b.n	8003638 <_printf_i+0xa8>
 80035c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80035c6:	2b15      	cmp	r3, #21
 80035c8:	d8f6      	bhi.n	80035b8 <_printf_i+0x28>
 80035ca:	a101      	add	r1, pc, #4	; (adr r1, 80035d0 <_printf_i+0x40>)
 80035cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80035d0:	08003629 	.word	0x08003629
 80035d4:	0800363d 	.word	0x0800363d
 80035d8:	080035b9 	.word	0x080035b9
 80035dc:	080035b9 	.word	0x080035b9
 80035e0:	080035b9 	.word	0x080035b9
 80035e4:	080035b9 	.word	0x080035b9
 80035e8:	0800363d 	.word	0x0800363d
 80035ec:	080035b9 	.word	0x080035b9
 80035f0:	080035b9 	.word	0x080035b9
 80035f4:	080035b9 	.word	0x080035b9
 80035f8:	080035b9 	.word	0x080035b9
 80035fc:	0800374b 	.word	0x0800374b
 8003600:	0800366d 	.word	0x0800366d
 8003604:	0800372d 	.word	0x0800372d
 8003608:	080035b9 	.word	0x080035b9
 800360c:	080035b9 	.word	0x080035b9
 8003610:	0800376d 	.word	0x0800376d
 8003614:	080035b9 	.word	0x080035b9
 8003618:	0800366d 	.word	0x0800366d
 800361c:	080035b9 	.word	0x080035b9
 8003620:	080035b9 	.word	0x080035b9
 8003624:	08003735 	.word	0x08003735
 8003628:	682b      	ldr	r3, [r5, #0]
 800362a:	1d1a      	adds	r2, r3, #4
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	602a      	str	r2, [r5, #0]
 8003630:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003634:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003638:	2301      	movs	r3, #1
 800363a:	e0a4      	b.n	8003786 <_printf_i+0x1f6>
 800363c:	6820      	ldr	r0, [r4, #0]
 800363e:	6829      	ldr	r1, [r5, #0]
 8003640:	0606      	lsls	r6, r0, #24
 8003642:	f101 0304 	add.w	r3, r1, #4
 8003646:	d50a      	bpl.n	800365e <_printf_i+0xce>
 8003648:	680e      	ldr	r6, [r1, #0]
 800364a:	602b      	str	r3, [r5, #0]
 800364c:	2e00      	cmp	r6, #0
 800364e:	da03      	bge.n	8003658 <_printf_i+0xc8>
 8003650:	232d      	movs	r3, #45	; 0x2d
 8003652:	4276      	negs	r6, r6
 8003654:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003658:	230a      	movs	r3, #10
 800365a:	485e      	ldr	r0, [pc, #376]	; (80037d4 <_printf_i+0x244>)
 800365c:	e019      	b.n	8003692 <_printf_i+0x102>
 800365e:	680e      	ldr	r6, [r1, #0]
 8003660:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003664:	602b      	str	r3, [r5, #0]
 8003666:	bf18      	it	ne
 8003668:	b236      	sxthne	r6, r6
 800366a:	e7ef      	b.n	800364c <_printf_i+0xbc>
 800366c:	682b      	ldr	r3, [r5, #0]
 800366e:	6820      	ldr	r0, [r4, #0]
 8003670:	1d19      	adds	r1, r3, #4
 8003672:	6029      	str	r1, [r5, #0]
 8003674:	0601      	lsls	r1, r0, #24
 8003676:	d501      	bpl.n	800367c <_printf_i+0xec>
 8003678:	681e      	ldr	r6, [r3, #0]
 800367a:	e002      	b.n	8003682 <_printf_i+0xf2>
 800367c:	0646      	lsls	r6, r0, #25
 800367e:	d5fb      	bpl.n	8003678 <_printf_i+0xe8>
 8003680:	881e      	ldrh	r6, [r3, #0]
 8003682:	2f6f      	cmp	r7, #111	; 0x6f
 8003684:	bf0c      	ite	eq
 8003686:	2308      	moveq	r3, #8
 8003688:	230a      	movne	r3, #10
 800368a:	4852      	ldr	r0, [pc, #328]	; (80037d4 <_printf_i+0x244>)
 800368c:	2100      	movs	r1, #0
 800368e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003692:	6865      	ldr	r5, [r4, #4]
 8003694:	2d00      	cmp	r5, #0
 8003696:	bfa8      	it	ge
 8003698:	6821      	ldrge	r1, [r4, #0]
 800369a:	60a5      	str	r5, [r4, #8]
 800369c:	bfa4      	itt	ge
 800369e:	f021 0104 	bicge.w	r1, r1, #4
 80036a2:	6021      	strge	r1, [r4, #0]
 80036a4:	b90e      	cbnz	r6, 80036aa <_printf_i+0x11a>
 80036a6:	2d00      	cmp	r5, #0
 80036a8:	d04d      	beq.n	8003746 <_printf_i+0x1b6>
 80036aa:	4615      	mov	r5, r2
 80036ac:	fbb6 f1f3 	udiv	r1, r6, r3
 80036b0:	fb03 6711 	mls	r7, r3, r1, r6
 80036b4:	5dc7      	ldrb	r7, [r0, r7]
 80036b6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80036ba:	4637      	mov	r7, r6
 80036bc:	42bb      	cmp	r3, r7
 80036be:	460e      	mov	r6, r1
 80036c0:	d9f4      	bls.n	80036ac <_printf_i+0x11c>
 80036c2:	2b08      	cmp	r3, #8
 80036c4:	d10b      	bne.n	80036de <_printf_i+0x14e>
 80036c6:	6823      	ldr	r3, [r4, #0]
 80036c8:	07de      	lsls	r6, r3, #31
 80036ca:	d508      	bpl.n	80036de <_printf_i+0x14e>
 80036cc:	6923      	ldr	r3, [r4, #16]
 80036ce:	6861      	ldr	r1, [r4, #4]
 80036d0:	4299      	cmp	r1, r3
 80036d2:	bfde      	ittt	le
 80036d4:	2330      	movle	r3, #48	; 0x30
 80036d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80036da:	f105 35ff 	addle.w	r5, r5, #4294967295
 80036de:	1b52      	subs	r2, r2, r5
 80036e0:	6122      	str	r2, [r4, #16]
 80036e2:	464b      	mov	r3, r9
 80036e4:	4621      	mov	r1, r4
 80036e6:	4640      	mov	r0, r8
 80036e8:	f8cd a000 	str.w	sl, [sp]
 80036ec:	aa03      	add	r2, sp, #12
 80036ee:	f7ff fedf 	bl	80034b0 <_printf_common>
 80036f2:	3001      	adds	r0, #1
 80036f4:	d14c      	bne.n	8003790 <_printf_i+0x200>
 80036f6:	f04f 30ff 	mov.w	r0, #4294967295
 80036fa:	b004      	add	sp, #16
 80036fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003700:	4834      	ldr	r0, [pc, #208]	; (80037d4 <_printf_i+0x244>)
 8003702:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003706:	6829      	ldr	r1, [r5, #0]
 8003708:	6823      	ldr	r3, [r4, #0]
 800370a:	f851 6b04 	ldr.w	r6, [r1], #4
 800370e:	6029      	str	r1, [r5, #0]
 8003710:	061d      	lsls	r5, r3, #24
 8003712:	d514      	bpl.n	800373e <_printf_i+0x1ae>
 8003714:	07df      	lsls	r7, r3, #31
 8003716:	bf44      	itt	mi
 8003718:	f043 0320 	orrmi.w	r3, r3, #32
 800371c:	6023      	strmi	r3, [r4, #0]
 800371e:	b91e      	cbnz	r6, 8003728 <_printf_i+0x198>
 8003720:	6823      	ldr	r3, [r4, #0]
 8003722:	f023 0320 	bic.w	r3, r3, #32
 8003726:	6023      	str	r3, [r4, #0]
 8003728:	2310      	movs	r3, #16
 800372a:	e7af      	b.n	800368c <_printf_i+0xfc>
 800372c:	6823      	ldr	r3, [r4, #0]
 800372e:	f043 0320 	orr.w	r3, r3, #32
 8003732:	6023      	str	r3, [r4, #0]
 8003734:	2378      	movs	r3, #120	; 0x78
 8003736:	4828      	ldr	r0, [pc, #160]	; (80037d8 <_printf_i+0x248>)
 8003738:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800373c:	e7e3      	b.n	8003706 <_printf_i+0x176>
 800373e:	0659      	lsls	r1, r3, #25
 8003740:	bf48      	it	mi
 8003742:	b2b6      	uxthmi	r6, r6
 8003744:	e7e6      	b.n	8003714 <_printf_i+0x184>
 8003746:	4615      	mov	r5, r2
 8003748:	e7bb      	b.n	80036c2 <_printf_i+0x132>
 800374a:	682b      	ldr	r3, [r5, #0]
 800374c:	6826      	ldr	r6, [r4, #0]
 800374e:	1d18      	adds	r0, r3, #4
 8003750:	6961      	ldr	r1, [r4, #20]
 8003752:	6028      	str	r0, [r5, #0]
 8003754:	0635      	lsls	r5, r6, #24
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	d501      	bpl.n	800375e <_printf_i+0x1ce>
 800375a:	6019      	str	r1, [r3, #0]
 800375c:	e002      	b.n	8003764 <_printf_i+0x1d4>
 800375e:	0670      	lsls	r0, r6, #25
 8003760:	d5fb      	bpl.n	800375a <_printf_i+0x1ca>
 8003762:	8019      	strh	r1, [r3, #0]
 8003764:	2300      	movs	r3, #0
 8003766:	4615      	mov	r5, r2
 8003768:	6123      	str	r3, [r4, #16]
 800376a:	e7ba      	b.n	80036e2 <_printf_i+0x152>
 800376c:	682b      	ldr	r3, [r5, #0]
 800376e:	2100      	movs	r1, #0
 8003770:	1d1a      	adds	r2, r3, #4
 8003772:	602a      	str	r2, [r5, #0]
 8003774:	681d      	ldr	r5, [r3, #0]
 8003776:	6862      	ldr	r2, [r4, #4]
 8003778:	4628      	mov	r0, r5
 800377a:	f000 f82f 	bl	80037dc <memchr>
 800377e:	b108      	cbz	r0, 8003784 <_printf_i+0x1f4>
 8003780:	1b40      	subs	r0, r0, r5
 8003782:	6060      	str	r0, [r4, #4]
 8003784:	6863      	ldr	r3, [r4, #4]
 8003786:	6123      	str	r3, [r4, #16]
 8003788:	2300      	movs	r3, #0
 800378a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800378e:	e7a8      	b.n	80036e2 <_printf_i+0x152>
 8003790:	462a      	mov	r2, r5
 8003792:	4649      	mov	r1, r9
 8003794:	4640      	mov	r0, r8
 8003796:	6923      	ldr	r3, [r4, #16]
 8003798:	47d0      	blx	sl
 800379a:	3001      	adds	r0, #1
 800379c:	d0ab      	beq.n	80036f6 <_printf_i+0x166>
 800379e:	6823      	ldr	r3, [r4, #0]
 80037a0:	079b      	lsls	r3, r3, #30
 80037a2:	d413      	bmi.n	80037cc <_printf_i+0x23c>
 80037a4:	68e0      	ldr	r0, [r4, #12]
 80037a6:	9b03      	ldr	r3, [sp, #12]
 80037a8:	4298      	cmp	r0, r3
 80037aa:	bfb8      	it	lt
 80037ac:	4618      	movlt	r0, r3
 80037ae:	e7a4      	b.n	80036fa <_printf_i+0x16a>
 80037b0:	2301      	movs	r3, #1
 80037b2:	4632      	mov	r2, r6
 80037b4:	4649      	mov	r1, r9
 80037b6:	4640      	mov	r0, r8
 80037b8:	47d0      	blx	sl
 80037ba:	3001      	adds	r0, #1
 80037bc:	d09b      	beq.n	80036f6 <_printf_i+0x166>
 80037be:	3501      	adds	r5, #1
 80037c0:	68e3      	ldr	r3, [r4, #12]
 80037c2:	9903      	ldr	r1, [sp, #12]
 80037c4:	1a5b      	subs	r3, r3, r1
 80037c6:	42ab      	cmp	r3, r5
 80037c8:	dcf2      	bgt.n	80037b0 <_printf_i+0x220>
 80037ca:	e7eb      	b.n	80037a4 <_printf_i+0x214>
 80037cc:	2500      	movs	r5, #0
 80037ce:	f104 0619 	add.w	r6, r4, #25
 80037d2:	e7f5      	b.n	80037c0 <_printf_i+0x230>
 80037d4:	08003b4f 	.word	0x08003b4f
 80037d8:	08003b60 	.word	0x08003b60

080037dc <memchr>:
 80037dc:	4603      	mov	r3, r0
 80037de:	b510      	push	{r4, lr}
 80037e0:	b2c9      	uxtb	r1, r1
 80037e2:	4402      	add	r2, r0
 80037e4:	4293      	cmp	r3, r2
 80037e6:	4618      	mov	r0, r3
 80037e8:	d101      	bne.n	80037ee <memchr+0x12>
 80037ea:	2000      	movs	r0, #0
 80037ec:	e003      	b.n	80037f6 <memchr+0x1a>
 80037ee:	7804      	ldrb	r4, [r0, #0]
 80037f0:	3301      	adds	r3, #1
 80037f2:	428c      	cmp	r4, r1
 80037f4:	d1f6      	bne.n	80037e4 <memchr+0x8>
 80037f6:	bd10      	pop	{r4, pc}

080037f8 <memcpy>:
 80037f8:	440a      	add	r2, r1
 80037fa:	4291      	cmp	r1, r2
 80037fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8003800:	d100      	bne.n	8003804 <memcpy+0xc>
 8003802:	4770      	bx	lr
 8003804:	b510      	push	{r4, lr}
 8003806:	f811 4b01 	ldrb.w	r4, [r1], #1
 800380a:	4291      	cmp	r1, r2
 800380c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003810:	d1f9      	bne.n	8003806 <memcpy+0xe>
 8003812:	bd10      	pop	{r4, pc}

08003814 <memmove>:
 8003814:	4288      	cmp	r0, r1
 8003816:	b510      	push	{r4, lr}
 8003818:	eb01 0402 	add.w	r4, r1, r2
 800381c:	d902      	bls.n	8003824 <memmove+0x10>
 800381e:	4284      	cmp	r4, r0
 8003820:	4623      	mov	r3, r4
 8003822:	d807      	bhi.n	8003834 <memmove+0x20>
 8003824:	1e43      	subs	r3, r0, #1
 8003826:	42a1      	cmp	r1, r4
 8003828:	d008      	beq.n	800383c <memmove+0x28>
 800382a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800382e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003832:	e7f8      	b.n	8003826 <memmove+0x12>
 8003834:	4601      	mov	r1, r0
 8003836:	4402      	add	r2, r0
 8003838:	428a      	cmp	r2, r1
 800383a:	d100      	bne.n	800383e <memmove+0x2a>
 800383c:	bd10      	pop	{r4, pc}
 800383e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003842:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003846:	e7f7      	b.n	8003838 <memmove+0x24>

08003848 <_free_r>:
 8003848:	b538      	push	{r3, r4, r5, lr}
 800384a:	4605      	mov	r5, r0
 800384c:	2900      	cmp	r1, #0
 800384e:	d040      	beq.n	80038d2 <_free_r+0x8a>
 8003850:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003854:	1f0c      	subs	r4, r1, #4
 8003856:	2b00      	cmp	r3, #0
 8003858:	bfb8      	it	lt
 800385a:	18e4      	addlt	r4, r4, r3
 800385c:	f000 f910 	bl	8003a80 <__malloc_lock>
 8003860:	4a1c      	ldr	r2, [pc, #112]	; (80038d4 <_free_r+0x8c>)
 8003862:	6813      	ldr	r3, [r2, #0]
 8003864:	b933      	cbnz	r3, 8003874 <_free_r+0x2c>
 8003866:	6063      	str	r3, [r4, #4]
 8003868:	6014      	str	r4, [r2, #0]
 800386a:	4628      	mov	r0, r5
 800386c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003870:	f000 b90c 	b.w	8003a8c <__malloc_unlock>
 8003874:	42a3      	cmp	r3, r4
 8003876:	d908      	bls.n	800388a <_free_r+0x42>
 8003878:	6820      	ldr	r0, [r4, #0]
 800387a:	1821      	adds	r1, r4, r0
 800387c:	428b      	cmp	r3, r1
 800387e:	bf01      	itttt	eq
 8003880:	6819      	ldreq	r1, [r3, #0]
 8003882:	685b      	ldreq	r3, [r3, #4]
 8003884:	1809      	addeq	r1, r1, r0
 8003886:	6021      	streq	r1, [r4, #0]
 8003888:	e7ed      	b.n	8003866 <_free_r+0x1e>
 800388a:	461a      	mov	r2, r3
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	b10b      	cbz	r3, 8003894 <_free_r+0x4c>
 8003890:	42a3      	cmp	r3, r4
 8003892:	d9fa      	bls.n	800388a <_free_r+0x42>
 8003894:	6811      	ldr	r1, [r2, #0]
 8003896:	1850      	adds	r0, r2, r1
 8003898:	42a0      	cmp	r0, r4
 800389a:	d10b      	bne.n	80038b4 <_free_r+0x6c>
 800389c:	6820      	ldr	r0, [r4, #0]
 800389e:	4401      	add	r1, r0
 80038a0:	1850      	adds	r0, r2, r1
 80038a2:	4283      	cmp	r3, r0
 80038a4:	6011      	str	r1, [r2, #0]
 80038a6:	d1e0      	bne.n	800386a <_free_r+0x22>
 80038a8:	6818      	ldr	r0, [r3, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	4401      	add	r1, r0
 80038ae:	6011      	str	r1, [r2, #0]
 80038b0:	6053      	str	r3, [r2, #4]
 80038b2:	e7da      	b.n	800386a <_free_r+0x22>
 80038b4:	d902      	bls.n	80038bc <_free_r+0x74>
 80038b6:	230c      	movs	r3, #12
 80038b8:	602b      	str	r3, [r5, #0]
 80038ba:	e7d6      	b.n	800386a <_free_r+0x22>
 80038bc:	6820      	ldr	r0, [r4, #0]
 80038be:	1821      	adds	r1, r4, r0
 80038c0:	428b      	cmp	r3, r1
 80038c2:	bf01      	itttt	eq
 80038c4:	6819      	ldreq	r1, [r3, #0]
 80038c6:	685b      	ldreq	r3, [r3, #4]
 80038c8:	1809      	addeq	r1, r1, r0
 80038ca:	6021      	streq	r1, [r4, #0]
 80038cc:	6063      	str	r3, [r4, #4]
 80038ce:	6054      	str	r4, [r2, #4]
 80038d0:	e7cb      	b.n	800386a <_free_r+0x22>
 80038d2:	bd38      	pop	{r3, r4, r5, pc}
 80038d4:	200001dc 	.word	0x200001dc

080038d8 <sbrk_aligned>:
 80038d8:	b570      	push	{r4, r5, r6, lr}
 80038da:	4e0e      	ldr	r6, [pc, #56]	; (8003914 <sbrk_aligned+0x3c>)
 80038dc:	460c      	mov	r4, r1
 80038de:	6831      	ldr	r1, [r6, #0]
 80038e0:	4605      	mov	r5, r0
 80038e2:	b911      	cbnz	r1, 80038ea <sbrk_aligned+0x12>
 80038e4:	f000 f8bc 	bl	8003a60 <_sbrk_r>
 80038e8:	6030      	str	r0, [r6, #0]
 80038ea:	4621      	mov	r1, r4
 80038ec:	4628      	mov	r0, r5
 80038ee:	f000 f8b7 	bl	8003a60 <_sbrk_r>
 80038f2:	1c43      	adds	r3, r0, #1
 80038f4:	d00a      	beq.n	800390c <sbrk_aligned+0x34>
 80038f6:	1cc4      	adds	r4, r0, #3
 80038f8:	f024 0403 	bic.w	r4, r4, #3
 80038fc:	42a0      	cmp	r0, r4
 80038fe:	d007      	beq.n	8003910 <sbrk_aligned+0x38>
 8003900:	1a21      	subs	r1, r4, r0
 8003902:	4628      	mov	r0, r5
 8003904:	f000 f8ac 	bl	8003a60 <_sbrk_r>
 8003908:	3001      	adds	r0, #1
 800390a:	d101      	bne.n	8003910 <sbrk_aligned+0x38>
 800390c:	f04f 34ff 	mov.w	r4, #4294967295
 8003910:	4620      	mov	r0, r4
 8003912:	bd70      	pop	{r4, r5, r6, pc}
 8003914:	200001e0 	.word	0x200001e0

08003918 <_malloc_r>:
 8003918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800391c:	1ccd      	adds	r5, r1, #3
 800391e:	f025 0503 	bic.w	r5, r5, #3
 8003922:	3508      	adds	r5, #8
 8003924:	2d0c      	cmp	r5, #12
 8003926:	bf38      	it	cc
 8003928:	250c      	movcc	r5, #12
 800392a:	2d00      	cmp	r5, #0
 800392c:	4607      	mov	r7, r0
 800392e:	db01      	blt.n	8003934 <_malloc_r+0x1c>
 8003930:	42a9      	cmp	r1, r5
 8003932:	d905      	bls.n	8003940 <_malloc_r+0x28>
 8003934:	230c      	movs	r3, #12
 8003936:	2600      	movs	r6, #0
 8003938:	603b      	str	r3, [r7, #0]
 800393a:	4630      	mov	r0, r6
 800393c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003940:	4e2e      	ldr	r6, [pc, #184]	; (80039fc <_malloc_r+0xe4>)
 8003942:	f000 f89d 	bl	8003a80 <__malloc_lock>
 8003946:	6833      	ldr	r3, [r6, #0]
 8003948:	461c      	mov	r4, r3
 800394a:	bb34      	cbnz	r4, 800399a <_malloc_r+0x82>
 800394c:	4629      	mov	r1, r5
 800394e:	4638      	mov	r0, r7
 8003950:	f7ff ffc2 	bl	80038d8 <sbrk_aligned>
 8003954:	1c43      	adds	r3, r0, #1
 8003956:	4604      	mov	r4, r0
 8003958:	d14d      	bne.n	80039f6 <_malloc_r+0xde>
 800395a:	6834      	ldr	r4, [r6, #0]
 800395c:	4626      	mov	r6, r4
 800395e:	2e00      	cmp	r6, #0
 8003960:	d140      	bne.n	80039e4 <_malloc_r+0xcc>
 8003962:	6823      	ldr	r3, [r4, #0]
 8003964:	4631      	mov	r1, r6
 8003966:	4638      	mov	r0, r7
 8003968:	eb04 0803 	add.w	r8, r4, r3
 800396c:	f000 f878 	bl	8003a60 <_sbrk_r>
 8003970:	4580      	cmp	r8, r0
 8003972:	d13a      	bne.n	80039ea <_malloc_r+0xd2>
 8003974:	6821      	ldr	r1, [r4, #0]
 8003976:	3503      	adds	r5, #3
 8003978:	1a6d      	subs	r5, r5, r1
 800397a:	f025 0503 	bic.w	r5, r5, #3
 800397e:	3508      	adds	r5, #8
 8003980:	2d0c      	cmp	r5, #12
 8003982:	bf38      	it	cc
 8003984:	250c      	movcc	r5, #12
 8003986:	4638      	mov	r0, r7
 8003988:	4629      	mov	r1, r5
 800398a:	f7ff ffa5 	bl	80038d8 <sbrk_aligned>
 800398e:	3001      	adds	r0, #1
 8003990:	d02b      	beq.n	80039ea <_malloc_r+0xd2>
 8003992:	6823      	ldr	r3, [r4, #0]
 8003994:	442b      	add	r3, r5
 8003996:	6023      	str	r3, [r4, #0]
 8003998:	e00e      	b.n	80039b8 <_malloc_r+0xa0>
 800399a:	6822      	ldr	r2, [r4, #0]
 800399c:	1b52      	subs	r2, r2, r5
 800399e:	d41e      	bmi.n	80039de <_malloc_r+0xc6>
 80039a0:	2a0b      	cmp	r2, #11
 80039a2:	d916      	bls.n	80039d2 <_malloc_r+0xba>
 80039a4:	1961      	adds	r1, r4, r5
 80039a6:	42a3      	cmp	r3, r4
 80039a8:	6025      	str	r5, [r4, #0]
 80039aa:	bf18      	it	ne
 80039ac:	6059      	strne	r1, [r3, #4]
 80039ae:	6863      	ldr	r3, [r4, #4]
 80039b0:	bf08      	it	eq
 80039b2:	6031      	streq	r1, [r6, #0]
 80039b4:	5162      	str	r2, [r4, r5]
 80039b6:	604b      	str	r3, [r1, #4]
 80039b8:	4638      	mov	r0, r7
 80039ba:	f104 060b 	add.w	r6, r4, #11
 80039be:	f000 f865 	bl	8003a8c <__malloc_unlock>
 80039c2:	f026 0607 	bic.w	r6, r6, #7
 80039c6:	1d23      	adds	r3, r4, #4
 80039c8:	1af2      	subs	r2, r6, r3
 80039ca:	d0b6      	beq.n	800393a <_malloc_r+0x22>
 80039cc:	1b9b      	subs	r3, r3, r6
 80039ce:	50a3      	str	r3, [r4, r2]
 80039d0:	e7b3      	b.n	800393a <_malloc_r+0x22>
 80039d2:	6862      	ldr	r2, [r4, #4]
 80039d4:	42a3      	cmp	r3, r4
 80039d6:	bf0c      	ite	eq
 80039d8:	6032      	streq	r2, [r6, #0]
 80039da:	605a      	strne	r2, [r3, #4]
 80039dc:	e7ec      	b.n	80039b8 <_malloc_r+0xa0>
 80039de:	4623      	mov	r3, r4
 80039e0:	6864      	ldr	r4, [r4, #4]
 80039e2:	e7b2      	b.n	800394a <_malloc_r+0x32>
 80039e4:	4634      	mov	r4, r6
 80039e6:	6876      	ldr	r6, [r6, #4]
 80039e8:	e7b9      	b.n	800395e <_malloc_r+0x46>
 80039ea:	230c      	movs	r3, #12
 80039ec:	4638      	mov	r0, r7
 80039ee:	603b      	str	r3, [r7, #0]
 80039f0:	f000 f84c 	bl	8003a8c <__malloc_unlock>
 80039f4:	e7a1      	b.n	800393a <_malloc_r+0x22>
 80039f6:	6025      	str	r5, [r4, #0]
 80039f8:	e7de      	b.n	80039b8 <_malloc_r+0xa0>
 80039fa:	bf00      	nop
 80039fc:	200001dc 	.word	0x200001dc

08003a00 <_realloc_r>:
 8003a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a04:	4680      	mov	r8, r0
 8003a06:	4614      	mov	r4, r2
 8003a08:	460e      	mov	r6, r1
 8003a0a:	b921      	cbnz	r1, 8003a16 <_realloc_r+0x16>
 8003a0c:	4611      	mov	r1, r2
 8003a0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a12:	f7ff bf81 	b.w	8003918 <_malloc_r>
 8003a16:	b92a      	cbnz	r2, 8003a24 <_realloc_r+0x24>
 8003a18:	f7ff ff16 	bl	8003848 <_free_r>
 8003a1c:	4625      	mov	r5, r4
 8003a1e:	4628      	mov	r0, r5
 8003a20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a24:	f000 f838 	bl	8003a98 <_malloc_usable_size_r>
 8003a28:	4284      	cmp	r4, r0
 8003a2a:	4607      	mov	r7, r0
 8003a2c:	d802      	bhi.n	8003a34 <_realloc_r+0x34>
 8003a2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003a32:	d812      	bhi.n	8003a5a <_realloc_r+0x5a>
 8003a34:	4621      	mov	r1, r4
 8003a36:	4640      	mov	r0, r8
 8003a38:	f7ff ff6e 	bl	8003918 <_malloc_r>
 8003a3c:	4605      	mov	r5, r0
 8003a3e:	2800      	cmp	r0, #0
 8003a40:	d0ed      	beq.n	8003a1e <_realloc_r+0x1e>
 8003a42:	42bc      	cmp	r4, r7
 8003a44:	4622      	mov	r2, r4
 8003a46:	4631      	mov	r1, r6
 8003a48:	bf28      	it	cs
 8003a4a:	463a      	movcs	r2, r7
 8003a4c:	f7ff fed4 	bl	80037f8 <memcpy>
 8003a50:	4631      	mov	r1, r6
 8003a52:	4640      	mov	r0, r8
 8003a54:	f7ff fef8 	bl	8003848 <_free_r>
 8003a58:	e7e1      	b.n	8003a1e <_realloc_r+0x1e>
 8003a5a:	4635      	mov	r5, r6
 8003a5c:	e7df      	b.n	8003a1e <_realloc_r+0x1e>
	...

08003a60 <_sbrk_r>:
 8003a60:	b538      	push	{r3, r4, r5, lr}
 8003a62:	2300      	movs	r3, #0
 8003a64:	4d05      	ldr	r5, [pc, #20]	; (8003a7c <_sbrk_r+0x1c>)
 8003a66:	4604      	mov	r4, r0
 8003a68:	4608      	mov	r0, r1
 8003a6a:	602b      	str	r3, [r5, #0]
 8003a6c:	f7fd f90e 	bl	8000c8c <_sbrk>
 8003a70:	1c43      	adds	r3, r0, #1
 8003a72:	d102      	bne.n	8003a7a <_sbrk_r+0x1a>
 8003a74:	682b      	ldr	r3, [r5, #0]
 8003a76:	b103      	cbz	r3, 8003a7a <_sbrk_r+0x1a>
 8003a78:	6023      	str	r3, [r4, #0]
 8003a7a:	bd38      	pop	{r3, r4, r5, pc}
 8003a7c:	200001e4 	.word	0x200001e4

08003a80 <__malloc_lock>:
 8003a80:	4801      	ldr	r0, [pc, #4]	; (8003a88 <__malloc_lock+0x8>)
 8003a82:	f000 b811 	b.w	8003aa8 <__retarget_lock_acquire_recursive>
 8003a86:	bf00      	nop
 8003a88:	200001e8 	.word	0x200001e8

08003a8c <__malloc_unlock>:
 8003a8c:	4801      	ldr	r0, [pc, #4]	; (8003a94 <__malloc_unlock+0x8>)
 8003a8e:	f000 b80c 	b.w	8003aaa <__retarget_lock_release_recursive>
 8003a92:	bf00      	nop
 8003a94:	200001e8 	.word	0x200001e8

08003a98 <_malloc_usable_size_r>:
 8003a98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a9c:	1f18      	subs	r0, r3, #4
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	bfbc      	itt	lt
 8003aa2:	580b      	ldrlt	r3, [r1, r0]
 8003aa4:	18c0      	addlt	r0, r0, r3
 8003aa6:	4770      	bx	lr

08003aa8 <__retarget_lock_acquire_recursive>:
 8003aa8:	4770      	bx	lr

08003aaa <__retarget_lock_release_recursive>:
 8003aaa:	4770      	bx	lr

08003aac <_init>:
 8003aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aae:	bf00      	nop
 8003ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ab2:	bc08      	pop	{r3}
 8003ab4:	469e      	mov	lr, r3
 8003ab6:	4770      	bx	lr

08003ab8 <_fini>:
 8003ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aba:	bf00      	nop
 8003abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003abe:	bc08      	pop	{r3}
 8003ac0:	469e      	mov	lr, r3
 8003ac2:	4770      	bx	lr
