[04/14 14:50:03      0s] 
[04/14 14:50:03      0s] Cadence Innovus(TM) Implementation System.
[04/14 14:50:03      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/14 14:50:03      0s] 
[04/14 14:50:03      0s] Version:	v23.32-s091_1, built Tue Jul 30 17:21:26 PDT 2024
[04/14 14:50:03      0s] Options:	-files ../scripts/innovus_legacy_script.tcl 
[04/14 14:50:03      0s] Date:		Mon Apr 14 14:50:03 2025
[04/14 14:50:03      0s] Host:		cadmicro-inf-el8-623207 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (6cores*12cpus*12th Gen Intel(R) Core(TM) i5-12400 18432KB)
[04/14 14:50:03      0s] OS:		Rocky Linux 8.10 (Green Obsidian)
[04/14 14:50:03      0s] 
[04/14 14:50:03      0s] License:
[04/14 14:50:03      0s] 		[14:50:03.305002] Configured Lic search path (23.02-s005): 5280@pgmicro01.ufrgs.br:1717@pgmicro01.ufrgs.br

[04/14 14:50:03      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[04/14 14:50:03      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/14 14:50:13      9s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.32-s091_1 (64bit) 07/30/2024 17:21 (Linux 3.10.0-693.el7.x86_64)
[04/14 14:50:14     11s] @(#)CDS: NanoRoute 23.32-s091_1 NR240717-0458/23_12-UB (database version 18.20.633_1) {superthreading v2.20}
[04/14 14:50:14     11s] @(#)CDS: AAE 23.12-s024 (64bit) 07/30/2024 (Linux 3.10.0-693.el7.x86_64)
[04/14 14:50:14     11s] @(#)CDS: CTE 23.12-s018_1 () Jul 26 2024 06:03:48 ( )
[04/14 14:50:14     11s] @(#)CDS: SYNTECH 23.12-s010_1 () Jul 16 2024 00:01:03 ( )
[04/14 14:50:14     11s] @(#)CDS: CPE v23.12-s039
[04/14 14:50:14     11s] @(#)CDS: IQuantus/TQuantus 23.1.1-s122 (64bit) Tue May 28 20:12:45 PDT 2024 (Linux 3.10.0-693.el7.x86_64)
[04/14 14:50:14     11s] @(#)CDS: OA 22.61-p014 Tue Apr 16 14:38:48 2024
[04/14 14:50:14     11s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[04/14 14:50:14     11s] @(#)CDS: RCDB 11.15.0
[04/14 14:50:14     11s] @(#)CDS: STYLUS 23.10-a014_1 (03/28/2024 09:42 PDT)
[04/14 14:50:14     11s] @(#)CDS: IntegrityPlanner-23.12-15697 (23.12) (2024-06-27 11:26:54+0800)
[04/14 14:50:14     11s] @(#)CDS: SYNTHESIS_ENGINE 23.12-s086
[04/14 14:50:14     11s] Create and set the environment variable TMPDIR to /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y.

[04/14 14:50:14     11s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[04/14 14:50:15     12s] 
[04/14 14:50:15     12s] **INFO:  MMMC transition support version v31-84 
[04/14 14:50:15     12s] 
[04/14 14:50:15     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/14 14:50:15     12s] <CMD> suppressMessage ENCEXT-2799
[04/14 14:50:15     12s] Sourcing file "../scripts/innovus_legacy_script.tcl" ...
[04/14 14:50:15     12s] source ../scripts/innovus_legacy_script.tcl
[04/14 14:50:15     12s] <CMD> set init_pwr_net VPWR
[04/14 14:50:15     12s] <CMD> set init_gnd_net VGND
[04/14 14:50:15     12s] <CMD> set init_mmmc_file ../genus/to_innovus/cmn/signal_32bits.mmmc.tcl
[04/14 14:50:15     12s] <CMD> set init_lef_file {   ../../../sky130_workspace/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef   ../../../sky130_workspace/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef 
}
[04/14 14:50:15     12s] <CMD> set init_verilog ../genus/to_innovus/cmn/signal_32bits.v.gz
[04/14 14:50:15     12s] <CMD> init_design
[04/14 14:50:15     12s] #% Begin Load MMMC data ... (date=04/14 14:50:15, mem=1878.5M)
[04/14 14:50:15     12s] #% End Load MMMC data ... (date=04/14 14:50:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1879.8M, current mem=1879.8M)
[04/14 14:50:15     12s] 
[04/14 14:50:15     12s] Loading LEF file ../../../sky130_workspace/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef ...
[04/14 14:50:15     12s] 
[04/14 14:50:15     12s] Loading LEF file ../../../sky130_workspace/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef ...
[04/14 14:50:15     12s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[04/14 14:50:15     12s] The NOWIREEXTENSIONATPIN statement will be ignored. See file ../../../sky130_workspace/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.
[04/14 14:50:15     12s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[04/14 14:50:15     12s] so you are unable to create rectilinear partition in a hierarchical flow.
[04/14 14:50:15     12s] Set DBUPerIGU to M1 pitch 460.
[04/14 14:50:15     12s] **WARN: (IMPLF-201):	Pin 'X' in macro 'sky130_fd_sc_hd__probec_p_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/14 14:50:15     12s] Type 'man IMPLF-201' for more detail.
[04/14 14:50:15     12s] **WARN: (IMPLF-201):	Pin 'X' in macro 'sky130_fd_sc_hd__probe_p_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/14 14:50:15     12s] Type 'man IMPLF-201' for more detail.
[04/14 14:50:15     12s] **WARN: (IMPLF-201):	Pin 'LO' in macro 'sky130_fd_sc_hd__macro_sparecell' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/14 14:50:15     12s] Type 'man IMPLF-201' for more detail.
[04/14 14:50:15     12s] **WARN: (IMPLF-201):	Pin 'HI' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/14 14:50:15     12s] Type 'man IMPLF-201' for more detail.
[04/14 14:50:15     12s] **WARN: (IMPLF-201):	Pin 'LO' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/14 14:50:15     12s] Type 'man IMPLF-201' for more detail.
[04/14 14:50:15     12s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[04/14 14:50:15     12s] Loading view definition file from ../genus/to_innovus/cmn/signal_32bits.mmmc.tcl
[04/14 14:50:15     12s] Reading default_emulate_libset_max timing library '/tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib' ...
[04/14 14:50:15     12s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[04/14 14:50:15     12s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[04/14 14:50:15     12s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[04/14 14:50:15     12s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[04/14 14:50:15     12s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[04/14 14:50:15     12s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[04/14 14:50:15     12s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[04/14 14:50:15     12s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[04/14 14:50:15     12s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[04/14 14:50:15     12s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[04/14 14:50:15     12s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[04/14 14:50:15     12s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
[04/14 14:50:16     12s] Read 428 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
[04/14 14:50:16     12s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1965.8M, current mem=1902.5M)
[04/14 14:50:16     12s] *** End library_loading (cpu=0.01min, real=0.02min, mem=42.5M, fe_cpu=0.22min, fe_real=0.22min, fe_mem=1844.0M) ***
[04/14 14:50:16     12s] #% Begin Load netlist data ... (date=04/14 14:50:16, mem=1902.5M)
[04/14 14:50:16     12s] *** Begin netlist parsing (mem=1844.0M) ***
[04/14 14:50:16     12s] Created 428 new cells from 1 timing libraries.
[04/14 14:50:16     12s] Reading netlist ...
[04/14 14:50:16     12s] Backslashed names will retain backslash and a trailing blank character.
[04/14 14:50:16     12s] Reading verilog netlist '../genus/to_innovus/cmn/signal_32bits.v.gz'
[04/14 14:50:16     12s] 
[04/14 14:50:16     12s] *** Memory Usage v#1 (Current mem = 1844.047M, initial mem = 836.504M) ***
[04/14 14:50:16     12s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1844.0M) ***
[04/14 14:50:16     13s] #% End Load netlist data ... (date=04/14 14:50:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1912.8M, current mem=1912.8M)
[04/14 14:50:16     13s] Top level cell is signal_32bits.
[04/14 14:50:16     13s] Hooked 428 DB cells to tlib cells.
[04/14 14:50:16     13s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1924.4M, current mem=1924.4M)
[04/14 14:50:16     13s] Starting recursive module instantiation check.
[04/14 14:50:16     13s] No recursion found.
[04/14 14:50:16     13s] Building hierarchical netlist for Cell signal_32bits ...
[04/14 14:50:16     13s] ***** UseNewTieNetMode *****.
[04/14 14:50:16     13s] *** Netlist is unique.
[04/14 14:50:16     13s] Setting Std. cell height to 2720 DBU (smallest netlist inst).
[04/14 14:50:16     13s] ** info: there are 438 modules.
[04/14 14:50:16     13s] ** info: there are 209 stdCell insts.
[04/14 14:50:16     13s] ** info: there are 209 stdCell insts with at least one signal pin.
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] *** Memory Usage v#1 (Current mem = 1904.461M, initial mem = 836.504M) ***
[04/14 14:50:16     13s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[04/14 14:50:16     13s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[04/14 14:50:16     13s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[04/14 14:50:16     13s] Start create_tracks
[04/14 14:50:16     13s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[04/14 14:50:16     13s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[04/14 14:50:16     13s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[04/14 14:50:16     13s] Extraction setup Started for TopCell signal_32bits 
[04/14 14:50:16     13s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/14 14:50:16     13s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/14 14:50:16     13s] Type 'man IMPEXT-2773' for more detail.
[04/14 14:50:16     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/14 14:50:16     13s] Type 'man IMPEXT-2773' for more detail.
[04/14 14:50:16     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/14 14:50:16     13s] Type 'man IMPEXT-2773' for more detail.
[04/14 14:50:16     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/14 14:50:16     13s] Type 'man IMPEXT-2773' for more detail.
[04/14 14:50:16     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/14 14:50:16     13s] Type 'man IMPEXT-2773' for more detail.
[04/14 14:50:16     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/14 14:50:16     13s] Type 'man IMPEXT-2773' for more detail.
[04/14 14:50:16     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 12.8 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/14 14:50:16     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/14 14:50:16     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/14 14:50:16     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/14 14:50:16     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/14 14:50:16     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0285 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/14 14:50:16     13s] Summary of Active RC-Corners : 
[04/14 14:50:16     13s]  
[04/14 14:50:16     13s]  Analysis View: default_emulate_view
[04/14 14:50:16     13s]     RC-Corner Name        : default_emulate_rc_corner
[04/14 14:50:16     13s]     RC-Corner Index       : 0
[04/14 14:50:16     13s]     RC-Corner Temperature : 25 Celsius
[04/14 14:50:16     13s]     RC-Corner Cap Table   : ''
[04/14 14:50:16     13s]     RC-Corner PreRoute Res Factor         : 1
[04/14 14:50:16     13s]     RC-Corner PreRoute Cap Factor         : 1
[04/14 14:50:16     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/14 14:50:16     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/14 14:50:16     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/14 14:50:16     13s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[04/14 14:50:16     13s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[04/14 14:50:16     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[04/14 14:50:16     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[04/14 14:50:16     13s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/14 14:50:16     13s] eee: RC Grid memory allocated = 648 (3 X 3 X 6 X 12b)
[04/14 14:50:16     13s] Updating RC Grid density data for preRoute extraction ...
[04/14 14:50:16     13s] eee: pegSigSF=1.070000
[04/14 14:50:16     13s] Initializing multi-corner resistance tables ...
[04/14 14:50:16     13s] eee: Grid unit RC data computation started
[04/14 14:50:16     13s] eee: Grid unit RC data computation completed
[04/14 14:50:16     13s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:16     13s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:16     13s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:16     13s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:16     13s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:16     13s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:16     13s] {RT default_emulate_rc_corner 0 2 6  {4 0} {5 0} 2}
[04/14 14:50:16     13s] eee: LAM-FP: thresh=1 ; dimX=123.058824 ; dimY=120.000000 ; multX=1.000000 ; multY=1.000000 ; minP=340 ; fpMult=1.000000 ;
[04/14 14:50:16     13s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.396600 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/14 14:50:16     13s] eee: NetCapCache creation started. (Current Mem: 2066.156M) 
[04/14 14:50:16     13s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2066.156M) 
[04/14 14:50:16     13s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(41.840000, 40.800000)], Layers = [f(6) b(0)], Grid size = 27.200000 um, Grid Dim = (2 X 2)
[04/14 14:50:16     13s] eee: Metal Layers Info:
[04/14 14:50:16     13s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:16     13s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/14 14:50:16     13s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:16     13s] eee: |      li1 |   1 |   0.170 |   0.170 |   0.460 |  0.000 |  75.29 | V | 0 |  1 |
[04/14 14:50:16     13s] eee: |     met1 |   2 |   0.140 |   0.140 |   0.340 |  0.000 |   0.89 | H | 0 |  1 |
[04/14 14:50:16     13s] eee: |     met2 |   3 |   0.140 |   0.140 |   0.460 |  0.000 |   0.89 | V | 0 |  1 |
[04/14 14:50:16     13s] eee: |     met3 |   4 |   0.300 |   0.300 |   0.610 |  0.000 |   0.16 | H | 0 |  1 |
[04/14 14:50:16     13s] eee: |     met4 |   5 |   0.300 |   0.300 |   0.690 |  0.000 |   0.16 | V | 0 |  1 |
[04/14 14:50:16     13s] eee: |     met5 |   6 |   1.600 |   1.600 |   3.660 |  0.000 |   0.02 | H | 0 |  1 |
[04/14 14:50:16     13s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:16     13s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[04/14 14:50:16     13s] *Info: initialize multi-corner CTS.
[04/14 14:50:16     13s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2199.0M, current mem=1960.9M)
[04/14 14:50:16     13s] Reading timing constraints file '../genus/to_innovus/cmn/signal_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz' ...
[04/14 14:50:16     13s] Current (total cpu=0:00:13.4, real=0:00:13.0, peak res=2324.4M, current mem=2324.4M)
[04/14 14:50:16     13s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/to_innovus/cmn/signal_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz, Line 9).
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/to_innovus/cmn/signal_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz, Line 10).
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] INFO (CTE): Reading of timing constraints file ../genus/to_innovus/cmn/signal_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz completed, with 2 WARNING
[04/14 14:50:16     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2357.3M, current mem=2357.3M)
[04/14 14:50:16     13s] Current (total cpu=0:00:13.5, real=0:00:13.0, peak res=2357.3M, current mem=2357.3M)
[04/14 14:50:16     13s] Reading latency file '../genus/to_innovus/cmn/signal_32bits.mmmc/views/default_emulate_view/latency.sdc.gz' ...
[04/14 14:50:16     13s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/14 14:50:16     13s] Summary for sequential cells identification: 
[04/14 14:50:16     13s]   Identified SBFF number: 45
[04/14 14:50:16     13s]   Identified MBFF number: 0
[04/14 14:50:16     13s]   Identified SB Latch number: 17
[04/14 14:50:16     13s]   Identified MB Latch number: 0
[04/14 14:50:16     13s]   Not identified SBFF number: 0
[04/14 14:50:16     13s]   Not identified MBFF number: 0
[04/14 14:50:16     13s]   Not identified SB Latch number: 0
[04/14 14:50:16     13s]   Not identified MB Latch number: 0
[04/14 14:50:16     13s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:16     13s] Total number of combinational cells: 319
[04/14 14:50:16     13s] Total number of sequential cells: 68
[04/14 14:50:16     13s] Total number of tristate cells: 13
[04/14 14:50:16     13s] Total number of level shifter cells: 7
[04/14 14:50:16     13s] Total number of power gating cells: 0
[04/14 14:50:16     13s] Total number of isolation cells: 11
[04/14 14:50:16     13s] Total number of power switch cells: 0
[04/14 14:50:16     13s] Total number of pulse generator cells: 0
[04/14 14:50:16     13s] Total number of always on buffers: 0
[04/14 14:50:16     13s] Total number of retention cells: 0
[04/14 14:50:16     13s] Total number of physical cells: 10
[04/14 14:50:16     13s] List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[04/14 14:50:16     13s] Total number of usable buffers: 15
[04/14 14:50:16     13s] List of unusable buffers:
[04/14 14:50:16     13s] Total number of unusable buffers: 0
[04/14 14:50:16     13s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[04/14 14:50:16     13s] Total number of usable inverters: 16
[04/14 14:50:16     13s] List of unusable inverters:
[04/14 14:50:16     13s] Total number of unusable inverters: 0
[04/14 14:50:16     13s] List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[04/14 14:50:16     13s] Total number of identified usable delay cells: 15
[04/14 14:50:16     13s] List of identified unusable delay cells:
[04/14 14:50:16     13s] Total number of identified unusable delay cells: 0
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:16     13s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2359.7M, current mem=2359.7M)
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:16     13s] Summary for sequential cells identification: 
[04/14 14:50:16     13s]   Identified SBFF number: 45
[04/14 14:50:16     13s]   Identified MBFF number: 0
[04/14 14:50:16     13s]   Identified SB Latch number: 17
[04/14 14:50:16     13s]   Identified MB Latch number: 0
[04/14 14:50:16     13s]   Not identified SBFF number: 0
[04/14 14:50:16     13s]   Not identified MBFF number: 0
[04/14 14:50:16     13s]   Not identified SB Latch number: 0
[04/14 14:50:16     13s]   Not identified MB Latch number: 0
[04/14 14:50:16     13s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:16     13s]  Visiting view : default_emulate_view
[04/14 14:50:16     13s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:16     13s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:16     13s]  Visiting view : default_emulate_view
[04/14 14:50:16     13s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:16     13s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:16     13s] TLC MultiMap info (StdDelay):
[04/14 14:50:16     13s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:16     13s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:16     13s]  Setting StdDelay to: 42.5ps
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] *** Summary of all messages that are not suppressed in this session:
[04/14 14:50:16     13s] Severity  ID               Count  Summary                                  
[04/14 14:50:16     13s] WARNING   IMPLF-201            5  Pin '%s' in macro '%s' has no ANTENNADIF...
[04/14 14:50:16     13s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[04/14 14:50:16     13s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[04/14 14:50:16     13s] WARNING   IMPEXT-2773          6  The via resistance between layers %s and...
[04/14 14:50:16     13s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[04/14 14:50:16     13s] WARNING   TECHLIB-302         12  No function defined for cell '%s'. The c...
[04/14 14:50:16     13s] *** Message Summary: 32 warning(s), 0 error(s)
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] <CMD> setLayerPreference node_cell -isVisible 1
[04/14 14:50:16     13s] <CMD> fit
[04/14 14:50:16     13s] <CMD> dumpToGIF images/visible/1_init_design.gif
[04/14 14:50:16     13s] <CMD> setLayerPreference node_cell -isVisible 0
[04/14 14:50:16     13s] <CMD> dumpToGIF images/notvisible/1_init_design.gif
[04/14 14:50:16     13s] <CMD> globalNetConnect VPWR -type pgpin -pin VPWR
[04/14 14:50:16     13s] <CMD> globalNetConnect VGND -type pgpin -pin VGND
[04/14 14:50:16     13s] <CMD> floorPlan -adjustToSite -su 1.0 0.7 10 10 10 10
[04/14 14:50:16     13s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :10.12
[04/14 14:50:16     13s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :10.2
[04/14 14:50:16     13s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :10.12
[04/14 14:50:16     13s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :10.2
[04/14 14:50:16     13s] Adjusting core size to PlacementGrid : width :41.86 height : 40.8
[04/14 14:50:16     13s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[04/14 14:50:16     13s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[04/14 14:50:16     13s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[04/14 14:50:16     13s] Start create_tracks
[04/14 14:50:16     13s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[04/14 14:50:16     13s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[04/14 14:50:16     13s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[04/14 14:50:16     13s] <CMD> addRing -nets {VPWR VGND} -layer {top met5 bottom met5 left met4 right met4} -width 1.8 -spacing 1.8
[04/14 14:50:16     13s] #% Begin addRing (date=04/14 14:50:16, mem=2367.9M)
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] viaInitial starts at Mon Apr 14 14:50:16 2025
viaInitial ends at Mon Apr 14 14:50:16 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2336.9M)
[04/14 14:50:16     13s] Ring generation is complete.
[04/14 14:50:16     13s] vias are now being generated.
[04/14 14:50:16     13s] addRing created 8 wires.
[04/14 14:50:16     13s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[04/14 14:50:16     13s] +--------+----------------+----------------+
[04/14 14:50:16     13s] |  Layer |     Created    |     Deleted    |
[04/14 14:50:16     13s] +--------+----------------+----------------+
[04/14 14:50:16     13s] |  met4  |        4       |       NA       |
[04/14 14:50:16     13s] |  via4  |        8       |        0       |
[04/14 14:50:16     13s] |  met5  |        4       |       NA       |
[04/14 14:50:16     13s] +--------+----------------+----------------+
[04/14 14:50:16     13s] #% End addRing (date=04/14 14:50:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2371.2M, current mem=2371.2M)
[04/14 14:50:16     13s] <CMD> addRing -nets {VPWR VGND} -type block_rings -around each_block -layer {top met5 bottom met5 left met4 right met4} -width 1.8 -spacing 1.8
[04/14 14:50:16     13s] #% Begin addRing (date=04/14 14:50:16, mem=2371.2M)
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2337.9M)
[04/14 14:50:16     13s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[04/14 14:50:16     13s] Type 'man IMPPP-4051' for more detail.
[04/14 14:50:16     13s] Ring generation is complete.
[04/14 14:50:16     13s] #% End addRing (date=04/14 14:50:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2371.2M, current mem=2371.2M)
[04/14 14:50:16     13s] <CMD> sroute
[04/14 14:50:16     13s] #% Begin sroute (date=04/14 14:50:16, mem=2371.2M)
[04/14 14:50:16     13s] *** Begin SPECIAL ROUTE on Mon Apr 14 14:50:16 2025 ***
[04/14 14:50:16     13s] SPECIAL ROUTE ran on directory: /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus
[04/14 14:50:16     13s] SPECIAL ROUTE ran on machine: cadmicro-inf-el8-623207 (Linux 4.18.0-553.27.1.el8_10.x86_64 x86_64 2.50Ghz)
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] Begin option processing ...
[04/14 14:50:16     13s] srouteConnectPowerBump set to false
[04/14 14:50:16     13s] routeSpecial set to true
[04/14 14:50:16     13s] srouteConnectConverterPin set to false
[04/14 14:50:16     13s] srouteFollowCorePinEnd set to 3
[04/14 14:50:16     13s] srouteJogControl set to "preferWithChanges differentLayer"
[04/14 14:50:16     13s] sroutePadPinAllPorts set to true
[04/14 14:50:16     13s] sroutePreserveExistingRoutes set to true
[04/14 14:50:16     13s] srouteRoutePowerBarPortOnBothDir set to true
[04/14 14:50:16     13s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 73.00 megs.
[04/14 14:50:16     13s] 
[04/14 14:50:16     13s] Reading DB technology information...
[04/14 14:50:16     13s] Finished reading DB technology information.
[04/14 14:50:16     13s] Reading floorplan and netlist information...
[04/14 14:50:16     13s] Finished reading floorplan and netlist information.
[04/14 14:50:16     13s] Read in 12 layers, 6 routing layers, 0 overlap layer
[04/14 14:50:16     13s] Read in 437 macros, 31 used
[04/14 14:50:16     13s] Read in 30 components
[04/14 14:50:16     13s]   30 core components: 30 unplaced, 0 placed, 0 fixed
[04/14 14:50:16     13s] Read in 98 logical pins
[04/14 14:50:16     13s] Read in 98 nets
[04/14 14:50:16     13s] Read in 2 special nets, 2 routed
[04/14 14:50:16     13s] Read in 60 terminals
[04/14 14:50:16     13s] Begin power routing ...
[04/14 14:50:16     13s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1 timing=1 sns=1 ppa_info=1
[04/14 14:50:16     13s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "6".
[04/14 14:50:16     13s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "6".
[04/14 14:50:16     13s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VPWR net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[04/14 14:50:16     13s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VPWR net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/14 14:50:16     13s] Type 'man IMPSR-1256' for more detail.
[04/14 14:50:16     13s] Cannot find any AREAIO class pad pin of net VPWR. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/14 14:50:16     13s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VGND net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[04/14 14:50:16     13s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VGND net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/14 14:50:16     13s] Type 'man IMPSR-1256' for more detail.
[04/14 14:50:16     13s] Cannot find any AREAIO class pad pin of net VGND. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/14 14:50:16     13s] ### info: trigger incremental cell import ( 437 new cells ).
[04/14 14:50:17     13s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1 timing=1 sns=1 ppa_info=1
[04/14 14:50:17     13s] CPU time for VPWR FollowPin 0 seconds
[04/14 14:50:17     13s] CPU time for VGND FollowPin 0 seconds
[04/14 14:50:17     13s]   Number of IO ports routed: 0
[04/14 14:50:17     13s]   Number of Block ports routed: 0
[04/14 14:50:17     13s]   Number of Stripe ports routed: 0
[04/14 14:50:17     13s]   Number of Core ports routed: 32
[04/14 14:50:17     13s]   Number of Pad ports routed: 0
[04/14 14:50:17     13s]   Number of Power Bump ports routed: 0
[04/14 14:50:17     13s]   Number of Followpin connections: 16
[04/14 14:50:17     13s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 111.00 megs.
[04/14 14:50:17     13s] 
[04/14 14:50:17     13s] 
[04/14 14:50:17     13s] 
[04/14 14:50:17     13s]  Begin updating DB with routing results ...
[04/14 14:50:17     13s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/14 14:50:17     13s] Pin and blockage extraction finished
[04/14 14:50:17     13s] 
[04/14 14:50:17     13s] sroute created 48 wires.
[04/14 14:50:17     13s] ViaGen created 96 vias, deleted 0 via to avoid violation.
[04/14 14:50:17     13s] +--------+----------------+----------------+
[04/14 14:50:17     13s] |  Layer |     Created    |     Deleted    |
[04/14 14:50:17     13s] +--------+----------------+----------------+
[04/14 14:50:17     13s] |  met1  |       48       |       NA       |
[04/14 14:50:17     13s] |   via  |       32       |        0       |
[04/14 14:50:17     13s] |  via2  |       32       |        0       |
[04/14 14:50:17     13s] |  via3  |       32       |        0       |
[04/14 14:50:17     13s] +--------+----------------+----------------+
[04/14 14:50:17     13s] #% End sroute (date=04/14 14:50:17, total cpu=0:00:00.2, real=0:00:01.0, peak res=2410.7M, current mem=2403.7M)
[04/14 14:50:17     13s] <CMD> setDesignMode -topRoutingLayer 5
[04/14 14:50:17     13s] <CMD> setDesignMode -bottomRoutingLayer 2
[04/14 14:50:17     13s] <CMD> setLayerPreference node_cell -isVisible 1
[04/14 14:50:17     13s] <CMD> fit
[04/14 14:50:17     13s] <CMD> dumpToGIF images/visible/2_floorplan.gif
[04/14 14:50:17     13s] <CMD> setLayerPreference node_cell -isVisible 0
[04/14 14:50:17     13s] <CMD> dumpToGIF images/notvisible/2_floorplan.gif
[04/14 14:50:17     13s] <CMD> place_design
[04/14 14:50:17     13s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:00:13.9/0:00:13.4 (1.0), mem = 2377.6M
[04/14 14:50:17     13s] *** Starting placeDesign default flow ***
[04/14 14:50:17     13s] [oiLAM] Zs 5, 7
[04/14 14:50:17     13s] ### Creating LA Mngr. totSessionCpu=0:00:13.9 mem=2377.6M
[04/14 14:50:17     13s] ### Creating LA Mngr, finished. totSessionCpu=0:00:13.9 mem=2377.6M
[04/14 14:50:17     13s] Info: 1 threads available for lower-level modules during optimization.
[04/14 14:50:17     13s] *** Start deleteBufferTree ***
[04/14 14:50:17     13s] Info: Detect buffers to remove automatically.
[04/14 14:50:17     13s] Analyzing netlist ...
[04/14 14:50:17     13s] Updating netlist
[04/14 14:50:17     13s] 
[04/14 14:50:17     13s] *summary: 0 instances (buffers/inverters) removed
[04/14 14:50:17     13s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/14 14:50:17     13s] Info: pop threads available for lower-level modules during optimization.
[04/14 14:50:17     14s] **INFO: Enable pre-place timing setting for timing analysis
[04/14 14:50:17     14s] Set Using Default Delay Limit as 101.
[04/14 14:50:17     14s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/14 14:50:17     14s] Set Default Net Delay as 0 ps.
[04/14 14:50:17     14s] Set Default Net Load as 0 pF. 
[04/14 14:50:17     14s] Set Default Input Pin Transition as 1 ps.
[04/14 14:50:17     14s] **INFO: Analyzing IO path groups for slack adjustment
[04/14 14:50:17     14s] **INFO: Disable pre-place timing setting for timing analysis
[04/14 14:50:17     14s] Set Using Default Delay Limit as 1000.
[04/14 14:50:17     14s] Set Default Net Delay as 1000 ps.
[04/14 14:50:17     14s] Set Default Input Pin Transition as 0.1 ps.
[04/14 14:50:17     14s] Set Default Net Load as 0.5 pF. 
[04/14 14:50:17     14s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/14 14:50:17     14s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2380.9M, EPOCH TIME: 1744653017.320299
[04/14 14:50:17     14s] Deleted 0 physical inst  (cell - / prefix -).
[04/14 14:50:17     14s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:2380.9M, EPOCH TIME: 1744653017.320360
[04/14 14:50:17     14s] INFO: #ExclusiveGroups=0
[04/14 14:50:17     14s] INFO: There are no Exclusive Groups.
[04/14 14:50:17     14s] *** Starting "NanoPlace(TM) placement v#11 (mem=2380.9M)" ...
[04/14 14:50:17     14s] Wait...
[04/14 14:50:17     14s] Estimated loop count for BSM: 19860
[04/14 14:50:17     14s] *** Build Buffered Sizing Timing Model
[04/14 14:50:17     14s] (cpu=0:00:00.3 mem=2380.9M) ***
[04/14 14:50:17     14s] *** Build Virtual Sizing Timing Model
[04/14 14:50:17     14s] (cpu=0:00:00.3 mem=2383.9M) ***
[04/14 14:50:17     14s] No user-set net weight.
[04/14 14:50:17     14s] Net fanout histogram:
[04/14 14:50:17     14s] 2		: 105 (38.3%) nets
[04/14 14:50:17     14s] 3		: 127 (46.4%) nets
[04/14 14:50:17     14s] 4     -	14	: 42 (15.3%) nets
[04/14 14:50:17     14s] 15    -	39	: 0 (0.0%) nets
[04/14 14:50:17     14s] 40    -	79	: 0 (0.0%) nets
[04/14 14:50:17     14s] 80    -	159	: 0 (0.0%) nets
[04/14 14:50:17     14s] 160   -	319	: 0 (0.0%) nets
[04/14 14:50:17     14s] 320   -	639	: 0 (0.0%) nets
[04/14 14:50:17     14s] 640   -	1279	: 0 (0.0%) nets
[04/14 14:50:17     14s] 1280  -	2559	: 0 (0.0%) nets
[04/14 14:50:17     14s] 2560  -	5119	: 0 (0.0%) nets
[04/14 14:50:17     14s] 5120+		: 0 (0.0%) nets
[04/14 14:50:17     14s] no activity file in design. spp won't run.
[04/14 14:50:17     14s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[04/14 14:50:17     14s] Scan chains were not defined.
[04/14 14:50:17     14s] Processing tracks to init pin-track alignment.
[04/14 14:50:17     14s] z: 1, totalTracks: 1
[04/14 14:50:17     14s] z: 3, totalTracks: 1
[04/14 14:50:17     14s] z: 5, totalTracks: 1
[04/14 14:50:17     14s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:17     14s] Cell signal_32bits LLGs are deleted
[04/14 14:50:17     14s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:17     14s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:17     14s] # Building signal_32bits llgBox search-tree.
[04/14 14:50:17     14s] #std cell=209 (0 fixed + 209 movable) #buf cell=0 #inv cell=14 #block=0 (0 floating + 0 preplaced)
[04/14 14:50:17     14s] #ioInst=0 #net=274 #term=763 #term/net=2.78, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=98
[04/14 14:50:17     14s] stdCell: 209 single + 0 double + 0 multi
[04/14 14:50:17     14s] Total standard cell length = 0.4393 (mm), area = 0.0012 (mm^2)
[04/14 14:50:17     14s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2388.9M, EPOCH TIME: 1744653017.689556
[04/14 14:50:17     14s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:17     14s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:17     14s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2388.9M, EPOCH TIME: 1744653017.689642
[04/14 14:50:17     14s] Max number of tech site patterns supported in site array is 256.
[04/14 14:50:17     14s] Core basic site is unithd
[04/14 14:50:17     14s] DP-Init: Signature of floorplan is 211ad49ca4e9fba0. Signature of routing blockage is af5e8e0216cfed74.
[04/14 14:50:17     14s] After signature check, allow fast init is false, keep pre-filter is false.
[04/14 14:50:17     14s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/14 14:50:17     14s] Use non-trimmed site array because memory saving is not enough.
[04/14 14:50:17     14s] SiteArray: non-trimmed site array dimensions = 15 x 91
[04/14 14:50:17     14s] SiteArray: use 20,480 bytes
[04/14 14:50:17     14s] SiteArray: current memory after site array memory allocation 2388.9M
[04/14 14:50:17     14s] SiteArray: FP blocked sites are writable
[04/14 14:50:17     14s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x48e11680): Create thread pool 0x7f2174685e80.
[04/14 14:50:17     14s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x48e11680): 0 out of 1 thread pools are available.
[04/14 14:50:17     14s] Keep-away cache is enable on metals: 1-6
[04/14 14:50:17     14s] Estimated cell power/ground rail width = 0.552 um
[04/14 14:50:17     14s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[04/14 14:50:17     14s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2517.9M, EPOCH TIME: 1744653017.694271
[04/14 14:50:17     14s] Process 48 (called=48 computed=2) wires and vias for routing blockage analysis
[04/14 14:50:17     14s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2517.9M, EPOCH TIME: 1744653017.694320
[04/14 14:50:17     14s] SiteArray: number of non floorplan blocked sites for llg default is 1365
[04/14 14:50:17     14s] Atter site array init, number of instance map data is 0.
[04/14 14:50:17     14s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.005, REAL:0.005, MEM:2517.9M, EPOCH TIME: 1744653017.694419
[04/14 14:50:17     14s] 
[04/14 14:50:17     14s] Scanning PG Shapes for Pre-Colorizing...Done.
[04/14 14:50:17     14s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:17     14s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:17     14s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.005, MEM:2517.9M, EPOCH TIME: 1744653017.694559
[04/14 14:50:17     14s] 
[04/14 14:50:17     14s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:17     14s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:17     14s] Average module density = 0.700.
[04/14 14:50:17     14s] Density for the design = 0.700.
[04/14 14:50:17     14s]        = stdcell_area 955 sites (1195 um^2) / alloc_area 1365 sites (1708 um^2).
[04/14 14:50:17     14s] Pin Density = 0.5590.
[04/14 14:50:17     14s]             = total # of pins 763 / total area 1365.
[04/14 14:50:17     14s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:2517.9M, EPOCH TIME: 1744653017.694703
[04/14 14:50:17     14s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.000, REAL:0.000, MEM:2517.9M, EPOCH TIME: 1744653017.694734
[04/14 14:50:17     14s] OPERPROF: Starting pre-place ADS at level 1, MEM:2517.9M, EPOCH TIME: 1744653017.694754
[04/14 14:50:17     14s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2517.9M, EPOCH TIME: 1744653017.694808
[04/14 14:50:17     14s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2517.9M, EPOCH TIME: 1744653017.694821
[04/14 14:50:17     14s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2517.9M, EPOCH TIME: 1744653017.694835
[04/14 14:50:17     14s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2517.9M, EPOCH TIME: 1744653017.694848
[04/14 14:50:17     14s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2517.9M, EPOCH TIME: 1744653017.694863
[04/14 14:50:17     14s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2517.9M, EPOCH TIME: 1744653017.694889
[04/14 14:50:17     14s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2517.9M, EPOCH TIME: 1744653017.694902
[04/14 14:50:17     14s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2517.9M, EPOCH TIME: 1744653017.694918
[04/14 14:50:17     14s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2517.9M, EPOCH TIME: 1744653017.694930
[04/14 14:50:17     14s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:2517.9M, EPOCH TIME: 1744653017.694942
[04/14 14:50:17     14s] ADSU 0.700 -> 0.730. site 1365.000 -> 1307.400. GS 21.760
[04/14 14:50:17     14s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:2517.9M, EPOCH TIME: 1744653017.695026
[04/14 14:50:17     14s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2517.9M, EPOCH TIME: 1744653017.695254
[04/14 14:50:17     14s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2517.9M, EPOCH TIME: 1744653017.695276
[04/14 14:50:17     14s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2517.9M, EPOCH TIME: 1744653017.695287
[04/14 14:50:17     14s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:2517.9M, EPOCH TIME: 1744653017.695300
[04/14 14:50:17     14s] Initial padding reaches pin density 0.714 for top
[04/14 14:50:17     14s] InitPadU 0.730 -> 0.840 for top
[04/14 14:50:17     14s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2517.9M, EPOCH TIME: 1744653017.695512
[04/14 14:50:17     14s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2517.9M, EPOCH TIME: 1744653017.695526
[04/14 14:50:17     14s] OPERPROF: Starting Section-Head-Init at level 1, MEM:2517.9M, EPOCH TIME: 1744653017.695552
[04/14 14:50:17     14s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.000, REAL:0.000, MEM:2517.9M, EPOCH TIME: 1744653017.695575
[04/14 14:50:17     14s] === lastAutoLevel = 5 
[04/14 14:50:17     14s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:2517.9M, EPOCH TIME: 1744653017.695647
[04/14 14:50:17     14s] no activity file in design. spp won't run.
[04/14 14:50:17     14s] [spp] 0
[04/14 14:50:17     14s] [adp] 0:1:1:3
[04/14 14:50:17     14s] Ignore, current top cell is signal_32bits.
[04/14 14:50:18     14s] Unignore, current top cell is signal_32bits.
[04/14 14:50:18     14s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.554, REAL:0.557, MEM:2587.4M, EPOCH TIME: 1744653018.252658
[04/14 14:50:18     14s] Ignore, current top cell is signal_32bits.
[04/14 14:50:18     14s] Clock gating cells determined by native netlist tracing.
[04/14 14:50:18     14s] no activity file in design. spp won't run.
[04/14 14:50:18     14s] no activity file in design. spp won't run.
[04/14 14:50:18     14s] Unignore, current top cell is signal_32bits.
[04/14 14:50:18     14s] Ignore, current top cell is signal_32bits.
[04/14 14:50:18     14s] Unignore, current top cell is signal_32bits.
[04/14 14:50:18     14s] OPERPROF: Starting NP-MAIN at level 1, MEM:2592.4M, EPOCH TIME: 1744653018.264583
[04/14 14:50:19     14s] OPERPROF:   Starting NP-Place at level 2, MEM:2608.4M, EPOCH TIME: 1744653019.266242
[04/14 14:50:19     14s] Iteration  1: Total net bbox = 2.037e-12 (1.02e-12 1.02e-12)
[04/14 14:50:19     14s]               Est.  stn bbox = 2.074e-12 (1.04e-12 1.04e-12)
[04/14 14:50:19     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2605.4M
[04/14 14:50:19     14s] Iteration  2: Total net bbox = 2.037e-12 (1.02e-12 1.02e-12)
[04/14 14:50:19     14s]               Est.  stn bbox = 2.074e-12 (1.04e-12 1.04e-12)
[04/14 14:50:19     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2605.4M
[04/14 14:50:19     14s] exp_mt_sequential is set from setPlaceMode option to 1
[04/14 14:50:19     14s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/14 14:50:19     14s] place_exp_mt_interval set to default 32
[04/14 14:50:19     14s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/14 14:50:19     14s] Iteration  3: Total net bbox = 3.689e+01 (1.92e+01 1.77e+01)
[04/14 14:50:19     14s]               Est.  stn bbox = 3.735e+01 (1.95e+01 1.79e+01)
[04/14 14:50:19     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2622.8M
[04/14 14:50:19     14s] Total number of setup views is 1.
[04/14 14:50:19     14s] Total number of active setup views is 1.
[04/14 14:50:19     14s] Active setup views:
[04/14 14:50:19     14s]     default_emulate_view
[04/14 14:50:19     15s] Iteration  4: Total net bbox = 1.949e+02 (1.06e+02 8.85e+01)
[04/14 14:50:19     15s]               Est.  stn bbox = 1.994e+02 (1.08e+02 9.15e+01)
[04/14 14:50:19     15s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2622.8M
[04/14 14:50:19     15s] Iteration  5: Total net bbox = 5.974e+02 (3.24e+02 2.73e+02)
[04/14 14:50:19     15s]               Est.  stn bbox = 6.102e+02 (3.31e+02 2.80e+02)
[04/14 14:50:19     15s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2622.8M
[04/14 14:50:19     15s] OPERPROF:   Finished NP-Place at level 2, CPU:0.133, REAL:0.135, MEM:2622.8M, EPOCH TIME: 1744653019.401615
[04/14 14:50:19     15s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.134, REAL:1.137, MEM:2622.8M, EPOCH TIME: 1744653019.401857
[04/14 14:50:19     15s] [adp] clock
[04/14 14:50:19     15s] [adp] weight, nr nets, wire length
[04/14 14:50:19     15s] [adp]      0        0  0.000000
[04/14 14:50:19     15s] [adp] data
[04/14 14:50:19     15s] [adp] weight, nr nets, wire length
[04/14 14:50:19     15s] [adp]      0      274  6909.078000
[04/14 14:50:19     15s] [adp] 0.000000|0.000000|0.000000
[04/14 14:50:19     15s] Iteration  6: Total net bbox = 6.909e+03 (3.51e+03 3.40e+03)
[04/14 14:50:19     15s]               Est.  stn bbox = 6.929e+03 (3.52e+03 3.41e+03)
[04/14 14:50:19     15s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2622.8M
[04/14 14:50:19     15s] *** cost = 6.909e+03 (3.51e+03 3.40e+03) (cpu for global=0:00:00.1) real=0:00:01.0***
[04/14 14:50:19     15s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[04/14 14:50:19     15s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2622.8M, EPOCH TIME: 1744653019.402313
[04/14 14:50:19     15s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2622.8M, EPOCH TIME: 1744653019.402326
[04/14 14:50:19     15s] Ignore, current top cell is signal_32bits.
[04/14 14:50:19     15s] Saved padding area to DB
[04/14 14:50:19     15s] Cell signal_32bits LLGs are deleted
[04/14 14:50:19     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] # Resetting pin-track-align track data.
[04/14 14:50:19     15s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[04/14 14:50:19     15s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[04/14 14:50:19     15s] Begin: Reorder Scan Chains
[04/14 14:50:19     15s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/14 14:50:19     15s] Type 'man IMPSP-9025' for more detail.
[04/14 14:50:19     15s] End: Reorder Scan Chains
[04/14 14:50:19     15s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2622.8M, EPOCH TIME: 1744653019.403279
[04/14 14:50:19     15s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2622.8M, EPOCH TIME: 1744653019.403314
[04/14 14:50:19     15s] Processing tracks to init pin-track alignment.
[04/14 14:50:19     15s] z: 1, totalTracks: 1
[04/14 14:50:19     15s] z: 3, totalTracks: 1
[04/14 14:50:19     15s] z: 5, totalTracks: 1
[04/14 14:50:19     15s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:19     15s] Cell signal_32bits LLGs are deleted
[04/14 14:50:19     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] # Building signal_32bits llgBox search-tree.
[04/14 14:50:19     15s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2622.8M, EPOCH TIME: 1744653019.404311
[04/14 14:50:19     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2622.8M, EPOCH TIME: 1744653019.404360
[04/14 14:50:19     15s] Max number of tech site patterns supported in site array is 256.
[04/14 14:50:19     15s] Core basic site is unithd
[04/14 14:50:19     15s] After signature check, allow fast init is true, keep pre-filter is true.
[04/14 14:50:19     15s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/14 14:50:19     15s] Fast DP-INIT is on for default
[04/14 14:50:19     15s] Keep-away cache is enable on metals: 1-6
[04/14 14:50:19     15s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[04/14 14:50:19     15s] Atter site array init, number of instance map data is 0.
[04/14 14:50:19     15s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.003, REAL:0.003, MEM:2622.8M, EPOCH TIME: 1744653019.407226
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:19     15s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:19     15s] OPERPROF:       Starting CMU at level 4, MEM:2622.8M, EPOCH TIME: 1744653019.407318
[04/14 14:50:19     15s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2622.8M, EPOCH TIME: 1744653019.407431
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] Bad Lib Cell Checking (CMU) is done! (0)
[04/14 14:50:19     15s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.003, REAL:0.003, MEM:2622.8M, EPOCH TIME: 1744653019.407474
[04/14 14:50:19     15s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2622.8M, EPOCH TIME: 1744653019.407487
[04/14 14:50:19     15s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2622.8M, EPOCH TIME: 1744653019.407514
[04/14 14:50:19     15s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2622.8MB).
[04/14 14:50:19     15s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.004, REAL:0.004, MEM:2622.8M, EPOCH TIME: 1744653019.407592
[04/14 14:50:19     15s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.004, REAL:0.004, MEM:2622.8M, EPOCH TIME: 1744653019.407608
[04/14 14:50:19     15s] TDRefine: refinePlace mode is spiral
[04/14 14:50:19     15s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2265249.1
[04/14 14:50:19     15s] OPERPROF: Starting Refine-Place at level 1, MEM:2622.8M, EPOCH TIME: 1744653019.407654
[04/14 14:50:19     15s] *** Starting refinePlace (0:00:15.1 mem=2622.8M) ***
[04/14 14:50:19     15s] Total net bbox length = 6.909e+03 (3.510e+03 3.399e+03) (ext = 6.122e+03)
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:19     15s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:19     15s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/14 14:50:19     15s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2622.8M, EPOCH TIME: 1744653019.407946
[04/14 14:50:19     15s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2622.8M, EPOCH TIME: 1744653019.407970
[04/14 14:50:19     15s] Set min layer with design mode ( 2 )
[04/14 14:50:19     15s] Set max layer with design mode ( 5 )
[04/14 14:50:19     15s] Set min layer with design mode ( 2 )
[04/14 14:50:19     15s] Set max layer with design mode ( 5 )
[04/14 14:50:19     15s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2622.8M, EPOCH TIME: 1744653019.410493
[04/14 14:50:19     15s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2622.8M, EPOCH TIME: 1744653019.410529
[04/14 14:50:19     15s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2622.8M, EPOCH TIME: 1744653019.410544
[04/14 14:50:19     15s] Starting refinePlace ...
[04/14 14:50:19     15s] Set min layer with design mode ( 2 )
[04/14 14:50:19     15s] Set max layer with design mode ( 5 )
[04/14 14:50:19     15s] Set min layer with design mode ( 2 )
[04/14 14:50:19     15s] Set max layer with design mode ( 5 )
[04/14 14:50:19     15s] DDP initSite1 nrRow 15 nrJob 15
[04/14 14:50:19     15s] DDP markSite nrRow 15 nrJob 15
[04/14 14:50:19     15s] ** Cut row section cpu time 0:00:00.0.
[04/14 14:50:19     15s]  ** Cut row section real time 0:00:00.0.
[04/14 14:50:19     15s]    Spread Effort: high, standalone mode, useDDP on.
[04/14 14:50:19     15s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2622.8MB) @(0:00:15.1 - 0:00:15.1).
[04/14 14:50:19     15s] Move report: preRPlace moves 209 insts, mean move: 2.92 um, max move: 6.54 um 
[04/14 14:50:19     15s] 	Max move on inst (addinc_add_7_30_g1365__6161): (46.90, 23.96) --> (47.84, 18.36)
[04/14 14:50:19     15s] 	Length: 3 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__nand2_1
[04/14 14:50:19     15s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:2622.8M, EPOCH TIME: 1744653019.413554
[04/14 14:50:19     15s] Tweakage: fix icg 1, fix clk 0.
[04/14 14:50:19     15s] Tweakage: density cost 0, scale 0.4.
[04/14 14:50:19     15s] Tweakage: activity cost 0, scale 1.0.
[04/14 14:50:19     15s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:2622.8M, EPOCH TIME: 1744653019.413802
[04/14 14:50:19     15s] Cut to 0 partitions.
[04/14 14:50:19     15s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:2622.8M, EPOCH TIME: 1744653019.414129
[04/14 14:50:19     15s] Tweakage swap 0 pairs.
[04/14 14:50:19     15s] Tweakage perm 0 insts, flip 0 insts.
[04/14 14:50:19     15s] Tweakage perm 0 insts, flip 0 insts.
[04/14 14:50:19     15s] Tweakage swap 0 pairs.
[04/14 14:50:19     15s] Tweakage swap 20 pairs.
[04/14 14:50:19     15s] Tweakage perm 0 insts, flip 0 insts.
[04/14 14:50:19     15s] Tweakage perm 0 insts, flip 0 insts.
[04/14 14:50:19     15s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.003, REAL:0.003, MEM:2622.8M, EPOCH TIME: 1744653019.416861
[04/14 14:50:19     15s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.003, REAL:0.003, MEM:2622.8M, EPOCH TIME: 1744653019.416892
[04/14 14:50:19     15s] Cleanup congestion map
[04/14 14:50:19     15s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.003, REAL:0.003, MEM:2622.8M, EPOCH TIME: 1744653019.416939
[04/14 14:50:19     15s] Move report: Congestion aware Tweak moves 31 insts, mean move: 4.04 um, max move: 10.92 um 
[04/14 14:50:19     15s] 	Max move on inst (addinc_add_7_30_g1250): (15.64, 31.96) --> (18.40, 40.12)
[04/14 14:50:19     15s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=2622.8mb) @(0:00:15.1 - 0:00:15.1).
[04/14 14:50:19     15s] Cleanup congestion map
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s]  === Spiral for Logical I: (movable: 209) ===
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s]  Info: 0 filler has been deleted!
[04/14 14:50:19     15s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/14 14:50:19     15s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/14 14:50:19     15s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/14 14:50:19     15s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2590.8MB) @(0:00:15.1 - 0:00:15.1).
[04/14 14:50:19     15s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/14 14:50:19     15s] Move report: Detail placement moves 209 insts, mean move: 2.98 um, max move: 11.09 um 
[04/14 14:50:19     15s] 	Max move on inst (addinc_add_7_30_g1250): (15.63, 31.80) --> (18.40, 40.12)
[04/14 14:50:19     15s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2590.8MB
[04/14 14:50:19     15s] Statistics of distance of Instance movement in refine placement:
[04/14 14:50:19     15s]   maximum (X+Y) =        11.09 um
[04/14 14:50:19     15s]   inst (addinc_add_7_30_g1250) with max move: (15.632, 31.803) -> (18.4, 40.12)
[04/14 14:50:19     15s]   mean    (X+Y) =         2.98 um
[04/14 14:50:19     15s] Summary Report:
[04/14 14:50:19     15s] Instances move: 209 (out of 209 movable)
[04/14 14:50:19     15s] Instances flipped: 0
[04/14 14:50:19     15s] Mean displacement: 2.98 um
[04/14 14:50:19     15s] Max displacement: 11.09 um (Instance: addinc_add_7_30_g1250) (15.632, 31.803) -> (18.4, 40.12)
[04/14 14:50:19     15s] 	Length: 3 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__inv_1
[04/14 14:50:19     15s] 	Violation at original loc: Overlapping with other instance
[04/14 14:50:19     15s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/14 14:50:19     15s] Total instances moved : 209
[04/14 14:50:19     15s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.013, REAL:0.012, MEM:2590.8M, EPOCH TIME: 1744653019.422639
[04/14 14:50:19     15s] Total net bbox length = 7.468e+03 (3.743e+03 3.725e+03) (ext = 6.030e+03)
[04/14 14:50:19     15s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2590.8MB
[04/14 14:50:19     15s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2590.8MB) @(0:00:15.1 - 0:00:15.1).
[04/14 14:50:19     15s] *** Finished refinePlace (0:00:15.1 mem=2590.8M) ***
[04/14 14:50:19     15s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2265249.1
[04/14 14:50:19     15s] OPERPROF: Finished Refine-Place at level 1, CPU:0.016, REAL:0.015, MEM:2590.8M, EPOCH TIME: 1744653019.422831
[04/14 14:50:19     15s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2590.8M, EPOCH TIME: 1744653019.422861
[04/14 14:50:19     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:209).
[04/14 14:50:19     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] Cell signal_32bits LLGs are deleted
[04/14 14:50:19     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] # Resetting pin-track-align track data.
[04/14 14:50:19     15s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2590.8M, EPOCH TIME: 1744653019.423700
[04/14 14:50:19     15s] *** End of Placement (cpu=0:00:01.1, real=0:00:02.0, mem=2590.8M) ***
[04/14 14:50:19     15s] Processing tracks to init pin-track alignment.
[04/14 14:50:19     15s] z: 1, totalTracks: 1
[04/14 14:50:19     15s] z: 3, totalTracks: 1
[04/14 14:50:19     15s] z: 5, totalTracks: 1
[04/14 14:50:19     15s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:19     15s] Cell signal_32bits LLGs are deleted
[04/14 14:50:19     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] # Building signal_32bits llgBox search-tree.
[04/14 14:50:19     15s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2590.8M, EPOCH TIME: 1744653019.424620
[04/14 14:50:19     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2590.8M, EPOCH TIME: 1744653019.424663
[04/14 14:50:19     15s] Max number of tech site patterns supported in site array is 256.
[04/14 14:50:19     15s] Core basic site is unithd
[04/14 14:50:19     15s] After signature check, allow fast init is true, keep pre-filter is true.
[04/14 14:50:19     15s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/14 14:50:19     15s] Fast DP-INIT is on for default
[04/14 14:50:19     15s] Keep-away cache is enable on metals: 1-6
[04/14 14:50:19     15s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[04/14 14:50:19     15s] Atter site array init, number of instance map data is 0.
[04/14 14:50:19     15s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.003, REAL:0.003, MEM:2590.8M, EPOCH TIME: 1744653019.427523
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:19     15s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:19     15s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:2590.8M, EPOCH TIME: 1744653019.427632
[04/14 14:50:19     15s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[04/14 14:50:19     15s] Density distribution unevenness ratio = 0.431%
[04/14 14:50:19     15s] Density distribution unevenness ratio (U70) = 0.419%
[04/14 14:50:19     15s] Density distribution unevenness ratio (U80) = 0.000%
[04/14 14:50:19     15s] Density distribution unevenness ratio (U90) = 0.000%
[04/14 14:50:19     15s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2590.8M, EPOCH TIME: 1744653019.427754
[04/14 14:50:19     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] Cell signal_32bits LLGs are deleted
[04/14 14:50:19     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] # Resetting pin-track-align track data.
[04/14 14:50:19     15s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.000, REAL:0.000, MEM:2590.8M, EPOCH TIME: 1744653019.428169
[04/14 14:50:19     15s] *** Free Virtual Timing Model ...(mem=2590.8M)
[04/14 14:50:19     15s] **INFO: Enable pre-place timing setting for timing analysis
[04/14 14:50:19     15s] Set Using Default Delay Limit as 101.
[04/14 14:50:19     15s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/14 14:50:19     15s] Set Default Net Delay as 0 ps.
[04/14 14:50:19     15s] Set Default Net Load as 0 pF. 
[04/14 14:50:19     15s] **INFO: Analyzing IO path groups for slack adjustment
[04/14 14:50:19     15s] **INFO: Disable pre-place timing setting for timing analysis
[04/14 14:50:19     15s] Set Using Default Delay Limit as 1000.
[04/14 14:50:19     15s] Set Default Net Delay as 1000 ps.
[04/14 14:50:19     15s] Set Default Net Load as 0.5 pF. 
[04/14 14:50:19     15s] Info: Disable timing driven in postCTS congRepair.
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] Starting congRepair ...
[04/14 14:50:19     15s] User Input Parameters:
[04/14 14:50:19     15s] - Congestion Driven    : On
[04/14 14:50:19     15s] - Timing Driven        : Off
[04/14 14:50:19     15s] - Area-Violation Based : On
[04/14 14:50:19     15s] - Start Rollback Level : -5
[04/14 14:50:19     15s] - Legalized            : On
[04/14 14:50:19     15s] - Window Based         : Off
[04/14 14:50:19     15s] - eDen incr mode       : Off
[04/14 14:50:19     15s] - Small incr mode      : Off
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2581.3M, EPOCH TIME: 1744653019.466253
[04/14 14:50:19     15s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2581.3M, EPOCH TIME: 1744653019.466302
[04/14 14:50:19     15s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2581.3M, EPOCH TIME: 1744653019.466833
[04/14 14:50:19     15s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:2581.3M, EPOCH TIME: 1744653019.469848
[04/14 14:50:19     15s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2581.3M, EPOCH TIME: 1744653019.469909
[04/14 14:50:19     15s] Starting Early Global Route congestion estimation: mem = 2581.3M
[04/14 14:50:19     15s] (I)      Initializing eGR engine (regular)
[04/14 14:50:19     15s] Set min layer with design mode ( 2 )
[04/14 14:50:19     15s] Set max layer with design mode ( 5 )
[04/14 14:50:19     15s] (I)      clean place blk overflow:
[04/14 14:50:19     15s] (I)      H : enabled 1.00 0
[04/14 14:50:19     15s] (I)      V : enabled 1.00 0
[04/14 14:50:19     15s] (I)      Initializing eGR engine (regular)
[04/14 14:50:19     15s] Set min layer with design mode ( 2 )
[04/14 14:50:19     15s] Set max layer with design mode ( 5 )
[04/14 14:50:19     15s] (I)      clean place blk overflow:
[04/14 14:50:19     15s] (I)      H : enabled 1.00 0
[04/14 14:50:19     15s] (I)      V : enabled 1.00 0
[04/14 14:50:19     15s] (I)      Started Early Global Route kernel ( Curr Mem: 2.49 MB )
[04/14 14:50:19     15s] (I)      Running eGR Regular flow
[04/14 14:50:19     15s] (I)      # wire layers (front) : 7
[04/14 14:50:19     15s] (I)      # wire layers (back)  : 0
[04/14 14:50:19     15s] (I)      min wire layer : 1
[04/14 14:50:19     15s] (I)      max wire layer : 6
[04/14 14:50:19     15s] (I)      # cut layers (front) : 6
[04/14 14:50:19     15s] (I)      # cut layers (back)  : 0
[04/14 14:50:19     15s] (I)      min cut layer : 1
[04/14 14:50:19     15s] (I)      max cut layer : 5
[04/14 14:50:19     15s] (I)      ============================== Layers ==============================
[04/14 14:50:19     15s] (I)      +----+----+-------+-------+--------+-------+-------+-------+-------+
[04/14 14:50:19     15s] (I)      |  Z | ID |  Name |  Type | #Masks | Extra | Width | Space | Pitch |
[04/14 14:50:19     15s] (I)      +----+----+-------+-------+--------+-------+-------+-------+-------+
[04/14 14:50:19     15s] (I)      | 33 |  0 | licon |   cut |      1 |       |       |       |       |
[04/14 14:50:19     15s] (I)      |  1 |  1 |   li1 |  wire |      1 |       |   170 |   170 |   460 |
[04/14 14:50:19     15s] (I)      | 34 |  1 |  mcon |   cut |      1 |       |       |       |       |
[04/14 14:50:19     15s] (I)      |  2 |  2 |  met1 |  wire |      1 |       |   140 |   140 |   340 |
[04/14 14:50:19     15s] (I)      | 35 |  2 |   via |   cut |      1 |       |       |       |       |
[04/14 14:50:19     15s] (I)      |  3 |  3 |  met2 |  wire |      1 |       |   140 |   140 |   460 |
[04/14 14:50:19     15s] (I)      | 36 |  3 |  via2 |   cut |      1 |       |       |       |       |
[04/14 14:50:19     15s] (I)      |  4 |  4 |  met3 |  wire |      1 |       |   300 |   300 |   680 |
[04/14 14:50:19     15s] (I)      | 37 |  4 |  via3 |   cut |      1 |       |       |       |       |
[04/14 14:50:19     15s] (I)      |  5 |  5 |  met4 |  wire |      1 |       |   300 |   300 |   920 |
[04/14 14:50:19     15s] (I)      | 38 |  5 |  via4 |   cut |      1 |       |       |       |       |
[04/14 14:50:19     15s] (I)      |  6 |  6 |  met5 |  wire |      1 |       |  1600 |  1600 |  3400 |
[04/14 14:50:19     15s] (I)      +----+----+-------+-------+--------+-------+-------+-------+-------+
[04/14 14:50:19     15s] (I)      | 64 |    | nwell | other |        |    MS |       |       |       |
[04/14 14:50:19     15s] (I)      | 65 |    | pwell | other |        |    MS |       |       |       |
[04/14 14:50:19     15s] (I)      +----+----+-------+-------+--------+-------+-------+-------+-------+
[04/14 14:50:19     15s] (I)      Started Import and model ( Curr Mem: 2.49 MB )
[04/14 14:50:19     15s] (I)      == Non-default Options ==
[04/14 14:50:19     15s] (I)      Maximum routing layer                              : 5
[04/14 14:50:19     15s] (I)      Top routing layer                                  : 5
[04/14 14:50:19     15s] (I)      Number of threads                                  : 1
[04/14 14:50:19     15s] (I)      Route tie net to shape                             : auto
[04/14 14:50:19     15s] (I)      Use non-blocking free Dbs wires                    : false
[04/14 14:50:19     15s] (I)      Method to set GCell size                           : row
[04/14 14:50:19     15s] (I)      Tie hi/lo max distance                             : 27.200000
[04/14 14:50:19     15s] (I)      Counted 160 PG shapes. eGR will not process PG shapes layer by layer.
[04/14 14:50:19     15s] (I)      ============== Pin Summary ==============
[04/14 14:50:19     15s] (I)      +-------+--------+---------+------------+
[04/14 14:50:19     15s] (I)      | Layer | # pins | % total |      Group |
[04/14 14:50:19     15s] (I)      +-------+--------+---------+------------+
[04/14 14:50:19     15s] (I)      |     1 |    667 |  100.00 |        Pin |
[04/14 14:50:19     15s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/14 14:50:19     15s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/14 14:50:19     15s] (I)      |     4 |      0 |    0.00 |      Other |
[04/14 14:50:19     15s] (I)      |     5 |      0 |    0.00 |      Other |
[04/14 14:50:19     15s] (I)      |     6 |      0 |    0.00 |      Other |
[04/14 14:50:19     15s] (I)      +-------+--------+---------+------------+
[04/14 14:50:19     15s] (I)      Custom ignore net properties:
[04/14 14:50:19     15s] (I)      1 : NotLegal
[04/14 14:50:19     15s] (I)      Default ignore net properties:
[04/14 14:50:19     15s] (I)      1 : Special
[04/14 14:50:19     15s] (I)      2 : Analog
[04/14 14:50:19     15s] (I)      3 : Fixed
[04/14 14:50:19     15s] (I)      4 : Skipped
[04/14 14:50:19     15s] (I)      5 : MixedSignal
[04/14 14:50:19     15s] (I)      Prerouted net properties:
[04/14 14:50:19     15s] (I)      1 : NotLegal
[04/14 14:50:19     15s] (I)      2 : Special
[04/14 14:50:19     15s] (I)      3 : Analog
[04/14 14:50:19     15s] (I)      4 : Fixed
[04/14 14:50:19     15s] (I)      5 : Skipped
[04/14 14:50:19     15s] (I)      6 : MixedSignal
[04/14 14:50:19     15s] [NR-eGR] Early global route reroute all routable nets
[04/14 14:50:19     15s] (I)      Use row-based GCell size
[04/14 14:50:19     15s] (I)      Use row-based GCell align
[04/14 14:50:19     15s] (I)      layer 0 area = 56099
[04/14 14:50:19     15s] (I)      layer 1 area = 83000
[04/14 14:50:19     15s] (I)      layer 2 area = 67600
[04/14 14:50:19     15s] (I)      layer 3 area = 240000
[04/14 14:50:19     15s] (I)      layer 4 area = 240000
[04/14 14:50:19     15s] (I)      GCell unit size   : 2720
[04/14 14:50:19     15s] (I)      GCell multiplier  : 1
[04/14 14:50:19     15s] (I)      GCell row height  : 2720
[04/14 14:50:19     15s] (I)      Actual row height : 2720
[04/14 14:50:19     15s] (I)      GCell align ref   : 10120 10200
[04/14 14:50:19     15s] [NR-eGR] Track table information for default rule: 
[04/14 14:50:19     15s] [NR-eGR] li1 has single uniform track structure
[04/14 14:50:19     15s] [NR-eGR] met1 has single uniform track structure
[04/14 14:50:19     15s] [NR-eGR] met2 has single uniform track structure
[04/14 14:50:19     15s] [NR-eGR] met3 has single uniform track structure
[04/14 14:50:19     15s] [NR-eGR] met4 has single uniform track structure
[04/14 14:50:19     15s] [NR-eGR] met5 has single uniform track structure
[04/14 14:50:19     15s] (I)      ============== Default via ===============
[04/14 14:50:19     15s] (I)      +---+------------------+-----------------+
[04/14 14:50:19     15s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/14 14:50:19     15s] (I)      +---+------------------+-----------------+
[04/14 14:50:19     15s] (I)      | 1 |    1  L1M1_PR    |    1  L1M1_PR   |
[04/14 14:50:19     15s] (I)      | 2 |    8  M1M2_PR_M  |    6  M1M2_PR   |
[04/14 14:50:19     15s] (I)      | 3 |   12  M2M3_PR_R  |   11  M2M3_PR   |
[04/14 14:50:19     15s] (I)      | 4 |   16  M3M4_PR    |   16  M3M4_PR   |
[04/14 14:50:19     15s] (I)      | 5 |   21  M4M5_PR    |   21  M4M5_PR   |
[04/14 14:50:19     15s] (I)      +---+------------------+-----------------+
[04/14 14:50:19     15s] (I)      Design has 0 placement macros with 0 shapes. 
[04/14 14:50:19     15s] [NR-eGR] Read 252 PG shapes
[04/14 14:50:19     15s] [NR-eGR] Read 0 clock shapes
[04/14 14:50:19     15s] [NR-eGR] Read 0 other shapes
[04/14 14:50:19     15s] [NR-eGR] #Routing Blockages  : 0
[04/14 14:50:19     15s] [NR-eGR] #Bump Blockages     : 0
[04/14 14:50:19     15s] [NR-eGR] #Instance Blockages : 423
[04/14 14:50:19     15s] [NR-eGR] #PG Blockages       : 252
[04/14 14:50:19     15s] [NR-eGR] #Halo Blockages     : 0
[04/14 14:50:19     15s] [NR-eGR] #Boundary Blockages : 0
[04/14 14:50:19     15s] [NR-eGR] #Clock Blockages    : 0
[04/14 14:50:19     15s] [NR-eGR] #Other Blockages    : 0
[04/14 14:50:19     15s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/14 14:50:19     15s] [NR-eGR] #prerouted nets         : 0
[04/14 14:50:19     15s] [NR-eGR] #prerouted special nets : 0
[04/14 14:50:19     15s] [NR-eGR] #prerouted wires        : 0
[04/14 14:50:19     15s] [NR-eGR] Read 239 nets ( ignored 0 )
[04/14 14:50:19     15s] (I)        Front-side 239 ( ignored 0 )
[04/14 14:50:19     15s] (I)        Back-side  0 ( ignored 0 )
[04/14 14:50:19     15s] (I)        Both-side  0 ( ignored 0 )
[04/14 14:50:19     15s] (I)      dcls route internal nets
[04/14 14:50:19     15s] (I)      dcls route interface nets
[04/14 14:50:19     15s] (I)      dcls route common nets
[04/14 14:50:19     15s] (I)      dcls route top nets
[04/14 14:50:19     15s] (I)      Reading macro buffers
[04/14 14:50:19     15s] (I)      Number of macro buffers: 0
[04/14 14:50:19     15s] (I)      early_global_route_priority property id does not exist.
[04/14 14:50:19     15s] (I)      Read Num Blocks=675  Num Prerouted Wires=0  Num CS=0
[04/14 14:50:19     15s] (I)      Layer 1 (H) : #blockages 503 : #preroutes 0
[04/14 14:50:19     15s] (I)      Layer 2 (V) : #blockages 64 : #preroutes 0
[04/14 14:50:19     15s] (I)      Layer 3 (H) : #blockages 64 : #preroutes 0
[04/14 14:50:19     15s] (I)      Layer 4 (V) : #blockages 44 : #preroutes 0
[04/14 14:50:19     15s] (I)      Number of ignored nets                =      0
[04/14 14:50:19     15s] (I)      Number of connected nets              =      0
[04/14 14:50:19     15s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/14 14:50:19     15s] (I)      Number of clock nets                  =      0.  Ignored: No
[04/14 14:50:19     15s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/14 14:50:19     15s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/14 14:50:19     15s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/14 14:50:19     15s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/14 14:50:19     15s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/14 14:50:19     15s] (I)      Ndr track 0 does not exist
[04/14 14:50:19     15s] (I)      ---------------------Grid Graph Info--------------------
[04/14 14:50:19     15s] (I)      Routing area        : (0, 0) - (62100, 61640)
[04/14 14:50:19     15s] (I)      Core area           : (10120, 10200) - (51980, 51000)
[04/14 14:50:19     15s] (I)      Site width          :   460  (dbu)
[04/14 14:50:19     15s] (I)      Row height          :  2720  (dbu)
[04/14 14:50:19     15s] (I)      GCell row height    :  2720  (dbu)
[04/14 14:50:19     15s] (I)      GCell width         :  2720  (dbu)
[04/14 14:50:19     15s] (I)      GCell height        :  2720  (dbu)
[04/14 14:50:19     15s] (I)      Grid                :    23    22     5
[04/14 14:50:19     15s] (I)      Layer numbers       :     1     2     3     4     5
[04/14 14:50:19     15s] (I)      Layer name         :   li1  met1  met2  met3  met4
[04/14 14:50:19     15s] (I)      Vertical capacity   :     0     0  2720     0  2720
[04/14 14:50:19     15s] (I)      Horizontal capacity :     0  2720     0  2720     0
[04/14 14:50:19     15s] (I)      Default wire width  :   170   140   140   300   300
[04/14 14:50:19     15s] (I)      Default wire space  :   170   140   140   300   300
[04/14 14:50:19     15s] (I)      Default wire pitch  :   340   280   280   600   600
[04/14 14:50:19     15s] (I)      Default pitch size  :   340   340   460   610   690
[04/14 14:50:19     15s] (I)      First track coord   :   230   170   230   610   690
[04/14 14:50:19     15s] (I)      Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94
[04/14 14:50:19     15s] (I)      Total num of tracks :   135   181   135   100    89
[04/14 14:50:19     15s] (I)      --------------------------------------------------------
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] [NR-eGR] ============ Routing rule table ============
[04/14 14:50:19     15s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 239
[04/14 14:50:19     15s] [NR-eGR] ========================================
[04/14 14:50:19     15s] [NR-eGR] 
[04/14 14:50:19     15s] (I)      ==== NDR : (Default) ====
[04/14 14:50:19     15s] (I)      +--------------+--------+
[04/14 14:50:19     15s] (I)      |           ID |      0 |
[04/14 14:50:19     15s] (I)      |      Default |    yes |
[04/14 14:50:19     15s] (I)      |  Clk Special |     no |
[04/14 14:50:19     15s] (I)      | Hard spacing |     no |
[04/14 14:50:19     15s] (I)      |    NDR track | (none) |
[04/14 14:50:19     15s] (I)      |      NDR via | (none) |
[04/14 14:50:19     15s] (I)      |  Extra space |      0 |
[04/14 14:50:19     15s] (I)      |      Shields |      0 |
[04/14 14:50:19     15s] (I)      |   Demand (H) |      1 |
[04/14 14:50:19     15s] (I)      |   Demand (V) |      1 |
[04/14 14:50:19     15s] (I)      |        #Nets |    239 |
[04/14 14:50:19     15s] (I)      +--------------+--------+
[04/14 14:50:19     15s] (I)      +-------------------------------------------------------------------------------------+
[04/14 14:50:19     15s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/14 14:50:19     15s] (I)      +-------------------------------------------------------------------------------------+
[04/14 14:50:19     15s] (I)      |  met1    140      140    340      340      1      1      1    100    100        yes |
[04/14 14:50:19     15s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[04/14 14:50:19     15s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[04/14 14:50:19     15s] (I)      |  met4    300      300    690      600      1      1      1    100    100        yes |
[04/14 14:50:19     15s] (I)      +-------------------------------------------------------------------------------------+
[04/14 14:50:19     15s] (I)      =============== Blocked Tracks ===============
[04/14 14:50:19     15s] (I)      +-------+---------+----------+---------------+
[04/14 14:50:19     15s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/14 14:50:19     15s] (I)      +-------+---------+----------+---------------+
[04/14 14:50:19     15s] (I)      |     1 |       0 |        0 |         0.00% |
[04/14 14:50:19     15s] (I)      |     2 |    4163 |      642 |        15.42% |
[04/14 14:50:19     15s] (I)      |     3 |    2970 |      288 |         9.70% |
[04/14 14:50:19     15s] (I)      |     4 |    2300 |      140 |         6.09% |
[04/14 14:50:19     15s] (I)      |     5 |    1958 |      320 |        16.34% |
[04/14 14:50:19     15s] (I)      +-------+---------+----------+---------------+
[04/14 14:50:19     15s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2.49 MB )
[04/14 14:50:19     15s] (I)      Reset routing kernel
[04/14 14:50:19     15s] (I)      Started Global Routing ( Curr Mem: 2.49 MB )
[04/14 14:50:19     15s] (I)      totalPins=630  totalGlobalPin=570 (90.48%)
[04/14 14:50:19     15s] (I)      ================= Net Group Info =================
[04/14 14:50:19     15s] (I)      +----+----------------+--------------+-----------+
[04/14 14:50:19     15s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/14 14:50:19     15s] (I)      +----+----------------+--------------+-----------+
[04/14 14:50:19     15s] (I)      |  1 |            239 |      met1(2) |   met4(5) |
[04/14 14:50:19     15s] (I)      +----+----------------+--------------+-----------+
[04/14 14:50:19     15s] (I)      total 2D Cap : 10187 = (5700 H, 4487 V)
[04/14 14:50:19     15s] (I)      total 2D Demand : 60 = (60 H, 0 V)
[04/14 14:50:19     15s] (I)      init route region map
[04/14 14:50:19     15s] (I)      #blocked GCells = 0
[04/14 14:50:19     15s] (I)      #regions = 1
[04/14 14:50:19     15s] (I)      init safety region map
[04/14 14:50:19     15s] (I)      #blocked GCells = 0
[04/14 14:50:19     15s] (I)      #regions = 1
[04/14 14:50:19     15s] [NR-eGR] Layer group 1: route 239 net(s) in layer range [2, 5]
[04/14 14:50:19     15s] (I)      
[04/14 14:50:19     15s] (I)      ============  Phase 1a Route ============
[04/14 14:50:19     15s] (I)      Usage: 532 = (278 H, 254 V) = (4.88% H, 5.66% V) = (7.562e+02um H, 6.909e+02um V)
[04/14 14:50:19     15s] (I)      
[04/14 14:50:19     15s] (I)      ============  Phase 1b Route ============
[04/14 14:50:19     15s] (I)      Usage: 532 = (278 H, 254 V) = (4.88% H, 5.66% V) = (7.562e+02um H, 6.909e+02um V)
[04/14 14:50:19     15s] (I)      Overflow of layer group 1: 2.05% H + 0.00% V. EstWL: 1.447040e+03um
[04/14 14:50:19     15s] (I)      Congestion metric : 5.62%H 0.00%V, 5.62%HV
[04/14 14:50:19     15s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/14 14:50:19     15s] (I)      
[04/14 14:50:19     15s] (I)      ============  Phase 1c Route ============
[04/14 14:50:19     15s] (I)      Usage: 532 = (278 H, 254 V) = (4.88% H, 5.66% V) = (7.562e+02um H, 6.909e+02um V)
[04/14 14:50:19     15s] (I)      
[04/14 14:50:19     15s] (I)      ============  Phase 1d Route ============
[04/14 14:50:19     15s] (I)      Usage: 532 = (278 H, 254 V) = (4.88% H, 5.66% V) = (7.562e+02um H, 6.909e+02um V)
[04/14 14:50:19     15s] (I)      
[04/14 14:50:19     15s] (I)      ============  Phase 1e Route ============
[04/14 14:50:19     15s] (I)      Usage: 532 = (278 H, 254 V) = (4.88% H, 5.66% V) = (7.562e+02um H, 6.909e+02um V)
[04/14 14:50:19     15s] [NR-eGR] Early Global Route overflow of layer group 1: 2.05% H + 0.00% V. EstWL: 1.447040e+03um
[04/14 14:50:19     15s] (I)      
[04/14 14:50:19     15s] (I)      ============  Phase 1l Route ============
[04/14 14:50:19     15s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/14 14:50:19     15s] (I)      Layer  2:       3355       519         0           0        3872    ( 0.00%) 
[04/14 14:50:19     15s] (I)      Layer  3:       2746       266         0           0        2856    ( 0.00%) 
[04/14 14:50:19     15s] (I)      Layer  4:       2093        79         0           0        2158    ( 0.00%) 
[04/14 14:50:19     15s] (I)      Layer  5:       1561        11         0         158        1746    ( 8.28%) 
[04/14 14:50:19     15s] (I)      Total:          9755       875         0         157       10632    ( 1.46%) 
[04/14 14:50:19     15s] (I)      
[04/14 14:50:19     15s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/14 14:50:19     15s] [NR-eGR]                        OverCon            
[04/14 14:50:19     15s] [NR-eGR]                         #Gcell     %Gcell
[04/14 14:50:19     15s] [NR-eGR]        Layer             (1-0)    OverCon
[04/14 14:50:19     15s] [NR-eGR] ----------------------------------------------
[04/14 14:50:19     15s] [NR-eGR]     li1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/14 14:50:19     15s] [NR-eGR]    met1 ( 2)         0( 0.00%)   ( 0.00%) 
[04/14 14:50:19     15s] [NR-eGR]    met2 ( 3)         0( 0.00%)   ( 0.00%) 
[04/14 14:50:19     15s] [NR-eGR]    met3 ( 4)         0( 0.00%)   ( 0.00%) 
[04/14 14:50:19     15s] [NR-eGR]    met4 ( 5)         0( 0.00%)   ( 0.00%) 
[04/14 14:50:19     15s] [NR-eGR] ----------------------------------------------
[04/14 14:50:19     15s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/14 14:50:19     15s] [NR-eGR] 
[04/14 14:50:19     15s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.49 MB )
[04/14 14:50:19     15s] (I)      Updating congestion map
[04/14 14:50:19     15s] (I)      total 2D Cap : 10252 = (5728 H, 4524 V)
[04/14 14:50:19     15s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/14 14:50:19     15s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.49 MB )
[04/14 14:50:19     15s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2579.3M
[04/14 14:50:19     15s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.015, REAL:0.015, MEM:2579.3M, EPOCH TIME: 1744653019.485158
[04/14 14:50:19     15s] OPERPROF: Starting HotSpotCal at level 1, MEM:2579.3M, EPOCH TIME: 1744653019.485175
[04/14 14:50:19     15s] [hotspot] +------------+---------------+---------------+
[04/14 14:50:19     15s] [hotspot] |            |   max hotspot | total hotspot |
[04/14 14:50:19     15s] [hotspot] +------------+---------------+---------------+
[04/14 14:50:19     15s] [hotspot] | normalized |          0.00 |          0.00 |
[04/14 14:50:19     15s] [hotspot] +------------+---------------+---------------+
[04/14 14:50:19     15s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/14 14:50:19     15s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/14 14:50:19     15s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2595.3M, EPOCH TIME: 1744653019.485801
[04/14 14:50:19     15s] Skipped repairing congestion.
[04/14 14:50:19     15s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2595.3M, EPOCH TIME: 1744653019.485845
[04/14 14:50:19     15s] Starting Early Global Route wiring: mem = 2595.3M
[04/14 14:50:19     15s] (I)      Running track assignment and export wires
[04/14 14:50:19     15s] (I)      Delete wires for 239 nets 
[04/14 14:50:19     15s] (I)      ============= Track Assignment ============
[04/14 14:50:19     15s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.51 MB )
[04/14 14:50:19     15s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[04/14 14:50:19     15s] (I)      Run Multi-thread track assignment
[04/14 14:50:19     15s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2.51 MB )
[04/14 14:50:19     15s] (I)      Started Export ( Curr Mem: 2.51 MB )
[04/14 14:50:19     15s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[04/14 14:50:19     15s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/14 14:50:19     15s] [NR-eGR] --------------------------------------------------------------------------
[04/14 14:50:19     15s] [NR-eGR]               Length (um)  Vias 
[04/14 14:50:19     15s] [NR-eGR] --------------------------------
[04/14 14:50:19     15s] [NR-eGR]  li1   (1V)             0   630 
[04/14 14:50:19     15s] [NR-eGR]  met1  (2H)           737   749 
[04/14 14:50:19     15s] [NR-eGR]  met2  (3V)           715    31 
[04/14 14:50:19     15s] [NR-eGR]  met3  (4H)            59    19 
[04/14 14:50:19     15s] [NR-eGR]  met4  (5V)            32     0 
[04/14 14:50:19     15s] [NR-eGR]  met5  (6H)             0     0 
[04/14 14:50:19     15s] [NR-eGR] --------------------------------
[04/14 14:50:19     15s] [NR-eGR]        Total         1543  1429 
[04/14 14:50:19     15s] [NR-eGR] --------------------------------------------------------------------------
[04/14 14:50:19     15s] [NR-eGR] Total half perimeter of net bounding box: 7468um
[04/14 14:50:19     15s] [NR-eGR] Total length: 1543um, number of vias: 1429
[04/14 14:50:19     15s] [NR-eGR] --------------------------------------------------------------------------
[04/14 14:50:19     15s] (I)      == Layer wire length by net rule ==
[04/14 14:50:19     15s] (I)                    Default 
[04/14 14:50:19     15s] (I)      ----------------------
[04/14 14:50:19     15s] (I)       li1   (1V)       0um 
[04/14 14:50:19     15s] (I)       met1  (2H)     737um 
[04/14 14:50:19     15s] (I)       met2  (3V)     715um 
[04/14 14:50:19     15s] (I)       met3  (4H)      59um 
[04/14 14:50:19     15s] (I)       met4  (5V)      32um 
[04/14 14:50:19     15s] (I)       met5  (6H)       0um 
[04/14 14:50:19     15s] (I)      ----------------------
[04/14 14:50:19     15s] (I)             Total   1543um 
[04/14 14:50:19     15s] (I)      == Layer via count by net rule ==
[04/14 14:50:19     15s] (I)                    Default 
[04/14 14:50:19     15s] (I)      ----------------------
[04/14 14:50:19     15s] (I)       li1   (1V)       630 
[04/14 14:50:19     15s] (I)       met1  (2H)       749 
[04/14 14:50:19     15s] (I)       met2  (3V)        31 
[04/14 14:50:19     15s] (I)       met3  (4H)        19 
[04/14 14:50:19     15s] (I)       met4  (5V)         0 
[04/14 14:50:19     15s] (I)       met5  (6H)         0 
[04/14 14:50:19     15s] (I)      ----------------------
[04/14 14:50:19     15s] (I)             Total     1429 
[04/14 14:50:19     15s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2.51 MB )
[04/14 14:50:19     15s] eee: RC Grid memory freed = 648 (3 X 3 X 6 X 12b)
[04/14 14:50:19     15s] (I)      Global routing data unavailable, rerun eGR
[04/14 14:50:19     15s] (I)      Initializing eGR engine (regular)
[04/14 14:50:19     15s] Set min layer with design mode ( 2 )
[04/14 14:50:19     15s] Set max layer with design mode ( 5 )
[04/14 14:50:19     15s] (I)      clean place blk overflow:
[04/14 14:50:19     15s] (I)      H : enabled 1.00 0
[04/14 14:50:19     15s] (I)      V : enabled 1.00 0
[04/14 14:50:19     15s] Early Global Route wiring runtime: 0.00 seconds, mem = 2595.3M
[04/14 14:50:19     15s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.005, REAL:0.005, MEM:2595.3M, EPOCH TIME: 1744653019.490587
[04/14 14:50:19     15s] Tdgp not enabled or already been cleared! skip clearing
[04/14 14:50:19     15s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[04/14 14:50:19     15s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2595.3M, EPOCH TIME: 1744653019.491338
[04/14 14:50:19     15s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2595.3M, EPOCH TIME: 1744653019.491363
[04/14 14:50:19     15s] *** Finishing placeDesign default flow ***
[04/14 14:50:19     15s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 2595.3M **
[04/14 14:50:19     15s] Tdgp not enabled or already been cleared! skip clearing
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] *** Summary of all messages that are not suppressed in this session:
[04/14 14:50:19     15s] Severity  ID               Count  Summary                                  
[04/14 14:50:19     15s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/14 14:50:19     15s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/14 14:50:19     15s] *** Message Summary: 3 warning(s), 0 error(s)
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] *** placeDesign #1 [finish] () : cpu/real = 0:00:01.3/0:00:02.4 (0.6), totSession cpu/real = 0:00:15.2/0:00:15.7 (1.0), mem = 2595.3M
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] =============================================================================================
[04/14 14:50:19     15s]  Final TAT Report : placeDesign #1                                              23.32-s091_1
[04/14 14:50:19     15s] =============================================================================================
[04/14 14:50:19     15s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:19     15s] ---------------------------------------------------------------------------------------------
[04/14 14:50:19     15s] [ RefinePlace            ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[04/14 14:50:19     15s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:19     15s] [ FullDelayCalc          ]      1   0:00:00.4  (  17.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/14 14:50:19     15s] [ TimingUpdate           ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:19     15s] [ MISC                   ]          0:00:01.9  (  81.6 % )     0:00:01.9 /  0:00:00.9    0.5
[04/14 14:50:19     15s] ---------------------------------------------------------------------------------------------
[04/14 14:50:19     15s]  placeDesign #1 TOTAL               0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:01.3    0.6
[04/14 14:50:19     15s] ---------------------------------------------------------------------------------------------
[04/14 14:50:19     15s] <CMD> assignIoPins
[04/14 14:50:19     15s] #% Begin assignIoPins (date=04/14 14:50:19, mem=2444.7M)
[04/14 14:50:19     15s] Starting IO pin assignment...
[04/14 14:50:19     15s] The design is routed. Using routing cross-point as seed point for pin assignment.
[04/14 14:50:19     15s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1 timing=1 sns=1 ppa_info=1
[04/14 14:50:19     15s] Completed IO pin assignment.
[04/14 14:50:19     15s] #% End assignIoPins (date=04/14 14:50:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=2447.4M, current mem=2447.4M)
[04/14 14:50:19     15s] <CMD> setLayerPreference node_cell -isVisible 1
[04/14 14:50:19     15s] <CMD> fit
[04/14 14:50:19     15s] <CMD> dumpToGIF images/visible/3_placement_io.gif
[04/14 14:50:19     15s] <CMD> setLayerPreference node_cell -isVisible 0
[04/14 14:50:19     15s] <CMD> dumpToGIF images/notvisible/3_placement_io.gif
[04/14 14:50:19     15s] <CMD> getAnalysisMode -socv -quiet
[04/14 14:50:19     15s] <CMD> setAnalysisMode -analysisType onChipVariation
[04/14 14:50:19     15s] <CMD> routeDesign -globalDetail
[04/14 14:50:19     15s] #% Begin routeDesign (date=04/14 14:50:19, mem=2446.1M)
[04/14 14:50:19     15s] ### Time Record (routeDesign) is installed.
[04/14 14:50:19     15s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2446.10 (MB), peak = 2458.68 (MB)
[04/14 14:50:19     15s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[04/14 14:50:19     15s] #**INFO: setDesignMode -flowEffort standard
[04/14 14:50:19     15s] #**INFO: setDesignMode -powerEffort none
[04/14 14:50:19     15s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/14 14:50:19     15s] **INFO: User settings:
[04/14 14:50:19     15s] setNanoRouteMode -route_route_side                            front
[04/14 14:50:19     15s] setNanoRouteMode -route_extract_third_party_compatible        false
[04/14 14:50:19     15s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer  2
[04/14 14:50:19     15s] setNanoRouteMode -route_exp_design_mode_top_routing_layer     5
[04/14 14:50:19     15s] setDesignMode -bottomRoutingLayer                             2
[04/14 14:50:19     15s] setDesignMode -topRoutingLayer                                5
[04/14 14:50:19     15s] setExtractRCMode -engine                                      preRoute
[04/14 14:50:19     15s] setDelayCalMode -engine                                       aae
[04/14 14:50:19     15s] setDelayCalMode -ignoreNetLoad                                false
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] #default_emulate_rc_corner has no qx tech file defined
[04/14 14:50:19     15s] #No active RC corner or QRC tech file is missing.
[04/14 14:50:19     15s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/14 14:50:19     15s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/14 14:50:19     15s] OPERPROF: Starting checkPlace at level 1, MEM:2585.5M, EPOCH TIME: 1744653019.624965
[04/14 14:50:19     15s] Processing tracks to init pin-track alignment.
[04/14 14:50:19     15s] z: 1, totalTracks: 1
[04/14 14:50:19     15s] z: 3, totalTracks: 1
[04/14 14:50:19     15s] z: 5, totalTracks: 1
[04/14 14:50:19     15s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:19     15s] Cell signal_32bits LLGs are deleted
[04/14 14:50:19     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] # Building signal_32bits llgBox search-tree.
[04/14 14:50:19     15s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2585.5M, EPOCH TIME: 1744653019.625959
[04/14 14:50:19     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2585.5M, EPOCH TIME: 1744653019.626020
[04/14 14:50:19     15s] Max number of tech site patterns supported in site array is 256.
[04/14 14:50:19     15s] Core basic site is unithd
[04/14 14:50:19     15s] After signature check, allow fast init is false, keep pre-filter is true.
[04/14 14:50:19     15s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/14 14:50:19     15s] SiteArray: non-trimmed site array dimensions = 15 x 91
[04/14 14:50:19     15s] SiteArray: use 20,480 bytes
[04/14 14:50:19     15s] SiteArray: current memory after site array memory allocation 2585.5M
[04/14 14:50:19     15s] SiteArray: FP blocked sites are writable
[04/14 14:50:19     15s] Keep-away cache is enable on metals: 1-6
[04/14 14:50:19     15s] SiteArray: number of non floorplan blocked sites for llg default is 1365
[04/14 14:50:19     15s] Atter site array init, number of instance map data is 0.
[04/14 14:50:19     15s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.000, REAL:0.000, MEM:2585.5M, EPOCH TIME: 1744653019.626242
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:19     15s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:19     15s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.000, REAL:0.000, MEM:2585.5M, EPOCH TIME: 1744653019.626319
[04/14 14:50:19     15s] Begin checking placement ... (start mem=2585.5M, init mem=2585.5M)
[04/14 14:50:19     15s] Begin checking exclusive groups violation ...
[04/14 14:50:19     15s] There are 0 groups to check, max #box is 0, total #box is 0
[04/14 14:50:19     15s] Finished checking exclusive groups violations. Found 0 Vio.
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] Running CheckPlace using 1 thread in normal mode...
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] ...checkPlace normal is done!
[04/14 14:50:19     15s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2585.5M, EPOCH TIME: 1744653019.627402
[04/14 14:50:19     15s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2585.5M, EPOCH TIME: 1744653019.627515
[04/14 14:50:19     15s] *info: Placed = 209           
[04/14 14:50:19     15s] *info: Unplaced = 0           
[04/14 14:50:19     15s] Placement Density:69.96%(1194/1707)
[04/14 14:50:19     15s] Placement Density (including fixed std cells):69.96%(1194/1707)
[04/14 14:50:19     15s] Cell signal_32bits LLGs are deleted
[04/14 14:50:19     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:209).
[04/14 14:50:19     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] # Resetting pin-track-align track data.
[04/14 14:50:19     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:19     15s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2585.5M)
[04/14 14:50:19     15s] OPERPROF: Finished checkPlace at level 1, CPU:0.003, REAL:0.003, MEM:2585.5M, EPOCH TIME: 1744653019.628035
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
[04/14 14:50:19     15s] *** Changed status on (0) nets in Clock.
[04/14 14:50:19     15s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2585.5M) ***
[04/14 14:50:19     15s] % Begin globalDetailRoute (date=04/14 14:50:19, mem=2446.9M)
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] globalDetailRoute
[04/14 14:50:19     15s] 
[04/14 14:50:19     15s] #Start globalDetailRoute on Mon Apr 14 14:50:19 2025
[04/14 14:50:19     15s] #
[04/14 14:50:19     15s] ### Time Record (globalDetailRoute) is installed.
[04/14 14:50:19     15s] ### Time Record (Pre Callback) is installed.
[04/14 14:50:19     15s] ### Time Record (Pre Callback) is uninstalled.
[04/14 14:50:19     15s] ### Time Record (DB Import) is installed.
[04/14 14:50:19     15s] ### Time Record (Timing Data Generation) is installed.
[04/14 14:50:19     15s] #Generating timing data, please wait...
[04/14 14:50:19     15s] #276 total nets, 239 already routed, 239 will ignore in trialRoute
[04/14 14:50:19     15s] ### run_trial_route starts on Mon Apr 14 14:50:19 2025 with memory = 2446.93 (MB), peak = 2458.68 (MB)
[04/14 14:50:19     15s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:19     15s] ### dump_timing_file starts on Mon Apr 14 14:50:19 2025 with memory = 2447.16 (MB), peak = 2458.68 (MB)
[04/14 14:50:19     15s] ### extractRC starts on Mon Apr 14 14:50:19 2025 with memory = 2447.16 (MB), peak = 2458.68 (MB)
[04/14 14:50:19     15s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/14 14:50:19     15s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/14 14:50:19     15s] {RT default_emulate_rc_corner 0 2 5  {4 0} 1}
[04/14 14:50:19     15s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:19     15s] #Dump tif for version 2.1
[04/14 14:50:19     15s] Start AAE Lib Loading. (MEM=2613.56)
[04/14 14:50:19     15s] End AAE Lib Loading. (MEM=2833.64 CPU=0:00:00.0 Real=0:00:00.0)
[04/14 14:50:19     15s] End AAE Lib Interpolated Model. (MEM=2833.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:19     15s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/14 14:50:19     15s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M1M2_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/14 14:50:19     15s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/14 14:50:19     15s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3M4_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/14 14:50:19     15s] Total number of fetched objects 276
[04/14 14:50:19     15s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:19     15s] End delay calculation. (MEM=2484.82 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:20     15s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2467.82 (MB), peak = 2485.63 (MB)
[04/14 14:50:20     15s] ### dump_timing_file cpu:00:00:00, real:00:00:01, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] #Done generating timing data.
[04/14 14:50:20     15s] ### Time Record (Timing Data Generation) is uninstalled.
[04/14 14:50:20     15s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1159__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1159__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1160__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1160__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1162__6260 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1162__6260 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1164__4319 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1164__4319 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1165__8428 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1165__8428 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1166__5526 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1166__5526 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1167__6783 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1167__6783 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1168__3680 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1168__3680 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1169__1617 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1169__1617 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1170__2802 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1170__2802 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:20     15s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/14 14:50:20     15s] #To increase the message display limit, refer to the product command reference manual.
[04/14 14:50:20     15s] ### Net info: total nets: 278
[04/14 14:50:20     15s] ### Net info: dirty nets: 0
[04/14 14:50:20     15s] ### Net info: marked as disconnected nets: 0
[04/14 14:50:20     15s] ### Net info: fully routed nets: 0
[04/14 14:50:20     15s] ### Net info: trivial (< 2 pins) nets: 4
[04/14 14:50:20     15s] ### Net info: unrouted nets: 274
[04/14 14:50:20     15s] ### Net info: re-extraction nets: 0
[04/14 14:50:20     15s] ### Net info: ignored nets: 0
[04/14 14:50:20     15s] ### Net info: skip routing nets: 0
[04/14 14:50:20     15s] #Start reading timing information from file .timing_file_2265249.tif.gz ...
[04/14 14:50:20     15s] #Read in timing information for 98 ports, 209 instances from timing file .timing_file_2265249.tif.gz.
[04/14 14:50:20     15s] ### import design signature (4): route=91928357 fixed_route=91928357 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=955045324 dirty_area=0 del_dirty_area=0 cell=430662910 placement=662084423 pin_access=1 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1 timing=91928357 sns=91928357 ppa_info=1683337704
[04/14 14:50:20     15s] ### Time Record (DB Import) is uninstalled.
[04/14 14:50:20     15s] #NanoRoute Version 23.32-s091_1 NR240717-0458/23_12-UB
[04/14 14:50:20     15s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:20     15s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:20     15s] ### Time Record (Global Routing) is installed.
[04/14 14:50:20     15s] ### Time Record (Global Routing) is uninstalled.
[04/14 14:50:20     15s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[04/14 14:50:20     15s] #Total number of routable nets = 274.
[04/14 14:50:20     15s] #Total number of nets in the design = 278.
[04/14 14:50:20     15s] #274 routable nets do not have any wires.
[04/14 14:50:20     15s] #274 nets will be global routed.
[04/14 14:50:20     15s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:20     15s] #Start routing data preparation on Mon Apr 14 14:50:20 2025
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[04/14 14:50:20     15s] ### Time Record (Cell Pin Access) is installed.
[04/14 14:50:20     15s] #Rebuild pin access data for design.
[04/14 14:50:20     15s] #Initial pin access analysis.
[04/14 14:50:20     15s] #Detail pin access analysis.
[04/14 14:50:20     15s] ### Time Record (Cell Pin Access) is uninstalled.
[04/14 14:50:20     15s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[04/14 14:50:20     15s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[04/14 14:50:20     15s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[04/14 14:50:20     15s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[04/14 14:50:20     15s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[04/14 14:50:20     15s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[04/14 14:50:20     15s] #Bottom routing layer index=2(met1), bottom routing layer for shielding=2(met1), bottom shield layer=2(met1)
[04/14 14:50:20     15s] #shield_bottom_stripe_layer=1(li1), shield_top_stripe_layer=5(met4)
[04/14 14:50:20     15s] #pin_access_rlayer=2(met1)
[04/14 14:50:20     15s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[04/14 14:50:20     15s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/14 14:50:20     15s] #enable_dpt_layer_shield=F
[04/14 14:50:20     15s] #has_line_end_grid=F
[04/14 14:50:20     15s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2475.48 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] #Regenerating Ggrids automatically.
[04/14 14:50:20     15s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[04/14 14:50:20     15s] #Using automatically generated G-grids.
[04/14 14:50:20     15s] #Done routing data preparation.
[04/14 14:50:20     15s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #Finished routing data preparation on Mon Apr 14 14:50:20 2025
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #Cpu time = 00:00:00
[04/14 14:50:20     15s] #Elapsed time = 00:00:00
[04/14 14:50:20     15s] #Increased memory = 16.67 (MB)
[04/14 14:50:20     15s] #Total memory = 2485.54 (MB)
[04/14 14:50:20     15s] #Peak memory = 2508.56 (MB)
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:20     15s] ### Time Record (Global Routing) is installed.
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #Start global routing on Mon Apr 14 14:50:20 2025
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #Start global routing initialization on Mon Apr 14 14:50:20 2025
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #Number of eco nets is 0
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #Start global routing data preparation on Mon Apr 14 14:50:20 2025
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] ### build_merged_routing_blockage_rect_list starts on Mon Apr 14 14:50:20 2025 with memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] #Start routing resource analysis on Mon Apr 14 14:50:20 2025
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] ### init_is_bin_blocked starts on Mon Apr 14 14:50:20 2025 with memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Apr 14 14:50:20 2025 with memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### adjust_flow_cap starts on Mon Apr 14 14:50:20 2025 with memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### adjust_flow_per_partial_route_obs starts on Mon Apr 14 14:50:20 2025 with memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### set_via_blocked starts on Mon Apr 14 14:50:20 2025 with memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### copy_flow starts on Mon Apr 14 14:50:20 2025 with memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] #Routing resource analysis is done on Mon Apr 14 14:50:20 2025
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] ### report_flow_cap starts on Mon Apr 14 14:50:20 2025 with memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] #  Resource Analysis:
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/14 14:50:20     15s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/14 14:50:20     15s] #  --------------------------------------------------------------
[04/14 14:50:20     15s] #  met1           H         148          33          81     0.00%
[04/14 14:50:20     15s] #  met2           V         117          18          81     0.00%
[04/14 14:50:20     15s] #  met3           H          88          10          81     0.00%
[04/14 14:50:20     15s] #  met4           V          73          16          81     0.00%
[04/14 14:50:20     15s] #  --------------------------------------------------------------
[04/14 14:50:20     15s] #  Total                    427      14.65%         324     0.00%
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### analyze_m2_tracks starts on Mon Apr 14 14:50:20 2025 with memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### report_initial_resource starts on Mon Apr 14 14:50:20 2025 with memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### mark_pg_pins_accessibility starts on Mon Apr 14 14:50:20 2025 with memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### set_net_region starts on Mon Apr 14 14:50:20 2025 with memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #Global routing data preparation is done on Mon Apr 14 14:50:20 2025
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] ### prepare_level starts on Mon Apr 14 14:50:20 2025 with memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### init level 1 starts on Mon Apr 14 14:50:20 2025 with memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### Level 1 hgrid = 9 X 9
[04/14 14:50:20     15s] ### prepare_level_flow starts on Mon Apr 14 14:50:20 2025 with memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #Global routing initialization is done on Mon Apr 14 14:50:20 2025
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #start global routing iteration 1...
[04/14 14:50:20     15s] ### init_flow_edge starts on Mon Apr 14 14:50:20 2025 with memory = 2485.54 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### routing at level 1 (topmost level) iter 0
[04/14 14:50:20     15s] ### measure_qor starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### measure_congestion starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #start global routing iteration 2...
[04/14 14:50:20     15s] ### routing at level 1 (topmost level) iter 1
[04/14 14:50:20     15s] ### measure_qor starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### measure_congestion starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #start global routing iteration 3...
[04/14 14:50:20     15s] ### routing at level 1 (topmost level) iter 2
[04/14 14:50:20     15s] ### measure_qor starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### measure_congestion starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #start global routing iteration 4...
[04/14 14:50:20     15s] ### routing at level 1 (topmost level) iter 3
[04/14 14:50:20     15s] ### measure_qor starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### measure_congestion starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] ### route_end starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[04/14 14:50:20     15s] #Total number of routable nets = 274.
[04/14 14:50:20     15s] #Total number of nets in the design = 278.
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #274 routable nets have routed wires.
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #Routed nets constraints summary:
[04/14 14:50:20     15s] #-----------------------------
[04/14 14:50:20     15s] #        Rules   Unconstrained  
[04/14 14:50:20     15s] #-----------------------------
[04/14 14:50:20     15s] #      Default             274  
[04/14 14:50:20     15s] #-----------------------------
[04/14 14:50:20     15s] #        Total             274  
[04/14 14:50:20     15s] #-----------------------------
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #Routing constraints summary of the whole design:
[04/14 14:50:20     15s] #-----------------------------
[04/14 14:50:20     15s] #        Rules   Unconstrained  
[04/14 14:50:20     15s] #-----------------------------
[04/14 14:50:20     15s] #      Default             274  
[04/14 14:50:20     15s] #-----------------------------
[04/14 14:50:20     15s] #        Total             274  
[04/14 14:50:20     15s] #-----------------------------
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] ### adjust_flow_per_partial_route_obs starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### cal_base_flow starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### init_flow_edge starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### cal_flow starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### report_overcon starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #                 OverCon          
[04/14 14:50:20     15s] #                  #Gcell    %Gcell
[04/14 14:50:20     15s] #     Layer           (1)   OverCon  Flow/Cap
[04/14 14:50:20     15s] #  ----------------------------------------------
[04/14 14:50:20     15s] #  met1          0(0.00%)   (0.00%)     0.45  
[04/14 14:50:20     15s] #  met2          0(0.00%)   (0.00%)     0.47  
[04/14 14:50:20     15s] #  met3          0(0.00%)   (0.00%)     0.20  
[04/14 14:50:20     15s] #  met4          0(0.00%)   (0.00%)     0.05  
[04/14 14:50:20     15s] #  ----------------------------------------------
[04/14 14:50:20     15s] #     Total      0(0.00%)   (0.00%)
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/14 14:50:20     15s] #  Overflow after GR: 0.00% H + 0.00% V
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### cal_base_flow starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### init_flow_edge starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### cal_flow starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### generate_cong_map_content starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### Sync with Inovus CongMap starts on Mon Apr 14 14:50:20 2025 with memory = 2487.84 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] #Hotspot report including placement blocked areas
[04/14 14:50:20     15s] OPERPROF: Starting HotSpotCal at level 1, MEM:2974.0M, EPOCH TIME: 1744653020.372054
[04/14 14:50:20     15s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/14 14:50:20     15s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[04/14 14:50:20     15s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/14 14:50:20     15s] [hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[04/14 14:50:20     15s] [hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[04/14 14:50:20     15s] [hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[04/14 14:50:20     15s] [hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[04/14 14:50:20     15s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/14 14:50:20     15s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[04/14 14:50:20     15s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/14 14:50:20     15s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[04/14 14:50:20     15s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/14 14:50:20     15s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/14 14:50:20     15s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[04/14 14:50:20     15s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/14 14:50:20     15s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2990.0M, EPOCH TIME: 1744653020.372965
[04/14 14:50:20     15s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### update starts on Mon Apr 14 14:50:20 2025 with memory = 2488.48 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] #Complete Global Routing.
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #  Routing Statistics
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #--------------+-----------+-----+
[04/14 14:50:20     15s] #  Layer       | Length(um)| Vias|
[04/14 14:50:20     15s] #--------------+-----------+-----+
[04/14 14:50:20     15s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:20     15s] #  li1 ( 1V)   |          0|  592|
[04/14 14:50:20     15s] #  met1 ( 2H)  |        897|  245|
[04/14 14:50:20     15s] #  met2 ( 3V)  |       1065|   72|
[04/14 14:50:20     15s] #  met3 ( 4H)  |        421|   16|
[04/14 14:50:20     15s] #  met4 ( 5V)  |        137|    0|
[04/14 14:50:20     15s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:20     15s] #--------------+-----------+-----+
[04/14 14:50:20     15s] #  Total       |       2520|  925|
[04/14 14:50:20     15s] #--------------+-----------+-----+
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:20     15s] ### update cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### report_overcon starts on Mon Apr 14 14:50:20 2025 with memory = 2488.72 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### report_overcon starts on Mon Apr 14 14:50:20 2025 with memory = 2488.72 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] #Max overcon = 0 track.
[04/14 14:50:20     15s] #Total overcon = 0.00%.
[04/14 14:50:20     15s] #Worst layer Gcell overcon rate = 0.00%.
[04/14 14:50:20     15s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### global_route design signature (7): route=331353674 net_attr=626380272
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #Global routing statistics:
[04/14 14:50:20     15s] #Cpu time = 00:00:00
[04/14 14:50:20     15s] #Elapsed time = 00:00:00
[04/14 14:50:20     15s] #Increased memory = 3.18 (MB)
[04/14 14:50:20     15s] #Total memory = 2488.72 (MB)
[04/14 14:50:20     15s] #Peak memory = 2508.56 (MB)
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #Finished global routing on Mon Apr 14 14:50:20 2025
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] ### Time Record (Global Routing) is uninstalled.
[04/14 14:50:20     15s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:20     15s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:20     15s] ### track-assign external-init starts on Mon Apr 14 14:50:20 2025 with memory = 2488.72 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### Time Record (Track Assignment) is installed.
[04/14 14:50:20     15s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:20     15s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:20     15s] ### Time Record (Track Assignment) is uninstalled.
[04/14 14:50:20     15s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2488.72 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### track-assign engine-init starts on Mon Apr 14 14:50:20 2025 with memory = 2488.72 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] ### Time Record (Track Assignment) is installed.
[04/14 14:50:20     15s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### track-assign core-engine starts on Mon Apr 14 14:50:20 2025 with memory = 2488.72 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] #Start Track Assignment.
[04/14 14:50:20     15s] #Done with 164 horizontal wires in 1 hboxes and 150 vertical wires in 1 hboxes.
[04/14 14:50:20     15s] #Done with 24 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
[04/14 14:50:20     15s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #Track assignment summary:
[04/14 14:50:20     15s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/14 14:50:20     15s] #------------------------------------------------------------------------
[04/14 14:50:20     15s] # met1         839.51 	  0.30%  	  0.00% 	  0.00%
[04/14 14:50:20     15s] # met2         994.27 	  0.14%  	  0.00% 	  0.00%
[04/14 14:50:20     15s] # met3         412.99 	  0.07%  	  0.00% 	  0.00%
[04/14 14:50:20     15s] # met4         137.67 	  0.00%  	  0.00% 	  0.00%
[04/14 14:50:20     15s] #------------------------------------------------------------------------
[04/14 14:50:20     15s] # All        2384.44  	  0.18% 	  0.00% 	  0.00%
[04/14 14:50:20     15s] #Complete Track Assignment.
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #  Routing Statistics
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #--------------+-----------+-----+
[04/14 14:50:20     15s] #  Layer       | Length(um)| Vias|
[04/14 14:50:20     15s] #--------------+-----------+-----+
[04/14 14:50:20     15s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:20     15s] #  li1 ( 1V)   |          0|  592|
[04/14 14:50:20     15s] #  met1 ( 2H)  |        824|  245|
[04/14 14:50:20     15s] #  met2 ( 3V)  |        980|   72|
[04/14 14:50:20     15s] #  met3 ( 4H)  |        404|   16|
[04/14 14:50:20     15s] #  met4 ( 5V)  |        135|    0|
[04/14 14:50:20     15s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:20     15s] #--------------+-----------+-----+
[04/14 14:50:20     15s] #  Total       |       2343|  925|
[04/14 14:50:20     15s] #--------------+-----------+-----+
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:20     15s] ### track_assign design signature (10): route=1278195048
[04/14 14:50:20     15s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.4 GB
[04/14 14:50:20     15s] ### Time Record (Track Assignment) is uninstalled.
[04/14 14:50:20     15s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2488.92 (MB), peak = 2508.56 (MB)
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/14 14:50:20     15s] #Cpu time = 00:00:00
[04/14 14:50:20     15s] #Elapsed time = 00:00:00
[04/14 14:50:20     15s] #Increased memory = 20.04 (MB)
[04/14 14:50:20     15s] #Total memory = 2488.92 (MB)
[04/14 14:50:20     15s] #Peak memory = 2508.56 (MB)
[04/14 14:50:20     15s] ### Time Record (Detail Routing) is installed.
[04/14 14:50:20     15s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:20     15s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:20     15s] ### drc_pitch = 1600 (  1.6000 um) drc_range = 1050 (  1.0500 um) route_pitch = 1600 (  1.6000 um) patch_pitch = 5740 (  5.7400 um) top_route_layer = 5 top_pin_layer = 5
[04/14 14:50:20     15s] #
[04/14 14:50:20     15s] #Start Detail Routing..
[04/14 14:50:20     15s] #start initial detail routing ...
[04/14 14:50:20     15s] ### Design has 0 dirty nets, has valid drcs
[04/14 14:50:20     16s] ### Gcell dirty-map stats: routing = 100.00%
[04/14 14:50:20     16s] ### Gcell ext dirty-map stats: fill = 73[90.12%] (li1 = 49[60.49%], met1 = 59[72.84%], met2 = 68[83.95%], met3 = 55[67.90%], met4 = 32[39.51%]), total gcell = 81
[04/14 14:50:20     16s] #   number of violations = 0
[04/14 14:50:20     16s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2490.70 (MB), peak = 2567.28 (MB)
[04/14 14:50:20     16s] #Complete Detail Routing.
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #  Routing Statistics
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #  Layer       | Length(um)| Vias|
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:20     16s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:20     16s] #  met1 ( 2H)  |       1358|  485|
[04/14 14:50:20     16s] #  met2 ( 3V)  |       1127|   56|
[04/14 14:50:20     16s] #  met3 ( 4H)  |        348|   16|
[04/14 14:50:20     16s] #  met4 ( 5V)  |        234|    0|
[04/14 14:50:20     16s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #  Total       |       3067| 1226|
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:20     16s] #Total number of DRC violations = 0
[04/14 14:50:20     16s] ### Time Record (Detail Routing) is uninstalled.
[04/14 14:50:20     16s] #Cpu time = 00:00:00
[04/14 14:50:20     16s] #Elapsed time = 00:00:00
[04/14 14:50:20     16s] #Increased memory = 1.74 (MB)
[04/14 14:50:20     16s] #Total memory = 2490.66 (MB)
[04/14 14:50:20     16s] #Peak memory = 2567.28 (MB)
[04/14 14:50:20     16s] ### Time Record (Antenna Fixing) is installed.
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #start routing for process antenna violation fix ...
[04/14 14:50:20     16s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:20     16s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:20     16s] ### drc_pitch = 1600 (  1.6000 um) drc_range = 1050 (  1.0500 um) route_pitch = 1600 (  1.6000 um) patch_pitch = 5740 (  5.7400 um) top_route_layer = 5 top_pin_layer = 5
[04/14 14:50:20     16s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2490.66 (MB), peak = 2567.28 (MB)
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #  Routing Statistics
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #  Layer       | Length(um)| Vias|
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:20     16s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:20     16s] #  met1 ( 2H)  |       1358|  485|
[04/14 14:50:20     16s] #  met2 ( 3V)  |       1127|   56|
[04/14 14:50:20     16s] #  met3 ( 4H)  |        348|   16|
[04/14 14:50:20     16s] #  met4 ( 5V)  |        234|    0|
[04/14 14:50:20     16s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #  Total       |       3067| 1226|
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:20     16s] #Total number of DRC violations = 0
[04/14 14:50:20     16s] #Total number of process antenna violations = 0
[04/14 14:50:20     16s] #Total number of net violated process antenna rule = 0
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #  Routing Statistics
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #  Layer       | Length(um)| Vias|
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:20     16s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:20     16s] #  met1 ( 2H)  |       1358|  485|
[04/14 14:50:20     16s] #  met2 ( 3V)  |       1127|   56|
[04/14 14:50:20     16s] #  met3 ( 4H)  |        348|   16|
[04/14 14:50:20     16s] #  met4 ( 5V)  |        234|    0|
[04/14 14:50:20     16s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #  Total       |       3067| 1226|
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:20     16s] #Total number of DRC violations = 0
[04/14 14:50:20     16s] #Total number of process antenna violations = 0
[04/14 14:50:20     16s] #Total number of net violated process antenna rule = 0
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] ### Gcell dirty-map stats: routing = 100.00%
[04/14 14:50:20     16s] ### Gcell ext dirty-map stats: fill = 73[90.12%] (li1 = 49[60.49%], met1 = 59[72.84%], met2 = 68[83.95%], met3 = 55[67.90%], met4 = 32[39.51%]), total gcell = 81
[04/14 14:50:20     16s] ### Time Record (Antenna Fixing) is uninstalled.
[04/14 14:50:20     16s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:20     16s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:20     16s] ### Time Record (Post Route Wire Spreading) is installed.
[04/14 14:50:20     16s] ### drc_pitch = 1600 (  1.6000 um) drc_range = 1050 (  1.0500 um) route_pitch = 1600 (  1.6000 um) patch_pitch = 5740 (  5.7400 um) top_route_layer = 5 top_pin_layer = 5
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #Start Post Route wire spreading..
[04/14 14:50:20     16s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:20     16s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:20     16s] ### drc_pitch = 1600 (  1.6000 um) drc_range = 1050 (  1.0500 um) route_pitch = 1600 (  1.6000 um) patch_pitch = 5740 (  5.7400 um) top_route_layer = 5 top_pin_layer = 5
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #Start DRC checking..
[04/14 14:50:20     16s] #   number of violations = 0
[04/14 14:50:20     16s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2491.60 (MB), peak = 2567.28 (MB)
[04/14 14:50:20     16s] #CELL_VIEW signal_32bits,init has no DRC violation.
[04/14 14:50:20     16s] #Total number of DRC violations = 0
[04/14 14:50:20     16s] #Total number of process antenna violations = 0
[04/14 14:50:20     16s] #Total number of net violated process antenna rule = 0
[04/14 14:50:20     16s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:20     16s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #Start data preparation for wire spreading...
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #Data preparation is done on Mon Apr 14 14:50:20 2025
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] ### track-assign engine-init starts on Mon Apr 14 14:50:20 2025 with memory = 2491.16 (MB), peak = 2567.28 (MB)
[04/14 14:50:20     16s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #Start Post Route Wire Spread.
[04/14 14:50:20     16s] #Done with 35 horizontal wires in 1 hboxes and 27 vertical wires in 1 hboxes.
[04/14 14:50:20     16s] #Complete Post Route Wire Spread.
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #  Routing Statistics
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #  Layer       | Length(um)| Vias|
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:20     16s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:20     16s] #  met1 ( 2H)  |       1373|  485|
[04/14 14:50:20     16s] #  met2 ( 3V)  |       1139|   56|
[04/14 14:50:20     16s] #  met3 ( 4H)  |        352|   16|
[04/14 14:50:20     16s] #  met4 ( 5V)  |        241|    0|
[04/14 14:50:20     16s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #  Total       |       3105| 1226|
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:20     16s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:20     16s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:20     16s] ### drc_pitch = 1600 (  1.6000 um) drc_range = 1050 (  1.0500 um) route_pitch = 1600 (  1.6000 um) patch_pitch = 5740 (  5.7400 um) top_route_layer = 5 top_pin_layer = 5
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #Start DRC checking..
[04/14 14:50:20     16s] #   number of violations = 0
[04/14 14:50:20     16s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2491.62 (MB), peak = 2567.28 (MB)
[04/14 14:50:20     16s] #CELL_VIEW signal_32bits,init has no DRC violation.
[04/14 14:50:20     16s] #Total number of DRC violations = 0
[04/14 14:50:20     16s] #Total number of process antenna violations = 0
[04/14 14:50:20     16s] #Total number of net violated process antenna rule = 0
[04/14 14:50:20     16s] #   number of violations = 0
[04/14 14:50:20     16s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2491.13 (MB), peak = 2567.28 (MB)
[04/14 14:50:20     16s] #CELL_VIEW signal_32bits,init has no DRC violation.
[04/14 14:50:20     16s] #Total number of DRC violations = 0
[04/14 14:50:20     16s] #Total number of process antenna violations = 0
[04/14 14:50:20     16s] #Total number of net violated process antenna rule = 0
[04/14 14:50:20     16s] #Post Route wire spread is done.
[04/14 14:50:20     16s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #  Routing Statistics
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #  Layer       | Length(um)| Vias|
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:20     16s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:20     16s] #  met1 ( 2H)  |       1373|  485|
[04/14 14:50:20     16s] #  met2 ( 3V)  |       1139|   56|
[04/14 14:50:20     16s] #  met3 ( 4H)  |        352|   16|
[04/14 14:50:20     16s] #  met4 ( 5V)  |        241|    0|
[04/14 14:50:20     16s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #  Total       |       3105| 1226|
[04/14 14:50:20     16s] #--------------+-----------+-----+
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:20     16s] #detailRoute Statistics:
[04/14 14:50:20     16s] #Cpu time = 00:00:00
[04/14 14:50:20     16s] #Elapsed time = 00:00:00
[04/14 14:50:20     16s] #Increased memory = 2.21 (MB)
[04/14 14:50:20     16s] #Total memory = 2491.13 (MB)
[04/14 14:50:20     16s] #Peak memory = 2567.28 (MB)
[04/14 14:50:20     16s] ### global_detail_route design signature (31): route=1243207917 flt_obj=0 vio=1905142130 shield_wire=1
[04/14 14:50:20     16s] ### Time Record (DB Export) is installed.
[04/14 14:50:20     16s] ### export design design signature (32): route=1243207917 fixed_route=91928357 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1781156156 dirty_area=0 del_dirty_area=0 cell=430662910 placement=662030919 pin_access=466160258 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910 timing=91928357 sns=91928357 ppa_info=1683337704
[04/14 14:50:20     16s] ### Time Record (DB Export) is uninstalled.
[04/14 14:50:20     16s] ### Time Record (Post Callback) is installed.
[04/14 14:50:20     16s] ### Time Record (Post Callback) is uninstalled.
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #globalDetailRoute statistics:
[04/14 14:50:20     16s] #Cpu time = 00:00:01
[04/14 14:50:20     16s] #Elapsed time = 00:00:01
[04/14 14:50:20     16s] #Increased memory = 45.44 (MB)
[04/14 14:50:20     16s] #Total memory = 2492.37 (MB)
[04/14 14:50:20     16s] #Peak memory = 2567.28 (MB)
[04/14 14:50:20     16s] #Number of warnings = 23
[04/14 14:50:20     16s] #Total number of warnings = 26
[04/14 14:50:20     16s] #Number of fails = 0
[04/14 14:50:20     16s] #Total number of fails = 0
[04/14 14:50:20     16s] #Complete globalDetailRoute on Mon Apr 14 14:50:20 2025
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] ### import design signature (33): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=466160258 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910 timing=1 sns=1 ppa_info=1
[04/14 14:50:20     16s] ### Time Record (globalDetailRoute) is uninstalled.
[04/14 14:50:20     16s] % End globalDetailRoute (date=04/14 14:50:20, total cpu=0:00:00.9, real=0:00:01.0, peak res=2567.3M, current mem=2491.6M)
[04/14 14:50:20     16s] #Default setup view is reset to default_emulate_view.
[04/14 14:50:20     16s] #Default setup view is reset to default_emulate_view.
[04/14 14:50:20     16s] AAE_INFO: Post Route call back at the end of routeDesign
[04/14 14:50:20     16s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2488.54 (MB), peak = 2567.28 (MB)
[04/14 14:50:20     16s] ### Time Record (routeDesign) is uninstalled.
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #  Scalability Statistics
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] #----------------------------+---------+-------------+------------+
[04/14 14:50:20     16s] #  routeDesign               | cpu time| elapsed time| scalability|
[04/14 14:50:20     16s] #----------------------------+---------+-------------+------------+
[04/14 14:50:20     16s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:20     16s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:20     16s] #  Timing Data Generation    | 00:00:00|     00:00:01|         1.0|
[04/14 14:50:20     16s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:20     16s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:20     16s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:20     16s] #  Data Preparation          | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:20     16s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:20     16s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:20     16s] #  Detail Routing            | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:20     16s] #  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:20     16s] #  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:20     16s] #  Entire Command            | 00:00:01|     00:00:01|         0.8|
[04/14 14:50:20     16s] #----------------------------+---------+-------------+------------+
[04/14 14:50:20     16s] #
[04/14 14:50:20     16s] 
[04/14 14:50:20     16s] *** Summary of all messages that are not suppressed in this session:
[04/14 14:50:20     16s] Severity  ID               Count  Summary                                  
[04/14 14:50:20     16s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[04/14 14:50:20     16s] WARNING   IMPEXT-2882          4  Unable to find the resistance for via '%...
[04/14 14:50:20     16s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/14 14:50:20     16s] WARNING   NRDB-2040            1  Rule %s doesn't specify any vias that sa...
[04/14 14:50:20     16s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[04/14 14:50:20     16s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[04/14 14:50:20     16s] *** Message Summary: 58 warning(s), 0 error(s)
[04/14 14:50:20     16s] 
[04/14 14:50:20     16s] #% End routeDesign (date=04/14 14:50:20, total cpu=0:00:01.0, real=0:00:01.0, peak res=2567.3M, current mem=2488.5M)
[04/14 14:50:20     16s] <CMD> route_opt_design -opt
[04/14 14:50:20     16s] *** route_opt_design #1 [begin] () : totSession cpu/real = 0:00:16.3/0:00:17.0 (1.0), mem = 2644.4M
[04/14 14:50:20     16s] Info: 1 threads available for lower-level modules during optimization.
[04/14 14:50:20     16s] GigaOpt running with 1 threads.
[04/14 14:50:20     16s] **INFO: Running RouteOpt Opt flow.
[04/14 14:50:20     16s] **INFO: User settings:
[04/14 14:50:20     16s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[04/14 14:50:20     16s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[04/14 14:50:20     16s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
[04/14 14:50:20     16s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 5
[04/14 14:50:20     16s] setDesignMode -bottomRoutingLayer                                                         2
[04/14 14:50:20     16s] setDesignMode -topRoutingLayer                                                            5
[04/14 14:50:20     16s] setExtractRCMode -engine                                                                  preRoute
[04/14 14:50:20     16s] setDelayCalMode -engine                                                                   aae
[04/14 14:50:20     16s] setDelayCalMode -ignoreNetLoad                                                            false
[04/14 14:50:20     16s] setAnalysisMode -analysisType                                                             onChipVariation
[04/14 14:50:20     16s] setAnalysisMode -clkSrcPath                                                               true
[04/14 14:50:20     16s] setAnalysisMode -clockPropagation                                                         sdcControl
[04/14 14:50:20     16s] setAnalysisMode -virtualIPO                                                               false
[04/14 14:50:20     16s] 
[04/14 14:50:20     16s] RODC: v2.9s
[04/14 14:50:20     16s] default_emulate_rc_corner has no qx tech file defined
[04/14 14:50:20     16s] default_emulate_rc_corner has no qx tech file defined
[04/14 14:50:20     16s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/14 14:50:20     16s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2489.8M, totSessionCpu=0:00:16 **
[04/14 14:50:20     16s] 
[04/14 14:50:20     16s] Active Setup views: default_emulate_view 
[04/14 14:50:20     16s] *** InitOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:16.3/0:00:17.0 (1.0), mem = 2644.4M
[04/14 14:50:20     16s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/14 14:50:20     16s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/14 14:50:20     16s] Need call spDPlaceInit before registerPrioInstLoc.
[04/14 14:50:20     16s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/14 14:50:20     16s] Switching SI Aware to true by default in postroute mode   
[04/14 14:50:20     16s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[04/14 14:50:20     16s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[04/14 14:50:20     16s] OPERPROF: Starting DPlace-Init at level 1, MEM:2644.4M, EPOCH TIME: 1744653020.839549
[04/14 14:50:20     16s] Processing tracks to init pin-track alignment.
[04/14 14:50:20     16s] z: 1, totalTracks: 1
[04/14 14:50:20     16s] z: 3, totalTracks: 1
[04/14 14:50:20     16s] z: 5, totalTracks: 1
[04/14 14:50:20     16s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:20     16s] Cell signal_32bits LLGs are deleted
[04/14 14:50:20     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:20     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:20     16s] # Building signal_32bits llgBox search-tree.
[04/14 14:50:20     16s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2644.4M, EPOCH TIME: 1744653020.840663
[04/14 14:50:20     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:20     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:20     16s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2644.4M, EPOCH TIME: 1744653020.840723
[04/14 14:50:20     16s] Max number of tech site patterns supported in site array is 256.
[04/14 14:50:20     16s] Core basic site is unithd
[04/14 14:50:20     16s] After signature check, allow fast init is false, keep pre-filter is true.
[04/14 14:50:20     16s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/14 14:50:20     16s] SiteArray: non-trimmed site array dimensions = 15 x 91
[04/14 14:50:20     16s] SiteArray: use 20,480 bytes
[04/14 14:50:20     16s] SiteArray: current memory after site array memory allocation 2644.4M
[04/14 14:50:20     16s] SiteArray: FP blocked sites are writable
[04/14 14:50:20     16s] Keep-away cache is enable on metals: 1-6
[04/14 14:50:20     16s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[04/14 14:50:20     16s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2644.4M, EPOCH TIME: 1744653020.843645
[04/14 14:50:20     16s] Process 48 (called=48 computed=2) wires and vias for routing blockage analysis
[04/14 14:50:20     16s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:2644.4M, EPOCH TIME: 1744653020.843682
[04/14 14:50:20     16s] SiteArray: number of non floorplan blocked sites for llg default is 1365
[04/14 14:50:20     16s] Atter site array init, number of instance map data is 0.
[04/14 14:50:20     16s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.003, REAL:0.003, MEM:2644.4M, EPOCH TIME: 1744653020.843779
[04/14 14:50:20     16s] 
[04/14 14:50:20     16s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:20     16s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:20     16s] OPERPROF:     Starting CMU at level 3, MEM:2644.4M, EPOCH TIME: 1744653020.843912
[04/14 14:50:20     16s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2644.4M, EPOCH TIME: 1744653020.844020
[04/14 14:50:20     16s] 
[04/14 14:50:20     16s] Bad Lib Cell Checking (CMU) is done! (0)
[04/14 14:50:20     16s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:2644.4M, EPOCH TIME: 1744653020.844061
[04/14 14:50:20     16s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2644.4M, EPOCH TIME: 1744653020.844072
[04/14 14:50:20     16s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2644.4M, EPOCH TIME: 1744653020.844150
[04/14 14:50:20     16s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2644.4MB).
[04/14 14:50:20     16s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.004, REAL:0.005, MEM:2644.4M, EPOCH TIME: 1744653020.844226
[04/14 14:50:20     16s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2644.4M, EPOCH TIME: 1744653020.844250
[04/14 14:50:20     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:20     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:20     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:20     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:20     16s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2644.4M, EPOCH TIME: 1744653020.845009
[04/14 14:50:20     16s] 
[04/14 14:50:20     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:20     16s] Summary for sequential cells identification: 
[04/14 14:50:20     16s]   Identified SBFF number: 45
[04/14 14:50:20     16s]   Identified MBFF number: 0
[04/14 14:50:20     16s]   Identified SB Latch number: 17
[04/14 14:50:20     16s]   Identified MB Latch number: 0
[04/14 14:50:20     16s]   Not identified SBFF number: 0
[04/14 14:50:20     16s]   Not identified MBFF number: 0
[04/14 14:50:20     16s]   Not identified SB Latch number: 0
[04/14 14:50:20     16s]   Not identified MB Latch number: 0
[04/14 14:50:20     16s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:20     16s]  Visiting view : default_emulate_view
[04/14 14:50:20     16s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:20     16s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:20     16s]  Visiting view : default_emulate_view
[04/14 14:50:20     16s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:20     16s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:20     16s] TLC MultiMap info (StdDelay):
[04/14 14:50:20     16s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:20     16s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:20     16s]  Setting StdDelay to: 42.5ps
[04/14 14:50:20     16s] 
[04/14 14:50:20     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:20     16s] 
[04/14 14:50:20     16s] Creating Lib Analyzer ...
[04/14 14:50:20     16s] **Info: Design Mode has Min Route Layer 2/[2,6].
[04/14 14:50:20     16s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[04/14 14:50:20     16s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[04/14 14:50:20     16s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[04/14 14:50:20     16s] 
[04/14 14:50:20     16s] {RT default_emulate_rc_corner 0 2 5  {4 0} 1}
[04/14 14:50:21     16s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:16.9 mem=2650.4M
[04/14 14:50:21     16s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:16.9 mem=2650.4M
[04/14 14:50:21     16s] Creating Lib Analyzer, finished. 
[04/14 14:50:21     16s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[04/14 14:50:21     16s] **INFO: Using Advanced Metric Collection system.
[04/14 14:50:22     17s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 2499.1M, totSessionCpu=0:00:18 **
[04/14 14:50:22     17s] Existing Dirty Nets : 0
[04/14 14:50:22     17s] New Signature Flow (optDesignCheckOptions) ....
[04/14 14:50:22     17s] #Taking db snapshot
[04/14 14:50:22     17s] #Taking db snapshot ... done
[04/14 14:50:22     17s] #optDebug: { P: 90 W: 8195 FE: standard PE: none LDR: 1}
[04/14 14:50:22     17s]  Initial DC engine is -> aae
[04/14 14:50:22     17s]  
[04/14 14:50:22     17s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/14 14:50:22     17s]  
[04/14 14:50:22     17s]  
[04/14 14:50:22     17s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/14 14:50:22     17s]  
[04/14 14:50:22     17s] Reset EOS DB
[04/14 14:50:22     17s] Ignoring AAE DB Resetting ...
[04/14 14:50:22     17s]  Set Options for AAE Based Opt flow 
[04/14 14:50:22     17s] *** optDesign -postRoute ***
[04/14 14:50:22     17s] DRC Margin: user margin 0.0; extra margin 0
[04/14 14:50:22     17s] Setup Target Slack: user slack 0
[04/14 14:50:22     17s] Hold Target Slack: user slack 0
[04/14 14:50:22     17s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/14 14:50:22     17s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[04/14 14:50:22     17s] Opt: RC extraction mode changed to 'detail'
[04/14 14:50:22     17s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2652.4M, EPOCH TIME: 1744653022.089088
[04/14 14:50:22     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:22     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:22     17s] 
[04/14 14:50:22     17s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:22     17s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:22     17s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:2652.4M, EPOCH TIME: 1744653022.091972
[04/14 14:50:22     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:22     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:22     17s] *** InitOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:17.6/0:00:18.3 (1.0), mem = 2652.4M
[04/14 14:50:22     17s] 
[04/14 14:50:22     17s] =============================================================================================
[04/14 14:50:22     17s]  Step TAT Report : InitOpt #1 / route_opt_design #1                             23.32-s091_1
[04/14 14:50:22     17s] =============================================================================================
[04/14 14:50:22     17s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:22     17s] ---------------------------------------------------------------------------------------------
[04/14 14:50:22     17s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:22     17s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  41.9 % )     0:00:00.5 /  0:00:00.5    1.0
[04/14 14:50:22     17s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:22     17s] [ MetricInit             ]      1   0:00:00.7  (  51.8 % )     0:00:00.7 /  0:00:00.6    1.0
[04/14 14:50:22     17s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:22     17s] [ MISC                   ]          0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:22     17s] ---------------------------------------------------------------------------------------------
[04/14 14:50:22     17s]  InitOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[04/14 14:50:22     17s] ---------------------------------------------------------------------------------------------
[04/14 14:50:22     17s] ** INFO : this run is activating 'postRoute' automaton
[04/14 14:50:22     17s]  ReSet Options after AAE Based Opt flow 
[04/14 14:50:22     17s] 
[04/14 14:50:22     17s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:22     17s] Deleting Lib Analyzer.
[04/14 14:50:22     17s] 
[04/14 14:50:22     17s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:22     17s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/14 14:50:22     17s] 
[04/14 14:50:22     17s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:22     17s] Summary for sequential cells identification: 
[04/14 14:50:22     17s]   Identified SBFF number: 45
[04/14 14:50:22     17s]   Identified MBFF number: 0
[04/14 14:50:22     17s]   Identified SB Latch number: 17
[04/14 14:50:22     17s]   Identified MB Latch number: 0
[04/14 14:50:22     17s]   Not identified SBFF number: 0
[04/14 14:50:22     17s]   Not identified MBFF number: 0
[04/14 14:50:22     17s]   Not identified SB Latch number: 0
[04/14 14:50:22     17s]   Not identified MB Latch number: 0
[04/14 14:50:22     17s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:22     17s]  Visiting view : default_emulate_view
[04/14 14:50:22     17s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:22     17s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:22     17s]  Visiting view : default_emulate_view
[04/14 14:50:22     17s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:22     17s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:22     17s] TLC MultiMap info (StdDelay):
[04/14 14:50:22     17s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:22     17s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:22     17s]  Setting StdDelay to: 42.5ps
[04/14 14:50:22     17s] 
[04/14 14:50:22     17s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:22     17s] 
[04/14 14:50:22     17s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:22     17s] 
[04/14 14:50:22     17s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:22     17s]  Initial DC engine is -> aae
[04/14 14:50:22     17s]  
[04/14 14:50:22     17s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/14 14:50:22     17s]  
[04/14 14:50:22     17s]  
[04/14 14:50:22     17s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/14 14:50:22     17s]  
[04/14 14:50:22     17s] Reset EOS DB
[04/14 14:50:22     17s] Ignoring AAE DB Resetting ...
[04/14 14:50:22     17s]  Set Options for AAE Based Opt flow 
[04/14 14:50:22     17s] **INFO: flowCheckPoint #1 InitialSummary
[04/14 14:50:22     17s] Extraction called for design 'signal_32bits' of instances=209 and nets=278 using extraction engine 'postRoute' at effort level 'low' .
[04/14 14:50:22     17s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/14 14:50:22     17s] Type 'man IMPEXT-3530' for more detail.
[04/14 14:50:22     17s] PostRoute (effortLevel low) RC Extraction called for design signal_32bits.
[04/14 14:50:22     17s] RC Extraction called in multi-corner(1) mode.
[04/14 14:50:22     17s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/14 14:50:22     17s] Type 'man IMPEXT-6197' for more detail.
[04/14 14:50:22     17s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/14 14:50:22     17s] * Layer Id             : 1 - M1
[04/14 14:50:22     17s]       Thickness        : 0.1
[04/14 14:50:22     17s]       Min Width        : 0.17
[04/14 14:50:22     17s]       Layer Dielectric : 4.1
[04/14 14:50:22     17s] * Layer Id             : 2 - M2
[04/14 14:50:22     17s]       Thickness        : 0.35
[04/14 14:50:22     17s]       Min Width        : 0.14
[04/14 14:50:22     17s]       Layer Dielectric : 4.1
[04/14 14:50:22     17s] * Layer Id             : 3 - M3
[04/14 14:50:22     17s]       Thickness        : 0.35
[04/14 14:50:22     17s]       Min Width        : 0.14
[04/14 14:50:22     17s]       Layer Dielectric : 4.1
[04/14 14:50:22     17s] * Layer Id             : 4 - M4
[04/14 14:50:22     17s]       Thickness        : 0.8
[04/14 14:50:22     17s]       Min Width        : 0.3
[04/14 14:50:22     17s]       Layer Dielectric : 4.1
[04/14 14:50:22     17s] * Layer Id             : 5 - M5
[04/14 14:50:22     17s]       Thickness        : 0.8
[04/14 14:50:22     17s]       Min Width        : 0.3
[04/14 14:50:22     17s]       Layer Dielectric : 4.1
[04/14 14:50:22     17s] * Layer Id             : 6 - M6
[04/14 14:50:22     17s]       Thickness        : 1.2
[04/14 14:50:22     17s]       Min Width        : 1.6
[04/14 14:50:22     17s]       Layer Dielectric : 4.1
[04/14 14:50:22     17s] extractDetailRC Option : -outfile /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d  -basic
[04/14 14:50:22     17s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/14 14:50:22     17s]       RC Corner Indexes            0   
[04/14 14:50:22     17s] Capacitance Scaling Factor   : 1.00000 
[04/14 14:50:22     17s] Coupling Cap. Scaling Factor : 1.00000 
[04/14 14:50:22     17s] Resistance Scaling Factor    : 1.00000 
[04/14 14:50:22     17s] Clock Cap. Scaling Factor    : 1.00000 
[04/14 14:50:22     17s] Clock Res. Scaling Factor    : 1.00000 
[04/14 14:50:22     17s] Shrink Factor                : 1.00000
[04/14 14:50:22     17s] eee: RC Grid memory freed = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:22     17s] eee: RC Grid memory allocated = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:22     17s] eee: pegSigSF=1.070000
[04/14 14:50:22     17s] Initializing multi-corner resistance tables ...
[04/14 14:50:22     17s] eee: Grid unit RC data computation started
[04/14 14:50:22     17s] eee: Grid unit RC data computation completed
[04/14 14:50:22     17s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:22     17s] eee: l=2 avDens=0.185109 usedTrk=88.852096 availTrk=480.000000 sigTrk=88.852096
[04/14 14:50:22     17s] eee: l=3 avDens=0.118393 usedTrk=49.004228 availTrk=413.913043 sigTrk=49.004228
[04/14 14:50:22     17s] eee: l=4 avDens=0.061714 usedTrk=16.510993 availTrk=267.540984 sigTrk=16.510993
[04/14 14:50:22     17s] eee: l=5 avDens=0.078170 usedTrk=27.733493 availTrk=354.782609 sigTrk=27.733493
[04/14 14:50:22     17s] eee: l=6 avDens=0.154004 usedTrk=10.300625 availTrk=66.885246 sigTrk=10.300625
[04/14 14:50:22     17s] eee: LAM-FP: thresh=1 ; dimX=182.647059 ; dimY=181.294118 ; multX=1.000000 ; multY=1.000000 ; minP=340 ; fpMult=1.000000 ;
[04/14 14:50:22     17s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.191400 aWlH=0.000000 lMod=0 pMax=0.847600 pMod=81 pModAss=50 wcR=0.376500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/14 14:50:22     17s] eee: NetCapCache creation started. (Current Mem: 2652.430M) 
[04/14 14:50:22     17s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2652.430M) 
[04/14 14:50:22     17s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(62.100000, 61.640000)], Layers = [f(6) b(0)], Grid size = 27.200000 um, Grid Dim = (3 X 3)
[04/14 14:50:22     17s] eee: Metal Layers Info:
[04/14 14:50:22     17s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:22     17s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/14 14:50:22     17s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:22     17s] eee: |      li1 |   1 |   0.170 |   0.170 |   0.460 |  0.000 |  75.29 | V | 0 |  1 |
[04/14 14:50:22     17s] eee: |     met1 |   2 |   0.140 |   0.140 |   0.340 |  0.000 |   0.89 | H | 0 |  1 |
[04/14 14:50:22     17s] eee: |     met2 |   3 |   0.140 |   0.140 |   0.460 |  0.000 |   0.89 | V | 0 |  1 |
[04/14 14:50:22     17s] eee: |     met3 |   4 |   0.300 |   0.300 |   0.610 |  0.000 |   0.16 | H | 0 |  1 |
[04/14 14:50:22     17s] eee: |     met4 |   5 |   0.300 |   0.300 |   0.690 |  0.000 |   0.16 | V | 0 |  1 |
[04/14 14:50:22     17s] eee: |     met5 |   6 |   1.600 |   1.600 |   3.660 |  0.000 |   0.02 | H | 0 |  1 |
[04/14 14:50:22     17s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:22     17s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[04/14 14:50:22     17s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2652.4M)
[04/14 14:50:22     17s] Creating parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for storing RC.
[04/14 14:50:22     17s] Extracted 10.084% (CPU Time= 0:00:00.0  MEM= 2676.4M)
[04/14 14:50:22     17s] Extracted 20.098% (CPU Time= 0:00:00.0  MEM= 2700.4M)
[04/14 14:50:22     17s] Extracted 30.112% (CPU Time= 0:00:00.0  MEM= 2700.4M)
[04/14 14:50:22     17s] Extracted 40.1261% (CPU Time= 0:00:00.0  MEM= 2700.4M)
[04/14 14:50:22     17s] Extracted 50.1401% (CPU Time= 0:00:00.0  MEM= 2700.4M)
[04/14 14:50:22     17s] Extracted 60.084% (CPU Time= 0:00:00.0  MEM= 2700.4M)
[04/14 14:50:22     17s] Extracted 70.098% (CPU Time= 0:00:00.0  MEM= 2700.4M)
[04/14 14:50:22     17s] Extracted 80.112% (CPU Time= 0:00:00.0  MEM= 2700.4M)
[04/14 14:50:22     17s] Extracted 90.1261% (CPU Time= 0:00:00.0  MEM= 2700.4M)
[04/14 14:50:22     17s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2700.4M)
[04/14 14:50:22     17s] eee: RC Grid memory freed = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:22     17s] Number of Extracted Resistors     : 2662
[04/14 14:50:22     17s] Number of Extracted Ground Cap.   : 2926
[04/14 14:50:22     17s] Number of Extracted Coupling Cap. : 3712
[04/14 14:50:22     17s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 2676.430M)
[04/14 14:50:22     17s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/14 14:50:22     17s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2676.4M)
[04/14 14:50:22     17s] Creating parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb_Filter.rcdb.d' for storing RC.
[04/14 14:50:22     17s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 274 access done (mem: 2684.430M)
[04/14 14:50:22     17s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2684.430M)
[04/14 14:50:22     17s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 2684.430M)
[04/14 14:50:22     17s] processing rcdb (/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d) for hinst (top) of cell (signal_32bits);
[04/14 14:50:22     17s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2684.430M)
[04/14 14:50:22     17s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 0 access done (mem: 2684.430M)
[04/14 14:50:22     17s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2684.430M)
[04/14 14:50:22     17s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 2684.430M)
[04/14 14:50:22     17s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2684.4M)
[04/14 14:50:22     17s] eee: RC Grid memory allocated = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:22     17s] eee: pegSigSF=1.070000
[04/14 14:50:22     17s] Initializing multi-corner resistance tables ...
[04/14 14:50:22     17s] eee: Grid unit RC data computation started
[04/14 14:50:22     17s] eee: Grid unit RC data computation completed
[04/14 14:50:22     17s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:22     17s] eee: l=2 avDens=0.185109 usedTrk=88.852096 availTrk=480.000000 sigTrk=88.852096
[04/14 14:50:22     17s] eee: l=3 avDens=0.118393 usedTrk=49.004228 availTrk=413.913043 sigTrk=49.004228
[04/14 14:50:22     17s] eee: l=4 avDens=0.061714 usedTrk=16.510993 availTrk=267.540984 sigTrk=16.510993
[04/14 14:50:22     17s] eee: l=5 avDens=0.078170 usedTrk=27.733493 availTrk=354.782609 sigTrk=27.733493
[04/14 14:50:22     17s] eee: l=6 avDens=0.154004 usedTrk=10.300625 availTrk=66.885246 sigTrk=10.300625
[04/14 14:50:22     17s] eee: LAM-FP: thresh=1 ; dimX=182.647059 ; dimY=181.294118 ; multX=1.000000 ; multY=1.000000 ; minP=340 ; fpMult=1.000000 ;
[04/14 14:50:22     17s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.191400 aWlH=0.000000 lMod=0 pMax=0.847600 pMod=81 pModAss=50 wcR=0.376500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/14 14:50:22     17s] eee: NetCapCache creation started. (Current Mem: 2684.430M) 
[04/14 14:50:22     17s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2684.430M) 
[04/14 14:50:22     17s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(62.100000, 61.640000)], Layers = [f(6) b(0)], Grid size = 27.200000 um, Grid Dim = (3 X 3)
[04/14 14:50:22     17s] eee: Metal Layers Info:
[04/14 14:50:22     17s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:22     17s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/14 14:50:22     17s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:22     17s] eee: |      li1 |   1 |   0.170 |   0.170 |   0.460 |  0.000 |  75.29 | V | 0 |  1 |
[04/14 14:50:22     17s] eee: |     met1 |   2 |   0.140 |   0.140 |   0.340 |  0.000 |   0.89 | H | 0 |  1 |
[04/14 14:50:22     17s] eee: |     met2 |   3 |   0.140 |   0.140 |   0.460 |  0.000 |   0.89 | V | 0 |  1 |
[04/14 14:50:22     17s] eee: |     met3 |   4 |   0.300 |   0.300 |   0.610 |  0.000 |   0.16 | H | 0 |  1 |
[04/14 14:50:22     17s] eee: |     met4 |   5 |   0.300 |   0.300 |   0.690 |  0.000 |   0.16 | V | 0 |  1 |
[04/14 14:50:22     17s] eee: |     met5 |   6 |   1.600 |   1.600 |   3.660 |  0.000 |   0.02 | H | 0 |  1 |
[04/14 14:50:22     17s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:22     17s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[04/14 14:50:22     17s] ** INFO: Initializing Glitch Interface
[04/14 14:50:22     17s] AAE DB initialization (MEM=2725.05 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/14 14:50:22     17s] ** INFO: Initializing Glitch Cache
[04/14 14:50:22     17s] Starting delay calculation for Setup views
[04/14 14:50:22     17s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/14 14:50:22     17s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[04/14 14:50:22     17s] AAE DB initialization (MEM=2723.05 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/14 14:50:22     17s] AAE_INFO: resetNetProps viewIdx 0 
[04/14 14:50:22     17s] Starting SI iteration 1 using Infinite Timing Windows
[04/14 14:50:22     17s] #################################################################################
[04/14 14:50:22     17s] # Design Stage: PostRoute
[04/14 14:50:22     17s] # Design Name: signal_32bits
[04/14 14:50:22     17s] # Design Mode: 90nm
[04/14 14:50:22     17s] # Analysis Mode: MMMC OCV 
[04/14 14:50:22     17s] # Parasitics Mode: SPEF/RCDB 
[04/14 14:50:22     17s] # Signoff Settings: SI On 
[04/14 14:50:22     17s] #################################################################################
[04/14 14:50:22     17s] AAE_INFO: 1 threads acquired from CTE.
[04/14 14:50:22     17s] Setting infinite Tws ...
[04/14 14:50:22     17s] First Iteration Infinite Tw... 
[04/14 14:50:22     17s] Calculate early delays in OCV mode...
[04/14 14:50:22     17s] Calculate late delays in OCV mode...
[04/14 14:50:22     17s] Topological Sorting (REAL = 0:00:00.0, MEM = 2798.7M, InitMEM = 2798.7M)
[04/14 14:50:22     17s] Start delay calculation (fullDC) (1 T). (MEM=2528.84)
[04/14 14:50:22     17s] Start AAE Lib Loading. (MEM=2798.66)
[04/14 14:50:22     17s] End AAE Lib Loading. (MEM=3009.2 CPU=0:00:00.0 Real=0:00:00.0)
[04/14 14:50:22     17s] End AAE Lib Interpolated Model. (MEM=3009.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:22     17s] Total number of fetched objects 276
[04/14 14:50:22     17s] AAE_INFO-618: Total number of nets in the design is 278,  100.0 percent of the nets selected for SI analysis
[04/14 14:50:22     17s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:22     17s] End delay calculation. (MEM=2539.2 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:22     17s] End delay calculation (fullDC). (MEM=2529.87 CPU=0:00:00.1 REAL=0:00:00.0)
[04/14 14:50:22     17s] Save waveform /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/.AAE_Jb8q9O/.AAE_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1/waveform.data...
[04/14 14:50:22     17s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3150.9M) ***
[04/14 14:50:22     18s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3142.9M)
[04/14 14:50:22     18s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/14 14:50:22     18s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3142.9M)
[04/14 14:50:22     18s] 
[04/14 14:50:22     18s] Executing IPO callback for view pruning (simultaneousMode=0)..
[04/14 14:50:22     18s] 
[04/14 14:50:22     18s] Active setup views:
[04/14 14:50:22     18s]  default_emulate_view
[04/14 14:50:22     18s]   Dominating endpoints: 0
[04/14 14:50:22     18s]   Dominating TNS: -0.000
[04/14 14:50:22     18s] 
[04/14 14:50:22     18s] Starting SI iteration 2
[04/14 14:50:22     18s] Calculate early delays in OCV mode...
[04/14 14:50:22     18s] Calculate late delays in OCV mode...
[04/14 14:50:22     18s] Start delay calculation (fullDC) (1 T). (MEM=2529.38)
[04/14 14:50:22     18s] End AAE Lib Interpolated Model. (MEM=3089.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:22     18s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
[04/14 14:50:22     18s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 276. 
[04/14 14:50:22     18s] Total number of fetched objects 276
[04/14 14:50:22     18s] AAE_INFO-618: Total number of nets in the design is 278,  1.4 percent of the nets selected for SI analysis
[04/14 14:50:22     18s] End delay calculation. (MEM=2532.98 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:22     18s] End delay calculation (fullDC). (MEM=2532.98 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:22     18s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3011.0M) ***
[04/14 14:50:22     18s] 
[04/14 14:50:22     18s] Creating Lib Analyzer ...
[04/14 14:50:22     18s] 
[04/14 14:50:22     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:22     18s] Summary for sequential cells identification: 
[04/14 14:50:22     18s]   Identified SBFF number: 45
[04/14 14:50:22     18s]   Identified MBFF number: 0
[04/14 14:50:22     18s]   Identified SB Latch number: 17
[04/14 14:50:22     18s]   Identified MB Latch number: 0
[04/14 14:50:22     18s]   Not identified SBFF number: 0
[04/14 14:50:22     18s]   Not identified MBFF number: 0
[04/14 14:50:22     18s]   Not identified SB Latch number: 0
[04/14 14:50:22     18s]   Not identified MB Latch number: 0
[04/14 14:50:22     18s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:22     18s]  Visiting view : default_emulate_view
[04/14 14:50:22     18s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:22     18s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:22     18s]  Visiting view : default_emulate_view
[04/14 14:50:22     18s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:22     18s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:22     18s] TLC MultiMap info (StdDelay):
[04/14 14:50:22     18s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:22     18s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:22     18s]  Setting StdDelay to: 42.5ps
[04/14 14:50:22     18s] 
[04/14 14:50:22     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:22     18s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[04/14 14:50:22     18s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[04/14 14:50:22     18s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[04/14 14:50:22     18s] 
[04/14 14:50:22     18s] {RT default_emulate_rc_corner 0 2 5  {4 0} 1}
[04/14 14:50:23     18s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:18.6 mem=3033.1M
[04/14 14:50:23     18s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:18.6 mem=3033.1M
[04/14 14:50:23     18s] Creating Lib Analyzer, finished. 
[04/14 14:50:23     18s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:18.6 mem=3033.1M)
[04/14 14:50:23     18s] End AAE Lib Interpolated Model. (MEM=3097.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:23     18s] ** INFO: Initializing Glitch Interface
[04/14 14:50:23     18s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3097.1M, EPOCH TIME: 1744653023.421612
[04/14 14:50:23     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:23     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:23     18s] 
[04/14 14:50:23     18s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:23     18s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:23     18s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3097.1M, EPOCH TIME: 1744653023.424425
[04/14 14:50:23     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:23     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:23     18s] ** INFO: Initializing Glitch Interface
[04/14 14:50:23     18s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.035  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   33    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.963%
------------------------------------------------------------------

[04/14 14:50:23     18s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 2545.6M, totSessionCpu=0:00:19 **
[04/14 14:50:23     18s] Begin: Collecting metrics
[04/14 14:50:23     18s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.035 |   0 |       69.96 | 0:00:00  |        3098 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[04/14 14:50:23     18s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2545.6M, current mem=2543.9M)

[04/14 14:50:23     18s] End: Collecting metrics
[04/14 14:50:23     18s] OPTC: m4 20.0 50.0 [ 461168601842738790400.0 20.0 50.0 ]
[04/14 14:50:23     18s] OPTC: view 50.0:461168601842738790400.0 [ 0.0500 ]
[04/14 14:50:23     18s] Setting latch borrow mode to budget during optimization.
[04/14 14:50:23     18s] **INFO: flowCheckPoint #2 OptimizationPass1
[04/14 14:50:23     18s] Deleting Lib Analyzer.
[04/14 14:50:23     18s] **INFO: Start fixing DRV (Mem = 3094.23M) ...
[04/14 14:50:23     18s] Begin: GigaOpt DRV Optimization
[04/14 14:50:23     18s] Glitch fixing enabled
[04/14 14:50:23     18s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[04/14 14:50:23     18s] *** DrvOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:18.7/0:00:19.7 (1.0), mem = 3094.2M
[04/14 14:50:23     18s] End AAE Lib Interpolated Model. (MEM=3094.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:23     18s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2265249.1
[04/14 14:50:23     18s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/14 14:50:23     18s] 
[04/14 14:50:23     18s] Creating Lib Analyzer ...
[04/14 14:50:23     18s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[04/14 14:50:23     18s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[04/14 14:50:23     18s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[04/14 14:50:23     18s] 
[04/14 14:50:23     18s] {RT default_emulate_rc_corner 0 2 5  {4 0} 1}
[04/14 14:50:24     19s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:19.2 mem=3098.2M
[04/14 14:50:24     19s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:19.2 mem=3098.2M
[04/14 14:50:24     19s] Creating Lib Analyzer, finished. 
[04/14 14:50:24     19s] ### Creating TopoMgr, started
[04/14 14:50:24     19s] ### Creating TopoMgr, finished
[04/14 14:50:24     19s] #optDebug: Start CG creation (mem=3098.2M)
[04/14 14:50:24     19s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[04/14 14:50:24     19s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[04/14 14:50:24     19s] ToF 1377.5490um
[04/14 14:50:24     19s] (cpu=0:00:00.1, mem=3192.0M)
[04/14 14:50:24     19s]  ...processing cgPrt (cpu=0:00:00.1, mem=3192.0M)
[04/14 14:50:24     19s]  ...processing cgEgp (cpu=0:00:00.1, mem=3192.0M)
[04/14 14:50:24     19s]  ...processing cgPbk (cpu=0:00:00.1, mem=3192.0M)
[04/14 14:50:24     19s]  ...processing cgNrb(cpu=0:00:00.1, mem=3192.0M)
[04/14 14:50:24     19s]  ...processing cgObs (cpu=0:00:00.1, mem=3192.0M)
[04/14 14:50:24     19s]  ...processing cgCon (cpu=0:00:00.1, mem=3192.0M)
[04/14 14:50:24     19s]  ...processing cgPdm (cpu=0:00:00.1, mem=3192.0M)
[04/14 14:50:24     19s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3192.0M)
[04/14 14:50:24     19s] 
[04/14 14:50:24     19s] Active Setup views: default_emulate_view 
[04/14 14:50:24     19s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3192.0M, EPOCH TIME: 1744653024.204429
[04/14 14:50:24     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:24     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:24     19s] 
[04/14 14:50:24     19s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:24     19s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:24     19s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3192.0M, EPOCH TIME: 1744653024.207309
[04/14 14:50:24     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:24     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:24     19s] [oiPhyDebug] optDemand 1194896000.00, spDemand 1194896000.00.
[04/14 14:50:24     19s] [LDM::Info] TotalInstCnt at InitDesignMc1: 209
[04/14 14:50:24     19s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[04/14 14:50:24     19s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:19.4 mem=3192.0M
[04/14 14:50:24     19s] OPERPROF: Starting DPlace-Init at level 1, MEM:3192.0M, EPOCH TIME: 1744653024.207809
[04/14 14:50:24     19s] Processing tracks to init pin-track alignment.
[04/14 14:50:24     19s] z: 1, totalTracks: 1
[04/14 14:50:24     19s] z: 3, totalTracks: 1
[04/14 14:50:24     19s] z: 5, totalTracks: 1
[04/14 14:50:24     19s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:24     19s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3192.0M, EPOCH TIME: 1744653024.208579
[04/14 14:50:24     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:24     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:24     19s] 
[04/14 14:50:24     19s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:24     19s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:24     19s] 
[04/14 14:50:24     19s]  Skipping Bad Lib Cell Checking (CMU) !
[04/14 14:50:24     19s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3192.0M, EPOCH TIME: 1744653024.211177
[04/14 14:50:24     19s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3192.0M, EPOCH TIME: 1744653024.211199
[04/14 14:50:24     19s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3192.0M, EPOCH TIME: 1744653024.211274
[04/14 14:50:24     19s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3192.0MB).
[04/14 14:50:24     19s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.003, REAL:0.004, MEM:3192.0M, EPOCH TIME: 1744653024.211337
[04/14 14:50:24     19s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[04/14 14:50:24     19s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 209
[04/14 14:50:24     19s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:19.4 mem=3192.0M
[04/14 14:50:24     19s] #optDebug: Start CG creation (mem=3192.0M)
[04/14 14:50:24     19s]  ...initializing CG (cpu=0:00:00.0, mem=3201.4M)
[04/14 14:50:24     19s]  ...processing cgPrt (cpu=0:00:00.0, mem=3201.4M)
[04/14 14:50:24     19s]  ...processing cgEgp (cpu=0:00:00.0, mem=3201.4M)
[04/14 14:50:24     19s]  ...processing cgPbk (cpu=0:00:00.0, mem=3201.4M)
[04/14 14:50:24     19s]  ...processing cgNrb(cpu=0:00:00.0, mem=3201.4M)
[04/14 14:50:24     19s]  ...processing cgObs (cpu=0:00:00.0, mem=3201.4M)
[04/14 14:50:24     19s]  ...processing cgCon (cpu=0:00:00.0, mem=3201.4M)
[04/14 14:50:24     19s]  ...processing cgPdm (cpu=0:00:00.0, mem=3201.4M)
[04/14 14:50:24     19s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=3201.4M)
[04/14 14:50:24     19s] ### Creating RouteCongInterface, started
[04/14 14:50:24     19s] ### Creating RouteCongInterface, finished
[04/14 14:50:24     19s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[04/14 14:50:24     19s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[04/14 14:50:24     19s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[04/14 14:50:24     19s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[04/14 14:50:24     19s] AoF 6866.4200um
[04/14 14:50:24     19s] **INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
[04/14 14:50:24     19s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[04/14 14:50:24     19s] [GPS-DRV] Optimizer inputs ============================= 
[04/14 14:50:24     19s] [GPS-DRV] drvFixingStage: Small Scale
[04/14 14:50:24     19s] [GPS-DRV] costLowerBound: 0.1
[04/14 14:50:24     19s] [GPS-DRV] setupTNSCost  : 0.3
[04/14 14:50:24     19s] [GPS-DRV] maxIter       : 10
[04/14 14:50:24     19s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[04/14 14:50:24     19s] [GPS-DRV] Optimizer parameters ============================= 
[04/14 14:50:24     19s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[04/14 14:50:24     19s] [GPS-DRV] maxDensity (design): 0.95
[04/14 14:50:24     19s] [GPS-DRV] maxLocalDensity: 0.96
[04/14 14:50:24     19s] [GPS-DRV] MaxBufDistForPlaceBlk: 1um
[04/14 14:50:24     19s] [GPS-DRV] Dflt RT Characteristic Length 616.76um AoF 6866.42um x 1
[04/14 14:50:24     19s] [GPS-DRV] isCPECostingOn: false
[04/14 14:50:24     19s] [GPS-DRV] MaintainWNS: 1
[04/14 14:50:24     19s] [GPS-DRV] All active and enabled setup views
[04/14 14:50:24     19s] [GPS-DRV]     default_emulate_view
[04/14 14:50:24     19s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[04/14 14:50:24     19s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[04/14 14:50:24     19s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[04/14 14:50:24     19s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[04/14 14:50:24     19s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3220.4M, EPOCH TIME: 1744653024.396117
[04/14 14:50:24     19s] Found 0 hard placement blockage before merging.
[04/14 14:50:24     19s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3220.4M, EPOCH TIME: 1744653024.396207
[04/14 14:50:24     19s] ** INFO: Initializing Glitch Interface
[04/14 14:50:24     19s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[04/14 14:50:24     19s] [GPS-DRV] ROI - unit(Area: 3.7536e+06; LeakageP: 1.568e-12; DynamicP: 3.7536e+06)DBU
[04/14 14:50:24     19s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/14 14:50:24     19s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[04/14 14:50:24     19s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/14 14:50:24     19s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/14 14:50:24     19s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/14 14:50:24     19s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/14 14:50:24     19s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0| 69.96%|          |         |
[04/14 14:50:24     19s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/14 14:50:24     19s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0| 69.96%| 0:00:00.0|  3220.4M|
[04/14 14:50:24     19s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/14 14:50:24     19s] Bottom Preferred Layer:
[04/14 14:50:24     19s]     None
[04/14 14:50:24     19s] Via Pillar Rule:
[04/14 14:50:24     19s]     None
[04/14 14:50:24     19s] Finished writing unified metrics of routing constraints.
[04/14 14:50:24     19s] 
[04/14 14:50:24     19s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3220.4M) ***
[04/14 14:50:24     19s] 
[04/14 14:50:24     19s] Deleting 0 temporary hard placement blockage(s).
[04/14 14:50:24     19s] Total-nets :: 274, Stn-nets :: 0, ratio :: 0 %, Total-len 3105.09, Stn-len 0
[04/14 14:50:24     19s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 209
[04/14 14:50:24     19s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3220.4M, EPOCH TIME: 1744653024.400572
[04/14 14:50:24     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:209).
[04/14 14:50:24     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:24     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:24     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:24     19s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3147.4M, EPOCH TIME: 1744653024.401539
[04/14 14:50:24     19s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2265249.1
[04/14 14:50:24     19s] *** DrvOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:19.6/0:00:20.6 (1.0), mem = 3147.4M
[04/14 14:50:24     19s] 
[04/14 14:50:24     19s] =============================================================================================
[04/14 14:50:24     19s]  Step TAT Report : DrvOpt #1 / route_opt_design #1                              23.32-s091_1
[04/14 14:50:24     19s] =============================================================================================
[04/14 14:50:24     19s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:24     19s] ---------------------------------------------------------------------------------------------
[04/14 14:50:24     19s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:24     19s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  55.4 % )     0:00:00.5 /  0:00:00.5    1.0
[04/14 14:50:24     19s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:24     19s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:24     19s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:24     19s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:24     19s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/14 14:50:24     19s] [ ChannelGraphInit       ]      2   0:00:00.1  (  16.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:24     19s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:24     19s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:24     19s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:24     19s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:24     19s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:24     19s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:24     19s] [ MISC                   ]          0:00:00.2  (  27.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/14 14:50:24     19s] ---------------------------------------------------------------------------------------------
[04/14 14:50:24     19s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[04/14 14:50:24     19s] ---------------------------------------------------------------------------------------------
[04/14 14:50:24     19s] drv optimizer changes nothing and skips refinePlace
[04/14 14:50:24     19s] End: GigaOpt DRV Optimization
[04/14 14:50:24     19s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2596.4M, totSessionCpu=0:00:20 **
[04/14 14:50:24     19s] Begin: Collecting metrics
[04/14 14:50:24     19s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |    0.035 |           |        0 |       69.96 | 0:00:00  |        3098 |    0 |   0 |
| drv_eco_fixing  |     0.000 |    0.035 |         0 |        0 |       69.96 | 0:00:01  |        3147 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:24     19s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2616.3M, current mem=2596.4M)

[04/14 14:50:24     19s] End: Collecting metrics
[04/14 14:50:24     19s] *info:
[04/14 14:50:24     19s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3147.45M).
[04/14 14:50:24     19s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3147.4M, EPOCH TIME: 1744653024.453251
[04/14 14:50:24     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:24     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:24     19s] 
[04/14 14:50:24     19s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:24     19s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:24     19s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3147.4M, EPOCH TIME: 1744653024.456087
[04/14 14:50:24     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:24     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:24     19s] ** INFO: Initializing Glitch Interface
[04/14 14:50:24     19s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=3147.4M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.035  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   33    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.963%
------------------------------------------------------------------

[04/14 14:50:24     19s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2596.7M, totSessionCpu=0:00:20 **
[04/14 14:50:24     19s] ** INFO: Initializing Glitch Interface
[04/14 14:50:24     19s]   DRV Snapshot: (REF)
[04/14 14:50:24     19s]          Tran DRV: 0 (0)
[04/14 14:50:24     19s]           Cap DRV: 0 (0)
[04/14 14:50:24     19s]        Fanout DRV: 0 (0)
[04/14 14:50:24     19s]            Glitch: 0 (0)
[04/14 14:50:24     19s] Deleting Lib Analyzer.
[04/14 14:50:24     19s] GigaOpt: target slack met, skip TNS optimization
[04/14 14:50:24     19s] **INFO: flowCheckPoint #3 OptimizationPass2
[04/14 14:50:24     19s] *** BuildHoldData #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:19.7/0:00:20.6 (1.0), mem = 3143.8M
[04/14 14:50:24     19s] End AAE Lib Interpolated Model. (MEM=3143.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:24     19s] Saving timing graph ...
[04/14 14:50:24     19s] TG backup dir: /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/opt_timing_graph_AZotLQ
[04/14 14:50:24     19s] Disk Usage:
[04/14 14:50:24     19s] Filesystem     1K-blocks     Used Available Use% Mounted on
[04/14 14:50:24     19s] /dev/sda5      491029408 21396560 444616480   5% /home
[04/14 14:50:24     19s] Done save timing graph
[04/14 14:50:24     19s] Disk Usage:
[04/14 14:50:24     19s] Filesystem     1K-blocks     Used Available Use% Mounted on
[04/14 14:50:24     19s] /dev/sda5      491029408 21398764 444614276   5% /home
[04/14 14:50:24     19s] **INFO: Starting Blocking QThread with 1 CPU
[04/14 14:50:24     19s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/14 14:50:24      0s] *** QThread HoldInit [begin] (BuildHoldData #1 / route_opt_design #1) : mem = 0.8M
[04/14 14:50:24      0s] Latch borrow mode reset to max_borrow
[04/14 14:50:24      0s] AAE_INFO: switching setDelayCal -siAware from true to false ...
[04/14 14:50:24      0s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[04/14 14:50:24      0s] 
[04/14 14:50:24      0s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:24      0s] 
[04/14 14:50:24      0s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:24      0s] OPTC: user 20.0
[04/14 14:50:24      0s] Starting delay calculation for Hold views
[04/14 14:50:24      0s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/14 14:50:24      0s] #################################################################################
[04/14 14:50:24      0s] # Design Stage: PostRoute
[04/14 14:50:24      0s] # Design Name: signal_32bits
[04/14 14:50:24      0s] # Design Mode: 90nm
[04/14 14:50:24      0s] # Analysis Mode: MMMC OCV 
[04/14 14:50:24      0s] # Parasitics Mode: SPEF/RCDB 
[04/14 14:50:24      0s] # Signoff Settings: SI Off 
[04/14 14:50:24      0s] #################################################################################
[04/14 14:50:24      0s] AAE_INFO: 1 threads acquired from CTE.
[04/14 14:50:24      0s] Calculate late delays in OCV mode...
[04/14 14:50:24      0s] Calculate early delays in OCV mode...
[04/14 14:50:24      0s] Topological Sorting (REAL = 0:00:00.0, MEM = 10.3M, InitMEM = 10.3M)
[04/14 14:50:24      0s] Start delay calculation (fullDC) (1 T). (MEM=1998.02)
[04/14 14:50:24      0s] End AAE Lib Interpolated Model. (MEM=10.2891 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:24      0s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
[04/14 14:50:24      0s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 276. 
[04/14 14:50:24      0s] Total number of fetched objects 276
[04/14 14:50:24      0s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:24      0s] End delay calculation. (MEM=1970.68 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:24      0s] End delay calculation (fullDC). (MEM=1970.68 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:24      0s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[04/14 14:50:24      0s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
[04/14 14:50:24      0s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
[04/14 14:50:24      0s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[04/14 14:50:24      0s] *** QThread HoldInit [finish] (BuildHoldData #1 / route_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), mem = 0.0M
[04/14 14:50:24      0s] 
[04/14 14:50:24      0s] =============================================================================================
[04/14 14:50:24      0s]  Step TAT Report : QThreadWorker #1 / BuildHoldData #1 / route_opt_design #1
[04/14 14:50:24      0s]                                                                                 23.32-s091_1
[04/14 14:50:24      0s] =============================================================================================
[04/14 14:50:24      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:24      0s] ---------------------------------------------------------------------------------------------
[04/14 14:50:24      0s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:24      0s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:24      0s] [ HoldTimerInit          ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:24      0s] [ UpdateTimingGraph      ]      1   0:00:00.1  (  63.3 % )     0:00:00.1 /  0:00:00.2    1.0
[04/14 14:50:24      0s] [ FullDelayCalc          ]      1   0:00:00.0  (  17.9 % )     0:00:00.0 /  0:00:00.0    1.0
[04/14 14:50:24      0s] [ TimingUpdate           ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:24      0s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:24      0s] [ MISC                   ]          0:00:00.0  (  15.5 % )     0:00:00.0 /  0:00:00.0    0.4
[04/14 14:50:24      0s] ---------------------------------------------------------------------------------------------
[04/14 14:50:24      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[04/14 14:50:24      0s] ---------------------------------------------------------------------------------------------

[04/14 14:50:24     19s]  
_______________________________________________________________________
[04/14 14:50:24     19s] Restoring timing graph ...
[04/14 14:50:25     20s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/14 14:50:25     20s] Done restore timing graph
[04/14 14:50:25     20s] End AAE Lib Interpolated Model. (MEM=3191.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:25     20s] ** INFO: Initializing Glitch Interface
[04/14 14:50:25     20s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3191.5M, EPOCH TIME: 1744653025.048828
[04/14 14:50:25     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:25     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:25     20s] 
[04/14 14:50:25     20s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:25     20s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:25     20s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3191.5M, EPOCH TIME: 1744653025.052085
[04/14 14:50:25     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:25     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:25     20s] ** INFO: Initializing Glitch Interface
[04/14 14:50:25     20s] 
------------------------------------------------------------------
         Before 2nd PASS Opt
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.035  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.963%
------------------------------------------------------------------

[04/14 14:50:25     20s] *** BuildHoldData #1 [finish] (route_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.7 (0.7), totSession cpu/real = 0:00:20.1/0:00:21.3 (0.9), mem = 3224.4M
[04/14 14:50:25     20s] 
[04/14 14:50:25     20s] =============================================================================================
[04/14 14:50:25     20s]  Step TAT Report : BuildHoldData #1 / route_opt_design #1                       23.32-s091_1
[04/14 14:50:25     20s] =============================================================================================
[04/14 14:50:25     20s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:25     20s] ---------------------------------------------------------------------------------------------
[04/14 14:50:25     20s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:25     20s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:25     20s] [ DrvReport              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:25     20s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:25     20s] [ UpdateTimingGraph      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:25     20s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:25     20s] [ TimingReport           ]      1   0:00:00.1  (  10.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:25     20s] [ SaveTimingGraph        ]      1   0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.1    0.8
[04/14 14:50:25     20s] [ RestoreTimingGraph     ]      1   0:00:00.1  (  16.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:25     20s] [ QThreadWait            ]      1   0:00:00.2  (  32.1 % )     0:00:00.2 /  0:00:00.0      *
[04/14 14:50:25     20s] [ MISC                   ]          0:00:00.2  (  28.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/14 14:50:25     20s] ---------------------------------------------------------------------------------------------
[04/14 14:50:25     20s]  BuildHoldData #1 TOTAL             0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.4    0.7
[04/14 14:50:25     20s] ---------------------------------------------------------------------------------------------
[04/14 14:50:25     20s] Glitch fixing enabled
[04/14 14:50:25     20s] *** Timing Is met
[04/14 14:50:25     20s] *** Check timing (0:00:00.0)
[04/14 14:50:25     20s] *** Setup timing is met (target slack 0ns)
[04/14 14:50:25     20s]   Timing Snapshot: (REF)
[04/14 14:50:25     20s]      Weighted WNS: 0.000
[04/14 14:50:25     20s]       All  PG WNS: 0.000
[04/14 14:50:25     20s]       High PG WNS: 0.000
[04/14 14:50:25     20s]       All  PG TNS: 0.000
[04/14 14:50:25     20s]       High PG TNS: 0.000
[04/14 14:50:25     20s]       Low  PG TNS: 0.000
[04/14 14:50:25     20s]    Category Slack: { [L, 0.036] }
[04/14 14:50:25     20s] 
[04/14 14:50:25     20s] 
[04/14 14:50:25     20s] Creating Lib Analyzer ...
[04/14 14:50:25     20s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[04/14 14:50:25     20s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[04/14 14:50:25     20s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[04/14 14:50:25     20s] 
[04/14 14:50:25     20s] {RT default_emulate_rc_corner 0 2 5  {4 0} 1}
[04/14 14:50:25     20s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:20.7 mem=3155.4M
[04/14 14:50:25     20s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:20.7 mem=3155.4M
[04/14 14:50:25     20s] Creating Lib Analyzer, finished. 
[04/14 14:50:25     20s] **INFO: flowCheckPoint #4 OptimizationHold
[04/14 14:50:25     20s] 
[04/14 14:50:25     20s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:25     20s] Deleting Lib Analyzer.
[04/14 14:50:25     20s] 
[04/14 14:50:25     20s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:25     20s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/14 14:50:25     20s] 
[04/14 14:50:25     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:25     20s] Summary for sequential cells identification: 
[04/14 14:50:25     20s]   Identified SBFF number: 45
[04/14 14:50:25     20s]   Identified MBFF number: 0
[04/14 14:50:25     20s]   Identified SB Latch number: 17
[04/14 14:50:25     20s]   Identified MB Latch number: 0
[04/14 14:50:25     20s]   Not identified SBFF number: 0
[04/14 14:50:25     20s]   Not identified MBFF number: 0
[04/14 14:50:25     20s]   Not identified SB Latch number: 0
[04/14 14:50:25     20s]   Not identified MB Latch number: 0
[04/14 14:50:25     20s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:25     20s]  Visiting view : default_emulate_view
[04/14 14:50:25     20s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:25     20s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:25     20s]  Visiting view : default_emulate_view
[04/14 14:50:25     20s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:25     20s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:25     20s] TLC MultiMap info (StdDelay):
[04/14 14:50:25     20s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:25     20s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:25     20s]  Setting StdDelay to: 42.5ps
[04/14 14:50:25     20s] 
[04/14 14:50:25     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:25     20s] 
[04/14 14:50:25     20s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:25     20s] 
[04/14 14:50:25     20s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:25     20s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3157.4M, EPOCH TIME: 1744653025.657740
[04/14 14:50:25     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:25     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:25     20s] 
[04/14 14:50:25     20s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:25     20s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:25     20s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3157.4M, EPOCH TIME: 1744653025.660626
[04/14 14:50:25     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:25     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:25     20s] GigaOpt Hold Optimizer is used
[04/14 14:50:25     20s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[04/14 14:50:25     20s] End AAE Lib Interpolated Model. (MEM=3157.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:25     20s] 
[04/14 14:50:25     20s] Creating Lib Analyzer ...
[04/14 14:50:25     20s] 
[04/14 14:50:25     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:25     20s] Summary for sequential cells identification: 
[04/14 14:50:25     20s]   Identified SBFF number: 45
[04/14 14:50:25     20s]   Identified MBFF number: 0
[04/14 14:50:25     20s]   Identified SB Latch number: 17
[04/14 14:50:25     20s]   Identified MB Latch number: 0
[04/14 14:50:25     20s]   Not identified SBFF number: 0
[04/14 14:50:25     20s]   Not identified MBFF number: 0
[04/14 14:50:25     20s]   Not identified SB Latch number: 0
[04/14 14:50:25     20s]   Not identified MB Latch number: 0
[04/14 14:50:25     20s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:25     20s]  Visiting view : default_emulate_view
[04/14 14:50:25     20s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:25     20s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:25     20s]  Visiting view : default_emulate_view
[04/14 14:50:25     20s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:25     20s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:25     20s] TLC MultiMap info (StdDelay):
[04/14 14:50:25     20s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:25     20s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:25     20s]  Setting StdDelay to: 42.5ps
[04/14 14:50:25     20s] 
[04/14 14:50:25     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:25     20s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[04/14 14:50:25     20s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[04/14 14:50:25     20s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[04/14 14:50:25     20s] 
[04/14 14:50:25     20s] {RT default_emulate_rc_corner 0 2 5  {4 0} 1}
[04/14 14:50:26     21s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:21.2 mem=3159.4M
[04/14 14:50:26     21s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:21.2 mem=3159.4M
[04/14 14:50:26     21s] Creating Lib Analyzer, finished. 
[04/14 14:50:26     21s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:21.2 mem=3159.4M ***
[04/14 14:50:26     21s] *** BuildHoldData #2 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:21.2/0:00:22.4 (0.9), mem = 3159.4M
[04/14 14:50:26     21s] Saving timing graph ...
[04/14 14:50:26     21s] TG backup dir: /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/opt_timing_graph_ss4XOJ
[04/14 14:50:26     21s] Disk Usage:
[04/14 14:50:26     21s] Filesystem     1K-blocks     Used Available Use% Mounted on
[04/14 14:50:26     21s] /dev/sda5      491029408 21396596 444616444   5% /home
[04/14 14:50:26     21s] Done save timing graph
[04/14 14:50:26     21s] Disk Usage:
[04/14 14:50:26     21s] Filesystem     1K-blocks     Used Available Use% Mounted on
[04/14 14:50:26     21s] /dev/sda5      491029408 21398804 444614236   5% /home
[04/14 14:50:26     21s] Latch borrow mode reset to max_borrow
[04/14 14:50:26     21s] 
[04/14 14:50:26     21s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:26     21s] Deleting Lib Analyzer.
[04/14 14:50:26     21s] 
[04/14 14:50:26     21s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:26     21s] OPTC: user 20.0
[04/14 14:50:26     21s] Starting delay calculation for Hold views
[04/14 14:50:26     21s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/14 14:50:26     21s] AAE_INFO: resetNetProps viewIdx 0 
[04/14 14:50:26     21s] Starting SI iteration 1 using Infinite Timing Windows
[04/14 14:50:26     21s] #################################################################################
[04/14 14:50:26     21s] # Design Stage: PostRoute
[04/14 14:50:26     21s] # Design Name: signal_32bits
[04/14 14:50:26     21s] # Design Mode: 90nm
[04/14 14:50:26     21s] # Analysis Mode: MMMC OCV 
[04/14 14:50:26     21s] # Parasitics Mode: SPEF/RCDB 
[04/14 14:50:26     21s] # Signoff Settings: SI On 
[04/14 14:50:26     21s] #################################################################################
[04/14 14:50:26     21s] AAE_INFO: 1 threads acquired from CTE.
[04/14 14:50:26     21s] Setting infinite Tws ...
[04/14 14:50:26     21s] First Iteration Infinite Tw... 
[04/14 14:50:26     21s] Calculate late delays in OCV mode...
[04/14 14:50:26     21s] Calculate early delays in OCV mode...
[04/14 14:50:26     21s] Topological Sorting (REAL = 0:00:00.0, MEM = 3169.0M, InitMEM = 3169.0M)
[04/14 14:50:26     21s] Start delay calculation (fullDC) (1 T). (MEM=2646.3)
[04/14 14:50:26     21s] End AAE Lib Interpolated Model. (MEM=3169.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:26     21s] Total number of fetched objects 276
[04/14 14:50:26     21s] AAE_INFO-618: Total number of nets in the design is 278,  100.0 percent of the nets selected for SI analysis
[04/14 14:50:26     21s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:26     21s] End delay calculation. (MEM=2646.23 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:26     21s] End delay calculation (fullDC). (MEM=2646.23 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:26     21s] Save waveform /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/.AAE_Jb8q9O/.AAE_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1/waveform.data...
[04/14 14:50:26     21s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3195.7M) ***
[04/14 14:50:26     21s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3195.7M)
[04/14 14:50:26     21s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/14 14:50:26     21s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3195.7M)
[04/14 14:50:26     21s] 
[04/14 14:50:26     21s] Executing IPO callback for view pruning (simultaneousMode=0)..
[04/14 14:50:26     21s] 
[04/14 14:50:26     21s] Active hold views:
[04/14 14:50:26     21s]  default_emulate_view
[04/14 14:50:26     21s]   Dominating endpoints: 0
[04/14 14:50:26     21s]   Dominating TNS: -0.000
[04/14 14:50:26     21s] 
[04/14 14:50:26     21s] Starting SI iteration 2
[04/14 14:50:26     21s] Calculate late delays in OCV mode...
[04/14 14:50:26     21s] Calculate early delays in OCV mode...
[04/14 14:50:26     21s] Start delay calculation (fullDC) (1 T). (MEM=2613.14)
[04/14 14:50:26     21s] End AAE Lib Interpolated Model. (MEM=3138.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:26     21s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
[04/14 14:50:26     21s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 276. 
[04/14 14:50:26     21s] Total number of fetched objects 276
[04/14 14:50:26     21s] AAE_INFO-618: Total number of nets in the design is 278,  0.0 percent of the nets selected for SI analysis
[04/14 14:50:26     21s] End delay calculation. (MEM=2612.42 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:26     21s] End delay calculation (fullDC). (MEM=2612.42 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:26     21s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3059.8M) ***
[04/14 14:50:26     21s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:21.6 mem=3059.8M)
[04/14 14:50:26     21s] Done building cte hold timing graph (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:21.6 mem=3059.8M ***
[04/14 14:50:26     21s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:21.6 mem=3143.9M ***
[04/14 14:50:26     21s] OPTC: m4 20.0 50.0 [ 461168601842738790400.0 20.0 50.0 ]
[04/14 14:50:26     21s] OPTC: view 50.0:461168601842738790400.0 [ 0.0500 ]
[04/14 14:50:26     21s] Restoring timing graph ...
[04/14 14:50:26     21s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/14 14:50:26     21s] Done restore timing graph
[04/14 14:50:26     21s] Done building cte setup timing graph (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:21.9 mem=3225.1M ***
[04/14 14:50:26     21s] *info: category slack lower bound [L 0.0] default
[04/14 14:50:26     21s] --------------------------------------------------- 
[04/14 14:50:26     21s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/14 14:50:26     21s] --------------------------------------------------- 
[04/14 14:50:26     21s]          WNS    reg2regWNS
[04/14 14:50:26     21s]     0.036 ns      0.036 ns
[04/14 14:50:26     21s] --------------------------------------------------- 
[04/14 14:50:26     21s] Setting latch borrow mode to budget during optimization.
[04/14 14:50:26     21s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/14 14:50:26     21s] 
[04/14 14:50:26     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:26     21s] Summary for sequential cells identification: 
[04/14 14:50:26     21s]   Identified SBFF number: 45
[04/14 14:50:26     21s]   Identified MBFF number: 0
[04/14 14:50:26     21s]   Identified SB Latch number: 17
[04/14 14:50:26     21s]   Identified MB Latch number: 0
[04/14 14:50:26     21s]   Not identified SBFF number: 0
[04/14 14:50:26     21s]   Not identified MBFF number: 0
[04/14 14:50:26     21s]   Not identified SB Latch number: 0
[04/14 14:50:26     21s]   Not identified MB Latch number: 0
[04/14 14:50:26     21s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:27     21s]  Visiting view : default_emulate_view
[04/14 14:50:27     21s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:27     21s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:27     21s]  Visiting view : default_emulate_view
[04/14 14:50:27     21s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:27     21s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:27     21s] TLC MultiMap info (StdDelay):
[04/14 14:50:27     21s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:27     21s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:27     21s]  Setting StdDelay to: 42.5ps
[04/14 14:50:27     21s] 
[04/14 14:50:27     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:27     21s] 
[04/14 14:50:27     21s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:27     21s] 
[04/14 14:50:27     21s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:27     21s] 
[04/14 14:50:27     21s] Creating Lib Analyzer ...
[04/14 14:50:27     21s] 
[04/14 14:50:27     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:27     21s] Summary for sequential cells identification: 
[04/14 14:50:27     21s]   Identified SBFF number: 45
[04/14 14:50:27     21s]   Identified MBFF number: 0
[04/14 14:50:27     21s]   Identified SB Latch number: 17
[04/14 14:50:27     21s]   Identified MB Latch number: 0
[04/14 14:50:27     21s]   Not identified SBFF number: 0
[04/14 14:50:27     21s]   Not identified MBFF number: 0
[04/14 14:50:27     21s]   Not identified SB Latch number: 0
[04/14 14:50:27     21s]   Not identified MB Latch number: 0
[04/14 14:50:27     21s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:27     21s]  Visiting view : default_emulate_view
[04/14 14:50:27     21s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:27     21s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:27     21s]  Visiting view : default_emulate_view
[04/14 14:50:27     21s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:27     21s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:27     21s] TLC MultiMap info (StdDelay):
[04/14 14:50:27     21s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:27     21s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:27     21s]  Setting StdDelay to: 42.5ps
[04/14 14:50:27     21s] 
[04/14 14:50:27     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:27     21s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[04/14 14:50:27     21s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[04/14 14:50:27     21s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[04/14 14:50:27     21s] 
[04/14 14:50:27     21s] {RT default_emulate_rc_corner 0 2 5  {4 0} 1}
[04/14 14:50:27     22s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:22.5 mem=3229.0M
[04/14 14:50:27     22s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:22.5 mem=3229.0M
[04/14 14:50:27     22s] Creating Lib Analyzer, finished. 
[04/14 14:50:27     22s] 
[04/14 14:50:27     22s] *Info: minBufDelay = 93.0 ps, libStdDelay = 42.5 ps, minBufSize = 3753600 (3.0)
[04/14 14:50:27     22s] *Info: worst delay setup view: default_emulate_view
[04/14 14:50:27     22s] Footprint list for hold buffering (delay unit: ps)
[04/14 14:50:27     22s] =================================================================
[04/14 14:50:27     22s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[04/14 14:50:27     22s] ------------------------------------------------------------------
[04/14 14:50:27     22s] *Info:      102.2       1.00     61.49    3.0  60.47 sky130_fd_sc_hd__buf_1 (A,X)
[04/14 14:50:27     22s] *Info:      102.1       1.00     61.49    3.0  60.49 sky130_fd_sc_hd__clkbuf_1 (A,X)
[04/14 14:50:27     22s] *Info:       96.6       1.00     31.52    4.0  24.92 sky130_fd_sc_hd__buf_2 (A,X)
[04/14 14:50:27     22s] *Info:      103.2       1.00     36.17    4.0  31.77 sky130_fd_sc_hd__clkbuf_2 (A,X)
[04/14 14:50:27     22s] *Info:       97.8       1.00     19.64    6.0  13.80 sky130_fd_sc_hd__buf_4 (A,X)
[04/14 14:50:27     22s] *Info:      119.3       1.00     22.74    6.0  17.17 sky130_fd_sc_hd__clkbuf_4 (A,X)
[04/14 14:50:27     22s] *Info:      225.8       1.00     50.64    7.0  50.40 sky130_fd_sc_hd__dlygate4sd2_1 (A,X)
[04/14 14:50:27     22s] *Info:      199.5       1.00     51.68    7.0  50.42 sky130_fd_sc_hd__dlygate4sd1_1 (A,X)
[04/14 14:50:27     22s] *Info:      196.6       1.00     35.66    8.0  31.15 sky130_fd_sc_hd__clkdlybuf4s18_2 (A,X)
[04/14 14:50:27     22s] *Info:      258.7       1.00     38.24    8.0  31.22 sky130_fd_sc_hd__clkdlybuf4s25_2 (A,X)
[04/14 14:50:27     22s] *Info:      551.3       1.00     57.88    8.0  52.77 sky130_fd_sc_hd__dlygate4sd3_1 (A,X)
[04/14 14:50:27     22s] *Info:      202.9       1.00     59.94    8.0  60.05 sky130_fd_sc_hd__clkdlybuf4s15_1 (A,X)
[04/14 14:50:27     22s] *Info:      217.1       1.00     59.94    8.0  60.13 sky130_fd_sc_hd__clkdlybuf4s18_1 (A,X)
[04/14 14:50:27     22s] *Info:      269.0       1.00     61.49    8.0  61.25 sky130_fd_sc_hd__clkdlybuf4s25_1 (A,X)
[04/14 14:50:27     22s] *Info:      452.3       1.00     64.08    8.0  61.35 sky130_fd_sc_hd__clkdlybuf4s50_1 (A,X)
[04/14 14:50:27     22s] *Info:       93.0       1.00     13.95    9.0   9.70 sky130_fd_sc_hd__buf_6 (A,X)
[04/14 14:50:27     22s] *Info:      193.1       1.00     36.69    9.0  32.10 sky130_fd_sc_hd__clkdlybuf4s15_2 (A,X)
[04/14 14:50:27     22s] *Info:      494.5       1.00     46.51    9.0  32.29 sky130_fd_sc_hd__clkdlybuf4s50_2 (A,X)
[04/14 14:50:27     22s] *Info:      112.5       1.00     50.64   10.0  49.95 sky130_fd_sc_hd__dlymetal6s2s_1 (A,X)
[04/14 14:50:27     22s] *Info:      253.1       1.00     50.64   10.0  50.21 sky130_fd_sc_hd__dlymetal6s6s_1 (A,X)
[04/14 14:50:27     22s] *Info:      191.0       1.00     51.16   10.0  50.37 sky130_fd_sc_hd__dlymetal6s4s_1 (A,X)
[04/14 14:50:27     22s] *Info:      116.3       1.00     13.95   11.0   9.50 sky130_fd_sc_hd__clkbuf_8 (A,X)
[04/14 14:50:27     22s] *Info:      101.6       1.00     12.92   12.0   7.65 sky130_fd_sc_hd__buf_8 (A,X)
[04/14 14:50:27     22s] *Info:      105.5       1.00     10.85   12.0   7.87 sky130_fd_sc_hd__probec_p_8 (A,X)
[04/14 14:50:27     22s] *Info:      103.6       1.00     11.37   12.0   7.87 sky130_fd_sc_hd__probe_p_8 (A,X)
[04/14 14:50:27     22s] *Info:      215.3       1.00     11.37   15.0   8.13 sky130_fd_sc_hd__bufbuf_8 (A,X)
[04/14 14:50:27     22s] *Info:      104.1       1.00      9.82   16.0   5.40 sky130_fd_sc_hd__buf_12 (A,X)
[04/14 14:50:27     22s] *Info:      127.4       1.00      8.78   20.0   5.57 sky130_fd_sc_hd__clkbuf_16 (A,X)
[04/14 14:50:27     22s] *Info:      121.9       1.00      9.30   22.0   4.97 sky130_fd_sc_hd__buf_16 (A,X)
[04/14 14:50:27     22s] *Info:      223.1       1.00      8.27   26.0   5.10 sky130_fd_sc_hd__bufbuf_16 (A,X)
[04/14 14:50:27     22s] =================================================================
[04/14 14:50:27     22s] Hold Timer stdDelay = 42.5ps
[04/14 14:50:27     22s]  Visiting view : default_emulate_view
[04/14 14:50:27     22s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:27     22s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:27     22s] Hold Timer stdDelay = 42.5ps (default_emulate_view)
[04/14 14:50:27     22s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3229.0M, EPOCH TIME: 1744653027.542786
[04/14 14:50:27     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:27     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:27     22s] 
[04/14 14:50:27     22s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:27     22s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:27     22s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3229.0M, EPOCH TIME: 1744653027.545753
[04/14 14:50:27     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:27     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:27     22s] ** INFO: Initializing Glitch Interface
[04/14 14:50:27     22s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.035  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.963%
------------------------------------------------------------------

[04/14 14:50:27     22s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 2658.3M, totSessionCpu=0:00:22 **
[04/14 14:50:27     22s] Begin: Collecting metrics
[04/14 14:50:27     22s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |    0.035 |           |        0 |       69.96 | 0:00:00  |        3098 |    0 |   0 |
| drv_eco_fixing    |     0.000 |    0.035 |         0 |        0 |       69.96 | 0:00:01  |        3147 |    0 |   0 |
| initial_summary_2 |           |    0.035 |           |        0 |       69.96 | 0:00:01  |        3168 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:27     22s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2726.3M, current mem=2658.3M)

[04/14 14:50:27     22s] End: Collecting metrics
[04/14 14:50:27     22s] *** BuildHoldData #2 [finish] (route_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.4 (0.9), totSession cpu/real = 0:00:22.5/0:00:23.8 (0.9), mem = 3168.0M
[04/14 14:50:27     22s] 
[04/14 14:50:27     22s] =============================================================================================
[04/14 14:50:27     22s]  Step TAT Report : BuildHoldData #2 / route_opt_design #1                       23.32-s091_1
[04/14 14:50:27     22s] =============================================================================================
[04/14 14:50:27     22s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:27     22s] ---------------------------------------------------------------------------------------------
[04/14 14:50:27     22s] [ ViewPruning            ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:27     22s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:27     22s] [ MetricReport           ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.1
[04/14 14:50:27     22s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:27     22s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:27     22s] [ CellServerInit         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:27     22s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  37.6 % )     0:00:00.5 /  0:00:00.5    1.0
[04/14 14:50:27     22s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:27     22s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:27     22s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:27     22s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:27     22s] [ UpdateTimingGraph      ]      5   0:00:00.3  (  22.8 % )     0:00:00.4 /  0:00:00.3    0.8
[04/14 14:50:27     22s] [ FullDelayCalc          ]      2   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.1    1.2
[04/14 14:50:27     22s] [ TimingUpdate           ]      7   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:27     22s] [ TimingReport           ]      2   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:27     22s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:27     22s] [ SaveTimingGraph        ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:27     22s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:27     22s] [ MISC                   ]          0:00:00.2  (  14.4 % )     0:00:00.2 /  0:00:00.2    0.9
[04/14 14:50:27     22s] ---------------------------------------------------------------------------------------------
[04/14 14:50:27     22s]  BuildHoldData #2 TOTAL             0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.3    0.9
[04/14 14:50:27     22s] ---------------------------------------------------------------------------------------------
[04/14 14:50:27     22s] *** HoldOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:22.5/0:00:23.8 (0.9), mem = 3168.0M
[04/14 14:50:27     22s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2265249.2
[04/14 14:50:27     22s] 
[04/14 14:50:27     22s] Active Setup views: default_emulate_view 
[04/14 14:50:27     22s] HoldSingleBuffer minRootGain=20
[04/14 14:50:27     22s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 2720 dbu)
[04/14 14:50:27     22s] HoldSingleBuffer minRootGain=20
[04/14 14:50:27     22s] HoldSingleBuffer minRootGain=20
[04/14 14:50:27     22s] HoldSingleBuffer minRootGain=20
[04/14 14:50:27     22s] *info: Run optDesign holdfix with 1 thread.
[04/14 14:50:27     22s] --------------------------------------------------- 
[04/14 14:50:27     22s]    Hold Timing Summary  - Initial 
[04/14 14:50:27     22s] --------------------------------------------------- 
[04/14 14:50:27     22s]  Target slack:       0.0000 ns
[04/14 14:50:27     22s]  View: default_emulate_view 
[04/14 14:50:27     22s]    WNS:  200000.0000
[04/14 14:50:27     22s]    TNS:       0.0000
[04/14 14:50:27     22s]    VP :            0
[04/14 14:50:27     22s]    Worst hold path end point: S[31] 
[04/14 14:50:27     22s] --------------------------------------------------- 
[04/14 14:50:27     22s] *** Hold timing is met. Hold fixing is not needed 
[04/14 14:50:27     22s] **INFO: total 0 insts, 0 nets marked don't touch
[04/14 14:50:27     22s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[04/14 14:50:27     22s] **INFO: total 0 insts, 0 nets unmarked don't touch
[04/14 14:50:27     22s]    Hold Timing Snapshot:
[04/14 14:50:27     22s]              All PG WNS: 0.000
[04/14 14:50:27     22s]              All PG TNS: 0.000
[04/14 14:50:27     22s] Begin: Collecting metrics
[04/14 14:50:27     22s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |    0.035 |           |        0 |       69.96 | 0:00:00  |        3098 |    0 |   0 |
| drv_eco_fixing    |     0.000 |    0.035 |         0 |        0 |       69.96 | 0:00:01  |        3147 |    0 |   0 |
| initial_summary_2 |           |    0.035 |           |        0 |       69.96 | 0:00:01  |        3168 |    0 |   0 |
| hold_fixing       |           |          |           |          |             | 0:00:00  |        3227 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:27     22s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2660.2M, current mem=2660.2M)

[04/14 14:50:27     22s] End: Collecting metrics
[04/14 14:50:27     22s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2265249.2
[04/14 14:50:27     22s] *** HoldOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), totSession cpu/real = 0:00:22.7/0:00:23.9 (0.9), mem = 3227.1M
[04/14 14:50:27     22s] 
[04/14 14:50:27     22s] =============================================================================================
[04/14 14:50:27     22s]  Step TAT Report : HoldOpt #1 / route_opt_design #1                             23.32-s091_1
[04/14 14:50:27     22s] =============================================================================================
[04/14 14:50:27     22s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:27     22s] ---------------------------------------------------------------------------------------------
[04/14 14:50:27     22s] [ MetricReport           ]      1   0:00:00.1  (  33.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/14 14:50:27     22s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:27     22s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:27     22s] [ MISC                   ]          0:00:00.1  (  66.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:27     22s] ---------------------------------------------------------------------------------------------
[04/14 14:50:27     22s]  HoldOpt #1 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[04/14 14:50:27     22s] ---------------------------------------------------------------------------------------------
[04/14 14:50:27     22s] 
[04/14 14:50:27     22s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:27     22s] Deleting Lib Analyzer.
[04/14 14:50:27     22s] 
[04/14 14:50:27     22s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:27     22s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/14 14:50:27     22s] 
[04/14 14:50:27     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:27     22s] Summary for sequential cells identification: 
[04/14 14:50:27     22s]   Identified SBFF number: 45
[04/14 14:50:27     22s]   Identified MBFF number: 0
[04/14 14:50:27     22s]   Identified SB Latch number: 17
[04/14 14:50:27     22s]   Identified MB Latch number: 0
[04/14 14:50:27     22s]   Not identified SBFF number: 0
[04/14 14:50:27     22s]   Not identified MBFF number: 0
[04/14 14:50:27     22s]   Not identified SB Latch number: 0
[04/14 14:50:27     22s]   Not identified MB Latch number: 0
[04/14 14:50:27     22s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:27     22s]  Visiting view : default_emulate_view
[04/14 14:50:27     22s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:27     22s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:27     22s]  Visiting view : default_emulate_view
[04/14 14:50:27     22s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:27     22s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:27     22s] TLC MultiMap info (StdDelay):
[04/14 14:50:27     22s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:27     22s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:27     22s]  Setting StdDelay to: 42.5ps
[04/14 14:50:27     22s] 
[04/14 14:50:27     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:27     22s] 
[04/14 14:50:27     22s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:27     22s] 
[04/14 14:50:27     22s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:27     22s] **INFO: flowCheckPoint #5 OptimizationPreEco
[04/14 14:50:27     22s] Running postRoute recovery in preEcoRoute mode
[04/14 14:50:27     22s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 2653.6M, totSessionCpu=0:00:23 **
[04/14 14:50:27     22s] ** INFO: Initializing Glitch Interface
[04/14 14:50:27     22s]   DRV Snapshot: (TGT)
[04/14 14:50:27     22s]          Tran DRV: 0 (0)
[04/14 14:50:27     22s]           Cap DRV: 0 (0)
[04/14 14:50:27     22s]        Fanout DRV: 0 (0)
[04/14 14:50:27     22s]            Glitch: 0 (0)
[04/14 14:50:27     22s] 
[04/14 14:50:27     22s] Creating Lib Analyzer ...
[04/14 14:50:27     22s] 
[04/14 14:50:27     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:27     22s] Summary for sequential cells identification: 
[04/14 14:50:27     22s]   Identified SBFF number: 45
[04/14 14:50:27     22s]   Identified MBFF number: 0
[04/14 14:50:27     22s]   Identified SB Latch number: 17
[04/14 14:50:27     22s]   Identified MB Latch number: 0
[04/14 14:50:27     22s]   Not identified SBFF number: 0
[04/14 14:50:27     22s]   Not identified MBFF number: 0
[04/14 14:50:27     22s]   Not identified SB Latch number: 0
[04/14 14:50:27     22s]   Not identified MB Latch number: 0
[04/14 14:50:27     22s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:27     22s]  Visiting view : default_emulate_view
[04/14 14:50:27     22s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:27     22s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:27     22s]  Visiting view : default_emulate_view
[04/14 14:50:27     22s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:27     22s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:27     22s] TLC MultiMap info (StdDelay):
[04/14 14:50:27     22s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:27     22s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:27     22s]  Setting StdDelay to: 42.5ps
[04/14 14:50:27     22s] 
[04/14 14:50:27     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:27     22s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[04/14 14:50:27     22s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[04/14 14:50:27     22s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[04/14 14:50:27     22s] 
[04/14 14:50:27     22s] {RT default_emulate_rc_corner 0 2 5  {4 0} 1}
[04/14 14:50:28     23s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:23.2 mem=3221.3M
[04/14 14:50:28     23s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:23.2 mem=3221.3M
[04/14 14:50:28     23s] Creating Lib Analyzer, finished. 
[04/14 14:50:28     23s] Checking DRV degradation...
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] Recovery Manager:
[04/14 14:50:28     23s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/14 14:50:28     23s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/14 14:50:28     23s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/14 14:50:28     23s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/14 14:50:28     23s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3169.27M, totSessionCpu=0:00:23).
[04/14 14:50:28     23s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 2660.1M, totSessionCpu=0:00:23 **
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] ** INFO: Initializing Glitch Interface
[04/14 14:50:28     23s]   DRV Snapshot: (REF)
[04/14 14:50:28     23s]          Tran DRV: 0 (0)
[04/14 14:50:28     23s]           Cap DRV: 0 (0)
[04/14 14:50:28     23s]        Fanout DRV: 0 (0)
[04/14 14:50:28     23s]            Glitch: 0 (0)
[04/14 14:50:28     23s] **INFO: total 0 insts, 0 nets marked don't touch
[04/14 14:50:28     23s] Running post route harden opt
[04/14 14:50:28     23s] Begin: GigaOpt harden opt
[04/14 14:50:28     23s] GigaOpt Checkpoint: Internal hardenOpt -maxLocalDensity 1.0 -numThreads 1 -postRoute -maxIter 3 -nativePathGroupFlow -skipLowEffortCategoryOptimization
[04/14 14:50:28     23s] End AAE Lib Interpolated Model. (MEM=3227.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:28     23s] *** HardenOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:23.2/0:00:24.5 (0.9), mem = 3227.4M
[04/14 14:50:28     23s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2265249.3
[04/14 14:50:28     23s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] Active Setup views: default_emulate_view 
[04/14 14:50:28     23s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3227.4M, EPOCH TIME: 1744653028.412754
[04/14 14:50:28     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:28     23s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:28     23s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3227.4M, EPOCH TIME: 1744653028.415643
[04/14 14:50:28     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] [oiPhyDebug] optDemand 1194896000.00, spDemand 1194896000.00.
[04/14 14:50:28     23s] [LDM::Info] TotalInstCnt at InitDesignMc1: 209
[04/14 14:50:28     23s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[04/14 14:50:28     23s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:23.3 mem=3227.4M
[04/14 14:50:28     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:3227.4M, EPOCH TIME: 1744653028.416162
[04/14 14:50:28     23s] Processing tracks to init pin-track alignment.
[04/14 14:50:28     23s] z: 1, totalTracks: 1
[04/14 14:50:28     23s] z: 3, totalTracks: 1
[04/14 14:50:28     23s] z: 5, totalTracks: 1
[04/14 14:50:28     23s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:28     23s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3227.4M, EPOCH TIME: 1744653028.416943
[04/14 14:50:28     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:28     23s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s]  Skipping Bad Lib Cell Checking (CMU) !
[04/14 14:50:28     23s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3227.4M, EPOCH TIME: 1744653028.419656
[04/14 14:50:28     23s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3227.4M, EPOCH TIME: 1744653028.419676
[04/14 14:50:28     23s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3227.4M, EPOCH TIME: 1744653028.419765
[04/14 14:50:28     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3227.4MB).
[04/14 14:50:28     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.004, REAL:0.004, MEM:3227.4M, EPOCH TIME: 1744653028.419821
[04/14 14:50:28     23s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[04/14 14:50:28     23s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 209
[04/14 14:50:28     23s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:23.3 mem=3227.4M
[04/14 14:50:28     23s] ### Creating RouteCongInterface, started
[04/14 14:50:28     23s] ### Creating RouteCongInterface, finished
[04/14 14:50:28     23s] Info: Using SynthesisEngine executable '/tools/cadence/DDIEXPORT23/INNOVUS231/bin/innovus_'.
[04/14 14:50:28     23s]       SynthesisEngine workers will not check out additional licenses.
[04/14 14:50:28     23s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3256.5M, EPOCH TIME: 1744653028.515149
[04/14 14:50:28     23s] Found 0 hard placement blockage before merging.
[04/14 14:50:28     23s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3256.5M, EPOCH TIME: 1744653028.515200
[04/14 14:50:28     23s] Deleting 0 temporary hard placement blockage(s).
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] *** Finish post-Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3256.5M) ***
[04/14 14:50:28     23s] Bottom Preferred Layer:
[04/14 14:50:28     23s]     None
[04/14 14:50:28     23s] Via Pillar Rule:
[04/14 14:50:28     23s]     None
[04/14 14:50:28     23s] Finished writing unified metrics of routing constraints.
[04/14 14:50:28     23s] Total-nets :: 274, Stn-nets :: 0, ratio :: 0 %, Total-len 3105.09, Stn-len 0
[04/14 14:50:28     23s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 209
[04/14 14:50:28     23s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3256.5M, EPOCH TIME: 1744653028.517365
[04/14 14:50:28     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:209).
[04/14 14:50:28     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3182.5M, EPOCH TIME: 1744653028.518388
[04/14 14:50:28     23s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2265249.3
[04/14 14:50:28     23s] *** HardenOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:23.4/0:00:24.7 (0.9), mem = 3182.5M
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] =============================================================================================
[04/14 14:50:28     23s]  Step TAT Report : HardenOpt #1 / route_opt_design #1                           23.32-s091_1
[04/14 14:50:28     23s] =============================================================================================
[04/14 14:50:28     23s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:28     23s] ---------------------------------------------------------------------------------------------
[04/14 14:50:28     23s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:28     23s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:28     23s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:28     23s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:28     23s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:28     23s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:28     23s] [ TransformInit          ]      1   0:00:00.1  (  37.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:28     23s] [ UpdateEcoRouteMap      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:28     23s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:28     23s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:28     23s] [ MISC                   ]          0:00:00.1  (  59.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:28     23s] ---------------------------------------------------------------------------------------------
[04/14 14:50:28     23s]  HardenOpt #1 TOTAL                 0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/14 14:50:28     23s] ---------------------------------------------------------------------------------------------
[04/14 14:50:28     23s] **INFO: Skipping refine place as no non-legal commits were detected
[04/14 14:50:28     23s] Begin: Collecting metrics
[04/14 14:50:28     23s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |    0.035 |           |        0 |       69.96 | 0:00:00  |        3098 |    0 |   0 |
| drv_eco_fixing    |     0.000 |    0.035 |         0 |        0 |       69.96 | 0:00:01  |        3147 |    0 |   0 |
| initial_summary_2 |           |    0.035 |           |        0 |       69.96 | 0:00:01  |        3168 |    0 |   0 |
| hold_fixing       |           |          |           |          |             | 0:00:00  |        3227 |      |     |
| harden_opt_fixing |           |          |           |          |             | 0:00:00  |        3183 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:28     23s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2674.2M, current mem=2674.2M)

[04/14 14:50:28     23s] End: Collecting metrics
[04/14 14:50:28     23s] End: GigaOpt harden opt
[04/14 14:50:28     23s] **INFO: total 0 insts, 0 nets unmarked don't touch
[04/14 14:50:28     23s] Running refinePlace -preserveRouting true -hardFence false
[04/14 14:50:28     23s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3182.5M, EPOCH TIME: 1744653028.577535
[04/14 14:50:28     23s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3182.5M, EPOCH TIME: 1744653028.577573
[04/14 14:50:28     23s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3182.5M, EPOCH TIME: 1744653028.577608
[04/14 14:50:28     23s] Processing tracks to init pin-track alignment.
[04/14 14:50:28     23s] z: 1, totalTracks: 1
[04/14 14:50:28     23s] z: 3, totalTracks: 1
[04/14 14:50:28     23s] z: 5, totalTracks: 1
[04/14 14:50:28     23s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:28     23s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3182.5M, EPOCH TIME: 1744653028.578604
[04/14 14:50:28     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:28     23s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s]  Skipping Bad Lib Cell Checking (CMU) !
[04/14 14:50:28     23s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.003, REAL:0.003, MEM:3182.5M, EPOCH TIME: 1744653028.581592
[04/14 14:50:28     23s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3182.5M, EPOCH TIME: 1744653028.581625
[04/14 14:50:28     23s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3182.5M, EPOCH TIME: 1744653028.581662
[04/14 14:50:28     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3182.5MB).
[04/14 14:50:28     23s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.004, REAL:0.004, MEM:3182.5M, EPOCH TIME: 1744653028.581716
[04/14 14:50:28     23s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.004, REAL:0.004, MEM:3182.5M, EPOCH TIME: 1744653028.581728
[04/14 14:50:28     23s] TDRefine: refinePlace mode is spiral
[04/14 14:50:28     23s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2265249.2
[04/14 14:50:28     23s] OPERPROF:   Starting Refine-Place at level 2, MEM:3182.5M, EPOCH TIME: 1744653028.581765
[04/14 14:50:28     23s] *** Starting refinePlace (0:00:23.5 mem=3182.5M) ***
[04/14 14:50:28     23s] Total net bbox length = 3.032e+03 (1.561e+03 1.472e+03) (ext = 1.633e+03)
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:28     23s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:28     23s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3182.5M, EPOCH TIME: 1744653028.582081
[04/14 14:50:28     23s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3182.5M, EPOCH TIME: 1744653028.582106
[04/14 14:50:28     23s] Set min layer with design mode ( 2 )
[04/14 14:50:28     23s] Set max layer with design mode ( 5 )
[04/14 14:50:28     23s] Set min layer with design mode ( 2 )
[04/14 14:50:28     23s] Set max layer with design mode ( 5 )
[04/14 14:50:28     23s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3182.5M, EPOCH TIME: 1744653028.584500
[04/14 14:50:28     23s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3182.5M, EPOCH TIME: 1744653028.584536
[04/14 14:50:28     23s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3182.5M, EPOCH TIME: 1744653028.584550
[04/14 14:50:28     23s] Starting refinePlace ...
[04/14 14:50:28     23s] Set min layer with design mode ( 2 )
[04/14 14:50:28     23s] Set max layer with design mode ( 5 )
[04/14 14:50:28     23s] One DDP V2 for no tweak run.
[04/14 14:50:28     23s] Set min layer with design mode ( 2 )
[04/14 14:50:28     23s] Set max layer with design mode ( 5 )
[04/14 14:50:28     23s] DDP initSite1 nrRow 15 nrJob 15
[04/14 14:50:28     23s] DDP markSite nrRow 15 nrJob 15
[04/14 14:50:28     23s] ** Cut row section cpu time 0:00:00.0.
[04/14 14:50:28     23s]  ** Cut row section real time 0:00:00.0.
[04/14 14:50:28     23s]    Spread Effort: high, post-route mode, useDDP on.
[04/14 14:50:28     23s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3182.5MB) @(0:00:23.5 - 0:00:23.5).
[04/14 14:50:28     23s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/14 14:50:28     23s] wireLenOptFixPriorityInst 0 inst fixed
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s]  === Spiral for Logical I: (movable: 209) ===
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s]  Info: 0 filler has been deleted!
[04/14 14:50:28     23s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/14 14:50:28     23s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/14 14:50:28     23s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/14 14:50:28     23s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3166.5MB) @(0:00:23.5 - 0:00:23.5).
[04/14 14:50:28     23s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/14 14:50:28     23s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/14 14:50:28     23s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3166.5MB
[04/14 14:50:28     23s] Statistics of distance of Instance movement in refine placement:
[04/14 14:50:28     23s]   maximum (X+Y) =         0.00 um
[04/14 14:50:28     23s]   mean    (X+Y) =         0.00 um
[04/14 14:50:28     23s] Summary Report:
[04/14 14:50:28     23s] Instances move: 0 (out of 209 movable)
[04/14 14:50:28     23s] Instances flipped: 0
[04/14 14:50:28     23s] Mean displacement: 0.00 um
[04/14 14:50:28     23s] Max displacement: 0.00 um 
[04/14 14:50:28     23s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/14 14:50:28     23s] Total instances moved : 0
[04/14 14:50:28     23s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.010, REAL:0.009, MEM:3166.5M, EPOCH TIME: 1744653028.593478
[04/14 14:50:28     23s] Total net bbox length = 3.032e+03 (1.561e+03 1.472e+03) (ext = 1.633e+03)
[04/14 14:50:28     23s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3166.5MB
[04/14 14:50:28     23s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3166.5MB) @(0:00:23.5 - 0:00:23.5).
[04/14 14:50:28     23s] *** Finished refinePlace (0:00:23.5 mem=3166.5M) ***
[04/14 14:50:28     23s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2265249.2
[04/14 14:50:28     23s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.013, REAL:0.012, MEM:3166.5M, EPOCH TIME: 1744653028.593692
[04/14 14:50:28     23s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3166.5M, EPOCH TIME: 1744653028.593708
[04/14 14:50:28     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:209).
[04/14 14:50:28     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3166.5M, EPOCH TIME: 1744653028.594474
[04/14 14:50:28     23s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.018, REAL:0.017, MEM:3166.5M, EPOCH TIME: 1744653028.594501
[04/14 14:50:28     23s] {MMLU 0 0 276}
[04/14 14:50:28     23s] [oiLAM] Zs 5, 7
[04/14 14:50:28     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.5 mem=3166.5M
[04/14 14:50:28     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.5 mem=3166.5M
[04/14 14:50:28     23s] Default Rule : ""
[04/14 14:50:28     23s] Non Default Rules :
[04/14 14:50:28     23s] Worst Slack : 214748.365 ns
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] Start Layer Assignment ...
[04/14 14:50:28     23s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] Select 0 cadidates out of 278.
[04/14 14:50:28     23s] No critical nets selected. Skipped !
[04/14 14:50:28     23s] GigaOpt: setting up router preferences
[04/14 14:50:28     23s] GigaOpt: 0 nets assigned router directives
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] Start Assign Priority Nets ...
[04/14 14:50:28     23s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/14 14:50:28     23s] Existing Priority Nets 0 (0.0%)
[04/14 14:50:28     23s] Assigned Priority Nets 0 (0.0%)
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] Set Prefer Layer Routing Effort ...
[04/14 14:50:28     23s] Total Net(276) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] {MMLU 0 0 276}
[04/14 14:50:28     23s] [oiLAM] Zs 5, 7
[04/14 14:50:28     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.5 mem=3195.6M
[04/14 14:50:28     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.5 mem=3195.6M
[04/14 14:50:28     23s] Default Rule : ""
[04/14 14:50:28     23s] Non Default Rules :
[04/14 14:50:28     23s] Worst Slack : 0.035 ns
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] Start Layer Assignment ...
[04/14 14:50:28     23s] WNS(0.035ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] Select 0 cadidates out of 278.
[04/14 14:50:28     23s] No critical nets selected. Skipped !
[04/14 14:50:28     23s] GigaOpt: setting up router preferences
[04/14 14:50:28     23s] GigaOpt: 0 nets assigned router directives
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] Start Assign Priority Nets ...
[04/14 14:50:28     23s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/14 14:50:28     23s] Existing Priority Nets 0 (0.0%)
[04/14 14:50:28     23s] Assigned Priority Nets 0 (0.0%)
[04/14 14:50:28     23s] Begin: Collecting metrics
[04/14 14:50:28     23s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |    0.035 |           |        0 |       69.96 | 0:00:00  |        3098 |    0 |   0 |
| drv_eco_fixing    |     0.000 |    0.035 |         0 |        0 |       69.96 | 0:00:01  |        3147 |    0 |   0 |
| initial_summary_2 |           |    0.035 |           |        0 |       69.96 | 0:00:01  |        3168 |    0 |   0 |
| hold_fixing       |           |          |           |          |             | 0:00:00  |        3227 |      |     |
| harden_opt_fixing |           |          |           |          |             | 0:00:00  |        3183 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3167 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:28     23s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2676.9M, current mem=2676.9M)

[04/14 14:50:28     23s] End: Collecting metrics
[04/14 14:50:28     23s] {MMLU 0 0 276}
[04/14 14:50:28     23s] [oiLAM] Zs 5, 7
[04/14 14:50:28     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.6 mem=3166.6M
[04/14 14:50:28     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.6 mem=3166.6M
[04/14 14:50:28     23s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3173.6M, EPOCH TIME: 1744653028.671485
[04/14 14:50:28     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:28     23s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:28     23s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3173.6M, EPOCH TIME: 1744653028.674448
[04/14 14:50:28     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:28     23s] ** INFO: Initializing Glitch Interface
[04/14 14:50:28     23s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.035  |   N/A   |   N/A   |   N/A   |  0.035  |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   33    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.963%
------------------------------------------------------------------

[04/14 14:50:28     23s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 2683.2M, totSessionCpu=0:00:24 **
[04/14 14:50:28     23s] Begin: Collecting metrics
[04/14 14:50:28     23s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |    0.035 |           |        0 |       69.96 | 0:00:00  |        3098 |    0 |   0 |
| drv_eco_fixing    |     0.000 |    0.035 |         0 |        0 |       69.96 | 0:00:01  |        3147 |    0 |   0 |
| initial_summary_2 |           |    0.035 |           |        0 |       69.96 | 0:00:01  |        3168 |    0 |   0 |
| hold_fixing       |           |          |           |          |             | 0:00:00  |        3227 |      |     |
| harden_opt_fixing |           |          |           |          |             | 0:00:00  |        3183 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3167 |      |     |
| pre_route_summary |           |    0.035 |           |        0 |       69.96 | 0:00:00  |        3188 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:28     23s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2683.2M, current mem=2683.2M)

[04/14 14:50:28     23s] End: Collecting metrics
[04/14 14:50:28     23s] **INFO: flowCheckPoint #6 GlobalDetailRoute
[04/14 14:50:28     23s] ** INFO Cleaning up Glitch Interface
[04/14 14:50:28     23s] -route_with_eco false                     # bool, default=false
[04/14 14:50:28     23s] -route_selected_net_only false            # bool, default=false
[04/14 14:50:28     23s] -route_with_timing_driven false           # bool, default=false
[04/14 14:50:28     23s] -route_with_si_driven false               # bool, default=false
[04/14 14:50:28     23s] Existing Dirty Nets : 0
[04/14 14:50:28     23s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[04/14 14:50:28     23s] Reset Dirty Nets : 0
[04/14 14:50:28     23s] *** EcoRoute #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:23.7/0:00:24.9 (0.9), mem = 3187.8M
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] globalDetailRoute
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] #Start globalDetailRoute on Mon Apr 14 14:50:28 2025
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] ### Time Record (globalDetailRoute) is installed.
[04/14 14:50:28     23s] ### Time Record (Pre Callback) is installed.
[04/14 14:50:28     23s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 274 access done (mem: 3174.773M)
[04/14 14:50:28     23s] eee: RC Grid memory freed = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:28     23s] ### Time Record (Pre Callback) is uninstalled.
[04/14 14:50:28     23s] ### Time Record (DB Import) is installed.
[04/14 14:50:28     23s] ### Time Record (Timing Data Generation) is installed.
[04/14 14:50:28     23s] ### Time Record (Timing Data Generation) is uninstalled.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1159__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1159__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1160__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1160__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1162__6260 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1162__6260 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1164__4319 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1164__4319 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1165__8428 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1165__8428 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1166__5526 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1166__5526 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1167__6783 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1167__6783 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1168__3680 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1168__3680 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1169__1617 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1169__1617 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1170__2802 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1170__2802 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:28     23s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/14 14:50:28     23s] #To increase the message display limit, refer to the product command reference manual.
[04/14 14:50:28     23s] ### Net info: total nets: 278
[04/14 14:50:28     23s] ### Net info: dirty nets: 0
[04/14 14:50:28     23s] ### Net info: marked as disconnected nets: 0
[04/14 14:50:28     23s] ### Net info: fully routed nets: 274
[04/14 14:50:28     23s] ### Net info: trivial (< 2 pins) nets: 4
[04/14 14:50:28     23s] ### Net info: unrouted nets: 0
[04/14 14:50:28     23s] ### Net info: re-extraction nets: 0
[04/14 14:50:28     23s] ### Net info: ignored nets: 0
[04/14 14:50:28     23s] ### Net info: skip routing nets: 0
[04/14 14:50:28     23s] ### import design signature (34): route=578646530 fixed_route=91928357 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=948101117 dirty_area=0 del_dirty_area=0 cell=430662910 placement=662030919 pin_access=466160258 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910 timing=91928357 sns=91928357 ppa_info=1683337704
[04/14 14:50:28     23s] ### Time Record (DB Import) is uninstalled.
[04/14 14:50:28     23s] #NanoRoute Version 23.32-s091_1 NR240717-0458/23_12-UB
[04/14 14:50:28     23s] #Skip comparing routing design signature in db-snapshot flow
[04/14 14:50:28     23s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:28     23s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:28     23s] ### Time Record (Global Routing) is installed.
[04/14 14:50:28     23s] ### Time Record (Global Routing) is uninstalled.
[04/14 14:50:28     23s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[04/14 14:50:28     23s] #Total number of routable nets = 274.
[04/14 14:50:28     23s] #Total number of nets in the design = 278.
[04/14 14:50:28     23s] #274 routable nets have routed wires.
[04/14 14:50:28     23s] #No nets have been global routed.
[04/14 14:50:28     23s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:28     23s] #Start routing data preparation on Mon Apr 14 14:50:28 2025
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] ### Time Record (Cell Pin Access) is installed.
[04/14 14:50:28     23s] #Initial pin access analysis.
[04/14 14:50:28     23s] #Detail pin access analysis.
[04/14 14:50:28     23s] ### Time Record (Cell Pin Access) is uninstalled.
[04/14 14:50:28     23s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[04/14 14:50:28     23s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[04/14 14:50:28     23s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[04/14 14:50:28     23s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[04/14 14:50:28     23s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[04/14 14:50:28     23s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[04/14 14:50:28     23s] #Bottom routing layer index=2(met1), bottom routing layer for shielding=2(met1), bottom shield layer=2(met1)
[04/14 14:50:28     23s] #shield_bottom_stripe_layer=1(li1), shield_top_stripe_layer=5(met4)
[04/14 14:50:28     23s] #pin_access_rlayer=2(met1)
[04/14 14:50:28     23s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[04/14 14:50:28     23s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/14 14:50:28     23s] #enable_dpt_layer_shield=F
[04/14 14:50:28     23s] #has_line_end_grid=F
[04/14 14:50:28     23s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[04/14 14:50:28     23s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2687.12 (MB), peak = 2726.32 (MB)
[04/14 14:50:28     23s] #Regenerating Ggrids automatically.
[04/14 14:50:28     23s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[04/14 14:50:28     23s] #Using automatically generated G-grids.
[04/14 14:50:28     23s] #Done routing data preparation.
[04/14 14:50:28     23s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2696.96 (MB), peak = 2726.32 (MB)
[04/14 14:50:28     23s] #Found 0 nets for post-route si or timing fixing.
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #Finished routing data preparation on Mon Apr 14 14:50:28 2025
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #Cpu time = 00:00:00
[04/14 14:50:28     23s] #Elapsed time = 00:00:00
[04/14 14:50:28     23s] #Increased memory = 13.67 (MB)
[04/14 14:50:28     23s] #Total memory = 2696.96 (MB)
[04/14 14:50:28     23s] #Peak memory = 2726.32 (MB)
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:28     23s] ### Time Record (Global Routing) is installed.
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #Start global routing on Mon Apr 14 14:50:28 2025
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #Start global routing initialization on Mon Apr 14 14:50:28 2025
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #WARNING (NRGR-22) Design is already detail routed.
[04/14 14:50:28     23s] ### Time Record (Global Routing) is uninstalled.
[04/14 14:50:28     23s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:28     23s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:28     23s] ### track-assign external-init starts on Mon Apr 14 14:50:28 2025 with memory = 2696.96 (MB), peak = 2726.32 (MB)
[04/14 14:50:28     23s] ### Time Record (Track Assignment) is installed.
[04/14 14:50:28     23s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:28     23s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:28     23s] ### Time Record (Track Assignment) is uninstalled.
[04/14 14:50:28     23s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB
[04/14 14:50:28     23s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/14 14:50:28     23s] #Cpu time = 00:00:00
[04/14 14:50:28     23s] #Elapsed time = 00:00:00
[04/14 14:50:28     23s] #Increased memory = 13.67 (MB)
[04/14 14:50:28     23s] #Total memory = 2696.96 (MB)
[04/14 14:50:28     23s] #Peak memory = 2726.32 (MB)
[04/14 14:50:28     23s] ### Time Record (Detail Routing) is installed.
[04/14 14:50:28     23s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:28     23s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:28     23s] ### drc_pitch = 1600 (  1.6000 um) drc_range = 1050 (  1.0500 um) route_pitch = 1600 (  1.6000 um) patch_pitch = 5740 (  5.7400 um) top_route_layer = 5 top_pin_layer = 5
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #Start Detail Routing..
[04/14 14:50:28     23s] #start initial detail routing ...
[04/14 14:50:28     23s] ### Design has 0 dirty nets, has valid drcs
[04/14 14:50:28     23s] ### Gcell dirty-map stats: routing = 0.00%
[04/14 14:50:28     23s] ### Gcell ext dirty-map stats: fill = 73[90.12%] (li1 = 49[60.49%], met1 = 59[72.84%], met2 = 68[83.95%], met3 = 55[67.90%], met4 = 32[39.51%]), total gcell = 81
[04/14 14:50:28     23s] #   number of violations = 0
[04/14 14:50:28     23s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2697.39 (MB), peak = 2726.32 (MB)
[04/14 14:50:28     23s] #Complete Detail Routing.
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #  Routing Statistics
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #  Layer       | Length(um)| Vias|
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:28     23s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:28     23s] #  met1 ( 2H)  |       1373|  485|
[04/14 14:50:28     23s] #  met2 ( 3V)  |       1139|   56|
[04/14 14:50:28     23s] #  met3 ( 4H)  |        352|   16|
[04/14 14:50:28     23s] #  met4 ( 5V)  |        241|    0|
[04/14 14:50:28     23s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #  Total       |       3105| 1226|
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:28     23s] #Total number of DRC violations = 0
[04/14 14:50:28     23s] #Total number of process antenna violations = 0
[04/14 14:50:28     23s] #Total number of net violated process antenna rule = 0
[04/14 14:50:28     23s] ### Time Record (Detail Routing) is uninstalled.
[04/14 14:50:28     23s] #Cpu time = 00:00:00
[04/14 14:50:28     23s] #Elapsed time = 00:00:00
[04/14 14:50:28     23s] #Increased memory = 0.20 (MB)
[04/14 14:50:28     23s] #Total memory = 2697.16 (MB)
[04/14 14:50:28     23s] #Peak memory = 2726.32 (MB)
[04/14 14:50:28     23s] ### Time Record (Antenna Fixing) is installed.
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #start routing for process antenna violation fix ...
[04/14 14:50:28     23s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:28     23s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:28     23s] ### drc_pitch = 1600 (  1.6000 um) drc_range = 1050 (  1.0500 um) route_pitch = 1600 (  1.6000 um) patch_pitch = 5740 (  5.7400 um) top_route_layer = 5 top_pin_layer = 5
[04/14 14:50:28     23s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2697.16 (MB), peak = 2726.32 (MB)
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #  Routing Statistics
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #  Layer       | Length(um)| Vias|
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:28     23s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:28     23s] #  met1 ( 2H)  |       1373|  485|
[04/14 14:50:28     23s] #  met2 ( 3V)  |       1139|   56|
[04/14 14:50:28     23s] #  met3 ( 4H)  |        352|   16|
[04/14 14:50:28     23s] #  met4 ( 5V)  |        241|    0|
[04/14 14:50:28     23s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #  Total       |       3105| 1226|
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:28     23s] #Total number of DRC violations = 0
[04/14 14:50:28     23s] #Total number of process antenna violations = 0
[04/14 14:50:28     23s] #Total number of net violated process antenna rule = 0
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #  Routing Statistics
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #  Layer       | Length(um)| Vias|
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:28     23s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:28     23s] #  met1 ( 2H)  |       1373|  485|
[04/14 14:50:28     23s] #  met2 ( 3V)  |       1139|   56|
[04/14 14:50:28     23s] #  met3 ( 4H)  |        352|   16|
[04/14 14:50:28     23s] #  met4 ( 5V)  |        241|    0|
[04/14 14:50:28     23s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #  Total       |       3105| 1226|
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:28     23s] #Total number of DRC violations = 0
[04/14 14:50:28     23s] #Total number of process antenna violations = 0
[04/14 14:50:28     23s] #Total number of net violated process antenna rule = 0
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] ### Gcell dirty-map stats: routing = 0.00%
[04/14 14:50:28     23s] ### Gcell ext dirty-map stats: fill = 73[90.12%] (li1 = 49[60.49%], met1 = 59[72.84%], met2 = 68[83.95%], met3 = 55[67.90%], met4 = 32[39.51%]), total gcell = 81
[04/14 14:50:28     23s] ### Time Record (Antenna Fixing) is uninstalled.
[04/14 14:50:28     23s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:28     23s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:28     23s] ### Time Record (Post Route Wire Spreading) is installed.
[04/14 14:50:28     23s] ### drc_pitch = 1600 (  1.6000 um) drc_range = 1050 (  1.0500 um) route_pitch = 1600 (  1.6000 um) patch_pitch = 5740 (  5.7400 um) top_route_layer = 5 top_pin_layer = 5
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #Start Post Route wire spreading..
[04/14 14:50:28     23s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:28     23s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #Start data preparation for wire spreading...
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #Data preparation is done on Mon Apr 14 14:50:28 2025
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] ### track-assign engine-init starts on Mon Apr 14 14:50:28 2025 with memory = 2697.41 (MB), peak = 2726.32 (MB)
[04/14 14:50:28     23s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #Start Post Route Wire Spread.
[04/14 14:50:28     23s] #Done with 5 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[04/14 14:50:28     23s] #Complete Post Route Wire Spread.
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #  Routing Statistics
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #  Layer       | Length(um)| Vias|
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:28     23s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:28     23s] #  met1 ( 2H)  |       1374|  485|
[04/14 14:50:28     23s] #  met2 ( 3V)  |       1139|   56|
[04/14 14:50:28     23s] #  met3 ( 4H)  |        352|   16|
[04/14 14:50:28     23s] #  met4 ( 5V)  |        241|    0|
[04/14 14:50:28     23s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #  Total       |       3106| 1226|
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:28     23s] #   number of violations = 0
[04/14 14:50:28     23s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2697.34 (MB), peak = 2726.32 (MB)
[04/14 14:50:28     23s] #CELL_VIEW signal_32bits,init has no DRC violation.
[04/14 14:50:28     23s] #Total number of DRC violations = 0
[04/14 14:50:28     23s] #Total number of process antenna violations = 0
[04/14 14:50:28     23s] #Total number of net violated process antenna rule = 0
[04/14 14:50:28     23s] #Post Route wire spread is done.
[04/14 14:50:28     23s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #  Routing Statistics
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #  Layer       | Length(um)| Vias|
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:28     23s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:28     23s] #  met1 ( 2H)  |       1374|  485|
[04/14 14:50:28     23s] #  met2 ( 3V)  |       1139|   56|
[04/14 14:50:28     23s] #  met3 ( 4H)  |        352|   16|
[04/14 14:50:28     23s] #  met4 ( 5V)  |        241|    0|
[04/14 14:50:28     23s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #  Total       |       3106| 1226|
[04/14 14:50:28     23s] #--------------+-----------+-----+
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:28     23s] #detailRoute Statistics:
[04/14 14:50:28     23s] #Cpu time = 00:00:00
[04/14 14:50:28     23s] #Elapsed time = 00:00:00
[04/14 14:50:28     23s] #Increased memory = 0.38 (MB)
[04/14 14:50:28     23s] #Total memory = 2697.34 (MB)
[04/14 14:50:28     23s] #Peak memory = 2726.32 (MB)
[04/14 14:50:28     23s] ### global_detail_route design signature (50): route=1272396618 flt_obj=0 vio=1905142130 shield_wire=1
[04/14 14:50:28     23s] ### Time Record (DB Export) is installed.
[04/14 14:50:28     23s] ### export design design signature (51): route=1272396618 fixed_route=91928357 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2114752783 dirty_area=0 del_dirty_area=0 cell=430662910 placement=662030919 pin_access=466160258 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910 timing=91928357 sns=91928357 ppa_info=1683337704
[04/14 14:50:28     23s] ### Time Record (DB Export) is uninstalled.
[04/14 14:50:28     23s] ### Time Record (Post Callback) is installed.
[04/14 14:50:28     23s] ### Time Record (Post Callback) is uninstalled.
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #globalDetailRoute statistics:
[04/14 14:50:28     23s] #Cpu time = 00:00:00
[04/14 14:50:28     23s] #Elapsed time = 00:00:00
[04/14 14:50:28     23s] #Increased memory = 3.79 (MB)
[04/14 14:50:28     23s] #Total memory = 2687.03 (MB)
[04/14 14:50:28     23s] #Peak memory = 2726.32 (MB)
[04/14 14:50:28     23s] #Number of warnings = 22
[04/14 14:50:28     23s] #Total number of warnings = 48
[04/14 14:50:28     23s] #Number of fails = 0
[04/14 14:50:28     23s] #Total number of fails = 0
[04/14 14:50:28     23s] #Complete globalDetailRoute on Mon Apr 14 14:50:28 2025
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] ### import design signature (52): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=466160258 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910 timing=1 sns=1 ppa_info=1
[04/14 14:50:28     23s] ### Time Record (globalDetailRoute) is uninstalled.
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #  Scalability Statistics
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] #----------------------------+---------+-------------+------------+
[04/14 14:50:28     23s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[04/14 14:50:28     23s] #----------------------------+---------+-------------+------------+
[04/14 14:50:28     23s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:28     23s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:28     23s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:28     23s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:28     23s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:28     23s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:28     23s] #  Data Preparation          | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:28     23s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:28     23s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:28     23s] #  Detail Routing            | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:28     23s] #  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:28     23s] #  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:28     23s] #  Entire Command            | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:28     23s] #----------------------------+---------+-------------+------------+
[04/14 14:50:28     23s] #
[04/14 14:50:28     23s] *** EcoRoute #1 [finish] (route_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:23.8/0:00:25.1 (0.9), mem = 3179.6M
[04/14 14:50:28     23s] 
[04/14 14:50:28     23s] =============================================================================================
[04/14 14:50:28     23s]  Step TAT Report : EcoRoute #1 / route_opt_design #1                            23.32-s091_1
[04/14 14:50:28     23s] =============================================================================================
[04/14 14:50:28     23s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:28     23s] ---------------------------------------------------------------------------------------------
[04/14 14:50:28     23s] [ GlobalRoute            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:28     23s] [ DetailRoute            ]      1   0:00:00.0  (  11.8 % )     0:00:00.0 /  0:00:00.0    0.6
[04/14 14:50:28     23s] [ MISC                   ]          0:00:00.1  (  88.2 % )     0:00:00.1 /  0:00:00.1    1.1
[04/14 14:50:28     23s] ---------------------------------------------------------------------------------------------
[04/14 14:50:28     23s]  EcoRoute #1 TOTAL                  0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[04/14 14:50:28     23s] ---------------------------------------------------------------------------------------------
[04/14 14:50:28     23s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 2686.3M, totSessionCpu=0:00:24 **
[04/14 14:50:28     23s] New Signature Flow (restoreNanoRouteOptions) ....
[04/14 14:50:28     23s] Begin: Collecting metrics
[04/14 14:50:28     23s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |    0.035 |           |        0 |       69.96 | 0:00:00  |        3098 |    0 |   0 |
| drv_eco_fixing    |     0.000 |    0.035 |         0 |        0 |       69.96 | 0:00:01  |        3147 |    0 |   0 |
| initial_summary_2 |           |    0.035 |           |        0 |       69.96 | 0:00:01  |        3168 |    0 |   0 |
| hold_fixing       |           |          |           |          |             | 0:00:00  |        3227 |      |     |
| harden_opt_fixing |           |          |           |          |             | 0:00:00  |        3183 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3167 |      |     |
| pre_route_summary |           |    0.035 |           |        0 |       69.96 | 0:00:00  |        3188 |    0 |   0 |
| eco_route         |           |          |           |          |             | 0:00:00  |        3164 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:28     23s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2686.3M, current mem=2686.3M)

[04/14 14:50:28     23s] End: Collecting metrics
[04/14 14:50:28     23s] **INFO: flowCheckPoint #7 PostEcoSummary
[04/14 14:50:28     23s] Extraction called for design 'signal_32bits' of instances=209 and nets=278 using extraction engine 'postRoute' at effort level 'low' .
[04/14 14:50:28     23s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/14 14:50:28     23s] Type 'man IMPEXT-3530' for more detail.
[04/14 14:50:28     23s] PostRoute (effortLevel low) RC Extraction called for design signal_32bits.
[04/14 14:50:28     23s] RC Extraction called in multi-corner(1) mode.
[04/14 14:50:28     23s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/14 14:50:28     23s] Type 'man IMPEXT-6197' for more detail.
[04/14 14:50:28     23s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/14 14:50:28     23s] * Layer Id             : 1 - M1
[04/14 14:50:28     23s]       Thickness        : 0.1
[04/14 14:50:28     23s]       Min Width        : 0.17
[04/14 14:50:28     23s]       Layer Dielectric : 4.1
[04/14 14:50:28     23s] * Layer Id             : 2 - M2
[04/14 14:50:28     23s]       Thickness        : 0.35
[04/14 14:50:28     23s]       Min Width        : 0.14
[04/14 14:50:28     23s]       Layer Dielectric : 4.1
[04/14 14:50:28     23s] * Layer Id             : 3 - M3
[04/14 14:50:28     23s]       Thickness        : 0.35
[04/14 14:50:28     23s]       Min Width        : 0.14
[04/14 14:50:28     23s]       Layer Dielectric : 4.1
[04/14 14:50:28     23s] * Layer Id             : 4 - M4
[04/14 14:50:28     23s]       Thickness        : 0.8
[04/14 14:50:28     23s]       Min Width        : 0.3
[04/14 14:50:28     23s]       Layer Dielectric : 4.1
[04/14 14:50:28     23s] * Layer Id             : 5 - M5
[04/14 14:50:28     23s]       Thickness        : 0.8
[04/14 14:50:28     23s]       Min Width        : 0.3
[04/14 14:50:28     23s]       Layer Dielectric : 4.1
[04/14 14:50:28     23s] * Layer Id             : 6 - M6
[04/14 14:50:28     23s]       Thickness        : 1.2
[04/14 14:50:28     23s]       Min Width        : 1.6
[04/14 14:50:28     23s]       Layer Dielectric : 4.1
[04/14 14:50:28     23s] extractDetailRC Option : -outfile /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d -maxResLength 200  -basic
[04/14 14:50:28     23s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/14 14:50:28     23s]       RC Corner Indexes            0   
[04/14 14:50:28     23s] Capacitance Scaling Factor   : 1.00000 
[04/14 14:50:28     23s] Coupling Cap. Scaling Factor : 1.00000 
[04/14 14:50:28     23s] Resistance Scaling Factor    : 1.00000 
[04/14 14:50:28     23s] Clock Cap. Scaling Factor    : 1.00000 
[04/14 14:50:28     23s] Clock Res. Scaling Factor    : 1.00000 
[04/14 14:50:28     23s] Shrink Factor                : 1.00000
[04/14 14:50:28     23s] eee: RC Grid memory allocated = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:28     23s] eee: pegSigSF=1.070000
[04/14 14:50:28     23s] Initializing multi-corner resistance tables ...
[04/14 14:50:28     23s] eee: Grid unit RC data computation started
[04/14 14:50:28     23s] eee: Grid unit RC data computation completed
[04/14 14:50:28     23s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:28     23s] eee: l=2 avDens=0.185345 usedTrk=88.965443 availTrk=480.000000 sigTrk=88.965443
[04/14 14:50:28     23s] eee: l=3 avDens=0.118393 usedTrk=49.004228 availTrk=413.913043 sigTrk=49.004228
[04/14 14:50:28     23s] eee: l=4 avDens=0.061714 usedTrk=16.510993 availTrk=267.540984 sigTrk=16.510993
[04/14 14:50:28     23s] eee: l=5 avDens=0.078170 usedTrk=27.733493 availTrk=354.782609 sigTrk=27.733493
[04/14 14:50:28     23s] eee: l=6 avDens=0.154004 usedTrk=10.300625 availTrk=66.885246 sigTrk=10.300625
[04/14 14:50:28     23s] eee: LAM-FP: thresh=1 ; dimX=182.647059 ; dimY=181.294118 ; multX=1.000000 ; multY=1.000000 ; minP=340 ; fpMult=1.000000 ;
[04/14 14:50:28     23s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.191300 aWlH=0.000000 lMod=0 pMax=0.847600 pMod=81 pModAss=50 wcR=0.376500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/14 14:50:28     23s] eee: NetCapCache creation started. (Current Mem: 3163.617M) 
[04/14 14:50:28     23s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3163.617M) 
[04/14 14:50:28     23s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(62.100000, 61.640000)], Layers = [f(6) b(0)], Grid size = 27.200000 um, Grid Dim = (3 X 3)
[04/14 14:50:28     23s] eee: Metal Layers Info:
[04/14 14:50:28     23s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:28     23s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/14 14:50:28     23s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:28     23s] eee: |      li1 |   1 |   0.170 |   0.170 |   0.460 |  0.000 |  75.29 | V | 0 |  1 |
[04/14 14:50:28     23s] eee: |     met1 |   2 |   0.140 |   0.140 |   0.340 |  0.000 |   0.89 | H | 0 |  1 |
[04/14 14:50:28     23s] eee: |     met2 |   3 |   0.140 |   0.140 |   0.460 |  0.000 |   0.89 | V | 0 |  1 |
[04/14 14:50:28     23s] eee: |     met3 |   4 |   0.300 |   0.300 |   0.610 |  0.000 |   0.16 | H | 0 |  1 |
[04/14 14:50:28     23s] eee: |     met4 |   5 |   0.300 |   0.300 |   0.690 |  0.000 |   0.16 | V | 0 |  1 |
[04/14 14:50:28     23s] eee: |     met5 |   6 |   1.600 |   1.600 |   3.660 |  0.000 |   0.02 | H | 0 |  1 |
[04/14 14:50:28     23s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:28     23s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[04/14 14:50:28     23s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3163.6M)
[04/14 14:50:28     23s] Creating parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for storing RC.
[04/14 14:50:28     23s] Extracted 10.0829% (CPU Time= 0:00:00.0  MEM= 3199.6M)
[04/14 14:50:28     23s] Extracted 20.0967% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:28     23s] Extracted 30.1105% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:28     23s] Extracted 40.1243% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:28     23s] Extracted 50.1381% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:28     23s] Extracted 60.0829% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:28     23s] Extracted 70.0967% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:28     23s] Extracted 80.1105% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:28     23s] Extracted 90.1243% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:28     23s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:28     23s] eee: RC Grid memory freed = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:29     23s] Number of Extracted Resistors     : 2682
[04/14 14:50:29     23s] Number of Extracted Ground Cap.   : 2946
[04/14 14:50:29     23s] Number of Extracted Coupling Cap. : 3752
[04/14 14:50:29     23s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 3199.617M)
[04/14 14:50:29     23s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/14 14:50:29     23s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3199.6M)
[04/14 14:50:29     23s] Creating parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb_Filter.rcdb.d' for storing RC.
[04/14 14:50:29     23s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 274 access done (mem: 3207.617M)
[04/14 14:50:29     23s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3207.617M)
[04/14 14:50:29     23s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 3207.617M)
[04/14 14:50:29     23s] processing rcdb (/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d) for hinst (top) of cell (signal_32bits);
[04/14 14:50:29     23s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3207.617M)
[04/14 14:50:29     23s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 0 access done (mem: 3207.617M)
[04/14 14:50:29     23s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 3207.617M)
[04/14 14:50:29     23s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 2673.0M, totSessionCpu=0:00:24 **
[04/14 14:50:29     23s] Starting delay calculation for Setup views
[04/14 14:50:29     23s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/14 14:50:29     23s] AAE_INFO: resetNetProps viewIdx 0 
[04/14 14:50:29     23s] Starting SI iteration 1 using Infinite Timing Windows
[04/14 14:50:29     24s] #################################################################################
[04/14 14:50:29     24s] # Design Stage: PostRoute
[04/14 14:50:29     24s] # Design Name: signal_32bits
[04/14 14:50:29     24s] # Design Mode: 90nm
[04/14 14:50:29     24s] # Analysis Mode: MMMC OCV 
[04/14 14:50:29     24s] # Parasitics Mode: SPEF/RCDB 
[04/14 14:50:29     24s] # Signoff Settings: SI On 
[04/14 14:50:29     24s] #################################################################################
[04/14 14:50:29     24s] AAE_INFO: 1 threads acquired from CTE.
[04/14 14:50:29     24s] Setting infinite Tws ...
[04/14 14:50:29     24s] First Iteration Infinite Tw... 
[04/14 14:50:29     24s] Calculate early delays in OCV mode...
[04/14 14:50:29     24s] Calculate late delays in OCV mode...
[04/14 14:50:29     24s] Topological Sorting (REAL = 0:00:00.0, MEM = 3163.7M, InitMEM = 3163.7M)
[04/14 14:50:29     24s] Start delay calculation (fullDC) (1 T). (MEM=2650.23)
[04/14 14:50:29     24s] eee: RC Grid memory allocated = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:29     24s] eee: pegSigSF=1.070000
[04/14 14:50:29     24s] Initializing multi-corner resistance tables ...
[04/14 14:50:29     24s] eee: Grid unit RC data computation started
[04/14 14:50:29     24s] eee: Grid unit RC data computation completed
[04/14 14:50:29     24s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:29     24s] eee: l=2 avDens=0.185345 usedTrk=88.965443 availTrk=480.000000 sigTrk=88.965443
[04/14 14:50:29     24s] eee: l=3 avDens=0.118393 usedTrk=49.004228 availTrk=413.913043 sigTrk=49.004228
[04/14 14:50:29     24s] eee: l=4 avDens=0.061714 usedTrk=16.510993 availTrk=267.540984 sigTrk=16.510993
[04/14 14:50:29     24s] eee: l=5 avDens=0.078170 usedTrk=27.733493 availTrk=354.782609 sigTrk=27.733493
[04/14 14:50:29     24s] eee: l=6 avDens=0.154004 usedTrk=10.300625 availTrk=66.885246 sigTrk=10.300625
[04/14 14:50:29     24s] eee: LAM-FP: thresh=1 ; dimX=182.647059 ; dimY=181.294118 ; multX=1.000000 ; multY=1.000000 ; minP=340 ; fpMult=1.000000 ;
[04/14 14:50:29     24s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.191300 aWlH=0.000000 lMod=0 pMax=0.847600 pMod=81 pModAss=50 wcR=0.376500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/14 14:50:29     24s] eee: NetCapCache creation started. (Current Mem: 3163.703M) 
[04/14 14:50:29     24s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3163.703M) 
[04/14 14:50:29     24s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(62.100000, 61.640000)], Layers = [f(6) b(0)], Grid size = 27.200000 um, Grid Dim = (3 X 3)
[04/14 14:50:29     24s] eee: Metal Layers Info:
[04/14 14:50:29     24s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:29     24s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/14 14:50:29     24s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:29     24s] eee: |      li1 |   1 |   0.170 |   0.170 |   0.460 |  0.000 |  75.29 | V | 0 |  1 |
[04/14 14:50:29     24s] eee: |     met1 |   2 |   0.140 |   0.140 |   0.340 |  0.000 |   0.89 | H | 0 |  1 |
[04/14 14:50:29     24s] eee: |     met2 |   3 |   0.140 |   0.140 |   0.460 |  0.000 |   0.89 | V | 0 |  1 |
[04/14 14:50:29     24s] eee: |     met3 |   4 |   0.300 |   0.300 |   0.610 |  0.000 |   0.16 | H | 0 |  1 |
[04/14 14:50:29     24s] eee: |     met4 |   5 |   0.300 |   0.300 |   0.690 |  0.000 |   0.16 | V | 0 |  1 |
[04/14 14:50:29     24s] eee: |     met5 |   6 |   1.600 |   1.600 |   3.660 |  0.000 |   0.02 | H | 0 |  1 |
[04/14 14:50:29     24s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:29     24s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[04/14 14:50:29     24s] End AAE Lib Interpolated Model. (MEM=3163.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:29     24s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 3163.703M)
[04/14 14:50:29     24s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3163.7M)
[04/14 14:50:29     24s] Total number of fetched objects 276
[04/14 14:50:29     24s] AAE_INFO-618: Total number of nets in the design is 278,  100.0 percent of the nets selected for SI analysis
[04/14 14:50:29     24s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:29     24s] End delay calculation. (MEM=2650.6 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:29     24s] End delay calculation (fullDC). (MEM=2650.6 CPU=0:00:00.1 REAL=0:00:00.0)
[04/14 14:50:29     24s] Save waveform /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/.AAE_Jb8q9O/.AAE_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1/waveform.data...
[04/14 14:50:29     24s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3208.5M) ***
[04/14 14:50:29     24s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3208.5M)
[04/14 14:50:29     24s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/14 14:50:29     24s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3208.5M)
[04/14 14:50:29     24s] Starting SI iteration 2
[04/14 14:50:29     24s] Calculate early delays in OCV mode...
[04/14 14:50:29     24s] Calculate late delays in OCV mode...
[04/14 14:50:29     24s] Start delay calculation (fullDC) (1 T). (MEM=2642.94)
[04/14 14:50:29     24s] End AAE Lib Interpolated Model. (MEM=3129.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:29     24s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
[04/14 14:50:29     24s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 276. 
[04/14 14:50:29     24s] Total number of fetched objects 276
[04/14 14:50:29     24s] AAE_INFO-618: Total number of nets in the design is 278,  1.4 percent of the nets selected for SI analysis
[04/14 14:50:29     24s] End delay calculation. (MEM=2643.35 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:29     24s] End delay calculation (fullDC). (MEM=2643.35 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:29     24s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3065.5M) ***
[04/14 14:50:29     24s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:24.3 mem=3065.5M)
[04/14 14:50:29     24s] End AAE Lib Interpolated Model. (MEM=3129.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:29     24s] ** INFO: Initializing Glitch Interface
[04/14 14:50:29     24s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3158.6M, EPOCH TIME: 1744653029.531700
[04/14 14:50:29     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:29     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:29     24s] 
[04/14 14:50:29     24s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:29     24s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:29     24s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3158.6M, EPOCH TIME: 1744653029.534637
[04/14 14:50:29     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:29     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:29     24s] ** INFO: Initializing Glitch Interface
[04/14 14:50:29     24s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.036  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.963%
------------------------------------------------------------------

[04/14 14:50:29     24s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 2643.7M, totSessionCpu=0:00:24 **
[04/14 14:50:29     24s] Begin: Collecting metrics
[04/14 14:50:29     24s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |           |    0.035 |           |        0 |       69.96 | 0:00:00  |        3098 |    0 |   0 |
| drv_eco_fixing     |     0.000 |    0.035 |         0 |        0 |       69.96 | 0:00:01  |        3147 |    0 |   0 |
| initial_summary_2  |           |    0.035 |           |        0 |       69.96 | 0:00:01  |        3168 |    0 |   0 |
| hold_fixing        |           |          |           |          |             | 0:00:00  |        3227 |      |     |
| harden_opt_fixing  |           |          |           |          |             | 0:00:00  |        3183 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3167 |      |     |
| pre_route_summary  |           |    0.035 |           |        0 |       69.96 | 0:00:00  |        3188 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:00  |        3164 |      |     |
| post_route_summary |           |    0.036 |           |        0 |       69.96 | 0:00:00  |        3146 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:29     24s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2686.3M, current mem=2643.7M)

[04/14 14:50:29     24s] End: Collecting metrics
[04/14 14:50:29     24s] Executing marking Critical Nets1
[04/14 14:50:29     24s] ** INFO: Initializing Glitch Interface
[04/14 14:50:29     24s] ** INFO: Initializing Glitch Cache
[04/14 14:50:29     24s] **INFO: flowCheckPoint #8 OptimizationRecovery
[04/14 14:50:29     24s] *** Timing Is met
[04/14 14:50:29     24s] *** Check timing (0:00:00.0)
[04/14 14:50:29     24s] Running postRoute recovery in postEcoRoute mode
[04/14 14:50:29     24s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 2643.7M, totSessionCpu=0:00:24 **
[04/14 14:50:29     24s] ** INFO: Initializing Glitch Interface
[04/14 14:50:29     24s]   Timing/DRV Snapshot: (TGT)
[04/14 14:50:29     24s]      Weighted WNS: 0.000
[04/14 14:50:29     24s]       All  PG WNS: 0.000
[04/14 14:50:29     24s]       High PG WNS: 0.000
[04/14 14:50:29     24s]       All  PG TNS: 0.000
[04/14 14:50:29     24s]       High PG TNS: 0.000
[04/14 14:50:29     24s]       Low  PG TNS: 0.000
[04/14 14:50:29     24s]          Tran DRV: 0 (0)
[04/14 14:50:29     24s]           Cap DRV: 0 (0)
[04/14 14:50:29     24s]        Fanout DRV: 0 (0)
[04/14 14:50:29     24s]            Glitch: 0 (0)
[04/14 14:50:29     24s]    Category Slack: { [L, 0.036] }
[04/14 14:50:29     24s] 
[04/14 14:50:29     24s] **INFO: Skipping setup slack recovery as it is disabled
[04/14 14:50:29     24s] Checking DRV degradation...
[04/14 14:50:29     24s] 
[04/14 14:50:29     24s] Recovery Manager:
[04/14 14:50:29     24s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/14 14:50:29     24s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/14 14:50:29     24s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/14 14:50:29     24s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/14 14:50:29     24s] 
[04/14 14:50:29     24s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/14 14:50:29     24s] ** INFO Cleaning up Glitch Interface
[04/14 14:50:29     24s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3146.01M, totSessionCpu=0:00:24).
[04/14 14:50:29     24s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 2643.7M, totSessionCpu=0:00:24 **
[04/14 14:50:29     24s] 
[04/14 14:50:29     24s] Latch borrow mode reset to max_borrow
[04/14 14:50:29     24s] **INFO: flowCheckPoint #9 FinalSummary
[04/14 14:50:29     24s] OPTC: user 20.0
[04/14 14:50:29     24s] Reported timing to dir ./timingReports
[04/14 14:50:29     24s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 2643.3M, totSessionCpu=0:00:24 **
[04/14 14:50:29     24s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3146.0M, EPOCH TIME: 1744653029.633881
[04/14 14:50:29     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:29     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:29     24s] 
[04/14 14:50:29     24s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:29     24s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:29     24s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3146.0M, EPOCH TIME: 1744653029.636769
[04/14 14:50:29     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:29     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:29     24s] Saving timing graph ...
[04/14 14:50:29     24s] TG backup dir: /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/opt_timing_graph_VrLGQZ
[04/14 14:50:29     24s] Disk Usage:
[04/14 14:50:29     24s] Filesystem     1K-blocks     Used Available Use% Mounted on
[04/14 14:50:29     24s] /dev/sda5      491029408 21396832 444616208   5% /home
[04/14 14:50:29     24s] Done save timing graph
[04/14 14:50:29     24s] Disk Usage:
[04/14 14:50:29     24s] Filesystem     1K-blocks     Used Available Use% Mounted on
[04/14 14:50:29     24s] /dev/sda5      491029408 21399032 444614008   5% /home
[04/14 14:50:29     24s] 
[04/14 14:50:29     24s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:29     24s] 
[04/14 14:50:29     24s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:29     24s] Starting delay calculation for Hold views
[04/14 14:50:29     24s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/14 14:50:29     24s] AAE_INFO: resetNetProps viewIdx 0 
[04/14 14:50:29     24s] Starting SI iteration 1 using Infinite Timing Windows
[04/14 14:50:29     24s] #################################################################################
[04/14 14:50:29     24s] # Design Stage: PostRoute
[04/14 14:50:29     24s] # Design Name: signal_32bits
[04/14 14:50:29     24s] # Design Mode: 90nm
[04/14 14:50:29     24s] # Analysis Mode: MMMC OCV 
[04/14 14:50:29     24s] # Parasitics Mode: SPEF/RCDB 
[04/14 14:50:29     24s] # Signoff Settings: SI On 
[04/14 14:50:29     24s] #################################################################################
[04/14 14:50:29     24s] AAE_INFO: 1 threads acquired from CTE.
[04/14 14:50:29     24s] Setting infinite Tws ...
[04/14 14:50:29     24s] First Iteration Infinite Tw... 
[04/14 14:50:29     24s] Calculate late delays in OCV mode...
[04/14 14:50:29     24s] Calculate early delays in OCV mode...
[04/14 14:50:29     24s] Topological Sorting (REAL = 0:00:00.0, MEM = 3176.6M, InitMEM = 3176.6M)
[04/14 14:50:29     24s] Start delay calculation (fullDC) (1 T). (MEM=2677.24)
[04/14 14:50:29     24s] End AAE Lib Interpolated Model. (MEM=3176.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:30     24s] Total number of fetched objects 276
[04/14 14:50:30     24s] AAE_INFO-618: Total number of nets in the design is 278,  100.0 percent of the nets selected for SI analysis
[04/14 14:50:30     24s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:30     24s] End delay calculation. (MEM=2676.78 CPU=0:00:00.0 REAL=0:00:01.0)
[04/14 14:50:30     24s] End delay calculation (fullDC). (MEM=2676.78 CPU=0:00:00.0 REAL=0:00:01.0)
[04/14 14:50:30     24s] Save waveform /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/.AAE_Jb8q9O/.AAE_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1/waveform.data...
[04/14 14:50:30     24s] *** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 3203.3M) ***
[04/14 14:50:30     24s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3203.3M)
[04/14 14:50:30     24s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/14 14:50:30     24s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3203.3M)
[04/14 14:50:30     24s] Starting SI iteration 2
[04/14 14:50:30     24s] Calculate late delays in OCV mode...
[04/14 14:50:30     24s] Calculate early delays in OCV mode...
[04/14 14:50:30     24s] Start delay calculation (fullDC) (1 T). (MEM=2638.09)
[04/14 14:50:30     24s] End AAE Lib Interpolated Model. (MEM=3127.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:30     24s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
[04/14 14:50:30     24s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 276. 
[04/14 14:50:30     24s] Total number of fetched objects 276
[04/14 14:50:30     24s] AAE_INFO-618: Total number of nets in the design is 278,  0.0 percent of the nets selected for SI analysis
[04/14 14:50:30     24s] End delay calculation. (MEM=2638.12 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:30     24s] End delay calculation (fullDC). (MEM=2638.12 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:30     24s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3063.4M) ***
[04/14 14:50:30     24s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:24.8 mem=3063.4M)
[04/14 14:50:30     24s] Restoring timing graph ...
[04/14 14:50:30     25s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/14 14:50:30     25s] Done restore timing graph
[04/14 14:50:30     25s] ** INFO: Initializing Glitch Interface
[04/14 14:50:30     25s] ** INFO: Initializing Glitch Interface
[04/14 14:50:30     25s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 
Hold views included:
 default_emulate_view

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.036  |  0.036  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   33    |   33    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.963%
------------------------------------------------------------------

[04/14 14:50:30     25s] *** Final Summary (holdfix) CPU=0:00:00.7, REAL=0:00:01.0, MEM=3159.0M
[04/14 14:50:30     25s] Begin: Collecting metrics
[04/14 14:50:30     25s] **INFO: Starting Blocking QThread with 1 CPU
[04/14 14:50:30     25s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/14 14:50:30      0s] *** QThread MetricCollect [begin] (route_opt_design #1) : mem = 1.0M
[04/14 14:50:30      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2643.7M, current mem=2000.2M)
[04/14 14:50:30      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2013.1M, current mem=2006.5M)
[04/14 14:50:30      0s] *** QThread MetricCollect [finish] (route_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), mem = 1.0M
[04/14 14:50:30      0s] 
[04/14 14:50:30      0s] =============================================================================================
[04/14 14:50:30      0s]  Step TAT Report : QThreadWorker #1 / route_opt_design #1                       23.32-s091_1
[04/14 14:50:30      0s] =============================================================================================
[04/14 14:50:30      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:30      0s] ---------------------------------------------------------------------------------------------
[04/14 14:50:30      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/14 14:50:30      0s] ---------------------------------------------------------------------------------------------
[04/14 14:50:30      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/14 14:50:30      0s] ---------------------------------------------------------------------------------------------

[04/14 14:50:30     25s]  
_______________________________________________________________________
[04/14 14:50:30     25s]  ---------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:30     25s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[04/14 14:50:30     25s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[04/14 14:50:30     25s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[04/14 14:50:30     25s] | initial_summary    |           |    0.035 |           |        0 |       69.96 | 0:00:00  |        3098 |    0 |   0 |
[04/14 14:50:30     25s] | drv_eco_fixing     |     0.000 |    0.035 |         0 |        0 |       69.96 | 0:00:01  |        3147 |    0 |   0 |
[04/14 14:50:30     25s] | initial_summary_2  |           |    0.035 |           |        0 |       69.96 | 0:00:01  |        3168 |    0 |   0 |
[04/14 14:50:30     25s] | hold_fixing        |           |          |           |          |             | 0:00:00  |        3227 |      |     |
[04/14 14:50:30     25s] | harden_opt_fixing  |           |          |           |          |             | 0:00:00  |        3183 |      |     |
[04/14 14:50:30     25s] | route_type_fixing  |           |          |           |          |             | 0:00:00  |        3167 |      |     |
[04/14 14:50:30     25s] | pre_route_summary  |           |    0.035 |           |        0 |       69.96 | 0:00:00  |        3188 |    0 |   0 |
[04/14 14:50:30     25s] | eco_route          |           |          |           |          |             | 0:00:00  |        3164 |      |     |
[04/14 14:50:30     25s] | post_route_summary |           |    0.036 |           |        0 |       69.96 | 0:00:00  |        3146 |    0 |   0 |
[04/14 14:50:30     25s] | final_summary      |           |    0.036 |           |        0 |       69.96 | 0:00:01  |        3159 |    0 |   0 |
[04/14 14:50:30     25s]  ---------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:30     25s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2733.3M, current mem=2669.8M)

[04/14 14:50:30     25s] End: Collecting metrics
[04/14 14:50:30     25s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 2669.8M, totSessionCpu=0:00:25 **
[04/14 14:50:30     25s]  ReSet Options after AAE Based Opt flow 
[04/14 14:50:30     25s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/14 14:50:30     25s] Opt: RC extraction mode changed to 'detail'
[04/14 14:50:30     25s] *** Finished optDesign ***
[04/14 14:50:30     25s] 
[04/14 14:50:30     25s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:09.7 real=0:00:10.7)
[04/14 14:50:30     25s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/14 14:50:30     25s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.1 real=0:00:00.3)
[04/14 14:50:30     25s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.1 real=0:00:01.2)
[04/14 14:50:30     25s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/14 14:50:30     25s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/14 14:50:30     25s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.4 real=0:00:01.6)
[04/14 14:50:30     25s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[04/14 14:50:30     25s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:02.9 real=0:00:02.9)
[04/14 14:50:30     25s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.2)
[04/14 14:50:30     25s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[04/14 14:50:30     25s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[04/14 14:50:30     25s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/14 14:50:30     25s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/14 14:50:30     25s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[04/14 14:50:30     25s] Info: Destroy the CCOpt slew target map.
[04/14 14:50:30     25s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/14 14:50:30     25s] clean pInstBBox. size 0
[04/14 14:50:30     25s] Cell signal_32bits LLGs are deleted
[04/14 14:50:30     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:30     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:30     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/14 14:50:30     25s] UM:*                                                                   final
[04/14 14:50:30     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/14 14:50:30     25s] UM:*                                                                   route_opt_design
[04/14 14:50:30     25s] 
[04/14 14:50:30     25s] *** Summary of all messages that are not suppressed in this session:
[04/14 14:50:30     25s] Severity  ID               Count  Summary                                  
[04/14 14:50:30     25s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[04/14 14:50:30     25s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[04/14 14:50:30     25s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[04/14 14:50:30     25s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[04/14 14:50:30     25s] WARNING   NRGR-22              1  Design is already detail routed.         
[04/14 14:50:30     25s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[04/14 14:50:30     25s] *** Message Summary: 58 warning(s), 0 error(s)
[04/14 14:50:30     25s] 
[04/14 14:50:30     25s] Info: pop threads available for lower-level modules during optimization.
[04/14 14:50:30     25s] *** route_opt_design #1 [finish] () : cpu/real = 0:00:09.0/0:00:10.1 (0.9), totSession cpu/real = 0:00:25.3/0:00:27.1 (0.9), mem = 3159.0M
[04/14 14:50:30     25s] 
[04/14 14:50:30     25s] =============================================================================================
[04/14 14:50:30     25s]  Final TAT Report : route_opt_design #1                                         23.32-s091_1
[04/14 14:50:30     25s] =============================================================================================
[04/14 14:50:30     25s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:30     25s] ---------------------------------------------------------------------------------------------
[04/14 14:50:30     25s] [ InitOpt                ]      1   0:00:01.3  (  12.5 % )     0:00:01.3 /  0:00:01.3    1.0
[04/14 14:50:30     25s] [ HardenOpt              ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/14 14:50:30     25s] [ DrvOpt                 ]      1   0:00:00.9  (   8.9 % )     0:00:00.9 /  0:00:00.9    1.0
[04/14 14:50:30     25s] [ HoldOpt                ]      1   0:00:00.1  (   1.0 % )     0:00:00.2 /  0:00:00.2    0.9
[04/14 14:50:30     25s] [ ViewPruning            ]     15   0:00:00.5  (   5.0 % )     0:00:00.5 /  0:00:00.5    1.0
[04/14 14:50:30     25s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:30     25s] [ BuildHoldData          ]      2   0:00:01.3  (  12.6 % )     0:00:02.1 /  0:00:01.8    0.9
[04/14 14:50:30     25s] [ OptSummaryReport       ]      7   0:00:00.4  (   3.9 % )     0:00:01.1 /  0:00:00.9    0.8
[04/14 14:50:30     25s] [ MetricReport           ]     10   0:00:00.7  (   6.8 % )     0:00:00.7 /  0:00:00.6    0.9
[04/14 14:50:30     25s] [ DrvReport              ]     11   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.0    0.2
[04/14 14:50:30     25s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:30     25s] [ CellServerInit         ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[04/14 14:50:30     25s] [ LibAnalyzerInit        ]      3   0:00:01.6  (  15.4 % )     0:00:01.6 /  0:00:01.6    1.0
[04/14 14:50:30     25s] [ RefinePlace            ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/14 14:50:30     25s] [ EcoRoute               ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[04/14 14:50:30     25s] [ ExtractRC              ]      2   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.1    0.3
[04/14 14:50:30     25s] [ UpdateTimingGraph      ]     22   0:00:01.4  (  14.1 % )     0:00:02.3 /  0:00:01.9    0.8
[04/14 14:50:30     25s] [ FullDelayCalc          ]      8   0:00:00.4  (   3.7 % )     0:00:00.4 /  0:00:00.3    0.7
[04/14 14:50:30     25s] [ TimingUpdate           ]     31   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[04/14 14:50:30     25s] [ TimingReport           ]      9   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[04/14 14:50:30     25s] [ GenerateReports        ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[04/14 14:50:30     25s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:30     25s] [ QThreadWait            ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.0      *
[04/14 14:50:30     25s] [ MISC                   ]          0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    0.9
[04/14 14:50:30     25s] ---------------------------------------------------------------------------------------------
[04/14 14:50:30     25s]  route_opt_design #1 TOTAL          0:00:10.1  ( 100.0 % )     0:00:10.1 /  0:00:09.0    0.9
[04/14 14:50:30     25s] ---------------------------------------------------------------------------------------------
[04/14 14:50:30     25s] <CMD> optDesign -postRoute
[04/14 14:50:30     25s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2622.8M, totSessionCpu=0:00:25 **
[04/14 14:50:30     25s] 
[04/14 14:50:30     25s] Active Setup views: default_emulate_view 
[04/14 14:50:30     25s] *** optDesign #1 [begin] () : totSession cpu/real = 0:00:25.3/0:00:27.1 (0.9), mem = 3119.0M
[04/14 14:50:30     25s] Info: 1 threads available for lower-level modules during optimization.
[04/14 14:50:30     25s] GigaOpt running with 1 threads.
[04/14 14:50:30     25s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:25.3/0:00:27.1 (0.9), mem = 3119.0M
[04/14 14:50:30     25s] **INFO: User settings:
[04/14 14:50:30     25s] setNanoRouteMode -route_detail_antenna_factor                                             1
[04/14 14:50:30     25s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[04/14 14:50:30     25s] setNanoRouteMode -drouteStartIteration                                                    0
[04/14 14:50:30     25s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[04/14 14:50:30     25s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[04/14 14:50:30     25s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
[04/14 14:50:30     25s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 5
[04/14 14:50:30     25s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[04/14 14:50:30     25s] setDesignMode -bottomRoutingLayer                                                         2
[04/14 14:50:30     25s] setDesignMode -topRoutingLayer                                                            5
[04/14 14:50:30     25s] setExtractRCMode -basic                                                                   true
[04/14 14:50:30     25s] setExtractRCMode -coupled                                                                 true
[04/14 14:50:30     25s] setExtractRCMode -engine                                                                  postRoute
[04/14 14:50:30     25s] setExtractRCMode -extended                                                                false
[04/14 14:50:30     25s] setExtractRCMode -noCleanRCDB                                                             true
[04/14 14:50:30     25s] setExtractRCMode -nrNetInMemory                                                           100000
[04/14 14:50:30     25s] setDelayCalMode -enable_high_fanout                                                       true
[04/14 14:50:30     25s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[04/14 14:50:30     25s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[04/14 14:50:30     25s] setDelayCalMode -engine                                                                   aae
[04/14 14:50:30     25s] setDelayCalMode -ignoreNetLoad                                                            false
[04/14 14:50:30     25s] setDelayCalMode -SIAware                                                                  true
[04/14 14:50:30     25s] setDelayCalMode -socv_accuracy_mode                                                       low
[04/14 14:50:30     25s] setOptMode -opt_view_pruning_hold_views_active_list                                       { default_emulate_view }
[04/14 14:50:30     25s] setOptMode -opt_view_pruning_setup_views_active_list                                      { default_emulate_view }
[04/14 14:50:30     25s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { default_emulate_view}
[04/14 14:50:30     25s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { default_emulate_view}
[04/14 14:50:30     25s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
[04/14 14:50:30     25s] setOptMode -opt_delete_insts                                                              true
[04/14 14:50:30     25s] setOptMode -opt_drv_margin                                                                0
[04/14 14:50:30     25s] setOptMode -opt_setup_target_slack                                                        0
[04/14 14:50:30     25s] setSIMode -separate_delta_delay_on_data                                                   true
[04/14 14:50:30     25s] setAnalysisMode -analysisType                                                             onChipVariation
[04/14 14:50:30     25s] setAnalysisMode -checkType                                                                setup
[04/14 14:50:30     25s] setAnalysisMode -clkSrcPath                                                               true
[04/14 14:50:30     25s] setAnalysisMode -clockPropagation                                                         sdcControl
[04/14 14:50:30     25s] setAnalysisMode -virtualIPO                                                               false
[04/14 14:50:30     25s] 
[04/14 14:50:30     25s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/14 14:50:30     25s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/14 14:50:30     25s] Need call spDPlaceInit before registerPrioInstLoc.
[04/14 14:50:30     25s] RODC: v2.9s
[04/14 14:50:30     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:3119.0M, EPOCH TIME: 1744653030.916124
[04/14 14:50:30     25s] Processing tracks to init pin-track alignment.
[04/14 14:50:30     25s] z: 1, totalTracks: 1
[04/14 14:50:30     25s] z: 3, totalTracks: 1
[04/14 14:50:30     25s] z: 5, totalTracks: 1
[04/14 14:50:30     25s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:30     25s] Cell signal_32bits LLGs are deleted
[04/14 14:50:30     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:30     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:30     25s] # Building signal_32bits llgBox search-tree.
[04/14 14:50:30     25s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3119.0M, EPOCH TIME: 1744653030.917768
[04/14 14:50:30     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:30     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:30     25s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3119.0M, EPOCH TIME: 1744653030.917827
[04/14 14:50:30     25s] Max number of tech site patterns supported in site array is 256.
[04/14 14:50:30     25s] Core basic site is unithd
[04/14 14:50:30     25s] After signature check, allow fast init is true, keep pre-filter is true.
[04/14 14:50:30     25s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/14 14:50:30     25s] Fast DP-INIT is on for default
[04/14 14:50:30     25s] Keep-away cache is enable on metals: 1-6
[04/14 14:50:30     25s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[04/14 14:50:30     25s] Atter site array init, number of instance map data is 0.
[04/14 14:50:30     25s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.003, REAL:0.003, MEM:3119.0M, EPOCH TIME: 1744653030.920904
[04/14 14:50:30     25s] 
[04/14 14:50:30     25s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:30     25s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:30     25s] OPERPROF:     Starting CMU at level 3, MEM:3119.0M, EPOCH TIME: 1744653030.921019
[04/14 14:50:30     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3119.0M, EPOCH TIME: 1744653030.921115
[04/14 14:50:30     25s] 
[04/14 14:50:30     25s] Bad Lib Cell Checking (CMU) is done! (0)
[04/14 14:50:30     25s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3119.0M, EPOCH TIME: 1744653030.921173
[04/14 14:50:30     25s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3119.0M, EPOCH TIME: 1744653030.921186
[04/14 14:50:30     25s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3119.0M, EPOCH TIME: 1744653030.921225
[04/14 14:50:30     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3119.0MB).
[04/14 14:50:30     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.005, MEM:3119.0M, EPOCH TIME: 1744653030.921301
[04/14 14:50:30     25s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3119.0M, EPOCH TIME: 1744653030.921324
[04/14 14:50:30     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:30     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:30     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:30     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:30     25s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3119.0M, EPOCH TIME: 1744653030.922016
[04/14 14:50:30     25s] 
[04/14 14:50:30     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:30     25s] Summary for sequential cells identification: 
[04/14 14:50:30     25s]   Identified SBFF number: 45
[04/14 14:50:30     25s]   Identified MBFF number: 0
[04/14 14:50:30     25s]   Identified SB Latch number: 17
[04/14 14:50:30     25s]   Identified MB Latch number: 0
[04/14 14:50:30     25s]   Not identified SBFF number: 0
[04/14 14:50:30     25s]   Not identified MBFF number: 0
[04/14 14:50:30     25s]   Not identified SB Latch number: 0
[04/14 14:50:30     25s]   Not identified MB Latch number: 0
[04/14 14:50:30     25s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:30     25s]  Visiting view : default_emulate_view
[04/14 14:50:30     25s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:30     25s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:30     25s]  Visiting view : default_emulate_view
[04/14 14:50:30     25s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:30     25s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:30     25s] TLC MultiMap info (StdDelay):
[04/14 14:50:30     25s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:30     25s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:30     25s]  Setting StdDelay to: 42.5ps
[04/14 14:50:30     25s] 
[04/14 14:50:30     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:30     25s] 
[04/14 14:50:30     25s] Creating Lib Analyzer ...
[04/14 14:50:30     25s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[04/14 14:50:30     25s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[04/14 14:50:30     25s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[04/14 14:50:30     25s] 
[04/14 14:50:30     25s] {RT default_emulate_rc_corner 0 2 5  {4 0} 1}
[04/14 14:50:31     25s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:25.9 mem=3125.0M
[04/14 14:50:31     25s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:25.9 mem=3125.0M
[04/14 14:50:31     25s] Creating Lib Analyzer, finished. 
[04/14 14:50:31     25s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[04/14 14:50:31     25s] Info: IPO magic value 0x8019BEEF.
[04/14 14:50:31     25s] Info: Using SynthesisEngine executable '/tools/cadence/DDIEXPORT23/INNOVUS231/bin/innovus_'.
[04/14 14:50:31     25s]       SynthesisEngine workers will not check out additional licenses.
[04/14 14:50:31     25s] Warning: cannot find min major genus version for innovus version; min major for 23.1 will be used instead.
[04/14 14:50:39     25s] **INFO: Using Advanced Metric Collection system.
[04/14 14:50:39     25s] **optDesign ... cpu = 0:00:01, real = 0:00:09, mem = 2632.3M, totSessionCpu=0:00:26 **
[04/14 14:50:39     25s] Existing Dirty Nets : 0
[04/14 14:50:39     25s] New Signature Flow (optDesignCheckOptions) ....
[04/14 14:50:39     25s] #Taking db snapshot
[04/14 14:50:39     25s] #Taking db snapshot ... done
[04/14 14:50:39     25s] OPERPROF: Starting checkPlace at level 1, MEM:3127.0M, EPOCH TIME: 1744653039.507851
[04/14 14:50:39     25s] Processing tracks to init pin-track alignment.
[04/14 14:50:39     25s] z: 1, totalTracks: 1
[04/14 14:50:39     25s] z: 3, totalTracks: 1
[04/14 14:50:39     25s] z: 5, totalTracks: 1
[04/14 14:50:39     25s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:39     25s] Cell signal_32bits LLGs are deleted
[04/14 14:50:39     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:39     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:39     25s] # Building signal_32bits llgBox search-tree.
[04/14 14:50:39     25s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3127.0M, EPOCH TIME: 1744653039.509691
[04/14 14:50:39     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:39     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:39     25s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3127.0M, EPOCH TIME: 1744653039.509748
[04/14 14:50:39     25s] Max number of tech site patterns supported in site array is 256.
[04/14 14:50:39     25s] Core basic site is unithd
[04/14 14:50:39     25s] After signature check, allow fast init is false, keep pre-filter is true.
[04/14 14:50:39     25s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/14 14:50:39     25s] SiteArray: non-trimmed site array dimensions = 15 x 91
[04/14 14:50:39     25s] SiteArray: use 20,480 bytes
[04/14 14:50:39     25s] SiteArray: current memory after site array memory allocation 3127.0M
[04/14 14:50:39     25s] SiteArray: FP blocked sites are writable
[04/14 14:50:39     25s] Keep-away cache is enable on metals: 1-6
[04/14 14:50:39     25s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[04/14 14:50:39     25s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3127.0M, EPOCH TIME: 1744653039.512143
[04/14 14:50:39     25s] Process 48 (called=48 computed=2) wires and vias for routing blockage analysis
[04/14 14:50:39     25s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3127.0M, EPOCH TIME: 1744653039.512181
[04/14 14:50:39     25s] SiteArray: number of non floorplan blocked sites for llg default is 1365
[04/14 14:50:39     25s] Atter site array init, number of instance map data is 0.
[04/14 14:50:39     25s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.002, REAL:0.002, MEM:3127.0M, EPOCH TIME: 1744653039.512213
[04/14 14:50:39     25s] 
[04/14 14:50:39     25s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:39     25s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:39     25s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3127.0M, EPOCH TIME: 1744653039.512292
[04/14 14:50:39     25s] Begin checking placement ... (start mem=3127.0M, init mem=3127.0M)
[04/14 14:50:39     25s] Begin checking exclusive groups violation ...
[04/14 14:50:39     25s] There are 0 groups to check, max #box is 0, total #box is 0
[04/14 14:50:39     25s] Finished checking exclusive groups violations. Found 0 Vio.
[04/14 14:50:39     25s] 
[04/14 14:50:39     25s] Running CheckPlace using 1 thread in normal mode...
[04/14 14:50:39     25s] 
[04/14 14:50:39     25s] ...checkPlace normal is done!
[04/14 14:50:39     25s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3127.0M, EPOCH TIME: 1744653039.514057
[04/14 14:50:39     25s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3127.0M, EPOCH TIME: 1744653039.514164
[04/14 14:50:39     25s] *info: Placed = 209           
[04/14 14:50:39     25s] *info: Unplaced = 0           
[04/14 14:50:39     25s] Placement Density:69.96%(1194/1707)
[04/14 14:50:39     25s] Placement Density (including fixed std cells):69.96%(1194/1707)
[04/14 14:50:39     25s] Cell signal_32bits LLGs are deleted
[04/14 14:50:39     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:209).
[04/14 14:50:39     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:39     25s] # Resetting pin-track-align track data.
[04/14 14:50:39     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:39     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:39     25s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3127.0M)
[04/14 14:50:39     25s] OPERPROF: Finished checkPlace at level 1, CPU:0.007, REAL:0.007, MEM:3127.0M, EPOCH TIME: 1744653039.515106
[04/14 14:50:39     25s] #optDebug: { P: 90 W: 6195 FE: standard PE: none LDR: 1}
[04/14 14:50:39     25s]  Initial DC engine is -> aae
[04/14 14:50:39     25s]  
[04/14 14:50:39     25s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/14 14:50:39     25s]  
[04/14 14:50:39     25s]  
[04/14 14:50:39     25s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/14 14:50:39     25s]  
[04/14 14:50:39     25s] Reset EOS DB
[04/14 14:50:39     25s] Ignoring AAE DB Resetting ...
[04/14 14:50:39     25s]  Set Options for AAE Based Opt flow 
[04/14 14:50:39     25s] *** optDesign -postRoute ***
[04/14 14:50:39     25s] DRC Margin: user margin 0.0; extra margin 0
[04/14 14:50:39     25s] Setup Target Slack: user slack 0
[04/14 14:50:39     25s] Hold Target Slack: user slack 0
[04/14 14:50:39     25s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[04/14 14:50:39     25s] Cell signal_32bits LLGs are deleted
[04/14 14:50:39     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:39     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:39     25s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3127.0M, EPOCH TIME: 1744653039.542674
[04/14 14:50:39     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:39     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:39     25s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3127.0M, EPOCH TIME: 1744653039.542731
[04/14 14:50:39     25s] Max number of tech site patterns supported in site array is 256.
[04/14 14:50:39     25s] Core basic site is unithd
[04/14 14:50:39     25s] After signature check, allow fast init is false, keep pre-filter is true.
[04/14 14:50:39     25s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/14 14:50:39     25s] SiteArray: non-trimmed site array dimensions = 15 x 91
[04/14 14:50:39     25s] SiteArray: use 20,480 bytes
[04/14 14:50:39     25s] SiteArray: current memory after site array memory allocation 3127.0M
[04/14 14:50:39     25s] SiteArray: FP blocked sites are writable
[04/14 14:50:39     25s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3127.0M, EPOCH TIME: 1744653039.545567
[04/14 14:50:39     25s] Process 48 (called=48 computed=2) wires and vias for routing blockage analysis
[04/14 14:50:39     25s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3127.0M, EPOCH TIME: 1744653039.545600
[04/14 14:50:39     25s] SiteArray: number of non floorplan blocked sites for llg default is 1365
[04/14 14:50:39     25s] Atter site array init, number of instance map data is 0.
[04/14 14:50:39     25s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.003, REAL:0.003, MEM:3127.0M, EPOCH TIME: 1744653039.545650
[04/14 14:50:39     25s] 
[04/14 14:50:39     25s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:39     25s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:39     25s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3127.0M, EPOCH TIME: 1744653039.545744
[04/14 14:50:39     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:39     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:39     25s] 
[04/14 14:50:39     25s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:39     25s] Deleting Lib Analyzer.
[04/14 14:50:39     25s] 
[04/14 14:50:39     25s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:39     25s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/14 14:50:39     25s] 
[04/14 14:50:39     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:39     25s] Summary for sequential cells identification: 
[04/14 14:50:39     25s]   Identified SBFF number: 45
[04/14 14:50:39     25s]   Identified MBFF number: 0
[04/14 14:50:39     25s]   Identified SB Latch number: 17
[04/14 14:50:39     25s]   Identified MB Latch number: 0
[04/14 14:50:39     25s]   Not identified SBFF number: 0
[04/14 14:50:39     25s]   Not identified MBFF number: 0
[04/14 14:50:39     25s]   Not identified SB Latch number: 0
[04/14 14:50:39     25s]   Not identified MB Latch number: 0
[04/14 14:50:39     25s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:39     25s]  Visiting view : default_emulate_view
[04/14 14:50:39     25s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:39     25s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:39     25s]  Visiting view : default_emulate_view
[04/14 14:50:39     25s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:39     25s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:39     25s] TLC MultiMap info (StdDelay):
[04/14 14:50:39     25s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:39     25s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:39     25s]  Setting StdDelay to: 42.5ps
[04/14 14:50:39     25s] 
[04/14 14:50:39     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:39     26s] 
[04/14 14:50:39     26s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:39     26s] 
[04/14 14:50:39     26s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:39     26s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:08.7 (0.1), totSession cpu/real = 0:00:26.0/0:00:35.8 (0.7), mem = 3127.0M
[04/14 14:50:39     26s] 
[04/14 14:50:39     26s] =============================================================================================
[04/14 14:50:39     26s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.32-s091_1
[04/14 14:50:39     26s] =============================================================================================
[04/14 14:50:39     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:39     26s] ---------------------------------------------------------------------------------------------
[04/14 14:50:39     26s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:39     26s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   6.0 % )     0:00:00.5 /  0:00:00.5    1.0
[04/14 14:50:39     26s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:39     26s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:39     26s] [ CheckPlace             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:39     26s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:39     26s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:39     26s] [ MISC                   ]          0:00:08.1  (  93.6 % )     0:00:08.1 /  0:00:00.1    0.0
[04/14 14:50:39     26s] ---------------------------------------------------------------------------------------------
[04/14 14:50:39     26s]  InitOpt #1 TOTAL                   0:00:08.7  ( 100.0 % )     0:00:08.7 /  0:00:00.7    0.1
[04/14 14:50:39     26s] ---------------------------------------------------------------------------------------------
[04/14 14:50:39     26s] ** INFO : this run is activating 'postRoute' automaton
[04/14 14:50:39     26s] **INFO: flowCheckPoint #10 InitialSummary
[04/14 14:50:39     26s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 274 access done (mem: 3126.969M)
[04/14 14:50:39     26s] Extraction called for design 'signal_32bits' of instances=209 and nets=278 using extraction engine 'postRoute' at effort level 'low' .
[04/14 14:50:39     26s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/14 14:50:39     26s] Type 'man IMPEXT-3530' for more detail.
[04/14 14:50:39     26s] PostRoute (effortLevel low) RC Extraction called for design signal_32bits.
[04/14 14:50:39     26s] RC Extraction called in multi-corner(1) mode.
[04/14 14:50:39     26s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/14 14:50:39     26s] Type 'man IMPEXT-6197' for more detail.
[04/14 14:50:39     26s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/14 14:50:39     26s] * Layer Id             : 1 - M1
[04/14 14:50:39     26s]       Thickness        : 0.1
[04/14 14:50:39     26s]       Min Width        : 0.17
[04/14 14:50:39     26s]       Layer Dielectric : 4.1
[04/14 14:50:39     26s] * Layer Id             : 2 - M2
[04/14 14:50:39     26s]       Thickness        : 0.35
[04/14 14:50:39     26s]       Min Width        : 0.14
[04/14 14:50:39     26s]       Layer Dielectric : 4.1
[04/14 14:50:39     26s] * Layer Id             : 3 - M3
[04/14 14:50:39     26s]       Thickness        : 0.35
[04/14 14:50:39     26s]       Min Width        : 0.14
[04/14 14:50:39     26s]       Layer Dielectric : 4.1
[04/14 14:50:39     26s] * Layer Id             : 4 - M4
[04/14 14:50:39     26s]       Thickness        : 0.8
[04/14 14:50:39     26s]       Min Width        : 0.3
[04/14 14:50:39     26s]       Layer Dielectric : 4.1
[04/14 14:50:39     26s] * Layer Id             : 5 - M5
[04/14 14:50:39     26s]       Thickness        : 0.8
[04/14 14:50:39     26s]       Min Width        : 0.3
[04/14 14:50:39     26s]       Layer Dielectric : 4.1
[04/14 14:50:39     26s] * Layer Id             : 6 - M6
[04/14 14:50:39     26s]       Thickness        : 1.2
[04/14 14:50:39     26s]       Min Width        : 1.6
[04/14 14:50:39     26s]       Layer Dielectric : 4.1
[04/14 14:50:39     26s] extractDetailRC Option : -outfile /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d -maxResLength 200  -basic
[04/14 14:50:39     26s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/14 14:50:39     26s]       RC Corner Indexes            0   
[04/14 14:50:39     26s] Capacitance Scaling Factor   : 1.00000 
[04/14 14:50:39     26s] Coupling Cap. Scaling Factor : 1.00000 
[04/14 14:50:39     26s] Resistance Scaling Factor    : 1.00000 
[04/14 14:50:39     26s] Clock Cap. Scaling Factor    : 1.00000 
[04/14 14:50:39     26s] Clock Res. Scaling Factor    : 1.00000 
[04/14 14:50:39     26s] Shrink Factor                : 1.00000
[04/14 14:50:39     26s] eee: RC Grid memory freed = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:39     26s] eee: RC Grid memory allocated = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:39     26s] eee: pegSigSF=1.070000
[04/14 14:50:39     26s] Initializing multi-corner resistance tables ...
[04/14 14:50:39     26s] eee: Grid unit RC data computation started
[04/14 14:50:39     26s] eee: Grid unit RC data computation completed
[04/14 14:50:39     26s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:39     26s] eee: l=2 avDens=0.185345 usedTrk=88.965443 availTrk=480.000000 sigTrk=88.965443
[04/14 14:50:39     26s] eee: l=3 avDens=0.118393 usedTrk=49.004228 availTrk=413.913043 sigTrk=49.004228
[04/14 14:50:39     26s] eee: l=4 avDens=0.061714 usedTrk=16.510993 availTrk=267.540984 sigTrk=16.510993
[04/14 14:50:39     26s] eee: l=5 avDens=0.078170 usedTrk=27.733493 availTrk=354.782609 sigTrk=27.733493
[04/14 14:50:39     26s] eee: l=6 avDens=0.154004 usedTrk=10.300625 availTrk=66.885246 sigTrk=10.300625
[04/14 14:50:39     26s] eee: LAM-FP: thresh=1 ; dimX=182.647059 ; dimY=181.294118 ; multX=1.000000 ; multY=1.000000 ; minP=340 ; fpMult=1.000000 ;
[04/14 14:50:39     26s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.191300 aWlH=0.000000 lMod=0 pMax=0.847600 pMod=81 pModAss=50 wcR=0.376500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/14 14:50:39     26s] eee: NetCapCache creation started. (Current Mem: 3126.969M) 
[04/14 14:50:39     26s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3126.969M) 
[04/14 14:50:39     26s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(62.100000, 61.640000)], Layers = [f(6) b(0)], Grid size = 27.200000 um, Grid Dim = (3 X 3)
[04/14 14:50:39     26s] eee: Metal Layers Info:
[04/14 14:50:39     26s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:39     26s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/14 14:50:39     26s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:39     26s] eee: |      li1 |   1 |   0.170 |   0.170 |   0.460 |  0.000 |  75.29 | V | 0 |  1 |
[04/14 14:50:39     26s] eee: |     met1 |   2 |   0.140 |   0.140 |   0.340 |  0.000 |   0.89 | H | 0 |  1 |
[04/14 14:50:39     26s] eee: |     met2 |   3 |   0.140 |   0.140 |   0.460 |  0.000 |   0.89 | V | 0 |  1 |
[04/14 14:50:39     26s] eee: |     met3 |   4 |   0.300 |   0.300 |   0.610 |  0.000 |   0.16 | H | 0 |  1 |
[04/14 14:50:39     26s] eee: |     met4 |   5 |   0.300 |   0.300 |   0.690 |  0.000 |   0.16 | V | 0 |  1 |
[04/14 14:50:39     26s] eee: |     met5 |   6 |   1.600 |   1.600 |   3.660 |  0.000 |   0.02 | H | 0 |  1 |
[04/14 14:50:39     26s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:39     26s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[04/14 14:50:39     26s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3127.0M)
[04/14 14:50:39     26s] Creating parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for storing RC.
[04/14 14:50:39     26s] Extracted 10.0829% (CPU Time= 0:00:00.0  MEM= 3159.0M)
[04/14 14:50:39     26s] Extracted 20.0967% (CPU Time= 0:00:00.0  MEM= 3183.0M)
[04/14 14:50:39     26s] Extracted 30.1105% (CPU Time= 0:00:00.0  MEM= 3183.0M)
[04/14 14:50:39     26s] Extracted 40.1243% (CPU Time= 0:00:00.0  MEM= 3183.0M)
[04/14 14:50:39     26s] Extracted 50.1381% (CPU Time= 0:00:00.0  MEM= 3183.0M)
[04/14 14:50:39     26s] Extracted 60.0829% (CPU Time= 0:00:00.0  MEM= 3183.0M)
[04/14 14:50:39     26s] Extracted 70.0967% (CPU Time= 0:00:00.0  MEM= 3183.0M)
[04/14 14:50:39     26s] Extracted 80.1105% (CPU Time= 0:00:00.0  MEM= 3183.0M)
[04/14 14:50:39     26s] Extracted 90.1243% (CPU Time= 0:00:00.0  MEM= 3183.0M)
[04/14 14:50:39     26s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3183.0M)
[04/14 14:50:39     26s] eee: RC Grid memory freed = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:39     26s] Number of Extracted Resistors     : 2682
[04/14 14:50:39     26s] Number of Extracted Ground Cap.   : 2946
[04/14 14:50:39     26s] Number of Extracted Coupling Cap. : 3752
[04/14 14:50:39     26s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 3158.969M)
[04/14 14:50:39     26s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/14 14:50:39     26s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3159.0M)
[04/14 14:50:39     26s] Creating parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb_Filter.rcdb.d' for storing RC.
[04/14 14:50:39     26s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 274 access done (mem: 3162.969M)
[04/14 14:50:39     26s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3162.969M)
[04/14 14:50:39     26s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 3162.969M)
[04/14 14:50:39     26s] processing rcdb (/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d) for hinst (top) of cell (signal_32bits);
[04/14 14:50:39     26s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3162.969M)
[04/14 14:50:39     26s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 0 access done (mem: 3162.969M)
[04/14 14:50:39     26s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3162.969M)
[04/14 14:50:39     26s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 3153.453M)
[04/14 14:50:39     26s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3153.5M)
[04/14 14:50:39     26s] eee: RC Grid memory allocated = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:39     26s] eee: pegSigSF=1.070000
[04/14 14:50:39     26s] Initializing multi-corner resistance tables ...
[04/14 14:50:39     26s] eee: Grid unit RC data computation started
[04/14 14:50:39     26s] eee: Grid unit RC data computation completed
[04/14 14:50:39     26s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:39     26s] eee: l=2 avDens=0.185345 usedTrk=88.965443 availTrk=480.000000 sigTrk=88.965443
[04/14 14:50:39     26s] eee: l=3 avDens=0.118393 usedTrk=49.004228 availTrk=413.913043 sigTrk=49.004228
[04/14 14:50:39     26s] eee: l=4 avDens=0.061714 usedTrk=16.510993 availTrk=267.540984 sigTrk=16.510993
[04/14 14:50:39     26s] eee: l=5 avDens=0.078170 usedTrk=27.733493 availTrk=354.782609 sigTrk=27.733493
[04/14 14:50:39     26s] eee: l=6 avDens=0.154004 usedTrk=10.300625 availTrk=66.885246 sigTrk=10.300625
[04/14 14:50:39     26s] eee: LAM-FP: thresh=1 ; dimX=182.647059 ; dimY=181.294118 ; multX=1.000000 ; multY=1.000000 ; minP=340 ; fpMult=1.000000 ;
[04/14 14:50:39     26s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.191300 aWlH=0.000000 lMod=0 pMax=0.847600 pMod=81 pModAss=50 wcR=0.376500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/14 14:50:39     26s] eee: NetCapCache creation started. (Current Mem: 3153.453M) 
[04/14 14:50:39     26s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3153.453M) 
[04/14 14:50:39     26s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(62.100000, 61.640000)], Layers = [f(6) b(0)], Grid size = 27.200000 um, Grid Dim = (3 X 3)
[04/14 14:50:39     26s] eee: Metal Layers Info:
[04/14 14:50:39     26s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:39     26s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/14 14:50:39     26s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:39     26s] eee: |      li1 |   1 |   0.170 |   0.170 |   0.460 |  0.000 |  75.29 | V | 0 |  1 |
[04/14 14:50:39     26s] eee: |     met1 |   2 |   0.140 |   0.140 |   0.340 |  0.000 |   0.89 | H | 0 |  1 |
[04/14 14:50:39     26s] eee: |     met2 |   3 |   0.140 |   0.140 |   0.460 |  0.000 |   0.89 | V | 0 |  1 |
[04/14 14:50:39     26s] eee: |     met3 |   4 |   0.300 |   0.300 |   0.610 |  0.000 |   0.16 | H | 0 |  1 |
[04/14 14:50:39     26s] eee: |     met4 |   5 |   0.300 |   0.300 |   0.690 |  0.000 |   0.16 | V | 0 |  1 |
[04/14 14:50:39     26s] eee: |     met5 |   6 |   1.600 |   1.600 |   3.660 |  0.000 |   0.02 | H | 0 |  1 |
[04/14 14:50:39     26s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:39     26s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[04/14 14:50:39     26s] ** INFO: Initializing Glitch Interface
[04/14 14:50:39     26s] ** INFO: Initializing Glitch Cache
[04/14 14:50:39     26s] *** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:26.1/0:00:35.9 (0.7), mem = 3182.5M
[04/14 14:50:39     26s] AAE_INFO: switching setDelayCal -siAware from true to false ...
[04/14 14:50:39     26s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[04/14 14:50:39     26s] Starting delay calculation for Hold views
[04/14 14:50:39     26s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/14 14:50:39     26s] #################################################################################
[04/14 14:50:39     26s] # Design Stage: PostRoute
[04/14 14:50:39     26s] # Design Name: signal_32bits
[04/14 14:50:39     26s] # Design Mode: 90nm
[04/14 14:50:39     26s] # Analysis Mode: MMMC OCV 
[04/14 14:50:39     26s] # Parasitics Mode: SPEF/RCDB 
[04/14 14:50:39     26s] # Signoff Settings: SI Off 
[04/14 14:50:39     26s] #################################################################################
[04/14 14:50:39     26s] Calculate late delays in OCV mode...
[04/14 14:50:39     26s] Calculate early delays in OCV mode...
[04/14 14:50:39     26s] Topological Sorting (REAL = 0:00:00.0, MEM = 3171.0M, InitMEM = 3171.0M)
[04/14 14:50:39     26s] Start delay calculation (fullDC) (1 T). (MEM=2601.91)
[04/14 14:50:39     26s] End AAE Lib Interpolated Model. (MEM=3171.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:39     26s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
[04/14 14:50:39     26s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 276. 
[04/14 14:50:39     26s] Total number of fetched objects 276
[04/14 14:50:39     26s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:39     26s] End delay calculation. (MEM=2599.87 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:39     26s] End delay calculation (fullDC). (MEM=2599.87 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:39     26s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3045.7M) ***
[04/14 14:50:39     26s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:26.2 mem=3045.7M)
[04/14 14:50:39     26s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:26.2 mem=3045.7M ***
[04/14 14:50:39     26s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[04/14 14:50:39     26s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[04/14 14:50:39     26s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[04/14 14:50:39     26s] Starting delay calculation for Setup views
[04/14 14:50:40     26s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/14 14:50:40     26s] AAE_INFO: resetNetProps viewIdx 0 
[04/14 14:50:40     26s] Starting SI iteration 1 using Infinite Timing Windows
[04/14 14:50:40     26s] #################################################################################
[04/14 14:50:40     26s] # Design Stage: PostRoute
[04/14 14:50:40     26s] # Design Name: signal_32bits
[04/14 14:50:40     26s] # Design Mode: 90nm
[04/14 14:50:40     26s] # Analysis Mode: MMMC OCV 
[04/14 14:50:40     26s] # Parasitics Mode: SPEF/RCDB 
[04/14 14:50:40     26s] # Signoff Settings: SI On 
[04/14 14:50:40     26s] #################################################################################
[04/14 14:50:40     26s] AAE_INFO: 1 threads acquired from CTE.
[04/14 14:50:40     26s] Setting infinite Tws ...
[04/14 14:50:40     26s] First Iteration Infinite Tw... 
[04/14 14:50:40     26s] Calculate early delays in OCV mode...
[04/14 14:50:40     26s] Calculate late delays in OCV mode...
[04/14 14:50:40     26s] Topological Sorting (REAL = 0:00:00.0, MEM = 3184.0M, InitMEM = 3184.0M)
[04/14 14:50:40     26s] Start delay calculation (fullDC) (1 T). (MEM=2595.74)
[04/14 14:50:40     26s] End AAE Lib Interpolated Model. (MEM=3183.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:40     26s] Total number of fetched objects 276
[04/14 14:50:40     26s] AAE_INFO-618: Total number of nets in the design is 278,  100.0 percent of the nets selected for SI analysis
[04/14 14:50:40     26s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:40     26s] End delay calculation. (MEM=2595.65 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:40     26s] End delay calculation (fullDC). (MEM=2595.65 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:40     26s] Save waveform /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/.AAE_Jb8q9O/.AAE_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1/waveform.data...
[04/14 14:50:40     26s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3168.0M) ***
[04/14 14:50:40     26s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3168.0M)
[04/14 14:50:40     26s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/14 14:50:40     26s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3168.0M)
[04/14 14:50:40     26s] 
[04/14 14:50:40     26s] Executing IPO callback for view pruning (simultaneousMode=0)..
[04/14 14:50:40     26s] 
[04/14 14:50:40     26s] Active setup views:
[04/14 14:50:40     26s]  default_emulate_view
[04/14 14:50:40     26s]   Dominating endpoints: 0
[04/14 14:50:40     26s]   Dominating TNS: -0.000
[04/14 14:50:40     26s] 
[04/14 14:50:40     26s] Starting SI iteration 2
[04/14 14:50:40     26s] Calculate early delays in OCV mode...
[04/14 14:50:40     26s] Calculate late delays in OCV mode...
[04/14 14:50:40     26s] Start delay calculation (fullDC) (1 T). (MEM=2588.3)
[04/14 14:50:40     26s] End AAE Lib Interpolated Model. (MEM=3125.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:40     26s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
[04/14 14:50:40     26s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 276. 
[04/14 14:50:40     26s] Total number of fetched objects 276
[04/14 14:50:40     26s] AAE_INFO-618: Total number of nets in the design is 278,  1.4 percent of the nets selected for SI analysis
[04/14 14:50:40     26s] End delay calculation. (MEM=2591.14 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:40     26s] End delay calculation (fullDC). (MEM=2591.14 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:40     26s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3046.1M) ***
[04/14 14:50:40     26s] 
[04/14 14:50:40     26s] Creating Lib Analyzer ...
[04/14 14:50:40     26s] 
[04/14 14:50:40     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:40     26s] Summary for sequential cells identification: 
[04/14 14:50:40     26s]   Identified SBFF number: 45
[04/14 14:50:40     26s]   Identified MBFF number: 0
[04/14 14:50:40     26s]   Identified SB Latch number: 17
[04/14 14:50:40     26s]   Identified MB Latch number: 0
[04/14 14:50:40     26s]   Not identified SBFF number: 0
[04/14 14:50:40     26s]   Not identified MBFF number: 0
[04/14 14:50:40     26s]   Not identified SB Latch number: 0
[04/14 14:50:40     26s]   Not identified MB Latch number: 0
[04/14 14:50:40     26s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:40     26s]  Visiting view : default_emulate_view
[04/14 14:50:40     26s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:40     26s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:40     26s]  Visiting view : default_emulate_view
[04/14 14:50:40     26s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:40     26s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:40     26s] TLC MultiMap info (StdDelay):
[04/14 14:50:40     26s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:40     26s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:40     26s]  Setting StdDelay to: 42.5ps
[04/14 14:50:40     26s] 
[04/14 14:50:40     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:40     26s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[04/14 14:50:40     26s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[04/14 14:50:40     26s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[04/14 14:50:40     26s] 
[04/14 14:50:40     26s] {RT default_emulate_rc_corner 0 2 5  {4 0} 1}
[04/14 14:50:40     27s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:27.1 mem=3068.1M
[04/14 14:50:40     27s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:27.1 mem=3068.1M
[04/14 14:50:40     27s] Creating Lib Analyzer, finished. 
[04/14 14:50:40     27s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:27.1 mem=3068.1M)
[04/14 14:50:40     27s] End AAE Lib Interpolated Model. (MEM=3132.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:40     27s] ** INFO: Initializing Glitch Interface
[04/14 14:50:40     27s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3132.1M, EPOCH TIME: 1744653040.788721
[04/14 14:50:40     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:40     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:40     27s] 
[04/14 14:50:40     27s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:40     27s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:40     27s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3132.1M, EPOCH TIME: 1744653040.791532
[04/14 14:50:40     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:40     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:40     27s] ** INFO: Initializing Glitch Interface
[04/14 14:50:40     27s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.036  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.963%
------------------------------------------------------------------

[04/14 14:50:40     27s] *** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:00:27.1/0:00:37.0 (0.7), mem = 3200.3M
[04/14 14:50:40     27s] 
[04/14 14:50:40     27s] =============================================================================================
[04/14 14:50:40     27s]  Step TAT Report : BuildHoldData #1 / optDesign #1                              23.32-s091_1
[04/14 14:50:40     27s] =============================================================================================
[04/14 14:50:40     27s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:40     27s] ---------------------------------------------------------------------------------------------
[04/14 14:50:40     27s] [ ViewPruning            ]      6   0:00:00.5  (  49.4 % )     0:00:00.5 /  0:00:00.5    1.0
[04/14 14:50:40     27s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[04/14 14:50:40     27s] [ DrvReport              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:40     27s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:40     27s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:40     27s] [ UpdateTimingGraph      ]      3   0:00:00.4  (  34.6 % )     0:00:01.0 /  0:00:00.9    1.0
[04/14 14:50:40     27s] [ FullDelayCalc          ]      3   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/14 14:50:40     27s] [ TimingUpdate           ]      5   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:40     27s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:40     27s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:40     27s] [ MISC                   ]          0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.0    0.7
[04/14 14:50:40     27s] ---------------------------------------------------------------------------------------------
[04/14 14:50:40     27s]  BuildHoldData #1 TOTAL             0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[04/14 14:50:40     27s] ---------------------------------------------------------------------------------------------
[04/14 14:50:40     27s] **optDesign ... cpu = 0:00:02, real = 0:00:10, mem = 2596.4M, totSessionCpu=0:00:27 **
[04/14 14:50:40     27s] Begin: Collecting metrics
[04/14 14:50:40     27s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.036 |   0 |       69.96 | 0:00:01  |        3132 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[04/14 14:50:40     27s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2635.1M, current mem=2596.4M)

[04/14 14:50:40     27s] End: Collecting metrics
[04/14 14:50:40     27s] OPTC: m4 20.0 50.0 [ 461168601842738790400.0 20.0 50.0 ]
[04/14 14:50:40     27s] OPTC: view 50.0:461168601842738790400.0 [ 0.0500 ]
[04/14 14:50:40     27s] Setting latch borrow mode to budget during optimization.
[04/14 14:50:40     27s] **INFO: flowCheckPoint #11 OptimizationPass1
[04/14 14:50:40     27s] Glitch fixing enabled
[04/14 14:50:40     27s] Deleting Lib Analyzer.
[04/14 14:50:40     27s] **INFO: Start fixing DRV (Mem = 3128.29M) ...
[04/14 14:50:40     27s] Begin: GigaOpt DRV Optimization
[04/14 14:50:40     27s] Glitch fixing enabled
[04/14 14:50:40     27s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[04/14 14:50:40     27s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:27.2/0:00:37.1 (0.7), mem = 3128.3M
[04/14 14:50:40     27s] End AAE Lib Interpolated Model. (MEM=3128.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:40     27s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2265249.4
[04/14 14:50:40     27s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/14 14:50:40     27s] 
[04/14 14:50:40     27s] Creating Lib Analyzer ...
[04/14 14:50:40     27s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[04/14 14:50:40     27s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[04/14 14:50:40     27s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[04/14 14:50:40     27s] 
[04/14 14:50:40     27s] {RT default_emulate_rc_corner 0 2 5  {4 0} 1}
[04/14 14:50:41     27s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:27.6 mem=3132.3M
[04/14 14:50:41     27s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:27.6 mem=3132.3M
[04/14 14:50:41     27s] Creating Lib Analyzer, finished. 
[04/14 14:50:41     27s] #optDebug: Start CG creation (mem=3132.3M)
[04/14 14:50:41     27s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[04/14 14:50:41     27s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[04/14 14:50:41     27s] ToF 1377.5490um
[04/14 14:50:41     27s] (cpu=0:00:00.1, mem=3216.7M)
[04/14 14:50:41     27s]  ...processing cgPrt (cpu=0:00:00.1, mem=3216.7M)
[04/14 14:50:41     27s]  ...processing cgEgp (cpu=0:00:00.1, mem=3216.7M)
[04/14 14:50:41     27s]  ...processing cgPbk (cpu=0:00:00.1, mem=3216.7M)
[04/14 14:50:41     27s]  ...processing cgNrb(cpu=0:00:00.1, mem=3216.7M)
[04/14 14:50:41     27s]  ...processing cgObs (cpu=0:00:00.1, mem=3216.7M)
[04/14 14:50:41     27s]  ...processing cgCon (cpu=0:00:00.1, mem=3216.7M)
[04/14 14:50:41     27s]  ...processing cgPdm (cpu=0:00:00.1, mem=3216.7M)
[04/14 14:50:41     27s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3216.7M)
[04/14 14:50:41     27s] 
[04/14 14:50:41     27s] Active Setup views: default_emulate_view 
[04/14 14:50:41     27s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3216.7M, EPOCH TIME: 1744653041.565489
[04/14 14:50:41     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     27s] 
[04/14 14:50:41     27s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:41     27s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:41     27s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3216.7M, EPOCH TIME: 1744653041.568315
[04/14 14:50:41     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     27s] [oiPhyDebug] optDemand 1194896000.00, spDemand 1194896000.00.
[04/14 14:50:41     27s] [LDM::Info] TotalInstCnt at InitDesignMc1: 209
[04/14 14:50:41     27s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[04/14 14:50:41     27s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:27.9 mem=3216.7M
[04/14 14:50:41     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:3216.7M, EPOCH TIME: 1744653041.568809
[04/14 14:50:41     27s] Processing tracks to init pin-track alignment.
[04/14 14:50:41     27s] z: 1, totalTracks: 1
[04/14 14:50:41     27s] z: 3, totalTracks: 1
[04/14 14:50:41     27s] z: 5, totalTracks: 1
[04/14 14:50:41     27s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:41     27s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3216.7M, EPOCH TIME: 1744653041.569560
[04/14 14:50:41     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     27s] 
[04/14 14:50:41     27s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:41     27s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:41     27s] 
[04/14 14:50:41     27s]  Skipping Bad Lib Cell Checking (CMU) !
[04/14 14:50:41     27s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3216.7M, EPOCH TIME: 1744653041.572150
[04/14 14:50:41     27s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3216.7M, EPOCH TIME: 1744653041.572176
[04/14 14:50:41     27s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3216.7M, EPOCH TIME: 1744653041.572212
[04/14 14:50:41     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3216.7MB).
[04/14 14:50:41     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.003, REAL:0.003, MEM:3216.7M, EPOCH TIME: 1744653041.572269
[04/14 14:50:41     27s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[04/14 14:50:41     27s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 209
[04/14 14:50:41     27s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:27.9 mem=3216.7M
[04/14 14:50:41     27s] ### Creating RouteCongInterface, started
[04/14 14:50:41     27s] {MMLU 0 0 276}
[04/14 14:50:41     27s] [oiLAM] Zs 5, 7
[04/14 14:50:41     27s] ### Creating LA Mngr. totSessionCpu=0:00:27.9 mem=3216.7M
[04/14 14:50:41     27s] ### Creating LA Mngr, finished. totSessionCpu=0:00:27.9 mem=3216.7M
[04/14 14:50:41     27s] ### Creating RouteCongInterface, finished
[04/14 14:50:41     27s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[04/14 14:50:41     27s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[04/14 14:50:41     27s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[04/14 14:50:41     27s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[04/14 14:50:41     27s] AoF 6866.4200um
[04/14 14:50:41     28s] **INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
[04/14 14:50:41     28s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[04/14 14:50:41     28s] [GPS-DRV] Optimizer inputs ============================= 
[04/14 14:50:41     28s] [GPS-DRV] drvFixingStage: Small Scale
[04/14 14:50:41     28s] [GPS-DRV] costLowerBound: 0.1
[04/14 14:50:41     28s] [GPS-DRV] setupTNSCost  : 0.3
[04/14 14:50:41     28s] [GPS-DRV] maxIter       : 10
[04/14 14:50:41     28s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[04/14 14:50:41     28s] [GPS-DRV] Optimizer parameters ============================= 
[04/14 14:50:41     28s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[04/14 14:50:41     28s] [GPS-DRV] maxDensity (design): 0.95
[04/14 14:50:41     28s] [GPS-DRV] maxLocalDensity: 0.96
[04/14 14:50:41     28s] [GPS-DRV] MaxBufDistForPlaceBlk: 1um
[04/14 14:50:41     28s] [GPS-DRV] Dflt RT Characteristic Length 616.76um AoF 6866.42um x 1
[04/14 14:50:41     28s] [GPS-DRV] isCPECostingOn: false
[04/14 14:50:41     28s] [GPS-DRV] MaintainWNS: 1
[04/14 14:50:41     28s] [GPS-DRV] All active and enabled setup views
[04/14 14:50:41     28s] [GPS-DRV]     default_emulate_view
[04/14 14:50:41     28s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[04/14 14:50:41     28s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[04/14 14:50:41     28s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[04/14 14:50:41     28s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[04/14 14:50:41     28s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3245.8M, EPOCH TIME: 1744653041.723723
[04/14 14:50:41     28s] Found 0 hard placement blockage before merging.
[04/14 14:50:41     28s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3245.8M, EPOCH TIME: 1744653041.723761
[04/14 14:50:41     28s] ** INFO: Initializing Glitch Interface
[04/14 14:50:41     28s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[04/14 14:50:41     28s] [GPS-DRV] ROI - unit(Area: 3.7536e+06; LeakageP: 1.568e-12; DynamicP: 3.7536e+06)DBU
[04/14 14:50:41     28s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/14 14:50:41     28s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[04/14 14:50:41     28s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/14 14:50:41     28s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/14 14:50:41     28s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/14 14:50:41     28s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/14 14:50:41     28s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0| 69.96%|          |         |
[04/14 14:50:41     28s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/14 14:50:41     28s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0| 69.96%| 0:00:00.0|  3245.8M|
[04/14 14:50:41     28s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/14 14:50:41     28s] Bottom Preferred Layer:
[04/14 14:50:41     28s]     None
[04/14 14:50:41     28s] Via Pillar Rule:
[04/14 14:50:41     28s]     None
[04/14 14:50:41     28s] Finished writing unified metrics of routing constraints.
[04/14 14:50:41     28s] 
[04/14 14:50:41     28s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3245.8M) ***
[04/14 14:50:41     28s] 
[04/14 14:50:41     28s] Deleting 0 temporary hard placement blockage(s).
[04/14 14:50:41     28s] Total-nets :: 274, Stn-nets :: 0, ratio :: 0 %, Total-len 3106.45, Stn-len 0
[04/14 14:50:41     28s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 209
[04/14 14:50:41     28s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3245.8M, EPOCH TIME: 1744653041.727340
[04/14 14:50:41     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:209).
[04/14 14:50:41     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     28s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3172.8M, EPOCH TIME: 1744653041.728104
[04/14 14:50:41     28s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2265249.4
[04/14 14:50:41     28s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:28.0/0:00:37.9 (0.7), mem = 3172.8M
[04/14 14:50:41     28s] 
[04/14 14:50:41     28s] =============================================================================================
[04/14 14:50:41     28s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     23.32-s091_1
[04/14 14:50:41     28s] =============================================================================================
[04/14 14:50:41     28s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:41     28s] ---------------------------------------------------------------------------------------------
[04/14 14:50:41     28s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  56.7 % )     0:00:00.5 /  0:00:00.5    1.0
[04/14 14:50:41     28s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ ChannelGraphInit       ]      1   0:00:00.1  (  14.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:41     28s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ MISC                   ]          0:00:00.2  (  28.2 % )     0:00:00.2 /  0:00:00.3    1.0
[04/14 14:50:41     28s] ---------------------------------------------------------------------------------------------
[04/14 14:50:41     28s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[04/14 14:50:41     28s] ---------------------------------------------------------------------------------------------
[04/14 14:50:41     28s] drv optimizer changes nothing and skips refinePlace
[04/14 14:50:41     28s] End: GigaOpt DRV Optimization
[04/14 14:50:41     28s] **optDesign ... cpu = 0:00:03, real = 0:00:11, mem = 2647.7M, totSessionCpu=0:00:28 **
[04/14 14:50:41     28s] Begin: Collecting metrics
[04/14 14:50:41     28s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |           |    0.036 |           |        0 |       69.96 | 0:00:01  |        3132 |    0 |   0 |
| drv_eco_fixing  |     0.000 |    0.036 |         0 |        0 |       69.96 | 0:00:01  |        3173 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:41     28s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2647.7M, current mem=2647.7M)

[04/14 14:50:41     28s] End: Collecting metrics
[04/14 14:50:41     28s] *info:
[04/14 14:50:41     28s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3172.76M).
[04/14 14:50:41     28s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3172.8M, EPOCH TIME: 1744653041.779867
[04/14 14:50:41     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     28s] 
[04/14 14:50:41     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:41     28s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:41     28s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3172.8M, EPOCH TIME: 1744653041.782601
[04/14 14:50:41     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     28s] ** INFO: Initializing Glitch Interface
[04/14 14:50:41     28s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=3172.8M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.036  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   33    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.963%
------------------------------------------------------------------

[04/14 14:50:41     28s] **optDesign ... cpu = 0:00:03, real = 0:00:11, mem = 2648.0M, totSessionCpu=0:00:28 **
[04/14 14:50:41     28s] ** INFO: Initializing Glitch Interface
[04/14 14:50:41     28s]   DRV Snapshot: (REF)
[04/14 14:50:41     28s]          Tran DRV: 0 (0)
[04/14 14:50:41     28s]           Cap DRV: 0 (0)
[04/14 14:50:41     28s]        Fanout DRV: 0 (0)
[04/14 14:50:41     28s]            Glitch: 0 (0)
[04/14 14:50:41     28s] *** Timing Is met
[04/14 14:50:41     28s] *** Check timing (0:00:00.0)
[04/14 14:50:41     28s] *** Setup timing is met (target slack 0ns)
[04/14 14:50:41     28s]   Timing Snapshot: (REF)
[04/14 14:50:41     28s]      Weighted WNS: 0.000
[04/14 14:50:41     28s]       All  PG WNS: 0.000
[04/14 14:50:41     28s]       High PG WNS: 0.000
[04/14 14:50:41     28s]       All  PG TNS: 0.000
[04/14 14:50:41     28s]       High PG TNS: 0.000
[04/14 14:50:41     28s]       Low  PG TNS: 0.000
[04/14 14:50:41     28s]    Category Slack: { [L, 0.036] }
[04/14 14:50:41     28s] 
[04/14 14:50:41     28s] **INFO: flowCheckPoint #12 OptimizationPreEco
[04/14 14:50:41     28s] Running postRoute recovery in preEcoRoute mode
[04/14 14:50:41     28s] **optDesign ... cpu = 0:00:03, real = 0:00:11, mem = 2648.0M, totSessionCpu=0:00:28 **
[04/14 14:50:41     28s] ** INFO: Initializing Glitch Interface
[04/14 14:50:41     28s]   DRV Snapshot: (TGT)
[04/14 14:50:41     28s]          Tran DRV: 0 (0)
[04/14 14:50:41     28s]           Cap DRV: 0 (0)
[04/14 14:50:41     28s]        Fanout DRV: 0 (0)
[04/14 14:50:41     28s]            Glitch: 0 (0)
[04/14 14:50:41     28s] Checking DRV degradation...
[04/14 14:50:41     28s] 
[04/14 14:50:41     28s] Recovery Manager:
[04/14 14:50:41     28s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/14 14:50:41     28s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/14 14:50:41     28s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/14 14:50:41     28s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[04/14 14:50:41     28s] 
[04/14 14:50:41     28s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/14 14:50:41     28s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3173.23M, totSessionCpu=0:00:28).
[04/14 14:50:41     28s] **optDesign ... cpu = 0:00:03, real = 0:00:11, mem = 2648.0M, totSessionCpu=0:00:28 **
[04/14 14:50:41     28s] 
[04/14 14:50:41     28s] ** INFO: Initializing Glitch Interface
[04/14 14:50:41     28s]   DRV Snapshot: (REF)
[04/14 14:50:41     28s]          Tran DRV: 0 (0)
[04/14 14:50:41     28s]           Cap DRV: 0 (0)
[04/14 14:50:41     28s]        Fanout DRV: 0 (0)
[04/14 14:50:41     28s]            Glitch: 0 (0)
[04/14 14:50:41     28s] Running post route harden opt
[04/14 14:50:41     28s] Begin: GigaOpt harden opt
[04/14 14:50:41     28s] GigaOpt Checkpoint: Internal hardenOpt -maxLocalDensity 1.0 -numThreads 1 -postRoute -maxIter 3 -nativePathGroupFlow -skipLowEffortCategoryOptimization
[04/14 14:50:41     28s] End AAE Lib Interpolated Model. (MEM=3231.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:41     28s] *** HardenOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:28.1/0:00:38.0 (0.7), mem = 3231.4M
[04/14 14:50:41     28s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2265249.5
[04/14 14:50:41     28s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/14 14:50:41     28s] 
[04/14 14:50:41     28s] Active Setup views: default_emulate_view 
[04/14 14:50:41     28s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3231.4M, EPOCH TIME: 1744653041.884801
[04/14 14:50:41     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     28s] 
[04/14 14:50:41     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:41     28s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:41     28s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3231.4M, EPOCH TIME: 1744653041.887499
[04/14 14:50:41     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     28s] [oiPhyDebug] optDemand 1194896000.00, spDemand 1194896000.00.
[04/14 14:50:41     28s] [LDM::Info] TotalInstCnt at InitDesignMc1: 209
[04/14 14:50:41     28s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[04/14 14:50:41     28s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:28.2 mem=3231.4M
[04/14 14:50:41     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:3231.4M, EPOCH TIME: 1744653041.887987
[04/14 14:50:41     28s] Processing tracks to init pin-track alignment.
[04/14 14:50:41     28s] z: 1, totalTracks: 1
[04/14 14:50:41     28s] z: 3, totalTracks: 1
[04/14 14:50:41     28s] z: 5, totalTracks: 1
[04/14 14:50:41     28s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:41     28s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3231.4M, EPOCH TIME: 1744653041.888733
[04/14 14:50:41     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     28s] 
[04/14 14:50:41     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:41     28s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:41     28s] 
[04/14 14:50:41     28s]  Skipping Bad Lib Cell Checking (CMU) !
[04/14 14:50:41     28s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3231.4M, EPOCH TIME: 1744653041.891276
[04/14 14:50:41     28s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3231.4M, EPOCH TIME: 1744653041.891297
[04/14 14:50:41     28s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3231.4M, EPOCH TIME: 1744653041.891332
[04/14 14:50:41     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3231.4MB).
[04/14 14:50:41     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.003, REAL:0.003, MEM:3231.4M, EPOCH TIME: 1744653041.891384
[04/14 14:50:41     28s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[04/14 14:50:41     28s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 209
[04/14 14:50:41     28s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:28.2 mem=3231.4M
[04/14 14:50:41     28s] ### Creating RouteCongInterface, started
[04/14 14:50:41     28s] ### Creating RouteCongInterface, finished
[04/14 14:50:41     28s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3260.5M, EPOCH TIME: 1744653041.982053
[04/14 14:50:41     28s] Found 0 hard placement blockage before merging.
[04/14 14:50:41     28s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3260.5M, EPOCH TIME: 1744653041.982119
[04/14 14:50:41     28s] Deleting 0 temporary hard placement blockage(s).
[04/14 14:50:41     28s] 
[04/14 14:50:41     28s] *** Finish post-Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3260.5M) ***
[04/14 14:50:41     28s] Bottom Preferred Layer:
[04/14 14:50:41     28s]     None
[04/14 14:50:41     28s] Via Pillar Rule:
[04/14 14:50:41     28s]     None
[04/14 14:50:41     28s] Finished writing unified metrics of routing constraints.
[04/14 14:50:41     28s] Total-nets :: 274, Stn-nets :: 0, ratio :: 0 %, Total-len 3106.45, Stn-len 0
[04/14 14:50:41     28s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 209
[04/14 14:50:41     28s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3260.5M, EPOCH TIME: 1744653041.984301
[04/14 14:50:41     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:209).
[04/14 14:50:41     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:41     28s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3185.5M, EPOCH TIME: 1744653041.985350
[04/14 14:50:41     28s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2265249.5
[04/14 14:50:41     28s] *** HardenOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:28.3/0:00:38.2 (0.7), mem = 3185.5M
[04/14 14:50:41     28s] 
[04/14 14:50:41     28s] =============================================================================================
[04/14 14:50:41     28s]  Step TAT Report : HardenOpt #1 / optDesign #1                                  23.32-s091_1
[04/14 14:50:41     28s] =============================================================================================
[04/14 14:50:41     28s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:41     28s] ---------------------------------------------------------------------------------------------
[04/14 14:50:41     28s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ TransformInit          ]      1   0:00:00.1  (  36.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:41     28s] [ UpdateEcoRouteMap      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:41     28s] [ MISC                   ]          0:00:00.1  (  60.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:41     28s] ---------------------------------------------------------------------------------------------
[04/14 14:50:41     28s]  HardenOpt #1 TOTAL                 0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/14 14:50:41     28s] ---------------------------------------------------------------------------------------------
[04/14 14:50:41     28s] **INFO: Skipping refine place as no non-legal commits were detected
[04/14 14:50:41     28s] Begin: Collecting metrics
[04/14 14:50:42     28s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |    0.036 |           |        0 |       69.96 | 0:00:01  |        3132 |    0 |   0 |
| drv_eco_fixing    |     0.000 |    0.036 |         0 |        0 |       69.96 | 0:00:01  |        3173 |    0 |   0 |
| harden_opt_fixing |           |          |           |          |             | 0:00:01  |        3185 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:42     28s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2657.9M, current mem=2657.9M)

[04/14 14:50:42     28s] End: Collecting metrics
[04/14 14:50:42     28s] End: GigaOpt harden opt
[04/14 14:50:42     28s] Running refinePlace -preserveRouting true -hardFence false
[04/14 14:50:42     28s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3185.5M, EPOCH TIME: 1744653042.052348
[04/14 14:50:42     28s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3185.5M, EPOCH TIME: 1744653042.052384
[04/14 14:50:42     28s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3185.5M, EPOCH TIME: 1744653042.052406
[04/14 14:50:42     28s] Processing tracks to init pin-track alignment.
[04/14 14:50:42     28s] z: 1, totalTracks: 1
[04/14 14:50:42     28s] z: 3, totalTracks: 1
[04/14 14:50:42     28s] z: 5, totalTracks: 1
[04/14 14:50:42     28s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:42     28s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3185.5M, EPOCH TIME: 1744653042.053420
[04/14 14:50:42     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:42     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:42     28s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s]  Skipping Bad Lib Cell Checking (CMU) !
[04/14 14:50:42     28s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.003, REAL:0.003, MEM:3185.5M, EPOCH TIME: 1744653042.056192
[04/14 14:50:42     28s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3185.5M, EPOCH TIME: 1744653042.056218
[04/14 14:50:42     28s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3185.5M, EPOCH TIME: 1744653042.056250
[04/14 14:50:42     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3185.5MB).
[04/14 14:50:42     28s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.004, REAL:0.004, MEM:3185.5M, EPOCH TIME: 1744653042.056302
[04/14 14:50:42     28s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.004, REAL:0.004, MEM:3185.5M, EPOCH TIME: 1744653042.056314
[04/14 14:50:42     28s] TDRefine: refinePlace mode is spiral
[04/14 14:50:42     28s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2265249.3
[04/14 14:50:42     28s] OPERPROF:   Starting Refine-Place at level 2, MEM:3185.5M, EPOCH TIME: 1744653042.056342
[04/14 14:50:42     28s] *** Starting refinePlace (0:00:28.3 mem=3185.5M) ***
[04/14 14:50:42     28s] Total net bbox length = 3.032e+03 (1.561e+03 1.472e+03) (ext = 1.633e+03)
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:42     28s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:42     28s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3185.5M, EPOCH TIME: 1744653042.056640
[04/14 14:50:42     28s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3185.5M, EPOCH TIME: 1744653042.056665
[04/14 14:50:42     28s] Set min layer with design mode ( 2 )
[04/14 14:50:42     28s] Set max layer with design mode ( 5 )
[04/14 14:50:42     28s] Set min layer with design mode ( 2 )
[04/14 14:50:42     28s] Set max layer with design mode ( 5 )
[04/14 14:50:42     28s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3185.5M, EPOCH TIME: 1744653042.058861
[04/14 14:50:42     28s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3185.5M, EPOCH TIME: 1744653042.058893
[04/14 14:50:42     28s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3185.5M, EPOCH TIME: 1744653042.058906
[04/14 14:50:42     28s] Starting refinePlace ...
[04/14 14:50:42     28s] Set min layer with design mode ( 2 )
[04/14 14:50:42     28s] Set max layer with design mode ( 5 )
[04/14 14:50:42     28s] One DDP V2 for no tweak run.
[04/14 14:50:42     28s] Set min layer with design mode ( 2 )
[04/14 14:50:42     28s] Set max layer with design mode ( 5 )
[04/14 14:50:42     28s] DDP initSite1 nrRow 15 nrJob 15
[04/14 14:50:42     28s] DDP markSite nrRow 15 nrJob 15
[04/14 14:50:42     28s] ** Cut row section cpu time 0:00:00.0.
[04/14 14:50:42     28s]  ** Cut row section real time 0:00:00.0.
[04/14 14:50:42     28s]    Spread Effort: high, post-route mode, useDDP on.
[04/14 14:50:42     28s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3185.5MB) @(0:00:28.3 - 0:00:28.4).
[04/14 14:50:42     28s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/14 14:50:42     28s] wireLenOptFixPriorityInst 0 inst fixed
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s]  === Spiral for Logical I: (movable: 209) ===
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s]  Info: 0 filler has been deleted!
[04/14 14:50:42     28s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/14 14:50:42     28s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/14 14:50:42     28s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/14 14:50:42     28s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3169.5MB) @(0:00:28.4 - 0:00:28.4).
[04/14 14:50:42     28s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/14 14:50:42     28s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/14 14:50:42     28s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3169.5MB
[04/14 14:50:42     28s] Statistics of distance of Instance movement in refine placement:
[04/14 14:50:42     28s]   maximum (X+Y) =         0.00 um
[04/14 14:50:42     28s]   mean    (X+Y) =         0.00 um
[04/14 14:50:42     28s] Summary Report:
[04/14 14:50:42     28s] Instances move: 0 (out of 209 movable)
[04/14 14:50:42     28s] Instances flipped: 0
[04/14 14:50:42     28s] Mean displacement: 0.00 um
[04/14 14:50:42     28s] Max displacement: 0.00 um 
[04/14 14:50:42     28s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/14 14:50:42     28s] Total instances moved : 0
[04/14 14:50:42     28s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.010, REAL:0.009, MEM:3169.5M, EPOCH TIME: 1744653042.068011
[04/14 14:50:42     28s] Total net bbox length = 3.032e+03 (1.561e+03 1.472e+03) (ext = 1.633e+03)
[04/14 14:50:42     28s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3169.5MB
[04/14 14:50:42     28s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3169.5MB) @(0:00:28.3 - 0:00:28.4).
[04/14 14:50:42     28s] *** Finished refinePlace (0:00:28.4 mem=3169.5M) ***
[04/14 14:50:42     28s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2265249.3
[04/14 14:50:42     28s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.013, REAL:0.012, MEM:3169.5M, EPOCH TIME: 1744653042.068207
[04/14 14:50:42     28s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3169.5M, EPOCH TIME: 1744653042.068222
[04/14 14:50:42     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:209).
[04/14 14:50:42     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:42     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:42     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:42     28s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3169.5M, EPOCH TIME: 1744653042.068976
[04/14 14:50:42     28s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.018, REAL:0.017, MEM:3169.5M, EPOCH TIME: 1744653042.069006
[04/14 14:50:42     28s] {MMLU 0 0 276}
[04/14 14:50:42     28s] [oiLAM] Zs 5, 7
[04/14 14:50:42     28s] ### Creating LA Mngr. totSessionCpu=0:00:28.4 mem=3169.5M
[04/14 14:50:42     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:28.4 mem=3169.5M
[04/14 14:50:42     28s] Default Rule : ""
[04/14 14:50:42     28s] Non Default Rules :
[04/14 14:50:42     28s] Worst Slack : 214748.365 ns
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s] Start Layer Assignment ...
[04/14 14:50:42     28s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s] Select 0 cadidates out of 278.
[04/14 14:50:42     28s] No critical nets selected. Skipped !
[04/14 14:50:42     28s] GigaOpt: setting up router preferences
[04/14 14:50:42     28s] GigaOpt: 0 nets assigned router directives
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s] Start Assign Priority Nets ...
[04/14 14:50:42     28s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/14 14:50:42     28s] Existing Priority Nets 0 (0.0%)
[04/14 14:50:42     28s] Assigned Priority Nets 0 (0.0%)
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s] Set Prefer Layer Routing Effort ...
[04/14 14:50:42     28s] Total Net(276) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s] {MMLU 0 0 276}
[04/14 14:50:42     28s] [oiLAM] Zs 5, 7
[04/14 14:50:42     28s] ### Creating LA Mngr. totSessionCpu=0:00:28.4 mem=3198.5M
[04/14 14:50:42     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:28.4 mem=3198.5M
[04/14 14:50:42     28s] Default Rule : ""
[04/14 14:50:42     28s] Non Default Rules :
[04/14 14:50:42     28s] Worst Slack : 0.036 ns
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s] Start Layer Assignment ...
[04/14 14:50:42     28s] WNS(0.036ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s] Select 0 cadidates out of 278.
[04/14 14:50:42     28s] No critical nets selected. Skipped !
[04/14 14:50:42     28s] GigaOpt: setting up router preferences
[04/14 14:50:42     28s] GigaOpt: 0 nets assigned router directives
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s] Start Assign Priority Nets ...
[04/14 14:50:42     28s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/14 14:50:42     28s] Existing Priority Nets 0 (0.0%)
[04/14 14:50:42     28s] Assigned Priority Nets 0 (0.0%)
[04/14 14:50:42     28s] Begin: Collecting metrics
[04/14 14:50:42     28s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |    0.036 |           |        0 |       69.96 | 0:00:01  |        3132 |    0 |   0 |
| drv_eco_fixing    |     0.000 |    0.036 |         0 |        0 |       69.96 | 0:00:01  |        3173 |    0 |   0 |
| harden_opt_fixing |           |          |           |          |             | 0:00:01  |        3185 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3170 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:42     28s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2657.9M, current mem=2656.7M)

[04/14 14:50:42     28s] End: Collecting metrics
[04/14 14:50:42     28s] {MMLU 0 0 276}
[04/14 14:50:42     28s] [oiLAM] Zs 5, 7
[04/14 14:50:42     28s] ### Creating LA Mngr. totSessionCpu=0:00:28.4 mem=3169.5M
[04/14 14:50:42     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:28.4 mem=3169.5M
[04/14 14:50:42     28s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3173.6M, EPOCH TIME: 1744653042.139919
[04/14 14:50:42     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:42     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:42     28s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:42     28s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3173.6M, EPOCH TIME: 1744653042.142821
[04/14 14:50:42     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:42     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:42     28s] ** INFO: Initializing Glitch Interface
[04/14 14:50:42     28s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.036  |   N/A   |   N/A   |   N/A   |  0.036  |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   33    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.963%
------------------------------------------------------------------

[04/14 14:50:42     28s] **optDesign ... cpu = 0:00:03, real = 0:00:12, mem = 2657.8M, totSessionCpu=0:00:28 **
[04/14 14:50:42     28s] Begin: Collecting metrics
[04/14 14:50:42     28s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |    0.036 |           |        0 |       69.96 | 0:00:01  |        3132 |    0 |   0 |
| drv_eco_fixing    |     0.000 |    0.036 |         0 |        0 |       69.96 | 0:00:01  |        3173 |    0 |   0 |
| harden_opt_fixing |           |          |           |          |             | 0:00:01  |        3185 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3170 |      |     |
| pre_route_summary |           |    0.036 |           |        0 |       69.96 | 0:00:00  |        3188 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:42     28s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2657.8M, current mem=2657.8M)

[04/14 14:50:42     28s] End: Collecting metrics
[04/14 14:50:42     28s] **INFO: flowCheckPoint #13 GlobalDetailRoute
[04/14 14:50:42     28s] ** INFO Cleaning up Glitch Interface
[04/14 14:50:42     28s] -route_with_eco false                     # bool, default=false
[04/14 14:50:42     28s] -route_selected_net_only false            # bool, default=false
[04/14 14:50:42     28s] -route_with_timing_driven false           # bool, default=false
[04/14 14:50:42     28s] -route_with_si_driven false               # bool, default=false
[04/14 14:50:42     28s] Existing Dirty Nets : 0
[04/14 14:50:42     28s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[04/14 14:50:42     28s] Reset Dirty Nets : 0
[04/14 14:50:42     28s] *** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:28.5/0:00:38.4 (0.7), mem = 3187.7M
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s] globalDetailRoute
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s] #Start globalDetailRoute on Mon Apr 14 14:50:42 2025
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] ### Time Record (globalDetailRoute) is installed.
[04/14 14:50:42     28s] ### Time Record (Pre Callback) is installed.
[04/14 14:50:42     28s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 274 access done (mem: 3174.719M)
[04/14 14:50:42     28s] eee: RC Grid memory freed = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:42     28s] ### Time Record (Pre Callback) is uninstalled.
[04/14 14:50:42     28s] ### Time Record (DB Import) is installed.
[04/14 14:50:42     28s] ### Time Record (Timing Data Generation) is installed.
[04/14 14:50:42     28s] ### Time Record (Timing Data Generation) is uninstalled.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1159__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1159__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1160__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1160__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1162__6260 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1162__6260 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1164__4319 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1164__4319 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1165__8428 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1165__8428 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1166__5526 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1166__5526 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1167__6783 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1167__6783 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1168__3680 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1168__3680 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1169__1617 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1169__1617 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1170__2802 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1170__2802 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:42     28s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/14 14:50:42     28s] #To increase the message display limit, refer to the product command reference manual.
[04/14 14:50:42     28s] ### Net info: total nets: 278
[04/14 14:50:42     28s] ### Net info: dirty nets: 0
[04/14 14:50:42     28s] ### Net info: marked as disconnected nets: 0
[04/14 14:50:42     28s] ### Net info: fully routed nets: 274
[04/14 14:50:42     28s] ### Net info: trivial (< 2 pins) nets: 4
[04/14 14:50:42     28s] ### Net info: unrouted nets: 0
[04/14 14:50:42     28s] ### Net info: re-extraction nets: 0
[04/14 14:50:42     28s] ### Net info: ignored nets: 0
[04/14 14:50:42     28s] ### Net info: skip routing nets: 0
[04/14 14:50:42     28s] ### import design signature (53): route=1136458622 fixed_route=91928357 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=948101117 dirty_area=0 del_dirty_area=0 cell=430662910 placement=662030919 pin_access=466160258 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910 timing=91928357 sns=91928357 ppa_info=1683337704
[04/14 14:50:42     28s] ### Time Record (DB Import) is uninstalled.
[04/14 14:50:42     28s] #NanoRoute Version 23.32-s091_1 NR240717-0458/23_12-UB
[04/14 14:50:42     28s] #Skip comparing routing design signature in db-snapshot flow
[04/14 14:50:42     28s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:42     28s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:42     28s] ### Time Record (Global Routing) is installed.
[04/14 14:50:42     28s] ### Time Record (Global Routing) is uninstalled.
[04/14 14:50:42     28s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[04/14 14:50:42     28s] #Total number of routable nets = 274.
[04/14 14:50:42     28s] #Total number of nets in the design = 278.
[04/14 14:50:42     28s] #274 routable nets have routed wires.
[04/14 14:50:42     28s] #No nets have been global routed.
[04/14 14:50:42     28s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:42     28s] #Start routing data preparation on Mon Apr 14 14:50:42 2025
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] ### Time Record (Cell Pin Access) is installed.
[04/14 14:50:42     28s] #Initial pin access analysis.
[04/14 14:50:42     28s] #Detail pin access analysis.
[04/14 14:50:42     28s] ### Time Record (Cell Pin Access) is uninstalled.
[04/14 14:50:42     28s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[04/14 14:50:42     28s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[04/14 14:50:42     28s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[04/14 14:50:42     28s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[04/14 14:50:42     28s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[04/14 14:50:42     28s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[04/14 14:50:42     28s] #Bottom routing layer index=2(met1), bottom routing layer for shielding=2(met1), bottom shield layer=2(met1)
[04/14 14:50:42     28s] #shield_bottom_stripe_layer=1(li1), shield_top_stripe_layer=5(met4)
[04/14 14:50:42     28s] #pin_access_rlayer=2(met1)
[04/14 14:50:42     28s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[04/14 14:50:42     28s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/14 14:50:42     28s] #enable_dpt_layer_shield=F
[04/14 14:50:42     28s] #has_line_end_grid=F
[04/14 14:50:42     28s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[04/14 14:50:42     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2660.40 (MB), peak = 2733.30 (MB)
[04/14 14:50:42     28s] #Regenerating Ggrids automatically.
[04/14 14:50:42     28s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[04/14 14:50:42     28s] #Using automatically generated G-grids.
[04/14 14:50:42     28s] #Done routing data preparation.
[04/14 14:50:42     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2670.04 (MB), peak = 2733.30 (MB)
[04/14 14:50:42     28s] #Found 0 nets for post-route si or timing fixing.
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #Finished routing data preparation on Mon Apr 14 14:50:42 2025
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #Cpu time = 00:00:00
[04/14 14:50:42     28s] #Elapsed time = 00:00:00
[04/14 14:50:42     28s] #Increased memory = 13.45 (MB)
[04/14 14:50:42     28s] #Total memory = 2670.04 (MB)
[04/14 14:50:42     28s] #Peak memory = 2733.30 (MB)
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:42     28s] ### Time Record (Global Routing) is installed.
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #Start global routing on Mon Apr 14 14:50:42 2025
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #Start global routing initialization on Mon Apr 14 14:50:42 2025
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #WARNING (NRGR-22) Design is already detail routed.
[04/14 14:50:42     28s] ### Time Record (Global Routing) is uninstalled.
[04/14 14:50:42     28s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:42     28s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:42     28s] ### track-assign external-init starts on Mon Apr 14 14:50:42 2025 with memory = 2670.04 (MB), peak = 2733.30 (MB)
[04/14 14:50:42     28s] ### Time Record (Track Assignment) is installed.
[04/14 14:50:42     28s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:42     28s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:42     28s] ### Time Record (Track Assignment) is uninstalled.
[04/14 14:50:42     28s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB
[04/14 14:50:42     28s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/14 14:50:42     28s] #Cpu time = 00:00:00
[04/14 14:50:42     28s] #Elapsed time = 00:00:00
[04/14 14:50:42     28s] #Increased memory = 13.45 (MB)
[04/14 14:50:42     28s] #Total memory = 2670.04 (MB)
[04/14 14:50:42     28s] #Peak memory = 2733.30 (MB)
[04/14 14:50:42     28s] ### Time Record (Detail Routing) is installed.
[04/14 14:50:42     28s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:42     28s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:42     28s] ### drc_pitch = 1600 (  1.6000 um) drc_range = 1050 (  1.0500 um) route_pitch = 1600 (  1.6000 um) patch_pitch = 5740 (  5.7400 um) top_route_layer = 5 top_pin_layer = 5
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #Start Detail Routing..
[04/14 14:50:42     28s] #start initial detail routing ...
[04/14 14:50:42     28s] ### Design has 0 dirty nets, has valid drcs
[04/14 14:50:42     28s] ### Gcell dirty-map stats: routing = 0.00%
[04/14 14:50:42     28s] ### Gcell ext dirty-map stats: fill = 73[90.12%] (li1 = 49[60.49%], met1 = 59[72.84%], met2 = 68[83.95%], met3 = 55[67.90%], met4 = 32[39.51%]), total gcell = 81
[04/14 14:50:42     28s] #   number of violations = 0
[04/14 14:50:42     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2670.44 (MB), peak = 2733.30 (MB)
[04/14 14:50:42     28s] #Complete Detail Routing.
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #  Routing Statistics
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #--------------+-----------+-----+
[04/14 14:50:42     28s] #  Layer       | Length(um)| Vias|
[04/14 14:50:42     28s] #--------------+-----------+-----+
[04/14 14:50:42     28s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:42     28s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:42     28s] #  met1 ( 2H)  |       1374|  485|
[04/14 14:50:42     28s] #  met2 ( 3V)  |       1139|   56|
[04/14 14:50:42     28s] #  met3 ( 4H)  |        352|   16|
[04/14 14:50:42     28s] #  met4 ( 5V)  |        241|    0|
[04/14 14:50:42     28s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:42     28s] #--------------+-----------+-----+
[04/14 14:50:42     28s] #  Total       |       3106| 1226|
[04/14 14:50:42     28s] #--------------+-----------+-----+
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:42     28s] #Total number of DRC violations = 0
[04/14 14:50:42     28s] #Total number of process antenna violations = 0
[04/14 14:50:42     28s] #Total number of net violated process antenna rule = 0
[04/14 14:50:42     28s] ### Time Record (Detail Routing) is uninstalled.
[04/14 14:50:42     28s] #Cpu time = 00:00:00
[04/14 14:50:42     28s] #Elapsed time = 00:00:00
[04/14 14:50:42     28s] #Increased memory = 0.34 (MB)
[04/14 14:50:42     28s] #Total memory = 2670.38 (MB)
[04/14 14:50:42     28s] #Peak memory = 2733.30 (MB)
[04/14 14:50:42     28s] ### Time Record (Antenna Fixing) is installed.
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #start routing for process antenna violation fix ...
[04/14 14:50:42     28s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:42     28s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:42     28s] ### drc_pitch = 1600 (  1.6000 um) drc_range = 1050 (  1.0500 um) route_pitch = 1600 (  1.6000 um) patch_pitch = 5740 (  5.7400 um) top_route_layer = 5 top_pin_layer = 5
[04/14 14:50:42     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2670.38 (MB), peak = 2733.30 (MB)
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #  Routing Statistics
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #--------------+-----------+-----+
[04/14 14:50:42     28s] #  Layer       | Length(um)| Vias|
[04/14 14:50:42     28s] #--------------+-----------+-----+
[04/14 14:50:42     28s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:42     28s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:42     28s] #  met1 ( 2H)  |       1374|  485|
[04/14 14:50:42     28s] #  met2 ( 3V)  |       1139|   56|
[04/14 14:50:42     28s] #  met3 ( 4H)  |        352|   16|
[04/14 14:50:42     28s] #  met4 ( 5V)  |        241|    0|
[04/14 14:50:42     28s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:42     28s] #--------------+-----------+-----+
[04/14 14:50:42     28s] #  Total       |       3106| 1226|
[04/14 14:50:42     28s] #--------------+-----------+-----+
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:42     28s] #Total number of DRC violations = 0
[04/14 14:50:42     28s] #Total number of process antenna violations = 0
[04/14 14:50:42     28s] #Total number of net violated process antenna rule = 0
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #  Routing Statistics
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #--------------+-----------+-----+
[04/14 14:50:42     28s] #  Layer       | Length(um)| Vias|
[04/14 14:50:42     28s] #--------------+-----------+-----+
[04/14 14:50:42     28s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:42     28s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:42     28s] #  met1 ( 2H)  |       1374|  485|
[04/14 14:50:42     28s] #  met2 ( 3V)  |       1139|   56|
[04/14 14:50:42     28s] #  met3 ( 4H)  |        352|   16|
[04/14 14:50:42     28s] #  met4 ( 5V)  |        241|    0|
[04/14 14:50:42     28s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:42     28s] #--------------+-----------+-----+
[04/14 14:50:42     28s] #  Total       |       3106| 1226|
[04/14 14:50:42     28s] #--------------+-----------+-----+
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:42     28s] #Total number of DRC violations = 0
[04/14 14:50:42     28s] #Total number of process antenna violations = 0
[04/14 14:50:42     28s] #Total number of net violated process antenna rule = 0
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] ### Gcell dirty-map stats: routing = 0.00%
[04/14 14:50:42     28s] ### Gcell ext dirty-map stats: fill = 73[90.12%] (li1 = 49[60.49%], met1 = 59[72.84%], met2 = 68[83.95%], met3 = 55[67.90%], met4 = 32[39.51%]), total gcell = 81
[04/14 14:50:42     28s] ### Time Record (Antenna Fixing) is uninstalled.
[04/14 14:50:42     28s] #detailRoute Statistics:
[04/14 14:50:42     28s] #Cpu time = 00:00:00
[04/14 14:50:42     28s] #Elapsed time = 00:00:00
[04/14 14:50:42     28s] #Increased memory = 0.34 (MB)
[04/14 14:50:42     28s] #Total memory = 2670.38 (MB)
[04/14 14:50:42     28s] #Peak memory = 2733.30 (MB)
[04/14 14:50:42     28s] ### global_detail_route design signature (65): route=1399784193 flt_obj=0 vio=1905142130 shield_wire=1
[04/14 14:50:42     28s] ### Time Record (DB Export) is installed.
[04/14 14:50:42     28s] ### export design design signature (66): route=1399784193 fixed_route=91928357 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1493628643 dirty_area=0 del_dirty_area=0 cell=430662910 placement=662030919 pin_access=466160258 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910 timing=91928357 sns=91928357 ppa_info=1683337704
[04/14 14:50:42     28s] ### Time Record (DB Export) is uninstalled.
[04/14 14:50:42     28s] ### Time Record (Post Callback) is installed.
[04/14 14:50:42     28s] ### Time Record (Post Callback) is uninstalled.
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #globalDetailRoute statistics:
[04/14 14:50:42     28s] #Cpu time = 00:00:00
[04/14 14:50:42     28s] #Elapsed time = 00:00:00
[04/14 14:50:42     28s] #Increased memory = 2.27 (MB)
[04/14 14:50:42     28s] #Total memory = 2660.07 (MB)
[04/14 14:50:42     28s] #Peak memory = 2733.30 (MB)
[04/14 14:50:42     28s] #Number of warnings = 22
[04/14 14:50:42     28s] #Total number of warnings = 70
[04/14 14:50:42     28s] #Number of fails = 0
[04/14 14:50:42     28s] #Total number of fails = 0
[04/14 14:50:42     28s] #Complete globalDetailRoute on Mon Apr 14 14:50:42 2025
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] ### import design signature (67): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=466160258 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910 timing=1 sns=1 ppa_info=1
[04/14 14:50:42     28s] ### Time Record (globalDetailRoute) is uninstalled.
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #  Scalability Statistics
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] #-------------------------+---------+-------------+------------+
[04/14 14:50:42     28s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[04/14 14:50:42     28s] #-------------------------+---------+-------------+------------+
[04/14 14:50:42     28s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:42     28s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:42     28s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:42     28s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:42     28s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:42     28s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:42     28s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:42     28s] #  Global Routing         | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:42     28s] #  Track Assignment       | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:42     28s] #  Detail Routing         | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:42     28s] #  Antenna Fixing         | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:42     28s] #  Entire Command         | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:42     28s] #-------------------------+---------+-------------+------------+
[04/14 14:50:42     28s] #
[04/14 14:50:42     28s] *** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:28.6/0:00:38.5 (0.7), mem = 3179.6M
[04/14 14:50:42     28s] 
[04/14 14:50:42     28s] =============================================================================================
[04/14 14:50:42     28s]  Step TAT Report : EcoRoute #1 / optDesign #1                                   23.32-s091_1
[04/14 14:50:42     28s] =============================================================================================
[04/14 14:50:42     28s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:42     28s] ---------------------------------------------------------------------------------------------
[04/14 14:50:42     28s] [ GlobalRoute            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:42     28s] [ DetailRoute            ]      1   0:00:00.0  (  14.0 % )     0:00:00.0 /  0:00:00.0    0.7
[04/14 14:50:42     28s] [ MISC                   ]          0:00:00.1  (  85.9 % )     0:00:00.1 /  0:00:00.1    1.1
[04/14 14:50:42     28s] ---------------------------------------------------------------------------------------------
[04/14 14:50:42     28s]  EcoRoute #1 TOTAL                  0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:42     28s] ---------------------------------------------------------------------------------------------
[04/14 14:50:42     28s] **optDesign ... cpu = 0:00:03, real = 0:00:12, mem = 2659.4M, totSessionCpu=0:00:29 **
[04/14 14:50:42     28s] New Signature Flow (restoreNanoRouteOptions) ....
[04/14 14:50:42     28s] Begin: Collecting metrics
[04/14 14:50:42     28s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |    0.036 |           |        0 |       69.96 | 0:00:01  |        3132 |    0 |   0 |
| drv_eco_fixing    |     0.000 |    0.036 |         0 |        0 |       69.96 | 0:00:01  |        3173 |    0 |   0 |
| harden_opt_fixing |           |          |           |          |             | 0:00:01  |        3185 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3170 |      |     |
| pre_route_summary |           |    0.036 |           |        0 |       69.96 | 0:00:00  |        3188 |    0 |   0 |
| eco_route         |           |          |           |          |             | 0:00:00  |        3164 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:42     28s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2659.4M, current mem=2659.4M)

[04/14 14:50:42     28s] End: Collecting metrics
[04/14 14:50:42     28s] **INFO: flowCheckPoint #14 PostEcoSummary
[04/14 14:50:42     28s] Extraction called for design 'signal_32bits' of instances=209 and nets=278 using extraction engine 'postRoute' at effort level 'low' .
[04/14 14:50:42     28s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/14 14:50:42     28s] Type 'man IMPEXT-3530' for more detail.
[04/14 14:50:42     28s] PostRoute (effortLevel low) RC Extraction called for design signal_32bits.
[04/14 14:50:42     28s] RC Extraction called in multi-corner(1) mode.
[04/14 14:50:42     28s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/14 14:50:42     28s] Type 'man IMPEXT-6197' for more detail.
[04/14 14:50:42     28s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/14 14:50:42     28s] * Layer Id             : 1 - M1
[04/14 14:50:42     28s]       Thickness        : 0.1
[04/14 14:50:42     28s]       Min Width        : 0.17
[04/14 14:50:42     28s]       Layer Dielectric : 4.1
[04/14 14:50:42     28s] * Layer Id             : 2 - M2
[04/14 14:50:42     28s]       Thickness        : 0.35
[04/14 14:50:42     28s]       Min Width        : 0.14
[04/14 14:50:42     28s]       Layer Dielectric : 4.1
[04/14 14:50:42     28s] * Layer Id             : 3 - M3
[04/14 14:50:42     28s]       Thickness        : 0.35
[04/14 14:50:42     28s]       Min Width        : 0.14
[04/14 14:50:42     28s]       Layer Dielectric : 4.1
[04/14 14:50:42     28s] * Layer Id             : 4 - M4
[04/14 14:50:42     28s]       Thickness        : 0.8
[04/14 14:50:42     28s]       Min Width        : 0.3
[04/14 14:50:42     28s]       Layer Dielectric : 4.1
[04/14 14:50:42     28s] * Layer Id             : 5 - M5
[04/14 14:50:42     28s]       Thickness        : 0.8
[04/14 14:50:42     28s]       Min Width        : 0.3
[04/14 14:50:42     28s]       Layer Dielectric : 4.1
[04/14 14:50:42     28s] * Layer Id             : 6 - M6
[04/14 14:50:42     28s]       Thickness        : 1.2
[04/14 14:50:42     28s]       Min Width        : 1.6
[04/14 14:50:42     28s]       Layer Dielectric : 4.1
[04/14 14:50:42     28s] extractDetailRC Option : -outfile /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d -maxResLength 200  -basic
[04/14 14:50:42     28s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/14 14:50:42     28s]       RC Corner Indexes            0   
[04/14 14:50:42     28s] Capacitance Scaling Factor   : 1.00000 
[04/14 14:50:42     28s] Coupling Cap. Scaling Factor : 1.00000 
[04/14 14:50:42     28s] Resistance Scaling Factor    : 1.00000 
[04/14 14:50:42     28s] Clock Cap. Scaling Factor    : 1.00000 
[04/14 14:50:42     28s] Clock Res. Scaling Factor    : 1.00000 
[04/14 14:50:42     28s] Shrink Factor                : 1.00000
[04/14 14:50:42     28s] eee: RC Grid memory allocated = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:42     28s] eee: pegSigSF=1.070000
[04/14 14:50:42     28s] Initializing multi-corner resistance tables ...
[04/14 14:50:42     28s] eee: Grid unit RC data computation started
[04/14 14:50:42     28s] eee: Grid unit RC data computation completed
[04/14 14:50:42     28s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:42     28s] eee: l=2 avDens=0.185345 usedTrk=88.965443 availTrk=480.000000 sigTrk=88.965443
[04/14 14:50:42     28s] eee: l=3 avDens=0.118393 usedTrk=49.004228 availTrk=413.913043 sigTrk=49.004228
[04/14 14:50:42     28s] eee: l=4 avDens=0.061714 usedTrk=16.510993 availTrk=267.540984 sigTrk=16.510993
[04/14 14:50:42     28s] eee: l=5 avDens=0.078170 usedTrk=27.733493 availTrk=354.782609 sigTrk=27.733493
[04/14 14:50:42     28s] eee: l=6 avDens=0.154004 usedTrk=10.300625 availTrk=66.885246 sigTrk=10.300625
[04/14 14:50:42     28s] eee: LAM-FP: thresh=1 ; dimX=182.647059 ; dimY=181.294118 ; multX=1.000000 ; multY=1.000000 ; minP=340 ; fpMult=1.000000 ;
[04/14 14:50:42     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.191300 aWlH=0.000000 lMod=0 pMax=0.847600 pMod=81 pModAss=50 wcR=0.376500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/14 14:50:42     28s] eee: NetCapCache creation started. (Current Mem: 3163.562M) 
[04/14 14:50:42     28s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3163.562M) 
[04/14 14:50:42     28s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(62.100000, 61.640000)], Layers = [f(6) b(0)], Grid size = 27.200000 um, Grid Dim = (3 X 3)
[04/14 14:50:42     28s] eee: Metal Layers Info:
[04/14 14:50:42     28s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:42     28s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/14 14:50:42     28s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:42     28s] eee: |      li1 |   1 |   0.170 |   0.170 |   0.460 |  0.000 |  75.29 | V | 0 |  1 |
[04/14 14:50:42     28s] eee: |     met1 |   2 |   0.140 |   0.140 |   0.340 |  0.000 |   0.89 | H | 0 |  1 |
[04/14 14:50:42     28s] eee: |     met2 |   3 |   0.140 |   0.140 |   0.460 |  0.000 |   0.89 | V | 0 |  1 |
[04/14 14:50:42     28s] eee: |     met3 |   4 |   0.300 |   0.300 |   0.610 |  0.000 |   0.16 | H | 0 |  1 |
[04/14 14:50:42     28s] eee: |     met4 |   5 |   0.300 |   0.300 |   0.690 |  0.000 |   0.16 | V | 0 |  1 |
[04/14 14:50:42     28s] eee: |     met5 |   6 |   1.600 |   1.600 |   3.660 |  0.000 |   0.02 | H | 0 |  1 |
[04/14 14:50:42     28s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:42     28s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[04/14 14:50:42     28s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3163.6M)
[04/14 14:50:42     28s] Creating parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for storing RC.
[04/14 14:50:42     28s] Extracted 10.1116% (CPU Time= 0:00:00.0  MEM= 3199.6M)
[04/14 14:50:42     28s] Extracted 20.0837% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:42     28s] Extracted 30.1255% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:42     28s] Extracted 40.0976% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:42     28s] Extracted 50.1395% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:42     28s] Extracted 60.1116% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:42     28s] Extracted 70.0837% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:42     28s] Extracted 80.1255% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:42     28s] Extracted 90.0976% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:42     28s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3223.6M)
[04/14 14:50:42     28s] eee: RC Grid memory freed = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:42     28s] Number of Extracted Resistors     : 2668
[04/14 14:50:42     28s] Number of Extracted Ground Cap.   : 2932
[04/14 14:50:42     28s] Number of Extracted Coupling Cap. : 3720
[04/14 14:50:42     28s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 3199.562M)
[04/14 14:50:42     28s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/14 14:50:42     28s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3199.6M)
[04/14 14:50:42     28s] Creating parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb_Filter.rcdb.d' for storing RC.
[04/14 14:50:42     28s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 274 access done (mem: 3207.562M)
[04/14 14:50:42     28s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3207.562M)
[04/14 14:50:42     28s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 3207.562M)
[04/14 14:50:42     28s] processing rcdb (/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d) for hinst (top) of cell (signal_32bits);
[04/14 14:50:42     28s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3207.562M)
[04/14 14:50:42     28s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 0 access done (mem: 3207.562M)
[04/14 14:50:42     28s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3207.562M)
[04/14 14:50:42     28s] **optDesign ... cpu = 0:00:03, real = 0:00:12, mem = 2647.1M, totSessionCpu=0:00:29 **
[04/14 14:50:42     28s] Starting delay calculation for Setup views
[04/14 14:50:42     28s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/14 14:50:42     28s] AAE_INFO: resetNetProps viewIdx 0 
[04/14 14:50:42     28s] Starting SI iteration 1 using Infinite Timing Windows
[04/14 14:50:42     28s] #################################################################################
[04/14 14:50:42     28s] # Design Stage: PostRoute
[04/14 14:50:42     28s] # Design Name: signal_32bits
[04/14 14:50:42     28s] # Design Mode: 90nm
[04/14 14:50:42     28s] # Analysis Mode: MMMC OCV 
[04/14 14:50:42     28s] # Parasitics Mode: SPEF/RCDB 
[04/14 14:50:42     28s] # Signoff Settings: SI On 
[04/14 14:50:42     28s] #################################################################################
[04/14 14:50:42     28s] AAE_INFO: 1 threads acquired from CTE.
[04/14 14:50:42     28s] Setting infinite Tws ...
[04/14 14:50:42     28s] First Iteration Infinite Tw... 
[04/14 14:50:42     28s] Calculate early delays in OCV mode...
[04/14 14:50:42     28s] Calculate late delays in OCV mode...
[04/14 14:50:42     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 3184.7M, InitMEM = 3184.7M)
[04/14 14:50:42     28s] Start delay calculation (fullDC) (1 T). (MEM=2667.45)
[04/14 14:50:42     28s] eee: RC Grid memory allocated = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:42     28s] eee: pegSigSF=1.070000
[04/14 14:50:42     28s] Initializing multi-corner resistance tables ...
[04/14 14:50:42     28s] eee: Grid unit RC data computation started
[04/14 14:50:42     28s] eee: Grid unit RC data computation completed
[04/14 14:50:42     28s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:42     28s] eee: l=2 avDens=0.185345 usedTrk=88.965443 availTrk=480.000000 sigTrk=88.965443
[04/14 14:50:42     28s] eee: l=3 avDens=0.118393 usedTrk=49.004228 availTrk=413.913043 sigTrk=49.004228
[04/14 14:50:42     28s] eee: l=4 avDens=0.061714 usedTrk=16.510993 availTrk=267.540984 sigTrk=16.510993
[04/14 14:50:42     28s] eee: l=5 avDens=0.078170 usedTrk=27.733493 availTrk=354.782609 sigTrk=27.733493
[04/14 14:50:42     28s] eee: l=6 avDens=0.154004 usedTrk=10.300625 availTrk=66.885246 sigTrk=10.300625
[04/14 14:50:42     28s] eee: LAM-FP: thresh=1 ; dimX=182.647059 ; dimY=181.294118 ; multX=1.000000 ; multY=1.000000 ; minP=340 ; fpMult=1.000000 ;
[04/14 14:50:42     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.191300 aWlH=0.000000 lMod=0 pMax=0.847600 pMod=81 pModAss=50 wcR=0.376500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/14 14:50:42     28s] eee: NetCapCache creation started. (Current Mem: 3184.672M) 
[04/14 14:50:42     28s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3184.672M) 
[04/14 14:50:42     28s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(62.100000, 61.640000)], Layers = [f(6) b(0)], Grid size = 27.200000 um, Grid Dim = (3 X 3)
[04/14 14:50:42     28s] eee: Metal Layers Info:
[04/14 14:50:42     28s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:42     28s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/14 14:50:42     28s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:42     28s] eee: |      li1 |   1 |   0.170 |   0.170 |   0.460 |  0.000 |  75.29 | V | 0 |  1 |
[04/14 14:50:42     28s] eee: |     met1 |   2 |   0.140 |   0.140 |   0.340 |  0.000 |   0.89 | H | 0 |  1 |
[04/14 14:50:42     28s] eee: |     met2 |   3 |   0.140 |   0.140 |   0.460 |  0.000 |   0.89 | V | 0 |  1 |
[04/14 14:50:42     28s] eee: |     met3 |   4 |   0.300 |   0.300 |   0.610 |  0.000 |   0.16 | H | 0 |  1 |
[04/14 14:50:42     28s] eee: |     met4 |   5 |   0.300 |   0.300 |   0.690 |  0.000 |   0.16 | V | 0 |  1 |
[04/14 14:50:42     28s] eee: |     met5 |   6 |   1.600 |   1.600 |   3.660 |  0.000 |   0.02 | H | 0 |  1 |
[04/14 14:50:42     28s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:42     28s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[04/14 14:50:42     28s] End AAE Lib Interpolated Model. (MEM=3184.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:42     28s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 3184.672M)
[04/14 14:50:42     28s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3184.7M)
[04/14 14:50:42     28s] Total number of fetched objects 276
[04/14 14:50:42     28s] AAE_INFO-618: Total number of nets in the design is 278,  100.0 percent of the nets selected for SI analysis
[04/14 14:50:42     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:42     28s] End delay calculation. (MEM=2667.79 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:42     28s] End delay calculation (fullDC). (MEM=2667.79 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:42     28s] Save waveform /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/.AAE_Jb8q9O/.AAE_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1/waveform.data...
[04/14 14:50:42     28s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3210.4M) ***
[04/14 14:50:42     28s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3210.4M)
[04/14 14:50:42     28s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/14 14:50:42     28s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3210.4M)
[04/14 14:50:42     28s] Starting SI iteration 2
[04/14 14:50:42     29s] Calculate early delays in OCV mode...
[04/14 14:50:42     29s] Calculate late delays in OCV mode...
[04/14 14:50:42     29s] Start delay calculation (fullDC) (1 T). (MEM=2660.03)
[04/14 14:50:42     29s] End AAE Lib Interpolated Model. (MEM=3151.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:42     29s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
[04/14 14:50:42     29s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 276. 
[04/14 14:50:42     29s] Total number of fetched objects 276
[04/14 14:50:42     29s] AAE_INFO-618: Total number of nets in the design is 278,  1.4 percent of the nets selected for SI analysis
[04/14 14:50:42     29s] End delay calculation. (MEM=2660.44 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:42     29s] End delay calculation (fullDC). (MEM=2660.44 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:42     29s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3086.4M) ***
[04/14 14:50:42     29s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:29.1 mem=3086.4M)
[04/14 14:50:42     29s] End AAE Lib Interpolated Model. (MEM=3150.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:42     29s] ** INFO: Initializing Glitch Interface
[04/14 14:50:42     29s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3179.5M, EPOCH TIME: 1744653042.963344
[04/14 14:50:42     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:42     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:42     29s] 
[04/14 14:50:42     29s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:42     29s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:42     29s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3179.5M, EPOCH TIME: 1744653042.966271
[04/14 14:50:42     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:42     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:42     29s] ** INFO: Initializing Glitch Interface
[04/14 14:50:42     29s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.035  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.963%
------------------------------------------------------------------

[04/14 14:50:42     29s] **optDesign ... cpu = 0:00:04, real = 0:00:12, mem = 2660.8M, totSessionCpu=0:00:29 **
[04/14 14:50:42     29s] Begin: Collecting metrics
[04/14 14:50:43     29s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |           |    0.036 |           |        0 |       69.96 | 0:00:01  |        3132 |    0 |   0 |
| drv_eco_fixing     |     0.000 |    0.036 |         0 |        0 |       69.96 | 0:00:01  |        3173 |    0 |   0 |
| harden_opt_fixing  |           |          |           |          |             | 0:00:01  |        3185 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3170 |      |     |
| pre_route_summary  |           |    0.036 |           |        0 |       69.96 | 0:00:00  |        3188 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:00  |        3164 |      |     |
| post_route_summary |           |    0.035 |           |        0 |       69.96 | 0:00:01  |        3167 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:43     29s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2660.8M, current mem=2660.8M)

[04/14 14:50:43     29s] End: Collecting metrics
[04/14 14:50:43     29s] Executing marking Critical Nets1
[04/14 14:50:43     29s] ** INFO: Initializing Glitch Interface
[04/14 14:50:43     29s] ** INFO: Initializing Glitch Cache
[04/14 14:50:43     29s] **INFO: flowCheckPoint #15 OptimizationRecovery
[04/14 14:50:43     29s] *** Timing Is met
[04/14 14:50:43     29s] *** Check timing (0:00:00.0)
[04/14 14:50:43     29s] Running postRoute recovery in postEcoRoute mode
[04/14 14:50:43     29s] **optDesign ... cpu = 0:00:04, real = 0:00:13, mem = 2660.8M, totSessionCpu=0:00:29 **
[04/14 14:50:43     29s] ** INFO: Initializing Glitch Interface
[04/14 14:50:43     29s]   Timing/DRV Snapshot: (TGT)
[04/14 14:50:43     29s]      Weighted WNS: 0.000
[04/14 14:50:43     29s]       All  PG WNS: 0.000
[04/14 14:50:43     29s]       High PG WNS: 0.000
[04/14 14:50:43     29s]       All  PG TNS: 0.000
[04/14 14:50:43     29s]       High PG TNS: 0.000
[04/14 14:50:43     29s]       Low  PG TNS: 0.000
[04/14 14:50:43     29s]          Tran DRV: 0 (0)
[04/14 14:50:43     29s]           Cap DRV: 0 (0)
[04/14 14:50:43     29s]        Fanout DRV: 0 (0)
[04/14 14:50:43     29s]            Glitch: 0 (0)
[04/14 14:50:43     29s]    Category Slack: { [L, 0.036] }
[04/14 14:50:43     29s] 
[04/14 14:50:43     29s] Checking setup slack degradation ...
[04/14 14:50:43     29s] 
[04/14 14:50:43     29s] Recovery Manager:
[04/14 14:50:43     29s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[04/14 14:50:43     29s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.075) - Skip
[04/14 14:50:43     29s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[04/14 14:50:43     29s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[04/14 14:50:43     29s] 
[04/14 14:50:43     29s] Checking DRV degradation...
[04/14 14:50:43     29s] 
[04/14 14:50:43     29s] Recovery Manager:
[04/14 14:50:43     29s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/14 14:50:43     29s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/14 14:50:43     29s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/14 14:50:43     29s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/14 14:50:43     29s] 
[04/14 14:50:43     29s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/14 14:50:43     29s] ** INFO Cleaning up Glitch Interface
[04/14 14:50:43     29s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3166.90M, totSessionCpu=0:00:29).
[04/14 14:50:43     29s] **optDesign ... cpu = 0:00:04, real = 0:00:13, mem = 2660.8M, totSessionCpu=0:00:29 **
[04/14 14:50:43     29s] 
[04/14 14:50:43     29s] Latch borrow mode reset to max_borrow
[04/14 14:50:43     29s] **INFO: flowCheckPoint #16 FinalSummary
[04/14 14:50:43     29s] OPTC: user 20.0
[04/14 14:50:43     29s] Reported timing to dir ./timingReports
[04/14 14:50:43     29s] **optDesign ... cpu = 0:00:04, real = 0:00:13, mem = 2660.4M, totSessionCpu=0:00:29 **
[04/14 14:50:43     29s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3166.9M, EPOCH TIME: 1744653043.062022
[04/14 14:50:43     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:43     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:43     29s] 
[04/14 14:50:43     29s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:43     29s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:43     29s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3166.9M, EPOCH TIME: 1744653043.064901
[04/14 14:50:43     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:43     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:43     29s] ** INFO: Initializing Glitch Interface
[04/14 14:50:43     29s] ** INFO: Initializing Glitch Interface
[04/14 14:50:43     29s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.035  |  0.035  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   33    |   33    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.963%
------------------------------------------------------------------

[04/14 14:50:43     29s] Begin: Collecting metrics
[04/14 14:50:43     29s] **INFO: Starting Blocking QThread with 1 CPU
[04/14 14:50:43     29s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/14 14:50:43      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.2M
[04/14 14:50:43      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2660.8M, current mem=1990.4M)
[04/14 14:50:43      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2002.4M, current mem=1995.8M)
[04/14 14:50:43      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), mem = 0.2M
[04/14 14:50:43      0s] 
[04/14 14:50:43      0s] =============================================================================================
[04/14 14:50:43      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.32-s091_1
[04/14 14:50:43      0s] =============================================================================================
[04/14 14:50:43      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:43      0s] ---------------------------------------------------------------------------------------------
[04/14 14:50:43      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/14 14:50:43      0s] ---------------------------------------------------------------------------------------------
[04/14 14:50:43      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/14 14:50:43      0s] ---------------------------------------------------------------------------------------------

[04/14 14:50:43     29s]  
_______________________________________________________________________
[04/14 14:50:43     29s]  ---------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:43     29s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[04/14 14:50:43     29s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[04/14 14:50:43     29s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[04/14 14:50:43     29s] | initial_summary    |           |    0.036 |           |        0 |       69.96 | 0:00:01  |        3132 |    0 |   0 |
[04/14 14:50:43     29s] | drv_eco_fixing     |     0.000 |    0.036 |         0 |        0 |       69.96 | 0:00:01  |        3173 |    0 |   0 |
[04/14 14:50:43     29s] | harden_opt_fixing  |           |          |           |          |             | 0:00:01  |        3185 |      |     |
[04/14 14:50:43     29s] | route_type_fixing  |           |          |           |          |             | 0:00:00  |        3170 |      |     |
[04/14 14:50:43     29s] | pre_route_summary  |           |    0.036 |           |        0 |       69.96 | 0:00:00  |        3188 |    0 |   0 |
[04/14 14:50:43     29s] | eco_route          |           |          |           |          |             | 0:00:00  |        3164 |      |     |
[04/14 14:50:43     29s] | post_route_summary |           |    0.035 |           |        0 |       69.96 | 0:00:01  |        3167 |    0 |   0 |
[04/14 14:50:43     29s] | final_summary      |           |    0.035 |           |        0 |       69.96 | 0:00:00  |        3167 |    0 |   0 |
[04/14 14:50:43     29s]  ---------------------------------------------------------------------------------------------------------------------- 
[04/14 14:50:43     29s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2661.1M, current mem=2661.1M)

[04/14 14:50:43     29s] End: Collecting metrics
[04/14 14:50:43     29s] **optDesign ... cpu = 0:00:04, real = 0:00:13, mem = 2661.1M, totSessionCpu=0:00:29 **
[04/14 14:50:43     29s]  ReSet Options after AAE Based Opt flow 
[04/14 14:50:43     29s] 
[04/14 14:50:43     29s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:43     29s] Deleting Lib Analyzer.
[04/14 14:50:43     29s] 
[04/14 14:50:43     29s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:43     29s] *** Finished optDesign ***
[04/14 14:50:43     29s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/14 14:50:43     29s] UM:*                                                                   final
[04/14 14:50:43     29s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/14 14:50:43     29s] UM:*                                                                   opt_design_postroute
[04/14 14:50:45     29s] Info: final physical memory for 2 CRR processes is 824.84MB.
[04/14 14:50:46     29s] Info: Summary of CRR changes:
[04/14 14:50:46     29s]       - Timing transform commits:       0
[04/14 14:50:46     29s] 
[04/14 14:50:46     29s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.2 real=0:00:23.9)
[04/14 14:50:46     29s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/14 14:50:46     29s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.1 real=0:00:00.3)
[04/14 14:50:46     29s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[04/14 14:50:46     29s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/14 14:50:46     29s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/14 14:50:46     29s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[04/14 14:50:46     29s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[04/14 14:50:46     29s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[04/14 14:50:46     29s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[04/14 14:50:46     29s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[04/14 14:50:46     29s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/14 14:50:46     29s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/14 14:50:46     29s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[04/14 14:50:46     29s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/14 14:50:46     29s] Info: Destroy the CCOpt slew target map.
[04/14 14:50:46     29s] 
[04/14 14:50:46     29s] *** Summary of all messages that are not suppressed in this session:
[04/14 14:50:46     29s] Severity  ID               Count  Summary                                  
[04/14 14:50:46     29s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[04/14 14:50:46     29s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[04/14 14:50:46     29s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[04/14 14:50:46     29s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[04/14 14:50:46     29s] WARNING   NRGR-22              1  Design is already detail routed.         
[04/14 14:50:46     29s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[04/14 14:50:46     29s] *** Message Summary: 58 warning(s), 0 error(s)
[04/14 14:50:46     29s] 
[04/14 14:50:46     29s] clean pInstBBox. size 0
[04/14 14:50:46     29s] Cell signal_32bits LLGs are deleted
[04/14 14:50:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] Info: pop threads available for lower-level modules during optimization.
[04/14 14:50:46     29s] *** optDesign #1 [finish] () : cpu/real = 0:00:04.1/0:00:15.8 (0.3), totSession cpu/real = 0:00:29.5/0:00:42.9 (0.7), mem = 3167.2M
[04/14 14:50:46     29s] 
[04/14 14:50:46     29s] =============================================================================================
[04/14 14:50:46     29s]  Final TAT Report : optDesign #1                                                23.32-s091_1
[04/14 14:50:46     29s] =============================================================================================
[04/14 14:50:46     29s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:46     29s] ---------------------------------------------------------------------------------------------
[04/14 14:50:46     29s] [ InitOpt                ]      1   0:00:08.7  (  54.8 % )     0:00:08.7 /  0:00:00.7    0.1
[04/14 14:50:46     29s] [ HardenOpt              ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/14 14:50:46     29s] [ DrvOpt                 ]      1   0:00:00.9  (   5.4 % )     0:00:00.9 /  0:00:00.9    1.0
[04/14 14:50:46     29s] [ ViewPruning            ]     10   0:00:00.5  (   3.3 % )     0:00:00.5 /  0:00:00.5    1.0
[04/14 14:50:46     29s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:46     29s] [ BuildHoldData          ]      1   0:00:00.1  (   0.4 % )     0:00:01.0 /  0:00:01.0    1.0
[04/14 14:50:46     29s] [ OptSummaryReport       ]      5   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.1    0.4
[04/14 14:50:46     29s] [ MetricReport           ]      8   0:00:00.6  (   3.8 % )     0:00:00.6 /  0:00:00.5    0.8
[04/14 14:50:46     29s] [ DrvReport              ]      9   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.0    0.1
[04/14 14:50:46     29s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:46     29s] [ CheckPlace             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:46     29s] [ RefinePlace            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/14 14:50:46     29s] [ EcoRoute               ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:46     29s] [ ExtractRC              ]      2   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.1    0.4
[04/14 14:50:46     29s] [ UpdateTimingGraph      ]     12   0:00:00.7  (   4.5 % )     0:00:01.4 /  0:00:01.4    1.0
[04/14 14:50:46     29s] [ FullDelayCalc          ]      5   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:46     29s] [ TimingUpdate           ]     19   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    1.0
[04/14 14:50:46     29s] [ TimingReport           ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[04/14 14:50:46     29s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/14 14:50:46     29s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:46     29s] [ MISC                   ]          0:00:03.3  (  20.8 % )     0:00:03.3 /  0:00:00.2    0.0
[04/14 14:50:46     29s] ---------------------------------------------------------------------------------------------
[04/14 14:50:46     29s]  optDesign #1 TOTAL                 0:00:15.8  ( 100.0 % )     0:00:15.8 /  0:00:04.1    0.3
[04/14 14:50:46     29s] ---------------------------------------------------------------------------------------------
[04/14 14:50:46     29s] <CMD> setLayerPreference node_cell -isVisible 1
[04/14 14:50:46     29s] <CMD> fit
[04/14 14:50:46     29s] <CMD> dumpToGIF images/visible/5_routing.gif
[04/14 14:50:46     29s] <CMD> setLayerPreference node_cell -isVisible 0
[04/14 14:50:46     29s] <CMD> dumpToGIF images/notvisible/5_routing.gif
[04/14 14:50:46     29s] <CMD> addFiller -cell {  sky130_fd_sc_hd__fill_1  sky130_fd_sc_hd__fill_2  sky130_fd_sc_hd__fill_4  sky130_fd_sc_hd__fill_8 } -prefix FILLER
[04/14 14:50:46     29s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[04/14 14:50:46     29s] Type 'man IMPSP-5217' for more detail.
[04/14 14:50:46     29s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[04/14 14:50:46     29s] 
[04/14 14:50:46     29s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:3167.2M, EPOCH TIME: 1744653046.764065
[04/14 14:50:46     29s] INFO: No filler could be restored
[04/14 14:50:46     29s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3167.2M, EPOCH TIME: 1744653046.764131
[04/14 14:50:46     29s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3167.2M, EPOCH TIME: 1744653046.764155
[04/14 14:50:46     29s] Processing tracks to init pin-track alignment.
[04/14 14:50:46     29s] z: 1, totalTracks: 1
[04/14 14:50:46     29s] z: 3, totalTracks: 1
[04/14 14:50:46     29s] z: 5, totalTracks: 1
[04/14 14:50:46     29s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:46     29s] Cell signal_32bits LLGs are deleted
[04/14 14:50:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] # Building signal_32bits llgBox search-tree.
[04/14 14:50:46     29s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3167.2M, EPOCH TIME: 1744653046.765284
[04/14 14:50:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3167.2M, EPOCH TIME: 1744653046.765344
[04/14 14:50:46     29s] Max number of tech site patterns supported in site array is 256.
[04/14 14:50:46     29s] Core basic site is unithd
[04/14 14:50:46     29s] After signature check, allow fast init is false, keep pre-filter is true.
[04/14 14:50:46     29s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/14 14:50:46     29s] SiteArray: non-trimmed site array dimensions = 15 x 91
[04/14 14:50:46     29s] SiteArray: use 20,480 bytes
[04/14 14:50:46     29s] SiteArray: current memory after site array memory allocation 3167.2M
[04/14 14:50:46     29s] SiteArray: FP blocked sites are writable
[04/14 14:50:46     29s] Keep-away cache is enable on metals: 1-6
[04/14 14:50:46     29s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[04/14 14:50:46     29s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:3167.2M, EPOCH TIME: 1744653046.768884
[04/14 14:50:46     29s] Process 2542 (called=48 computed=2) wires and vias for routing blockage analysis
[04/14 14:50:46     29s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.000, REAL:0.000, MEM:3167.2M, EPOCH TIME: 1744653046.769317
[04/14 14:50:46     29s] SiteArray: number of non floorplan blocked sites for llg default is 1365
[04/14 14:50:46     29s] Atter site array init, number of instance map data is 0.
[04/14 14:50:46     29s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.004, REAL:0.004, MEM:3167.2M, EPOCH TIME: 1744653046.769462
[04/14 14:50:46     29s] 
[04/14 14:50:46     29s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:46     29s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:46     29s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.004, REAL:0.004, MEM:3167.2M, EPOCH TIME: 1744653046.769576
[04/14 14:50:46     29s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3167.2M, EPOCH TIME: 1744653046.769591
[04/14 14:50:46     29s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3167.2M, EPOCH TIME: 1744653046.769633
[04/14 14:50:46     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3167.2MB).
[04/14 14:50:46     29s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.005, REAL:0.006, MEM:3167.2M, EPOCH TIME: 1744653046.769676
[04/14 14:50:46     29s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.005, REAL:0.006, MEM:3167.2M, EPOCH TIME: 1744653046.769688
[04/14 14:50:46     29s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3167.2M, EPOCH TIME: 1744653046.769700
[04/14 14:50:46     29s]   Signal wire search tree: 2668 elements. (cpu=0:00:00.0, mem=0.0M)
[04/14 14:50:46     29s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3167.2M, EPOCH TIME: 1744653046.770087
[04/14 14:50:46     29s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:3167.2M, EPOCH TIME: 1744653046.770485
[04/14 14:50:46     29s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:3167.2M, EPOCH TIME: 1744653046.770504
[04/14 14:50:46     29s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:3167.2M, EPOCH TIME: 1744653046.770518
[04/14 14:50:46     29s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:3167.2M, EPOCH TIME: 1744653046.770536
[04/14 14:50:46     29s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:3167.2M, EPOCH TIME: 1744653046.770548
[04/14 14:50:46     29s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:3167.2M, EPOCH TIME: 1744653046.770567
[04/14 14:50:46     29s] AddFiller init all instances time CPU:0.000, REAL:0.000
[04/14 14:50:46     29s] AddFiller main function time CPU:0.002, REAL:0.007
[04/14 14:50:46     29s] Filler instance commit time CPU:0.000, REAL:0.000
[04/14 14:50:46     29s] *INFO: Adding fillers to top-module.
[04/14 14:50:46     29s] *INFO:   Added 28 filler insts (cell sky130_fd_sc_hd__fill_8 / prefix FILLER).
[04/14 14:50:46     29s] *INFO:   Added 23 filler insts (cell sky130_fd_sc_hd__fill_4 / prefix FILLER).
[04/14 14:50:46     29s] *INFO:   Added 30 filler insts (cell sky130_fd_sc_hd__fill_2 / prefix FILLER).
[04/14 14:50:46     29s] *INFO:   Added 34 filler insts (cell sky130_fd_sc_hd__fill_1 / prefix FILLER).
[04/14 14:50:46     29s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.008, REAL:0.007, MEM:3151.2M, EPOCH TIME: 1744653046.777435
[04/14 14:50:46     29s] *INFO: Total 115 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[04/14 14:50:46     29s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.008, REAL:0.007, MEM:3151.2M, EPOCH TIME: 1744653046.777474
[04/14 14:50:46     29s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:3151.2M, EPOCH TIME: 1744653046.777487
[04/14 14:50:46     29s] For 115 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:3151.2M, EPOCH TIME: 1744653046.777633
[04/14 14:50:46     29s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.009, REAL:0.007, MEM:3151.2M, EPOCH TIME: 1744653046.777648
[04/14 14:50:46     29s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.009, REAL:0.007, MEM:3151.2M, EPOCH TIME: 1744653046.777660
[04/14 14:50:46     29s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:3151.2M, EPOCH TIME: 1744653046.777676
[04/14 14:50:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:324).
[04/14 14:50:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] Cell signal_32bits LLGs are deleted
[04/14 14:50:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] # Resetting pin-track-align track data.
[04/14 14:50:46     29s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.002, REAL:0.002, MEM:3111.2M, EPOCH TIME: 1744653046.779372
[04/14 14:50:46     29s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:0.017, REAL:0.015, MEM:3111.2M, EPOCH TIME: 1744653046.779403
[04/14 14:50:46     29s] <CMD> ecoRoute -target
[04/14 14:50:46     29s] ### Time Record (ecoRoute) is installed.
[04/14 14:50:46     29s] **INFO: User settings:
[04/14 14:50:46     29s] setNanoRouteMode -route_detail_antenna_factor                                             1
[04/14 14:50:46     29s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[04/14 14:50:46     29s] setNanoRouteMode -drouteStartIteration                                                    0
[04/14 14:50:46     29s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[04/14 14:50:46     29s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[04/14 14:50:46     29s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
[04/14 14:50:46     29s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 5
[04/14 14:50:46     29s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[04/14 14:50:46     29s] setDesignMode -bottomRoutingLayer                                                         2
[04/14 14:50:46     29s] setDesignMode -topRoutingLayer                                                            5
[04/14 14:50:46     29s] 
[04/14 14:50:46     29s] #% Begin globalDetailRoute (date=04/14 14:50:46, mem=2611.5M)
[04/14 14:50:46     29s] 
[04/14 14:50:46     29s] globalDetailRoute -target
[04/14 14:50:46     29s] 
[04/14 14:50:46     29s] #Start globalDetailRoute on Mon Apr 14 14:50:46 2025
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] ### Time Record (globalDetailRoute) is installed.
[04/14 14:50:46     29s] ### Time Record (Pre Callback) is installed.
[04/14 14:50:46     29s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 274 access done (mem: 3127.191M)
[04/14 14:50:46     29s] eee: RC Grid memory freed = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:46     29s] ### Time Record (Pre Callback) is uninstalled.
[04/14 14:50:46     29s] ### Time Record (DB Import) is installed.
[04/14 14:50:46     29s] ### Time Record (Timing Data Generation) is installed.
[04/14 14:50:46     29s] ### Time Record (Timing Data Generation) is uninstalled.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1159__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1159__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1160__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1160__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1162__6260 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1162__6260 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1164__4319 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1164__4319 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1165__8428 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1165__8428 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1166__5526 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1166__5526 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1167__6783 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1167__6783 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1168__3680 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1168__3680 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1169__1617 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1169__1617 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1170__2802 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1170__2802 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:46     29s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/14 14:50:46     29s] #To increase the message display limit, refer to the product command reference manual.
[04/14 14:50:46     29s] ### Net info: total nets: 278
[04/14 14:50:46     29s] ### Net info: dirty nets: 0
[04/14 14:50:46     29s] ### Net info: marked as disconnected nets: 0
[04/14 14:50:46     29s] ### Net info: fully routed nets: 274
[04/14 14:50:46     29s] ### Net info: trivial (< 2 pins) nets: 4
[04/14 14:50:46     29s] ### Net info: unrouted nets: 0
[04/14 14:50:46     29s] ### Net info: re-extraction nets: 0
[04/14 14:50:46     29s] ### Net info: ignored nets: 0
[04/14 14:50:46     29s] ### Net info: skip routing nets: 0
[04/14 14:50:46     29s] ### import design signature (68): route=1649171642 fixed_route=91928357 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=948101117 dirty_area=0 del_dirty_area=0 cell=1347634492 placement=1594190665 pin_access=466160258 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910 timing=91928357 sns=91928357 ppa_info=1683337704
[04/14 14:50:46     29s] ### Time Record (DB Import) is uninstalled.
[04/14 14:50:46     29s] #NanoRoute Version 23.32-s091_1 NR240717-0458/23_12-UB
[04/14 14:50:46     29s] #Skip comparing routing design signature in db-snapshot flow
[04/14 14:50:46     29s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[04/14 14:50:46     29s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:46     29s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:46     29s] ### Time Record (Global Routing) is installed.
[04/14 14:50:46     29s] ### Time Record (Global Routing) is uninstalled.
[04/14 14:50:46     29s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[04/14 14:50:46     29s] #Total number of routable nets = 274.
[04/14 14:50:46     29s] #Total number of nets in the design = 278.
[04/14 14:50:46     29s] #274 routable nets have routed wires.
[04/14 14:50:46     29s] #No nets have been global routed.
[04/14 14:50:46     29s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:46     29s] #Start routing data preparation on Mon Apr 14 14:50:46 2025
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] ### Time Record (Cell Pin Access) is installed.
[04/14 14:50:46     29s] #Initial pin access analysis.
[04/14 14:50:46     29s] #Detail pin access analysis.
[04/14 14:50:46     29s] ### Time Record (Cell Pin Access) is uninstalled.
[04/14 14:50:46     29s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[04/14 14:50:46     29s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[04/14 14:50:46     29s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[04/14 14:50:46     29s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[04/14 14:50:46     29s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[04/14 14:50:46     29s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[04/14 14:50:46     29s] #Bottom routing layer index=2(met1), bottom routing layer for shielding=2(met1), bottom shield layer=2(met1)
[04/14 14:50:46     29s] #shield_bottom_stripe_layer=1(li1), shield_top_stripe_layer=5(met4)
[04/14 14:50:46     29s] #pin_access_rlayer=2(met1)
[04/14 14:50:46     29s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[04/14 14:50:46     29s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/14 14:50:46     29s] #enable_dpt_layer_shield=F
[04/14 14:50:46     29s] #has_line_end_grid=F
[04/14 14:50:46     29s] #Processed 115/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(115 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[04/14 14:50:46     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2614.46 (MB), peak = 2733.30 (MB)
[04/14 14:50:46     29s] #Regenerating Ggrids automatically.
[04/14 14:50:46     29s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[04/14 14:50:46     29s] #Using automatically generated G-grids.
[04/14 14:50:46     29s] #Done routing data preparation.
[04/14 14:50:46     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2624.09 (MB), peak = 2733.30 (MB)
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] #Finished routing data preparation on Mon Apr 14 14:50:46 2025
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] #Cpu time = 00:00:00
[04/14 14:50:46     29s] #Elapsed time = 00:00:00
[04/14 14:50:46     29s] #Increased memory = 13.40 (MB)
[04/14 14:50:46     29s] #Total memory = 2624.09 (MB)
[04/14 14:50:46     29s] #Peak memory = 2733.30 (MB)
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:46     29s] ### Time Record (Global Routing) is installed.
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] #Start global routing on Mon Apr 14 14:50:46 2025
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] #Start global routing initialization on Mon Apr 14 14:50:46 2025
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] #WARNING (NRGR-22) Design is already detail routed.
[04/14 14:50:46     29s] ### Time Record (Global Routing) is uninstalled.
[04/14 14:50:46     29s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:46     29s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:46     29s] ### track-assign external-init starts on Mon Apr 14 14:50:46 2025 with memory = 2624.09 (MB), peak = 2733.30 (MB)
[04/14 14:50:46     29s] ### Time Record (Track Assignment) is installed.
[04/14 14:50:46     29s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:46     29s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:46     29s] ### Time Record (Track Assignment) is uninstalled.
[04/14 14:50:46     29s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB
[04/14 14:50:46     29s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/14 14:50:46     29s] #Cpu time = 00:00:00
[04/14 14:50:46     29s] #Elapsed time = 00:00:00
[04/14 14:50:46     29s] #Increased memory = 13.58 (MB)
[04/14 14:50:46     29s] #Total memory = 2624.27 (MB)
[04/14 14:50:46     29s] #Peak memory = 2733.30 (MB)
[04/14 14:50:46     29s] ### Time Record (Detail Routing) is installed.
[04/14 14:50:46     29s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:46     29s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:46     29s] ### drc_pitch = 1600 (  1.6000 um) drc_range = 1050 (  1.0500 um) route_pitch = 1600 (  1.6000 um) patch_pitch = 5740 (  5.7400 um) top_route_layer = 5 top_pin_layer = 5
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] #Start Detail Routing..
[04/14 14:50:46     29s] #start initial detail routing ...
[04/14 14:50:46     29s] ### Design has 0 dirty nets, 115 dirty-areas)
[04/14 14:50:46     29s] # ECO: 100.00% of the total area was rechecked for DRC, and 0.00% required routing.
[04/14 14:50:46     29s] #   number of violations = 0
[04/14 14:50:46     29s] #115 out of 324 instances (35.5%) need to be verified(marked ipoed), dirty area = 19.4%.
[04/14 14:50:46     29s] #0.00% of the total area is being checked for drcs
[04/14 14:50:46     29s] #0.0% of the total area was checked
[04/14 14:50:46     29s] ### Gcell dirty-map stats: routing = 60.49%, drc-check-only = 39.51%, dirty-area = 60.49%, fix-only = 100.00%
[04/14 14:50:46     29s] ### Gcell ext dirty-map stats: fill = 73[90.12%] (li1 = 49[60.49%], met1 = 59[72.84%], met2 = 68[83.95%], met3 = 55[67.90%], met4 = 32[39.51%]), total gcell = 81
[04/14 14:50:46     29s] #   number of violations = 0
[04/14 14:50:46     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2623.90 (MB), peak = 2733.30 (MB)
[04/14 14:50:46     29s] #Complete Detail Routing.
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] #  Routing Statistics
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] #--------------+-----------+-----+
[04/14 14:50:46     29s] #  Layer       | Length(um)| Vias|
[04/14 14:50:46     29s] #--------------+-----------+-----+
[04/14 14:50:46     29s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:46     29s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:46     29s] #  met1 ( 2H)  |       1374|  485|
[04/14 14:50:46     29s] #  met2 ( 3V)  |       1139|   56|
[04/14 14:50:46     29s] #  met3 ( 4H)  |        352|   16|
[04/14 14:50:46     29s] #  met4 ( 5V)  |        241|    0|
[04/14 14:50:46     29s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:46     29s] #--------------+-----------+-----+
[04/14 14:50:46     29s] #  Total       |       3106| 1226|
[04/14 14:50:46     29s] #--------------+-----------+-----+
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:46     29s] #Total number of DRC violations = 0
[04/14 14:50:46     29s] #Total number of process antenna violations = 0
[04/14 14:50:46     29s] #Total number of net violated process antenna rule = 0
[04/14 14:50:46     29s] ### Time Record (Detail Routing) is uninstalled.
[04/14 14:50:46     29s] #Cpu time = 00:00:00
[04/14 14:50:46     29s] #Elapsed time = 00:00:00
[04/14 14:50:46     29s] #Increased memory = -0.67 (MB)
[04/14 14:50:46     29s] #Total memory = 2623.61 (MB)
[04/14 14:50:46     29s] #Peak memory = 2733.30 (MB)
[04/14 14:50:46     29s] #detailRoute Statistics:
[04/14 14:50:46     29s] #Cpu time = 00:00:00
[04/14 14:50:46     29s] #Elapsed time = 00:00:00
[04/14 14:50:46     29s] #Increased memory = -0.67 (MB)
[04/14 14:50:46     29s] #Total memory = 2623.61 (MB)
[04/14 14:50:46     29s] #Peak memory = 2733.30 (MB)
[04/14 14:50:46     29s] ### global_detail_route design signature (77): route=1399784193 flt_obj=0 vio=1905142130 shield_wire=1
[04/14 14:50:46     29s] ### Time Record (DB Export) is installed.
[04/14 14:50:46     29s] ### export design design signature (78): route=1399784193 fixed_route=91928357 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2061709599 dirty_area=0 del_dirty_area=0 cell=1347634492 placement=1594190665 pin_access=1899118230 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910 timing=91928357 sns=91928357 ppa_info=1683337704
[04/14 14:50:46     29s] ### Time Record (DB Export) is uninstalled.
[04/14 14:50:46     29s] ### Time Record (Post Callback) is installed.
[04/14 14:50:46     29s] ### Time Record (Post Callback) is uninstalled.
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] #globalDetailRoute statistics:
[04/14 14:50:46     29s] #Cpu time = 00:00:00
[04/14 14:50:46     29s] #Elapsed time = 00:00:00
[04/14 14:50:46     29s] #Increased memory = 1.85 (MB)
[04/14 14:50:46     29s] #Total memory = 2613.30 (MB)
[04/14 14:50:46     29s] #Peak memory = 2733.30 (MB)
[04/14 14:50:46     29s] #Number of warnings = 23
[04/14 14:50:46     29s] #Total number of warnings = 93
[04/14 14:50:46     29s] #Number of fails = 0
[04/14 14:50:46     29s] #Total number of fails = 0
[04/14 14:50:46     29s] #Complete globalDetailRoute on Mon Apr 14 14:50:46 2025
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] ### import design signature (79): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1899118230 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910 timing=1 sns=1 ppa_info=1
[04/14 14:50:46     29s] ### Time Record (globalDetailRoute) is uninstalled.
[04/14 14:50:46     29s] #% End globalDetailRoute (date=04/14 14:50:46, total cpu=0:00:00.2, real=0:00:00.0, peak res=2612.5M, current mem=2612.5M)
[04/14 14:50:46     29s] ### Time Record (ecoRoute) is uninstalled.
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] #  Scalability Statistics
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] #-------------------------+---------+-------------+------------+
[04/14 14:50:46     29s] #  ecoRoute               | cpu time| elapsed time| scalability|
[04/14 14:50:46     29s] #-------------------------+---------+-------------+------------+
[04/14 14:50:46     29s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:46     29s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:46     29s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:46     29s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:46     29s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:46     29s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:46     29s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:46     29s] #  Global Routing         | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:46     29s] #  Track Assignment       | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:46     29s] #  Detail Routing         | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:46     29s] #  Entire Command         | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:46     29s] #-------------------------+---------+-------------+------------+
[04/14 14:50:46     29s] #
[04/14 14:50:46     29s] <CMD> optDesign -incr
[04/14 14:50:46     29s] Design is in postRoute stage, executing: optDesign -incr -postRoute
[04/14 14:50:46     29s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2612.5M, totSessionCpu=0:00:30 **
[04/14 14:50:46     29s] 
[04/14 14:50:46     29s] Active Setup views: default_emulate_view 
[04/14 14:50:46     29s] *** optDesign #2 [begin] () : totSession cpu/real = 0:00:29.7/0:00:43.1 (0.7), mem = 3116.7M
[04/14 14:50:46     29s] Info: 1 threads available for lower-level modules during optimization.
[04/14 14:50:46     29s] GigaOpt running with 1 threads.
[04/14 14:50:46     29s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:29.7/0:00:43.1 (0.7), mem = 3116.7M
[04/14 14:50:46     29s] **INFO: User settings:
[04/14 14:50:46     29s] setNanoRouteMode -route_detail_antenna_factor                                             1
[04/14 14:50:46     29s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[04/14 14:50:46     29s] setNanoRouteMode -drouteStartIteration                                                    0
[04/14 14:50:46     29s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[04/14 14:50:46     29s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[04/14 14:50:46     29s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
[04/14 14:50:46     29s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 5
[04/14 14:50:46     29s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[04/14 14:50:46     29s] setDesignMode -bottomRoutingLayer                                                         2
[04/14 14:50:46     29s] setDesignMode -topRoutingLayer                                                            5
[04/14 14:50:46     29s] setExtractRCMode -basic                                                                   true
[04/14 14:50:46     29s] setExtractRCMode -coupled                                                                 true
[04/14 14:50:46     29s] setExtractRCMode -engine                                                                  postRoute
[04/14 14:50:46     29s] setExtractRCMode -extended                                                                false
[04/14 14:50:46     29s] setExtractRCMode -noCleanRCDB                                                             true
[04/14 14:50:46     29s] setExtractRCMode -nrNetInMemory                                                           100000
[04/14 14:50:46     29s] setDelayCalMode -enable_high_fanout                                                       true
[04/14 14:50:46     29s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[04/14 14:50:46     29s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[04/14 14:50:46     29s] setDelayCalMode -engine                                                                   aae
[04/14 14:50:46     29s] setDelayCalMode -ignoreNetLoad                                                            false
[04/14 14:50:46     29s] setDelayCalMode -SIAware                                                                  true
[04/14 14:50:46     29s] setDelayCalMode -socv_accuracy_mode                                                       low
[04/14 14:50:46     29s] setOptMode -opt_view_pruning_hold_views_active_list                                       { default_emulate_view }
[04/14 14:50:46     29s] setOptMode -opt_view_pruning_setup_views_active_list                                      { default_emulate_view }
[04/14 14:50:46     29s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { default_emulate_view}
[04/14 14:50:46     29s] setOptMode -opt_delete_insts                                                              true
[04/14 14:50:46     29s] setOptMode -opt_drv_margin                                                                0
[04/14 14:50:46     29s] setOptMode -opt_setup_target_slack                                                        0
[04/14 14:50:46     29s] setSIMode -separate_delta_delay_on_data                                                   true
[04/14 14:50:46     29s] setAnalysisMode -analysisType                                                             onChipVariation
[04/14 14:50:46     29s] setAnalysisMode -checkType                                                                setup
[04/14 14:50:46     29s] setAnalysisMode -clkSrcPath                                                               true
[04/14 14:50:46     29s] setAnalysisMode -clockPropagation                                                         sdcControl
[04/14 14:50:46     29s] setAnalysisMode -virtualIPO                                                               false
[04/14 14:50:46     29s] 
[04/14 14:50:46     29s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/14 14:50:46     29s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/14 14:50:46     29s] Need call spDPlaceInit before registerPrioInstLoc.
[04/14 14:50:46     29s] RODC: v2.9s
[04/14 14:50:46     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:3116.7M, EPOCH TIME: 1744653046.968966
[04/14 14:50:46     29s] Processing tracks to init pin-track alignment.
[04/14 14:50:46     29s] z: 1, totalTracks: 1
[04/14 14:50:46     29s] z: 3, totalTracks: 1
[04/14 14:50:46     29s] z: 5, totalTracks: 1
[04/14 14:50:46     29s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:46     29s] Cell signal_32bits LLGs are deleted
[04/14 14:50:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] # Building signal_32bits llgBox search-tree.
[04/14 14:50:46     29s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3116.7M, EPOCH TIME: 1744653046.970102
[04/14 14:50:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3116.7M, EPOCH TIME: 1744653046.970163
[04/14 14:50:46     29s] Max number of tech site patterns supported in site array is 256.
[04/14 14:50:46     29s] Core basic site is unithd
[04/14 14:50:46     29s] After signature check, allow fast init is false, keep pre-filter is true.
[04/14 14:50:46     29s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/14 14:50:46     29s] SiteArray: non-trimmed site array dimensions = 15 x 91
[04/14 14:50:46     29s] SiteArray: use 20,480 bytes
[04/14 14:50:46     29s] SiteArray: current memory after site array memory allocation 3116.7M
[04/14 14:50:46     29s] SiteArray: FP blocked sites are writable
[04/14 14:50:46     29s] Keep-away cache is enable on metals: 1-6
[04/14 14:50:46     29s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[04/14 14:50:46     29s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3116.7M, EPOCH TIME: 1744653046.973181
[04/14 14:50:46     29s] Process 48 (called=48 computed=2) wires and vias for routing blockage analysis
[04/14 14:50:46     29s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3116.7M, EPOCH TIME: 1744653046.973215
[04/14 14:50:46     29s] SiteArray: number of non floorplan blocked sites for llg default is 1365
[04/14 14:50:46     29s] Atter site array init, number of instance map data is 0.
[04/14 14:50:46     29s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.003, REAL:0.003, MEM:3116.7M, EPOCH TIME: 1744653046.973271
[04/14 14:50:46     29s] 
[04/14 14:50:46     29s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:46     29s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:46     29s] OPERPROF:     Starting CMU at level 3, MEM:3116.7M, EPOCH TIME: 1744653046.973359
[04/14 14:50:46     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3116.7M, EPOCH TIME: 1744653046.973449
[04/14 14:50:46     29s] 
[04/14 14:50:46     29s] Bad Lib Cell Checking (CMU) is done! (0)
[04/14 14:50:46     29s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3116.7M, EPOCH TIME: 1744653046.973496
[04/14 14:50:46     29s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3116.7M, EPOCH TIME: 1744653046.973508
[04/14 14:50:46     29s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3116.7M, EPOCH TIME: 1744653046.973538
[04/14 14:50:46     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3116.7MB).
[04/14 14:50:46     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.005, MEM:3116.7M, EPOCH TIME: 1744653046.973629
[04/14 14:50:46     29s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3116.7M, EPOCH TIME: 1744653046.973652
[04/14 14:50:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:46     29s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3116.7M, EPOCH TIME: 1744653046.974324
[04/14 14:50:46     29s] 
[04/14 14:50:46     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:46     29s] Summary for sequential cells identification: 
[04/14 14:50:46     29s]   Identified SBFF number: 45
[04/14 14:50:46     29s]   Identified MBFF number: 0
[04/14 14:50:46     29s]   Identified SB Latch number: 17
[04/14 14:50:46     29s]   Identified MB Latch number: 0
[04/14 14:50:46     29s]   Not identified SBFF number: 0
[04/14 14:50:46     29s]   Not identified MBFF number: 0
[04/14 14:50:46     29s]   Not identified SB Latch number: 0
[04/14 14:50:46     29s]   Not identified MB Latch number: 0
[04/14 14:50:46     29s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:46     29s]  Visiting view : default_emulate_view
[04/14 14:50:46     29s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:46     29s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:46     29s]  Visiting view : default_emulate_view
[04/14 14:50:46     29s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:46     29s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:46     29s] TLC MultiMap info (StdDelay):
[04/14 14:50:46     29s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:46     29s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:46     29s]  Setting StdDelay to: 42.5ps
[04/14 14:50:46     29s] 
[04/14 14:50:46     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:46     29s] eee: RC Grid memory allocated = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:46     29s] eee: pegSigSF=1.070000
[04/14 14:50:46     29s] Initializing multi-corner resistance tables ...
[04/14 14:50:46     29s] eee: Grid unit RC data computation started
[04/14 14:50:46     29s] eee: Grid unit RC data computation completed
[04/14 14:50:46     29s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:46     29s] eee: l=2 avDens=0.185345 usedTrk=88.965443 availTrk=480.000000 sigTrk=88.965443
[04/14 14:50:46     29s] eee: l=3 avDens=0.118393 usedTrk=49.004228 availTrk=413.913043 sigTrk=49.004228
[04/14 14:50:46     29s] eee: l=4 avDens=0.061714 usedTrk=16.510993 availTrk=267.540984 sigTrk=16.510993
[04/14 14:50:46     29s] eee: l=5 avDens=0.078170 usedTrk=27.733493 availTrk=354.782609 sigTrk=27.733493
[04/14 14:50:46     29s] eee: l=6 avDens=0.154004 usedTrk=10.300625 availTrk=66.885246 sigTrk=10.300625
[04/14 14:50:46     29s] eee: LAM-FP: thresh=1 ; dimX=182.647059 ; dimY=181.294118 ; multX=1.000000 ; multY=1.000000 ; minP=340 ; fpMult=1.000000 ;
[04/14 14:50:46     29s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.191300 aWlH=0.000000 lMod=0 pMax=0.847600 pMod=81 pModAss=50 wcR=0.376500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/14 14:50:46     29s] eee: NetCapCache creation started. (Current Mem: 3126.703M) 
[04/14 14:50:46     29s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3126.703M) 
[04/14 14:50:46     29s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(62.100000, 61.640000)], Layers = [f(6) b(0)], Grid size = 27.200000 um, Grid Dim = (3 X 3)
[04/14 14:50:46     29s] eee: Metal Layers Info:
[04/14 14:50:46     29s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:46     29s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/14 14:50:46     29s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:46     29s] eee: |      li1 |   1 |   0.170 |   0.170 |   0.460 |  0.000 |  75.29 | V | 0 |  1 |
[04/14 14:50:46     29s] eee: |     met1 |   2 |   0.140 |   0.140 |   0.340 |  0.000 |   0.89 | H | 0 |  1 |
[04/14 14:50:46     29s] eee: |     met2 |   3 |   0.140 |   0.140 |   0.460 |  0.000 |   0.89 | V | 0 |  1 |
[04/14 14:50:46     29s] eee: |     met3 |   4 |   0.300 |   0.300 |   0.610 |  0.000 |   0.16 | H | 0 |  1 |
[04/14 14:50:46     29s] eee: |     met4 |   5 |   0.300 |   0.300 |   0.690 |  0.000 |   0.16 | V | 0 |  1 |
[04/14 14:50:46     29s] eee: |     met5 |   6 |   1.600 |   1.600 |   3.660 |  0.000 |   0.02 | H | 0 |  1 |
[04/14 14:50:46     29s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:46     29s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[04/14 14:50:46     29s] 
[04/14 14:50:46     29s] Creating Lib Analyzer ...
[04/14 14:50:47     29s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[04/14 14:50:47     29s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[04/14 14:50:47     29s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[04/14 14:50:47     29s] 
[04/14 14:50:47     29s] {RT default_emulate_rc_corner 0 2 5  {4 0} 1}
[04/14 14:50:47     30s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:30.3 mem=3146.7M
[04/14 14:50:47     30s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:30.3 mem=3146.7M
[04/14 14:50:47     30s] Creating Lib Analyzer, finished. 
[04/14 14:50:47     30s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[04/14 14:50:47     30s] **INFO: Using Advanced Metric Collection system.
[04/14 14:50:47     30s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2619.2M, totSessionCpu=0:00:30 **
[04/14 14:50:47     30s] **INFO: DRVs not fixed with -incr option
[04/14 14:50:47     30s] Existing Dirty Nets : 0
[04/14 14:50:47     30s] New Signature Flow (optDesignCheckOptions) ....
[04/14 14:50:47     30s] #Taking db snapshot
[04/14 14:50:47     30s] #Taking db snapshot ... done
[04/14 14:50:47     30s] OPERPROF: Starting checkPlace at level 1, MEM:3148.7M, EPOCH TIME: 1744653047.568012
[04/14 14:50:47     30s] Processing tracks to init pin-track alignment.
[04/14 14:50:47     30s] z: 1, totalTracks: 1
[04/14 14:50:47     30s] z: 3, totalTracks: 1
[04/14 14:50:47     30s] z: 5, totalTracks: 1
[04/14 14:50:47     30s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:47     30s] Cell signal_32bits LLGs are deleted
[04/14 14:50:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:47     30s] # Building signal_32bits llgBox search-tree.
[04/14 14:50:47     30s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3148.7M, EPOCH TIME: 1744653047.568990
[04/14 14:50:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:47     30s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3148.7M, EPOCH TIME: 1744653047.569046
[04/14 14:50:47     30s] Max number of tech site patterns supported in site array is 256.
[04/14 14:50:47     30s] Core basic site is unithd
[04/14 14:50:47     30s] After signature check, allow fast init is false, keep pre-filter is true.
[04/14 14:50:47     30s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/14 14:50:47     30s] SiteArray: non-trimmed site array dimensions = 15 x 91
[04/14 14:50:47     30s] SiteArray: use 20,480 bytes
[04/14 14:50:47     30s] SiteArray: current memory after site array memory allocation 3148.7M
[04/14 14:50:47     30s] SiteArray: FP blocked sites are writable
[04/14 14:50:47     30s] Keep-away cache is enable on metals: 1-6
[04/14 14:50:47     30s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[04/14 14:50:47     30s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3148.7M, EPOCH TIME: 1744653047.571362
[04/14 14:50:47     30s] Process 48 (called=48 computed=2) wires and vias for routing blockage analysis
[04/14 14:50:47     30s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3148.7M, EPOCH TIME: 1744653047.571394
[04/14 14:50:47     30s] SiteArray: number of non floorplan blocked sites for llg default is 1365
[04/14 14:50:47     30s] Atter site array init, number of instance map data is 0.
[04/14 14:50:47     30s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.002, REAL:0.002, MEM:3148.7M, EPOCH TIME: 1744653047.571427
[04/14 14:50:47     30s] 
[04/14 14:50:47     30s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:47     30s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:47     30s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:3148.7M, EPOCH TIME: 1744653047.571511
[04/14 14:50:47     30s] Begin checking placement ... (start mem=3148.7M, init mem=3148.7M)
[04/14 14:50:47     30s] Begin checking exclusive groups violation ...
[04/14 14:50:47     30s] There are 0 groups to check, max #box is 0, total #box is 0
[04/14 14:50:47     30s] Finished checking exclusive groups violations. Found 0 Vio.
[04/14 14:50:47     30s] 
[04/14 14:50:47     30s] Running CheckPlace using 1 thread in normal mode...
[04/14 14:50:47     30s] 
[04/14 14:50:47     30s] ...checkPlace normal is done!
[04/14 14:50:47     30s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3148.7M, EPOCH TIME: 1744653047.573860
[04/14 14:50:47     30s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3148.7M, EPOCH TIME: 1744653047.574009
[04/14 14:50:47     30s] *info: Placed = 324           
[04/14 14:50:47     30s] *info: Unplaced = 0           
[04/14 14:50:47     30s] Placement Density:100.00%(1707/1707)
[04/14 14:50:47     30s] Placement Density (including fixed std cells):100.00%(1707/1707)
[04/14 14:50:47     30s] Cell signal_32bits LLGs are deleted
[04/14 14:50:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:324).
[04/14 14:50:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:47     30s] # Resetting pin-track-align track data.
[04/14 14:50:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:47     30s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3148.7M)
[04/14 14:50:47     30s] OPERPROF: Finished checkPlace at level 1, CPU:0.007, REAL:0.007, MEM:3148.7M, EPOCH TIME: 1744653047.574556
[04/14 14:50:47     30s] #optDebug: { P: 90 W: 0195 FE: standard PE: none LDR: 1}
[04/14 14:50:47     30s]  Initial DC engine is -> aae
[04/14 14:50:47     30s]  
[04/14 14:50:47     30s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/14 14:50:47     30s]  
[04/14 14:50:47     30s]  
[04/14 14:50:47     30s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/14 14:50:47     30s]  
[04/14 14:50:47     30s] Reset EOS DB
[04/14 14:50:47     30s] Ignoring AAE DB Resetting ...
[04/14 14:50:47     30s]  Set Options for AAE Based Opt flow 
[04/14 14:50:47     30s] *** optDesign -postRoute ***
[04/14 14:50:47     30s] DRC Margin: user margin 0.0; extra margin 0
[04/14 14:50:47     30s] Setup Target Slack: user slack 0
[04/14 14:50:47     30s] Hold Target Slack: user slack 0
[04/14 14:50:47     30s] **INFO: setOptMode -opt_drv false -> DRV Optimization will not be done as part of the Optimization.
[04/14 14:50:47     30s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[04/14 14:50:47     30s] Opt: RC extraction mode changed to 'detail'
[04/14 14:50:47     30s] Cell signal_32bits LLGs are deleted
[04/14 14:50:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:47     30s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3148.7M, EPOCH TIME: 1744653047.601136
[04/14 14:50:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:47     30s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3148.7M, EPOCH TIME: 1744653047.601193
[04/14 14:50:47     30s] Max number of tech site patterns supported in site array is 256.
[04/14 14:50:47     30s] Core basic site is unithd
[04/14 14:50:47     30s] After signature check, allow fast init is false, keep pre-filter is true.
[04/14 14:50:47     30s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/14 14:50:47     30s] SiteArray: non-trimmed site array dimensions = 15 x 91
[04/14 14:50:47     30s] SiteArray: use 20,480 bytes
[04/14 14:50:47     30s] SiteArray: current memory after site array memory allocation 3148.7M
[04/14 14:50:47     30s] SiteArray: FP blocked sites are writable
[04/14 14:50:47     30s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3148.7M, EPOCH TIME: 1744653047.603976
[04/14 14:50:47     30s] Process 48 (called=48 computed=2) wires and vias for routing blockage analysis
[04/14 14:50:47     30s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3148.7M, EPOCH TIME: 1744653047.604016
[04/14 14:50:47     30s] SiteArray: number of non floorplan blocked sites for llg default is 1365
[04/14 14:50:47     30s] Atter site array init, number of instance map data is 0.
[04/14 14:50:47     30s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.003, REAL:0.003, MEM:3148.7M, EPOCH TIME: 1744653047.604074
[04/14 14:50:47     30s] 
[04/14 14:50:47     30s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:47     30s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:47     30s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3148.7M, EPOCH TIME: 1744653047.604173
[04/14 14:50:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:47     30s] 
[04/14 14:50:47     30s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:47     30s] Deleting Lib Analyzer.
[04/14 14:50:47     30s] 
[04/14 14:50:47     30s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:47     30s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/14 14:50:47     30s] 
[04/14 14:50:47     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:47     30s] Summary for sequential cells identification: 
[04/14 14:50:47     30s]   Identified SBFF number: 45
[04/14 14:50:47     30s]   Identified MBFF number: 0
[04/14 14:50:47     30s]   Identified SB Latch number: 17
[04/14 14:50:47     30s]   Identified MB Latch number: 0
[04/14 14:50:47     30s]   Not identified SBFF number: 0
[04/14 14:50:47     30s]   Not identified MBFF number: 0
[04/14 14:50:47     30s]   Not identified SB Latch number: 0
[04/14 14:50:47     30s]   Not identified MB Latch number: 0
[04/14 14:50:47     30s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:47     30s]  Visiting view : default_emulate_view
[04/14 14:50:47     30s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:47     30s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:47     30s]  Visiting view : default_emulate_view
[04/14 14:50:47     30s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:47     30s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:47     30s] TLC MultiMap info (StdDelay):
[04/14 14:50:47     30s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:47     30s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:47     30s]  Setting StdDelay to: 42.5ps
[04/14 14:50:47     30s] 
[04/14 14:50:47     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:47     30s] 
[04/14 14:50:47     30s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:47     30s] 
[04/14 14:50:47     30s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:47     30s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:30.4/0:00:43.8 (0.7), mem = 3148.7M
[04/14 14:50:47     30s] 
[04/14 14:50:47     30s] =============================================================================================
[04/14 14:50:47     30s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.32-s091_1
[04/14 14:50:47     30s] =============================================================================================
[04/14 14:50:47     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:47     30s] ---------------------------------------------------------------------------------------------
[04/14 14:50:47     30s] [ CellServerInit         ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:47     30s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  81.5 % )     0:00:00.6 /  0:00:00.6    1.0
[04/14 14:50:47     30s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:47     30s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:47     30s] [ CheckPlace             ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:47     30s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:47     30s] [ TimingUpdate           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:47     30s] [ MISC                   ]          0:00:00.1  (  14.3 % )     0:00:00.1 /  0:00:00.1    0.8
[04/14 14:50:47     30s] ---------------------------------------------------------------------------------------------
[04/14 14:50:47     30s]  InitOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/14 14:50:47     30s] ---------------------------------------------------------------------------------------------
[04/14 14:50:47     30s] ** INFO : this run is activating 'postRoute' automaton
[04/14 14:50:47     30s] **INFO: flowCheckPoint #17 InitialSummary
[04/14 14:50:47     30s] Extraction called for design 'signal_32bits' of instances=324 and nets=278 using extraction engine 'postRoute' at effort level 'low' .
[04/14 14:50:47     30s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/14 14:50:47     30s] Type 'man IMPEXT-3530' for more detail.
[04/14 14:50:47     30s] PostRoute (effortLevel low) RC Extraction called for design signal_32bits.
[04/14 14:50:47     30s] RC Extraction called in multi-corner(1) mode.
[04/14 14:50:47     30s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/14 14:50:47     30s] Type 'man IMPEXT-6197' for more detail.
[04/14 14:50:47     30s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/14 14:50:47     30s] * Layer Id             : 1 - M1
[04/14 14:50:47     30s]       Thickness        : 0.1
[04/14 14:50:47     30s]       Min Width        : 0.17
[04/14 14:50:47     30s]       Layer Dielectric : 4.1
[04/14 14:50:47     30s] * Layer Id             : 2 - M2
[04/14 14:50:47     30s]       Thickness        : 0.35
[04/14 14:50:47     30s]       Min Width        : 0.14
[04/14 14:50:47     30s]       Layer Dielectric : 4.1
[04/14 14:50:47     30s] * Layer Id             : 3 - M3
[04/14 14:50:47     30s]       Thickness        : 0.35
[04/14 14:50:47     30s]       Min Width        : 0.14
[04/14 14:50:47     30s]       Layer Dielectric : 4.1
[04/14 14:50:47     30s] * Layer Id             : 4 - M4
[04/14 14:50:47     30s]       Thickness        : 0.8
[04/14 14:50:47     30s]       Min Width        : 0.3
[04/14 14:50:47     30s]       Layer Dielectric : 4.1
[04/14 14:50:47     30s] * Layer Id             : 5 - M5
[04/14 14:50:47     30s]       Thickness        : 0.8
[04/14 14:50:47     30s]       Min Width        : 0.3
[04/14 14:50:47     30s]       Layer Dielectric : 4.1
[04/14 14:50:47     30s] * Layer Id             : 6 - M6
[04/14 14:50:47     30s]       Thickness        : 1.2
[04/14 14:50:47     30s]       Min Width        : 1.6
[04/14 14:50:47     30s]       Layer Dielectric : 4.1
[04/14 14:50:47     30s] extractDetailRC Option : -outfile /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d -maxResLength 200  -basic
[04/14 14:50:47     30s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/14 14:50:47     30s]       RC Corner Indexes            0   
[04/14 14:50:47     30s] Capacitance Scaling Factor   : 1.00000 
[04/14 14:50:47     30s] Coupling Cap. Scaling Factor : 1.00000 
[04/14 14:50:47     30s] Resistance Scaling Factor    : 1.00000 
[04/14 14:50:47     30s] Clock Cap. Scaling Factor    : 1.00000 
[04/14 14:50:47     30s] Clock Res. Scaling Factor    : 1.00000 
[04/14 14:50:47     30s] Shrink Factor                : 1.00000
[04/14 14:50:47     30s] eee: RC Grid memory freed = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:47     30s] eee: RC Grid memory allocated = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:47     30s] eee: pegSigSF=1.070000
[04/14 14:50:47     30s] Initializing multi-corner resistance tables ...
[04/14 14:50:47     30s] eee: Grid unit RC data computation started
[04/14 14:50:47     30s] eee: Grid unit RC data computation completed
[04/14 14:50:47     30s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:47     30s] eee: l=2 avDens=0.185345 usedTrk=88.965443 availTrk=480.000000 sigTrk=88.965443
[04/14 14:50:47     30s] eee: l=3 avDens=0.118393 usedTrk=49.004228 availTrk=413.913043 sigTrk=49.004228
[04/14 14:50:47     30s] eee: l=4 avDens=0.061714 usedTrk=16.510993 availTrk=267.540984 sigTrk=16.510993
[04/14 14:50:47     30s] eee: l=5 avDens=0.078170 usedTrk=27.733493 availTrk=354.782609 sigTrk=27.733493
[04/14 14:50:47     30s] eee: l=6 avDens=0.154004 usedTrk=10.300625 availTrk=66.885246 sigTrk=10.300625
[04/14 14:50:47     30s] eee: LAM-FP: thresh=1 ; dimX=182.647059 ; dimY=181.294118 ; multX=1.000000 ; multY=1.000000 ; minP=340 ; fpMult=1.000000 ;
[04/14 14:50:47     30s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.191300 aWlH=0.000000 lMod=0 pMax=0.847600 pMod=81 pModAss=50 wcR=0.376500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/14 14:50:47     30s] eee: NetCapCache creation started. (Current Mem: 3148.719M) 
[04/14 14:50:47     30s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3148.719M) 
[04/14 14:50:47     30s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(62.100000, 61.640000)], Layers = [f(6) b(0)], Grid size = 27.200000 um, Grid Dim = (3 X 3)
[04/14 14:50:47     30s] eee: Metal Layers Info:
[04/14 14:50:47     30s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:47     30s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/14 14:50:47     30s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:47     30s] eee: |      li1 |   1 |   0.170 |   0.170 |   0.460 |  0.000 |  75.29 | V | 0 |  1 |
[04/14 14:50:47     30s] eee: |     met1 |   2 |   0.140 |   0.140 |   0.340 |  0.000 |   0.89 | H | 0 |  1 |
[04/14 14:50:47     30s] eee: |     met2 |   3 |   0.140 |   0.140 |   0.460 |  0.000 |   0.89 | V | 0 |  1 |
[04/14 14:50:47     30s] eee: |     met3 |   4 |   0.300 |   0.300 |   0.610 |  0.000 |   0.16 | H | 0 |  1 |
[04/14 14:50:47     30s] eee: |     met4 |   5 |   0.300 |   0.300 |   0.690 |  0.000 |   0.16 | V | 0 |  1 |
[04/14 14:50:47     30s] eee: |     met5 |   6 |   1.600 |   1.600 |   3.660 |  0.000 |   0.02 | H | 0 |  1 |
[04/14 14:50:47     30s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:47     30s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[04/14 14:50:47     30s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3148.7M)
[04/14 14:50:47     30s] Creating parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for storing RC.
[04/14 14:50:47     30s] Extracted 10.1116% (CPU Time= 0:00:00.0  MEM= 3176.7M)
[04/14 14:50:47     30s] Extracted 20.0837% (CPU Time= 0:00:00.0  MEM= 3200.7M)
[04/14 14:50:47     30s] Extracted 30.1255% (CPU Time= 0:00:00.0  MEM= 3200.7M)
[04/14 14:50:47     30s] Extracted 40.0976% (CPU Time= 0:00:00.0  MEM= 3200.7M)
[04/14 14:50:47     30s] Extracted 50.1395% (CPU Time= 0:00:00.0  MEM= 3200.7M)
[04/14 14:50:47     30s] Extracted 60.1116% (CPU Time= 0:00:00.0  MEM= 3200.7M)
[04/14 14:50:47     30s] Extracted 70.0837% (CPU Time= 0:00:00.0  MEM= 3200.7M)
[04/14 14:50:47     30s] Extracted 80.1255% (CPU Time= 0:00:00.0  MEM= 3200.7M)
[04/14 14:50:47     30s] Extracted 90.0976% (CPU Time= 0:00:00.0  MEM= 3200.7M)
[04/14 14:50:47     30s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3200.7M)
[04/14 14:50:47     30s] eee: RC Grid memory freed = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:47     30s] Number of Extracted Resistors     : 2668
[04/14 14:50:47     30s] Number of Extracted Ground Cap.   : 2932
[04/14 14:50:47     30s] Number of Extracted Coupling Cap. : 3720
[04/14 14:50:47     30s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 3176.719M)
[04/14 14:50:47     30s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/14 14:50:47     30s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3176.7M)
[04/14 14:50:47     30s] Creating parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb_Filter.rcdb.d' for storing RC.
[04/14 14:50:47     30s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 274 access done (mem: 3180.719M)
[04/14 14:50:47     30s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3180.719M)
[04/14 14:50:47     30s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 3180.719M)
[04/14 14:50:47     30s] processing rcdb (/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d) for hinst (top) of cell (signal_32bits);
[04/14 14:50:47     30s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3180.719M)
[04/14 14:50:47     30s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 0 access done (mem: 3180.719M)
[04/14 14:50:47     30s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3180.719M)
[04/14 14:50:47     30s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 3171.203M)
[04/14 14:50:47     30s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3171.2M)
[04/14 14:50:47     30s] eee: RC Grid memory allocated = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:47     30s] eee: pegSigSF=1.070000
[04/14 14:50:47     30s] Initializing multi-corner resistance tables ...
[04/14 14:50:47     30s] eee: Grid unit RC data computation started
[04/14 14:50:47     30s] eee: Grid unit RC data computation completed
[04/14 14:50:47     30s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:47     30s] eee: l=2 avDens=0.185345 usedTrk=88.965443 availTrk=480.000000 sigTrk=88.965443
[04/14 14:50:47     30s] eee: l=3 avDens=0.118393 usedTrk=49.004228 availTrk=413.913043 sigTrk=49.004228
[04/14 14:50:47     30s] eee: l=4 avDens=0.061714 usedTrk=16.510993 availTrk=267.540984 sigTrk=16.510993
[04/14 14:50:47     30s] eee: l=5 avDens=0.078170 usedTrk=27.733493 availTrk=354.782609 sigTrk=27.733493
[04/14 14:50:47     30s] eee: l=6 avDens=0.154004 usedTrk=10.300625 availTrk=66.885246 sigTrk=10.300625
[04/14 14:50:47     30s] eee: LAM-FP: thresh=1 ; dimX=182.647059 ; dimY=181.294118 ; multX=1.000000 ; multY=1.000000 ; minP=340 ; fpMult=1.000000 ;
[04/14 14:50:47     30s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.191300 aWlH=0.000000 lMod=0 pMax=0.847600 pMod=81 pModAss=50 wcR=0.376500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/14 14:50:47     30s] eee: NetCapCache creation started. (Current Mem: 3171.203M) 
[04/14 14:50:47     30s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3171.203M) 
[04/14 14:50:47     30s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(62.100000, 61.640000)], Layers = [f(6) b(0)], Grid size = 27.200000 um, Grid Dim = (3 X 3)
[04/14 14:50:47     30s] eee: Metal Layers Info:
[04/14 14:50:47     30s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:47     30s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/14 14:50:47     30s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:47     30s] eee: |      li1 |   1 |   0.170 |   0.170 |   0.460 |  0.000 |  75.29 | V | 0 |  1 |
[04/14 14:50:47     30s] eee: |     met1 |   2 |   0.140 |   0.140 |   0.340 |  0.000 |   0.89 | H | 0 |  1 |
[04/14 14:50:47     30s] eee: |     met2 |   3 |   0.140 |   0.140 |   0.460 |  0.000 |   0.89 | V | 0 |  1 |
[04/14 14:50:47     30s] eee: |     met3 |   4 |   0.300 |   0.300 |   0.610 |  0.000 |   0.16 | H | 0 |  1 |
[04/14 14:50:47     30s] eee: |     met4 |   5 |   0.300 |   0.300 |   0.690 |  0.000 |   0.16 | V | 0 |  1 |
[04/14 14:50:47     30s] eee: |     met5 |   6 |   1.600 |   1.600 |   3.660 |  0.000 |   0.02 | H | 0 |  1 |
[04/14 14:50:47     30s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:47     30s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[04/14 14:50:47     30s] ** INFO: Initializing Glitch Interface
[04/14 14:50:47     30s] ** INFO: Initializing Glitch Cache
[04/14 14:50:47     30s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:30.5/0:00:44.0 (0.7), mem = 3200.3M
[04/14 14:50:47     30s] AAE_INFO: switching setDelayCal -siAware from true to false ...
[04/14 14:50:47     30s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[04/14 14:50:47     30s] Starting delay calculation for Hold views
[04/14 14:50:47     30s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/14 14:50:47     30s] #################################################################################
[04/14 14:50:47     30s] # Design Stage: PostRoute
[04/14 14:50:47     30s] # Design Name: signal_32bits
[04/14 14:50:47     30s] # Design Mode: 90nm
[04/14 14:50:47     30s] # Analysis Mode: MMMC OCV 
[04/14 14:50:47     30s] # Parasitics Mode: SPEF/RCDB 
[04/14 14:50:47     30s] # Signoff Settings: SI Off 
[04/14 14:50:47     30s] #################################################################################
[04/14 14:50:47     30s] Calculate late delays in OCV mode...
[04/14 14:50:47     30s] Calculate early delays in OCV mode...
[04/14 14:50:47     30s] Topological Sorting (REAL = 0:00:00.0, MEM = 3209.8M, InitMEM = 3209.8M)
[04/14 14:50:47     30s] Start delay calculation (fullDC) (1 T). (MEM=2633.85)
[04/14 14:50:47     30s] End AAE Lib Interpolated Model. (MEM=3209.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:47     30s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
[04/14 14:50:47     30s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 276. 
[04/14 14:50:47     30s] Total number of fetched objects 276
[04/14 14:50:47     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:47     30s] End delay calculation. (MEM=2631.8 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:47     30s] End delay calculation (fullDC). (MEM=2631.8 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:47     30s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3081.5M) ***
[04/14 14:50:47     30s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:30.6 mem=3081.5M)
[04/14 14:50:47     30s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:30.6 mem=3081.5M ***
[04/14 14:50:47     30s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[04/14 14:50:47     30s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[04/14 14:50:47     30s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[04/14 14:50:47     30s] Starting delay calculation for Setup views
[04/14 14:50:48     30s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/14 14:50:48     30s] AAE_INFO: resetNetProps viewIdx 0 
[04/14 14:50:48     30s] Starting SI iteration 1 using Infinite Timing Windows
[04/14 14:50:48     30s] #################################################################################
[04/14 14:50:48     30s] # Design Stage: PostRoute
[04/14 14:50:48     30s] # Design Name: signal_32bits
[04/14 14:50:48     30s] # Design Mode: 90nm
[04/14 14:50:48     30s] # Analysis Mode: MMMC OCV 
[04/14 14:50:48     30s] # Parasitics Mode: SPEF/RCDB 
[04/14 14:50:48     30s] # Signoff Settings: SI On 
[04/14 14:50:48     30s] #################################################################################
[04/14 14:50:48     30s] AAE_INFO: 1 threads acquired from CTE.
[04/14 14:50:48     30s] Setting infinite Tws ...
[04/14 14:50:48     30s] First Iteration Infinite Tw... 
[04/14 14:50:48     30s] Calculate early delays in OCV mode...
[04/14 14:50:48     30s] Calculate late delays in OCV mode...
[04/14 14:50:48     30s] Topological Sorting (REAL = 0:00:00.0, MEM = 3219.7M, InitMEM = 3219.7M)
[04/14 14:50:48     30s] Start delay calculation (fullDC) (1 T). (MEM=2623.02)
[04/14 14:50:48     30s] End AAE Lib Interpolated Model. (MEM=3219.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:48     30s] Total number of fetched objects 276
[04/14 14:50:48     30s] AAE_INFO-618: Total number of nets in the design is 278,  100.0 percent of the nets selected for SI analysis
[04/14 14:50:48     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:48     30s] End delay calculation. (MEM=2622.98 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:48     30s] End delay calculation (fullDC). (MEM=2622.98 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:48     30s] Save waveform /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/.AAE_Jb8q9O/.AAE_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1/waveform.data...
[04/14 14:50:48     30s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3203.7M) ***
[04/14 14:50:48     30s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3203.7M)
[04/14 14:50:48     30s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/14 14:50:48     30s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3203.7M)
[04/14 14:50:48     30s] 
[04/14 14:50:48     30s] Executing IPO callback for view pruning (simultaneousMode=0)..
[04/14 14:50:48     30s] 
[04/14 14:50:48     30s] Active setup views:
[04/14 14:50:48     30s]  default_emulate_view
[04/14 14:50:48     30s]   Dominating endpoints: 0
[04/14 14:50:48     30s]   Dominating TNS: -0.000
[04/14 14:50:48     30s] 
[04/14 14:50:48     30s] Starting SI iteration 2
[04/14 14:50:48     30s] Calculate early delays in OCV mode...
[04/14 14:50:48     30s] Calculate late delays in OCV mode...
[04/14 14:50:48     30s] Start delay calculation (fullDC) (1 T). (MEM=2614.25)
[04/14 14:50:48     30s] End AAE Lib Interpolated Model. (MEM=3161.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:48     30s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
[04/14 14:50:48     30s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 276. 
[04/14 14:50:48     30s] Total number of fetched objects 276
[04/14 14:50:48     30s] AAE_INFO-618: Total number of nets in the design is 278,  1.4 percent of the nets selected for SI analysis
[04/14 14:50:48     30s] End delay calculation. (MEM=2613.9 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:48     30s] End delay calculation (fullDC). (MEM=2613.9 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:48     30s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3081.9M) ***
[04/14 14:50:48     30s] 
[04/14 14:50:48     30s] Creating Lib Analyzer ...
[04/14 14:50:48     30s] 
[04/14 14:50:48     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:48     30s] Summary for sequential cells identification: 
[04/14 14:50:48     30s]   Identified SBFF number: 45
[04/14 14:50:48     30s]   Identified MBFF number: 0
[04/14 14:50:48     30s]   Identified SB Latch number: 17
[04/14 14:50:48     30s]   Identified MB Latch number: 0
[04/14 14:50:48     30s]   Not identified SBFF number: 0
[04/14 14:50:48     30s]   Not identified MBFF number: 0
[04/14 14:50:48     30s]   Not identified SB Latch number: 0
[04/14 14:50:48     30s]   Not identified MB Latch number: 0
[04/14 14:50:48     30s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:48     30s]  Visiting view : default_emulate_view
[04/14 14:50:48     30s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:48     30s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:48     30s]  Visiting view : default_emulate_view
[04/14 14:50:48     30s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:48     30s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:48     30s] TLC MultiMap info (StdDelay):
[04/14 14:50:48     30s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:48     30s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:48     30s]  Setting StdDelay to: 42.5ps
[04/14 14:50:48     30s] 
[04/14 14:50:48     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:48     30s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[04/14 14:50:48     30s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[04/14 14:50:48     30s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[04/14 14:50:48     30s] 
[04/14 14:50:48     30s] {RT default_emulate_rc_corner 0 2 5  {4 0} 1}
[04/14 14:50:48     31s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:31.5 mem=3103.9M
[04/14 14:50:48     31s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:31.5 mem=3103.9M
[04/14 14:50:48     31s] Creating Lib Analyzer, finished. 
[04/14 14:50:48     31s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:31.5 mem=3103.9M)
[04/14 14:50:48     31s] End AAE Lib Interpolated Model. (MEM=3167.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:48     31s] ** INFO: Initializing Glitch Interface
[04/14 14:50:48     31s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3167.9M, EPOCH TIME: 1744653048.859090
[04/14 14:50:48     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:48     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:48     31s] 
[04/14 14:50:48     31s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:48     31s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:48     31s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3167.9M, EPOCH TIME: 1744653048.861932
[04/14 14:50:48     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:48     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:48     31s] ** INFO: Initializing Glitch Interface
[04/14 14:50:48     31s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.035  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.963%
       (100.000% with Fillers)
------------------------------------------------------------------

[04/14 14:50:48     31s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.0/0:00:01.1 (1.0), totSession cpu/real = 0:00:31.5/0:00:45.1 (0.7), mem = 3236.1M
[04/14 14:50:48     31s] 
[04/14 14:50:48     31s] =============================================================================================
[04/14 14:50:48     31s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              23.32-s091_1
[04/14 14:50:48     31s] =============================================================================================
[04/14 14:50:48     31s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:48     31s] ---------------------------------------------------------------------------------------------
[04/14 14:50:48     31s] [ ViewPruning            ]      6   0:00:00.5  (  51.0 % )     0:00:00.6 /  0:00:00.5    1.0
[04/14 14:50:48     31s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[04/14 14:50:48     31s] [ DrvReport              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:48     31s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:48     31s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:48     31s] [ UpdateTimingGraph      ]      3   0:00:00.4  (  34.0 % )     0:00:01.0 /  0:00:01.0    1.0
[04/14 14:50:48     31s] [ FullDelayCalc          ]      3   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.1    1.2
[04/14 14:50:48     31s] [ TimingUpdate           ]      5   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:48     31s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:48     31s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:48     31s] [ MISC                   ]          0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.1
[04/14 14:50:48     31s] ---------------------------------------------------------------------------------------------
[04/14 14:50:48     31s]  BuildHoldData #1 TOTAL             0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.0    1.0
[04/14 14:50:48     31s] ---------------------------------------------------------------------------------------------
[04/14 14:50:48     31s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2620.5M, totSessionCpu=0:00:31 **
[04/14 14:50:48     31s] Begin: Collecting metrics
[04/14 14:50:48     31s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.035 |   0 |       69.96 | 0:00:01  |        3168 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[04/14 14:50:48     31s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2620.5M, current mem=2620.5M)

[04/14 14:50:48     31s] End: Collecting metrics
[04/14 14:50:48     31s] OPTC: m4 20.0 50.0 [ 461168601842738790400.0 20.0 50.0 ]
[04/14 14:50:48     31s] OPTC: view 50.0:461168601842738790400.0 [ 0.0500 ]
[04/14 14:50:48     31s] Setting latch borrow mode to budget during optimization.
[04/14 14:50:48     31s] **INFO: flowCheckPoint #18 OptimizationPass1
[04/14 14:50:48     31s] *** Timing Is met
[04/14 14:50:48     31s] *** Check timing (0:00:00.0)
[04/14 14:50:48     31s] *** Setup timing is met (target slack 0ns)
[04/14 14:50:48     31s] ** INFO: Initializing Glitch Interface
[04/14 14:50:48     31s]   Timing/DRV Snapshot: (REF)
[04/14 14:50:48     31s]      Weighted WNS: 0.000
[04/14 14:50:48     31s]       All  PG WNS: 0.000
[04/14 14:50:48     31s]       High PG WNS: 0.000
[04/14 14:50:48     31s]       All  PG TNS: 0.000
[04/14 14:50:48     31s]       High PG TNS: 0.000
[04/14 14:50:48     31s]       Low  PG TNS: 0.000
[04/14 14:50:48     31s]          Tran DRV: 0 (0)
[04/14 14:50:48     31s]           Cap DRV: 0 (0)
[04/14 14:50:48     31s]        Fanout DRV: 0 (0)
[04/14 14:50:48     31s]            Glitch: 0 (0)
[04/14 14:50:48     31s]    Category Slack: { [L, 0.036] }
[04/14 14:50:48     31s] 
[04/14 14:50:48     31s] Running refinePlace -preserveRouting true -hardFence false
[04/14 14:50:48     31s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3226.2M, EPOCH TIME: 1744653048.943394
[04/14 14:50:48     31s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3226.2M, EPOCH TIME: 1744653048.943422
[04/14 14:50:48     31s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3226.2M, EPOCH TIME: 1744653048.943444
[04/14 14:50:48     31s] Processing tracks to init pin-track alignment.
[04/14 14:50:48     31s] z: 1, totalTracks: 1
[04/14 14:50:48     31s] z: 3, totalTracks: 1
[04/14 14:50:48     31s] z: 5, totalTracks: 1
[04/14 14:50:48     31s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/14 14:50:48     31s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3226.2M, EPOCH TIME: 1744653048.944461
[04/14 14:50:48     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:48     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:48     31s] 
[04/14 14:50:48     31s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:48     31s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:48     31s] 
[04/14 14:50:48     31s]  Skipping Bad Lib Cell Checking (CMU) !
[04/14 14:50:48     31s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.003, REAL:0.003, MEM:3226.2M, EPOCH TIME: 1744653048.947406
[04/14 14:50:48     31s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3226.2M, EPOCH TIME: 1744653048.947436
[04/14 14:50:48     31s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3226.2M, EPOCH TIME: 1744653048.947467
[04/14 14:50:48     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3226.2MB).
[04/14 14:50:48     31s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.004, REAL:0.004, MEM:3226.2M, EPOCH TIME: 1744653048.947528
[04/14 14:50:48     31s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.004, REAL:0.004, MEM:3226.2M, EPOCH TIME: 1744653048.947540
[04/14 14:50:48     31s] TDRefine: refinePlace mode is spiral
[04/14 14:50:48     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2265249.4
[04/14 14:50:48     31s] OPERPROF:   Starting Refine-Place at level 2, MEM:3226.2M, EPOCH TIME: 1744653048.947568
[04/14 14:50:48     31s] *** Starting refinePlace (0:00:31.6 mem=3226.2M) ***
[04/14 14:50:48     31s] Total net bbox length = 3.032e+03 (1.561e+03 1.472e+03) (ext = 1.633e+03)
[04/14 14:50:48     31s] 
[04/14 14:50:48     31s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:48     31s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:48     31s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[04/14 14:50:48     31s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3226.2M, EPOCH TIME: 1744653048.947921
[04/14 14:50:48     31s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3226.2M, EPOCH TIME: 1744653048.947948
[04/14 14:50:48     31s] Set min layer with design mode ( 2 )
[04/14 14:50:48     31s] Set max layer with design mode ( 5 )
[04/14 14:50:48     31s] Set min layer with design mode ( 2 )
[04/14 14:50:48     31s] Set max layer with design mode ( 5 )
[04/14 14:50:48     31s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3226.2M, EPOCH TIME: 1744653048.950207
[04/14 14:50:48     31s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3226.2M, EPOCH TIME: 1744653048.950243
[04/14 14:50:48     31s] Total net bbox length = 3.032e+03 (1.561e+03 1.472e+03) (ext = 1.633e+03)
[04/14 14:50:48     31s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3226.2MB
[04/14 14:50:48     31s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3226.2MB) @(0:00:31.6 - 0:00:31.6).
[04/14 14:50:48     31s] *** Finished refinePlace (0:00:31.6 mem=3226.2M) ***
[04/14 14:50:48     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2265249.4
[04/14 14:50:48     31s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.003, REAL:0.003, MEM:3226.2M, EPOCH TIME: 1744653048.950439
[04/14 14:50:48     31s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3226.2M, EPOCH TIME: 1744653048.950453
[04/14 14:50:48     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:48     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:48     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:48     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:48     31s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3168.2M, EPOCH TIME: 1744653048.951257
[04/14 14:50:48     31s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.008, REAL:0.008, MEM:3168.2M, EPOCH TIME: 1744653048.951279
[04/14 14:50:48     31s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
[04/14 14:50:48     31s] {MMLU 0 0 276}
[04/14 14:50:48     31s] [oiLAM] Zs 5, 7
[04/14 14:50:48     31s] #optDebug: Start CG creation (mem=3168.2M)
[04/14 14:50:48     31s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[04/14 14:50:48     31s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[04/14 14:50:49     31s] ToF 1377.5490um
[04/14 14:50:49     31s] (cpu=0:00:00.1, mem=3251.0M)
[04/14 14:50:49     31s]  ...processing cgPrt (cpu=0:00:00.1, mem=3251.0M)
[04/14 14:50:49     31s]  ...processing cgEgp (cpu=0:00:00.1, mem=3251.0M)
[04/14 14:50:49     31s]  ...processing cgPbk (cpu=0:00:00.1, mem=3251.0M)
[04/14 14:50:49     31s]  ...processing cgNrb(cpu=0:00:00.1, mem=3251.0M)
[04/14 14:50:49     31s]  ...processing cgObs (cpu=0:00:00.1, mem=3251.0M)
[04/14 14:50:49     31s]  ...processing cgCon (cpu=0:00:00.1, mem=3251.0M)
[04/14 14:50:49     31s]  ...processing cgPdm (cpu=0:00:00.1, mem=3251.0M)
[04/14 14:50:49     31s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3251.0M)
[04/14 14:50:49     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.7 mem=3251.0M
[04/14 14:50:49     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.7 mem=3251.0M
[04/14 14:50:49     31s] {MMLU 0 0 276}
[04/14 14:50:49     31s] [oiLAM] Zs 5, 7
[04/14 14:50:49     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.7 mem=3251.0M
[04/14 14:50:49     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.7 mem=3251.0M
[04/14 14:50:49     31s] Default Rule : ""
[04/14 14:50:49     31s] Non Default Rules :
[04/14 14:50:49     31s] Worst Slack : 214748.365 ns
[04/14 14:50:49     31s] 
[04/14 14:50:49     31s] Start Layer Assignment ...
[04/14 14:50:49     31s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[04/14 14:50:49     31s] 
[04/14 14:50:49     31s] Select 0 cadidates out of 278.
[04/14 14:50:49     31s] No critical nets selected. Skipped !
[04/14 14:50:49     31s] GigaOpt: setting up router preferences
[04/14 14:50:49     31s] GigaOpt: 0 nets assigned router directives
[04/14 14:50:49     31s] 
[04/14 14:50:49     31s] Start Assign Priority Nets ...
[04/14 14:50:49     31s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/14 14:50:49     31s] Existing Priority Nets 0 (0.0%)
[04/14 14:50:49     31s] Assigned Priority Nets 0 (0.0%)
[04/14 14:50:49     31s] 
[04/14 14:50:49     31s] Set Prefer Layer Routing Effort ...
[04/14 14:50:49     31s] Total Net(276) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[04/14 14:50:49     31s] 
[04/14 14:50:49     31s] {MMLU 0 0 276}
[04/14 14:50:49     31s] [oiLAM] Zs 5, 7
[04/14 14:50:49     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.7 mem=3251.0M
[04/14 14:50:49     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.7 mem=3251.0M
[04/14 14:50:49     31s] Default Rule : ""
[04/14 14:50:49     31s] Non Default Rules :
[04/14 14:50:49     31s] Worst Slack : 0.035 ns
[04/14 14:50:49     31s] 
[04/14 14:50:49     31s] Start Layer Assignment ...
[04/14 14:50:49     31s] WNS(0.035ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[04/14 14:50:49     31s] 
[04/14 14:50:49     31s] Select 0 cadidates out of 278.
[04/14 14:50:49     31s] No critical nets selected. Skipped !
[04/14 14:50:49     31s] GigaOpt: setting up router preferences
[04/14 14:50:49     31s] GigaOpt: 0 nets assigned router directives
[04/14 14:50:49     31s] 
[04/14 14:50:49     31s] Start Assign Priority Nets ...
[04/14 14:50:49     31s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/14 14:50:49     31s] Existing Priority Nets 0 (0.0%)
[04/14 14:50:49     31s] Assigned Priority Nets 0 (0.0%)
[04/14 14:50:49     31s] Begin: Collecting metrics
[04/14 14:50:49     31s] 
 ------------------------------------------------------------------------------------- 
| Snapshot          | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                   | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary   | 0.035 |   0 |       69.96 | 0:00:01  |        3168 |    0 |   0 |
| route_type_fixing |       |     |             | 0:00:01  |        3204 |      |     |
 ------------------------------------------------------------------------------------- 
[04/14 14:50:49     31s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2667.4M, current mem=2667.4M)

[04/14 14:50:49     31s] End: Collecting metrics
[04/14 14:50:49     31s] {MMLU 0 0 276}
[04/14 14:50:49     31s] [oiLAM] Zs 5, 7
[04/14 14:50:49     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.8 mem=3204.0M
[04/14 14:50:49     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.8 mem=3204.0M
[04/14 14:50:49     31s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3206.0M, EPOCH TIME: 1744653049.144509
[04/14 14:50:49     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:49     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:49     31s] 
[04/14 14:50:49     31s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:49     31s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:49     31s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3206.0M, EPOCH TIME: 1744653049.147361
[04/14 14:50:49     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:49     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:49     31s] ** INFO: Initializing Glitch Interface
[04/14 14:50:49     31s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.035  |   N/A   |   N/A   |   N/A   |  0.035  |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   33    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.963%
       (100.000% with Fillers)
------------------------------------------------------------------

[04/14 14:50:49     31s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 2667.4M, totSessionCpu=0:00:32 **
[04/14 14:50:49     31s] Begin: Collecting metrics
[04/14 14:50:49     31s] 
 ------------------------------------------------------------------------------------- 
| Snapshot          | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                   | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary   | 0.035 |   0 |       69.96 | 0:00:01  |        3168 |    0 |   0 |
| route_type_fixing |       |     |             | 0:00:01  |        3204 |      |     |
| pre_route_summary | 0.035 |   0 |       69.96 | 0:00:00  |        3204 |    0 |   0 |
 ------------------------------------------------------------------------------------- 
[04/14 14:50:49     31s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2667.4M, current mem=2667.4M)

[04/14 14:50:49     31s] End: Collecting metrics
[04/14 14:50:49     31s] **INFO: flowCheckPoint #19 GlobalDetailRoute
[04/14 14:50:49     31s] ** INFO Cleaning up Glitch Interface
[04/14 14:50:49     31s] -route_with_eco false                     # bool, default=false
[04/14 14:50:49     31s] -route_selected_net_only false            # bool, default=false
[04/14 14:50:49     31s] -route_with_timing_driven false           # bool, default=false
[04/14 14:50:49     31s] -route_with_si_driven false               # bool, default=false
[04/14 14:50:49     31s] Existing Dirty Nets : 0
[04/14 14:50:49     31s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[04/14 14:50:49     31s] Reset Dirty Nets : 0
[04/14 14:50:49     31s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:31.8/0:00:45.4 (0.7), mem = 3204.2M
[04/14 14:50:49     31s] 
[04/14 14:50:49     31s] globalDetailRoute
[04/14 14:50:49     31s] 
[04/14 14:50:49     31s] #Start globalDetailRoute on Mon Apr 14 14:50:49 2025
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] ### Time Record (globalDetailRoute) is installed.
[04/14 14:50:49     31s] ### Time Record (Pre Callback) is installed.
[04/14 14:50:49     31s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 274 access done (mem: 3191.188M)
[04/14 14:50:49     31s] eee: RC Grid memory freed = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:49     31s] ### Time Record (Pre Callback) is uninstalled.
[04/14 14:50:49     31s] ### Time Record (DB Import) is installed.
[04/14 14:50:49     31s] ### Time Record (Timing Data Generation) is installed.
[04/14 14:50:49     31s] ### Time Record (Timing Data Generation) is uninstalled.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1159__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1159__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1160__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1160__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1162__6260 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1162__6260 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1164__4319 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1164__4319 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1165__8428 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1165__8428 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1166__5526 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1166__5526 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1167__6783 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1167__6783 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1168__3680 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1168__3680 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1169__1617 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1169__1617 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VPB of instance addinc_add_7_30_g1170__2802 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (NRIG-34) Power/Ground pin VNB of instance addinc_add_7_30_g1170__2802 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/14 14:50:49     31s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/14 14:50:49     31s] #To increase the message display limit, refer to the product command reference manual.
[04/14 14:50:49     31s] ### Net info: total nets: 278
[04/14 14:50:49     31s] ### Net info: dirty nets: 0
[04/14 14:50:49     31s] ### Net info: marked as disconnected nets: 0
[04/14 14:50:49     31s] ### Net info: fully routed nets: 274
[04/14 14:50:49     31s] ### Net info: trivial (< 2 pins) nets: 4
[04/14 14:50:49     31s] ### Net info: unrouted nets: 0
[04/14 14:50:49     31s] ### Net info: re-extraction nets: 0
[04/14 14:50:49     31s] ### Net info: ignored nets: 0
[04/14 14:50:49     31s] ### Net info: skip routing nets: 0
[04/14 14:50:49     31s] ### import design signature (80): route=1649171642 fixed_route=91928357 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=948101117 dirty_area=0 del_dirty_area=0 cell=1347634492 placement=1594191585 pin_access=1899118230 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910 timing=91928357 sns=91928357 ppa_info=1683337704
[04/14 14:50:49     31s] ### Time Record (DB Import) is uninstalled.
[04/14 14:50:49     31s] #NanoRoute Version 23.32-s091_1 NR240717-0458/23_12-UB
[04/14 14:50:49     31s] #Skip comparing routing design signature in db-snapshot flow
[04/14 14:50:49     31s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:49     31s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:49     31s] ### Time Record (Global Routing) is installed.
[04/14 14:50:49     31s] ### Time Record (Global Routing) is uninstalled.
[04/14 14:50:49     31s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[04/14 14:50:49     31s] #Total number of routable nets = 274.
[04/14 14:50:49     31s] #Total number of nets in the design = 278.
[04/14 14:50:49     31s] #274 routable nets have routed wires.
[04/14 14:50:49     31s] #No nets have been global routed.
[04/14 14:50:49     31s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:49     31s] #Start routing data preparation on Mon Apr 14 14:50:49 2025
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] ### Time Record (Cell Pin Access) is installed.
[04/14 14:50:49     31s] #Initial pin access analysis.
[04/14 14:50:49     31s] #Detail pin access analysis.
[04/14 14:50:49     31s] ### Time Record (Cell Pin Access) is uninstalled.
[04/14 14:50:49     31s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[04/14 14:50:49     31s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[04/14 14:50:49     31s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[04/14 14:50:49     31s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[04/14 14:50:49     31s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[04/14 14:50:49     31s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[04/14 14:50:49     31s] #Bottom routing layer index=2(met1), bottom routing layer for shielding=2(met1), bottom shield layer=2(met1)
[04/14 14:50:49     31s] #shield_bottom_stripe_layer=1(li1), shield_top_stripe_layer=5(met4)
[04/14 14:50:49     31s] #pin_access_rlayer=2(met1)
[04/14 14:50:49     31s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[04/14 14:50:49     31s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/14 14:50:49     31s] #enable_dpt_layer_shield=F
[04/14 14:50:49     31s] #has_line_end_grid=F
[04/14 14:50:49     31s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[04/14 14:50:49     31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2671.88 (MB), peak = 2733.30 (MB)
[04/14 14:50:49     31s] #Regenerating Ggrids automatically.
[04/14 14:50:49     31s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[04/14 14:50:49     31s] #Using automatically generated G-grids.
[04/14 14:50:49     31s] #Done routing data preparation.
[04/14 14:50:49     31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2681.54 (MB), peak = 2733.30 (MB)
[04/14 14:50:49     31s] #Found 0 nets for post-route si or timing fixing.
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #Finished routing data preparation on Mon Apr 14 14:50:49 2025
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #Cpu time = 00:00:00
[04/14 14:50:49     31s] #Elapsed time = 00:00:00
[04/14 14:50:49     31s] #Increased memory = 13.47 (MB)
[04/14 14:50:49     31s] #Total memory = 2681.54 (MB)
[04/14 14:50:49     31s] #Peak memory = 2733.30 (MB)
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:49     31s] ### Time Record (Global Routing) is installed.
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #Start global routing on Mon Apr 14 14:50:49 2025
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #Start global routing initialization on Mon Apr 14 14:50:49 2025
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #WARNING (NRGR-22) Design is already detail routed.
[04/14 14:50:49     31s] ### Time Record (Global Routing) is uninstalled.
[04/14 14:50:49     31s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:49     31s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:49     31s] ### track-assign external-init starts on Mon Apr 14 14:50:49 2025 with memory = 2681.54 (MB), peak = 2733.30 (MB)
[04/14 14:50:49     31s] ### Time Record (Track Assignment) is installed.
[04/14 14:50:49     31s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:49     31s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:49     31s] ### Time Record (Track Assignment) is uninstalled.
[04/14 14:50:49     31s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.7 GB
[04/14 14:50:49     31s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/14 14:50:49     31s] #Cpu time = 00:00:00
[04/14 14:50:49     31s] #Elapsed time = 00:00:00
[04/14 14:50:49     31s] #Increased memory = 13.47 (MB)
[04/14 14:50:49     31s] #Total memory = 2681.54 (MB)
[04/14 14:50:49     31s] #Peak memory = 2733.30 (MB)
[04/14 14:50:49     31s] ### Time Record (Detail Routing) is installed.
[04/14 14:50:49     31s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:49     31s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:49     31s] ### drc_pitch = 1600 (  1.6000 um) drc_range = 1050 (  1.0500 um) route_pitch = 1600 (  1.6000 um) patch_pitch = 5740 (  5.7400 um) top_route_layer = 5 top_pin_layer = 5
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #Start Detail Routing..
[04/14 14:50:49     31s] #start initial detail routing ...
[04/14 14:50:49     31s] ### Design has 0 dirty nets, has valid drcs
[04/14 14:50:49     31s] ### Gcell dirty-map stats: routing = 0.00%
[04/14 14:50:49     31s] ### Gcell ext dirty-map stats: fill = 73[90.12%] (li1 = 49[60.49%], met1 = 59[72.84%], met2 = 68[83.95%], met3 = 55[67.90%], met4 = 32[39.51%]), total gcell = 81
[04/14 14:50:49     31s] #   number of violations = 0
[04/14 14:50:49     31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2681.90 (MB), peak = 2733.30 (MB)
[04/14 14:50:49     31s] #Complete Detail Routing.
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #  Routing Statistics
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #--------------+-----------+-----+
[04/14 14:50:49     31s] #  Layer       | Length(um)| Vias|
[04/14 14:50:49     31s] #--------------+-----------+-----+
[04/14 14:50:49     31s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:49     31s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:49     31s] #  met1 ( 2H)  |       1374|  485|
[04/14 14:50:49     31s] #  met2 ( 3V)  |       1139|   56|
[04/14 14:50:49     31s] #  met3 ( 4H)  |        352|   16|
[04/14 14:50:49     31s] #  met4 ( 5V)  |        241|    0|
[04/14 14:50:49     31s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:49     31s] #--------------+-----------+-----+
[04/14 14:50:49     31s] #  Total       |       3106| 1226|
[04/14 14:50:49     31s] #--------------+-----------+-----+
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:49     31s] #Total number of DRC violations = 0
[04/14 14:50:49     31s] #Total number of process antenna violations = 0
[04/14 14:50:49     31s] #Total number of net violated process antenna rule = 0
[04/14 14:50:49     31s] ### Time Record (Detail Routing) is uninstalled.
[04/14 14:50:49     31s] #Cpu time = 00:00:00
[04/14 14:50:49     31s] #Elapsed time = 00:00:00
[04/14 14:50:49     31s] #Increased memory = 0.05 (MB)
[04/14 14:50:49     31s] #Total memory = 2681.59 (MB)
[04/14 14:50:49     31s] #Peak memory = 2733.30 (MB)
[04/14 14:50:49     31s] ### Time Record (Antenna Fixing) is installed.
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #start routing for process antenna violation fix ...
[04/14 14:50:49     31s] ### Time Record (Data Preparation) is installed.
[04/14 14:50:49     31s] ### Time Record (Data Preparation) is uninstalled.
[04/14 14:50:49     31s] ### drc_pitch = 1600 (  1.6000 um) drc_range = 1050 (  1.0500 um) route_pitch = 1600 (  1.6000 um) patch_pitch = 5740 (  5.7400 um) top_route_layer = 5 top_pin_layer = 5
[04/14 14:50:49     31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2681.59 (MB), peak = 2733.30 (MB)
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #  Routing Statistics
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #--------------+-----------+-----+
[04/14 14:50:49     31s] #  Layer       | Length(um)| Vias|
[04/14 14:50:49     31s] #--------------+-----------+-----+
[04/14 14:50:49     31s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:49     31s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:49     31s] #  met1 ( 2H)  |       1374|  485|
[04/14 14:50:49     31s] #  met2 ( 3V)  |       1139|   56|
[04/14 14:50:49     31s] #  met3 ( 4H)  |        352|   16|
[04/14 14:50:49     31s] #  met4 ( 5V)  |        241|    0|
[04/14 14:50:49     31s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:49     31s] #--------------+-----------+-----+
[04/14 14:50:49     31s] #  Total       |       3106| 1226|
[04/14 14:50:49     31s] #--------------+-----------+-----+
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:49     31s] #Total number of DRC violations = 0
[04/14 14:50:49     31s] #Total number of process antenna violations = 0
[04/14 14:50:49     31s] #Total number of net violated process antenna rule = 0
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #  Routing Statistics
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #--------------+-----------+-----+
[04/14 14:50:49     31s] #  Layer       | Length(um)| Vias|
[04/14 14:50:49     31s] #--------------+-----------+-----+
[04/14 14:50:49     31s] #  pwell ( 0H) |          0|    0|
[04/14 14:50:49     31s] #  li1 ( 1V)   |          0|  669|
[04/14 14:50:49     31s] #  met1 ( 2H)  |       1374|  485|
[04/14 14:50:49     31s] #  met2 ( 3V)  |       1139|   56|
[04/14 14:50:49     31s] #  met3 ( 4H)  |        352|   16|
[04/14 14:50:49     31s] #  met4 ( 5V)  |        241|    0|
[04/14 14:50:49     31s] #  met5 ( 6H)  |          0|    0|
[04/14 14:50:49     31s] #--------------+-----------+-----+
[04/14 14:50:49     31s] #  Total       |       3106| 1226|
[04/14 14:50:49     31s] #--------------+-----------+-----+
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] # Total half perimeter of net bounding box: 3477 um.
[04/14 14:50:49     31s] #Total number of DRC violations = 0
[04/14 14:50:49     31s] #Total number of process antenna violations = 0
[04/14 14:50:49     31s] #Total number of net violated process antenna rule = 0
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] ### Gcell dirty-map stats: routing = 0.00%
[04/14 14:50:49     31s] ### Gcell ext dirty-map stats: fill = 73[90.12%] (li1 = 49[60.49%], met1 = 59[72.84%], met2 = 68[83.95%], met3 = 55[67.90%], met4 = 32[39.51%]), total gcell = 81
[04/14 14:50:49     31s] ### Time Record (Antenna Fixing) is uninstalled.
[04/14 14:50:49     31s] #detailRoute Statistics:
[04/14 14:50:49     31s] #Cpu time = 00:00:00
[04/14 14:50:49     31s] #Elapsed time = 00:00:00
[04/14 14:50:49     31s] #Increased memory = 0.05 (MB)
[04/14 14:50:49     31s] #Total memory = 2681.59 (MB)
[04/14 14:50:49     31s] #Peak memory = 2733.30 (MB)
[04/14 14:50:49     31s] ### global_detail_route design signature (92): route=1399784193 flt_obj=0 vio=1905142130 shield_wire=1
[04/14 14:50:49     31s] ### Time Record (DB Export) is installed.
[04/14 14:50:49     31s] ### export design design signature (93): route=1399784193 fixed_route=91928357 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1493628643 dirty_area=0 del_dirty_area=0 cell=1347634492 placement=1594191585 pin_access=1899118230 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910 timing=91928357 sns=91928357 ppa_info=1683337704
[04/14 14:50:49     31s] ### Time Record (DB Export) is uninstalled.
[04/14 14:50:49     31s] ### Time Record (Post Callback) is installed.
[04/14 14:50:49     31s] ### Time Record (Post Callback) is uninstalled.
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #globalDetailRoute statistics:
[04/14 14:50:49     31s] #Cpu time = 00:00:00
[04/14 14:50:49     31s] #Elapsed time = 00:00:00
[04/14 14:50:49     31s] #Increased memory = 3.87 (MB)
[04/14 14:50:49     31s] #Total memory = 2671.29 (MB)
[04/14 14:50:49     31s] #Peak memory = 2733.30 (MB)
[04/14 14:50:49     31s] #Number of warnings = 22
[04/14 14:50:49     31s] #Total number of warnings = 115
[04/14 14:50:49     31s] #Number of fails = 0
[04/14 14:50:49     31s] #Total number of fails = 0
[04/14 14:50:49     31s] #Complete globalDetailRoute on Mon Apr 14 14:50:49 2025
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] ### import design signature (94): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1899118230 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910 timing=1 sns=1 ppa_info=1
[04/14 14:50:49     31s] ### Time Record (globalDetailRoute) is uninstalled.
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #  Scalability Statistics
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] #-------------------------+---------+-------------+------------+
[04/14 14:50:49     31s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[04/14 14:50:49     31s] #-------------------------+---------+-------------+------------+
[04/14 14:50:49     31s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:49     31s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:49     31s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:49     31s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:49     31s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:49     31s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:49     31s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:49     31s] #  Global Routing         | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:49     31s] #  Track Assignment       | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:49     31s] #  Detail Routing         | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:49     31s] #  Antenna Fixing         | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:49     31s] #  Entire Command         | 00:00:00|     00:00:00|         1.0|
[04/14 14:50:49     31s] #-------------------------+---------+-------------+------------+
[04/14 14:50:49     31s] #
[04/14 14:50:49     31s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:00:31.9/0:00:45.5 (0.7), mem = 3194.8M
[04/14 14:50:49     31s] 
[04/14 14:50:49     31s] =============================================================================================
[04/14 14:50:49     31s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   23.32-s091_1
[04/14 14:50:49     31s] =============================================================================================
[04/14 14:50:49     31s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:49     31s] ---------------------------------------------------------------------------------------------
[04/14 14:50:49     31s] [ GlobalRoute            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:49     31s] [ DetailRoute            ]      1   0:00:00.0  (  13.4 % )     0:00:00.0 /  0:00:00.0    0.7
[04/14 14:50:49     31s] [ MISC                   ]          0:00:00.1  (  86.5 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:49     31s] ---------------------------------------------------------------------------------------------
[04/14 14:50:49     31s]  EcoRoute #1 TOTAL                  0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/14 14:50:49     31s] ---------------------------------------------------------------------------------------------
[04/14 14:50:49     31s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 2670.7M, totSessionCpu=0:00:32 **
[04/14 14:50:49     31s] New Signature Flow (restoreNanoRouteOptions) ....
[04/14 14:50:49     31s] Begin: Collecting metrics
[04/14 14:50:49     31s] 
 ------------------------------------------------------------------------------------- 
| Snapshot          | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                   | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary   | 0.035 |   0 |       69.96 | 0:00:01  |        3168 |    0 |   0 |
| route_type_fixing |       |     |             | 0:00:01  |        3204 |      |     |
| pre_route_summary | 0.035 |   0 |       69.96 | 0:00:00  |        3204 |    0 |   0 |
| eco_route         |       |     |             | 0:00:00  |        3179 |      |     |
 ------------------------------------------------------------------------------------- 
[04/14 14:50:49     32s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2670.7M, current mem=2670.7M)

[04/14 14:50:49     32s] End: Collecting metrics
[04/14 14:50:49     32s] **INFO: flowCheckPoint #20 PostEcoSummary
[04/14 14:50:49     32s] Extraction called for design 'signal_32bits' of instances=324 and nets=278 using extraction engine 'postRoute' at effort level 'low' .
[04/14 14:50:49     32s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/14 14:50:49     32s] Type 'man IMPEXT-3530' for more detail.
[04/14 14:50:49     32s] PostRoute (effortLevel low) RC Extraction called for design signal_32bits.
[04/14 14:50:49     32s] RC Extraction called in multi-corner(1) mode.
[04/14 14:50:49     32s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/14 14:50:49     32s] Type 'man IMPEXT-6197' for more detail.
[04/14 14:50:49     32s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/14 14:50:49     32s] * Layer Id             : 1 - M1
[04/14 14:50:49     32s]       Thickness        : 0.1
[04/14 14:50:49     32s]       Min Width        : 0.17
[04/14 14:50:49     32s]       Layer Dielectric : 4.1
[04/14 14:50:49     32s] * Layer Id             : 2 - M2
[04/14 14:50:49     32s]       Thickness        : 0.35
[04/14 14:50:49     32s]       Min Width        : 0.14
[04/14 14:50:49     32s]       Layer Dielectric : 4.1
[04/14 14:50:49     32s] * Layer Id             : 3 - M3
[04/14 14:50:49     32s]       Thickness        : 0.35
[04/14 14:50:49     32s]       Min Width        : 0.14
[04/14 14:50:49     32s]       Layer Dielectric : 4.1
[04/14 14:50:49     32s] * Layer Id             : 4 - M4
[04/14 14:50:49     32s]       Thickness        : 0.8
[04/14 14:50:49     32s]       Min Width        : 0.3
[04/14 14:50:49     32s]       Layer Dielectric : 4.1
[04/14 14:50:49     32s] * Layer Id             : 5 - M5
[04/14 14:50:49     32s]       Thickness        : 0.8
[04/14 14:50:49     32s]       Min Width        : 0.3
[04/14 14:50:49     32s]       Layer Dielectric : 4.1
[04/14 14:50:49     32s] * Layer Id             : 6 - M6
[04/14 14:50:49     32s]       Thickness        : 1.2
[04/14 14:50:49     32s]       Min Width        : 1.6
[04/14 14:50:49     32s]       Layer Dielectric : 4.1
[04/14 14:50:49     32s] extractDetailRC Option : -outfile /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d -maxResLength 200  -basic
[04/14 14:50:49     32s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/14 14:50:49     32s]       RC Corner Indexes            0   
[04/14 14:50:49     32s] Capacitance Scaling Factor   : 1.00000 
[04/14 14:50:49     32s] Coupling Cap. Scaling Factor : 1.00000 
[04/14 14:50:49     32s] Resistance Scaling Factor    : 1.00000 
[04/14 14:50:49     32s] Clock Cap. Scaling Factor    : 1.00000 
[04/14 14:50:49     32s] Clock Res. Scaling Factor    : 1.00000 
[04/14 14:50:49     32s] Shrink Factor                : 1.00000
[04/14 14:50:49     32s] eee: RC Grid memory allocated = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:49     32s] eee: pegSigSF=1.070000
[04/14 14:50:49     32s] Initializing multi-corner resistance tables ...
[04/14 14:50:49     32s] eee: Grid unit RC data computation started
[04/14 14:50:49     32s] eee: Grid unit RC data computation completed
[04/14 14:50:49     32s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:49     32s] eee: l=2 avDens=0.185345 usedTrk=88.965443 availTrk=480.000000 sigTrk=88.965443
[04/14 14:50:49     32s] eee: l=3 avDens=0.118393 usedTrk=49.004228 availTrk=413.913043 sigTrk=49.004228
[04/14 14:50:49     32s] eee: l=4 avDens=0.061714 usedTrk=16.510993 availTrk=267.540984 sigTrk=16.510993
[04/14 14:50:49     32s] eee: l=5 avDens=0.078170 usedTrk=27.733493 availTrk=354.782609 sigTrk=27.733493
[04/14 14:50:49     32s] eee: l=6 avDens=0.154004 usedTrk=10.300625 availTrk=66.885246 sigTrk=10.300625
[04/14 14:50:49     32s] eee: LAM-FP: thresh=1 ; dimX=182.647059 ; dimY=181.294118 ; multX=1.000000 ; multY=1.000000 ; minP=340 ; fpMult=1.000000 ;
[04/14 14:50:49     32s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.191300 aWlH=0.000000 lMod=0 pMax=0.847600 pMod=81 pModAss=50 wcR=0.376500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/14 14:50:49     32s] eee: NetCapCache creation started. (Current Mem: 3178.773M) 
[04/14 14:50:49     32s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3178.773M) 
[04/14 14:50:49     32s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(62.100000, 61.640000)], Layers = [f(6) b(0)], Grid size = 27.200000 um, Grid Dim = (3 X 3)
[04/14 14:50:49     32s] eee: Metal Layers Info:
[04/14 14:50:49     32s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:49     32s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/14 14:50:49     32s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:49     32s] eee: |      li1 |   1 |   0.170 |   0.170 |   0.460 |  0.000 |  75.29 | V | 0 |  1 |
[04/14 14:50:49     32s] eee: |     met1 |   2 |   0.140 |   0.140 |   0.340 |  0.000 |   0.89 | H | 0 |  1 |
[04/14 14:50:49     32s] eee: |     met2 |   3 |   0.140 |   0.140 |   0.460 |  0.000 |   0.89 | V | 0 |  1 |
[04/14 14:50:49     32s] eee: |     met3 |   4 |   0.300 |   0.300 |   0.610 |  0.000 |   0.16 | H | 0 |  1 |
[04/14 14:50:49     32s] eee: |     met4 |   5 |   0.300 |   0.300 |   0.690 |  0.000 |   0.16 | V | 0 |  1 |
[04/14 14:50:49     32s] eee: |     met5 |   6 |   1.600 |   1.600 |   3.660 |  0.000 |   0.02 | H | 0 |  1 |
[04/14 14:50:49     32s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:49     32s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[04/14 14:50:49     32s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3178.8M)
[04/14 14:50:49     32s] Creating parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for storing RC.
[04/14 14:50:49     32s] Extracted 10.1116% (CPU Time= 0:00:00.0  MEM= 3214.8M)
[04/14 14:50:49     32s] Extracted 20.0837% (CPU Time= 0:00:00.0  MEM= 3238.8M)
[04/14 14:50:49     32s] Extracted 30.1255% (CPU Time= 0:00:00.0  MEM= 3238.8M)
[04/14 14:50:49     32s] Extracted 40.0976% (CPU Time= 0:00:00.0  MEM= 3238.8M)
[04/14 14:50:49     32s] Extracted 50.1395% (CPU Time= 0:00:00.0  MEM= 3238.8M)
[04/14 14:50:49     32s] Extracted 60.1116% (CPU Time= 0:00:00.0  MEM= 3238.8M)
[04/14 14:50:49     32s] Extracted 70.0837% (CPU Time= 0:00:00.0  MEM= 3238.8M)
[04/14 14:50:49     32s] Extracted 80.1255% (CPU Time= 0:00:00.0  MEM= 3238.8M)
[04/14 14:50:49     32s] Extracted 90.0976% (CPU Time= 0:00:00.0  MEM= 3238.8M)
[04/14 14:50:49     32s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 3238.8M)
[04/14 14:50:49     32s] eee: RC Grid memory freed = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:49     32s] Number of Extracted Resistors     : 2668
[04/14 14:50:49     32s] Number of Extracted Ground Cap.   : 2932
[04/14 14:50:49     32s] Number of Extracted Coupling Cap. : 3720
[04/14 14:50:49     32s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 3214.773M)
[04/14 14:50:49     32s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/14 14:50:49     32s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3214.8M)
[04/14 14:50:49     32s] Creating parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb_Filter.rcdb.d' for storing RC.
[04/14 14:50:49     32s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 274 access done (mem: 3222.773M)
[04/14 14:50:49     32s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3222.773M)
[04/14 14:50:49     32s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 3222.773M)
[04/14 14:50:49     32s] processing rcdb (/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d) for hinst (top) of cell (signal_32bits);
[04/14 14:50:49     32s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3222.773M)
[04/14 14:50:49     32s] Closing parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d': 0 access done (mem: 3222.773M)
[04/14 14:50:49     32s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3222.773M)
[04/14 14:50:49     32s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 2658.5M, totSessionCpu=0:00:32 **
[04/14 14:50:49     32s] Starting delay calculation for Setup views
[04/14 14:50:49     32s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/14 14:50:49     32s] AAE_INFO: resetNetProps viewIdx 0 
[04/14 14:50:49     32s] Starting SI iteration 1 using Infinite Timing Windows
[04/14 14:50:49     32s] #################################################################################
[04/14 14:50:49     32s] # Design Stage: PostRoute
[04/14 14:50:49     32s] # Design Name: signal_32bits
[04/14 14:50:49     32s] # Design Mode: 90nm
[04/14 14:50:49     32s] # Analysis Mode: MMMC OCV 
[04/14 14:50:49     32s] # Parasitics Mode: SPEF/RCDB 
[04/14 14:50:49     32s] # Signoff Settings: SI On 
[04/14 14:50:49     32s] #################################################################################
[04/14 14:50:49     32s] AAE_INFO: 1 threads acquired from CTE.
[04/14 14:50:49     32s] Setting infinite Tws ...
[04/14 14:50:49     32s] First Iteration Infinite Tw... 
[04/14 14:50:49     32s] Calculate early delays in OCV mode...
[04/14 14:50:49     32s] Calculate late delays in OCV mode...
[04/14 14:50:49     32s] Topological Sorting (REAL = 0:00:00.0, MEM = 3199.9M, InitMEM = 3199.9M)
[04/14 14:50:49     32s] Start delay calculation (fullDC) (1 T). (MEM=2679.43)
[04/14 14:50:49     32s] eee: RC Grid memory allocated = 1152 (4 X 4 X 6 X 12b)
[04/14 14:50:49     32s] eee: pegSigSF=1.070000
[04/14 14:50:49     32s] Initializing multi-corner resistance tables ...
[04/14 14:50:49     32s] eee: Grid unit RC data computation started
[04/14 14:50:49     32s] eee: Grid unit RC data computation completed
[04/14 14:50:49     32s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/14 14:50:49     32s] eee: l=2 avDens=0.185345 usedTrk=88.965443 availTrk=480.000000 sigTrk=88.965443
[04/14 14:50:49     32s] eee: l=3 avDens=0.118393 usedTrk=49.004228 availTrk=413.913043 sigTrk=49.004228
[04/14 14:50:49     32s] eee: l=4 avDens=0.061714 usedTrk=16.510993 availTrk=267.540984 sigTrk=16.510993
[04/14 14:50:49     32s] eee: l=5 avDens=0.078170 usedTrk=27.733493 availTrk=354.782609 sigTrk=27.733493
[04/14 14:50:49     32s] eee: l=6 avDens=0.154004 usedTrk=10.300625 availTrk=66.885246 sigTrk=10.300625
[04/14 14:50:49     32s] eee: LAM-FP: thresh=1 ; dimX=182.647059 ; dimY=181.294118 ; multX=1.000000 ; multY=1.000000 ; minP=340 ; fpMult=1.000000 ;
[04/14 14:50:49     32s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.191300 aWlH=0.000000 lMod=0 pMax=0.847600 pMod=81 pModAss=50 wcR=0.376500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/14 14:50:49     32s] eee: NetCapCache creation started. (Current Mem: 3199.883M) 
[04/14 14:50:49     32s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3199.883M) 
[04/14 14:50:49     32s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(62.100000, 61.640000)], Layers = [f(6) b(0)], Grid size = 27.200000 um, Grid Dim = (3 X 3)
[04/14 14:50:49     32s] eee: Metal Layers Info:
[04/14 14:50:49     32s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:49     32s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/14 14:50:49     32s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:49     32s] eee: |      li1 |   1 |   0.170 |   0.170 |   0.460 |  0.000 |  75.29 | V | 0 |  1 |
[04/14 14:50:49     32s] eee: |     met1 |   2 |   0.140 |   0.140 |   0.340 |  0.000 |   0.89 | H | 0 |  1 |
[04/14 14:50:49     32s] eee: |     met2 |   3 |   0.140 |   0.140 |   0.460 |  0.000 |   0.89 | V | 0 |  1 |
[04/14 14:50:49     32s] eee: |     met3 |   4 |   0.300 |   0.300 |   0.610 |  0.000 |   0.16 | H | 0 |  1 |
[04/14 14:50:49     32s] eee: |     met4 |   5 |   0.300 |   0.300 |   0.690 |  0.000 |   0.16 | V | 0 |  1 |
[04/14 14:50:49     32s] eee: |     met5 |   6 |   1.600 |   1.600 |   3.660 |  0.000 |   0.02 | H | 0 |  1 |
[04/14 14:50:49     32s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/14 14:50:49     32s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[04/14 14:50:49     32s] End AAE Lib Interpolated Model. (MEM=3199.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:49     32s] Opening parasitic data file '/home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/signal_32bits_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_S0Xqpx.rcdb.d' for reading (mem: 3199.883M)
[04/14 14:50:49     32s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3199.9M)
[04/14 14:50:49     32s] Total number of fetched objects 276
[04/14 14:50:49     32s] AAE_INFO-618: Total number of nets in the design is 278,  100.0 percent of the nets selected for SI analysis
[04/14 14:50:49     32s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:49     32s] End delay calculation. (MEM=2679.73 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:49     32s] End delay calculation (fullDC). (MEM=2679.73 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:49     32s] Save waveform /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus/innovus_temp_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1_cadmicro-inf-el8-623207_guilherme.manske_UTUc4Y/.AAE_Jb8q9O/.AAE_2265249_f2200a66-9c7b-4ce4-af2b-0a09014ee1c1/waveform.data...
[04/14 14:50:49     32s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3225.6M) ***
[04/14 14:50:49     32s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3225.6M)
[04/14 14:50:49     32s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/14 14:50:49     32s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3225.6M)
[04/14 14:50:49     32s] Starting SI iteration 2
[04/14 14:50:49     32s] Calculate early delays in OCV mode...
[04/14 14:50:49     32s] Calculate late delays in OCV mode...
[04/14 14:50:49     32s] Start delay calculation (fullDC) (1 T). (MEM=2671.9)
[04/14 14:50:49     32s] End AAE Lib Interpolated Model. (MEM=3165.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:49     32s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
[04/14 14:50:49     32s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 276. 
[04/14 14:50:49     32s] Total number of fetched objects 276
[04/14 14:50:49     32s] AAE_INFO-618: Total number of nets in the design is 278,  1.4 percent of the nets selected for SI analysis
[04/14 14:50:49     32s] End delay calculation. (MEM=2672.31 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:49     32s] End delay calculation (fullDC). (MEM=2672.31 CPU=0:00:00.0 REAL=0:00:00.0)
[04/14 14:50:49     32s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3101.6M) ***
[04/14 14:50:49     32s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:32.5 mem=3101.6M)
[04/14 14:50:49     32s] End AAE Lib Interpolated Model. (MEM=3165.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/14 14:50:49     32s] ** INFO: Initializing Glitch Interface
[04/14 14:50:49     32s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3194.7M, EPOCH TIME: 1744653049.973095
[04/14 14:50:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:49     32s] 
[04/14 14:50:49     32s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:49     32s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:49     32s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3194.7M, EPOCH TIME: 1744653049.975936
[04/14 14:50:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:49     32s] ** INFO: Initializing Glitch Interface
[04/14 14:50:49     32s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.035  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.963%
       (100.000% with Fillers)
------------------------------------------------------------------

[04/14 14:50:49     32s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2672.7M, totSessionCpu=0:00:32 **
[04/14 14:50:49     32s] Begin: Collecting metrics
[04/14 14:50:50     32s] 
 -------------------------------------------------------------------------------------- 
| Snapshot           | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                    | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary    | 0.035 |   0 |       69.96 | 0:00:01  |        3168 |    0 |   0 |
| route_type_fixing  |       |     |             | 0:00:01  |        3204 |      |     |
| pre_route_summary  | 0.035 |   0 |       69.96 | 0:00:00  |        3204 |    0 |   0 |
| eco_route          |       |     |             | 0:00:00  |        3179 |      |     |
| post_route_summary | 0.035 |   0 |       69.96 | 0:00:01  |        3182 |    0 |   0 |
 -------------------------------------------------------------------------------------- 
[04/14 14:50:50     32s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2672.7M, current mem=2672.7M)

[04/14 14:50:50     32s] End: Collecting metrics
[04/14 14:50:50     32s] Executing marking Critical Nets1
[04/14 14:50:50     32s] ** INFO: Initializing Glitch Interface
[04/14 14:50:50     32s] ** INFO: Initializing Glitch Cache
[04/14 14:50:50     32s] **INFO: flowCheckPoint #21 OptimizationRecovery
[04/14 14:50:50     32s] *** Timing Is met
[04/14 14:50:50     32s] *** Check timing (0:00:00.0)
[04/14 14:50:50     32s] Running postRoute recovery in postEcoRoute mode
[04/14 14:50:50     32s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2672.7M, totSessionCpu=0:00:33 **
[04/14 14:50:50     32s] ** INFO: Initializing Glitch Interface
[04/14 14:50:50     32s]   Timing/DRV Snapshot: (TGT)
[04/14 14:50:50     32s]      Weighted WNS: 0.000
[04/14 14:50:50     32s]       All  PG WNS: 0.000
[04/14 14:50:50     32s]       High PG WNS: 0.000
[04/14 14:50:50     32s]       All  PG TNS: 0.000
[04/14 14:50:50     32s]       High PG TNS: 0.000
[04/14 14:50:50     32s]       Low  PG TNS: 0.000
[04/14 14:50:50     32s]          Tran DRV: 0 (0)
[04/14 14:50:50     32s]           Cap DRV: 0 (0)
[04/14 14:50:50     32s]        Fanout DRV: 0 (0)
[04/14 14:50:50     32s]            Glitch: 0 (0)
[04/14 14:50:50     32s]    Category Slack: { [L, 0.036] }
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] Checking setup slack degradation ...
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] Recovery Manager:
[04/14 14:50:50     32s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[04/14 14:50:50     32s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.075) - Skip
[04/14 14:50:50     32s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[04/14 14:50:50     32s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] Checking DRV degradation...
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] Recovery Manager:
[04/14 14:50:50     32s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/14 14:50:50     32s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/14 14:50:50     32s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/14 14:50:50     32s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/14 14:50:50     32s] ** INFO Cleaning up Glitch Interface
[04/14 14:50:50     32s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3182.11M, totSessionCpu=0:00:33).
[04/14 14:50:50     32s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2672.7M, totSessionCpu=0:00:33 **
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] Latch borrow mode reset to max_borrow
[04/14 14:50:50     32s] **INFO: flowCheckPoint #22 FinalSummary
[04/14 14:50:50     32s] OPTC: user 20.0
[04/14 14:50:50     32s] Reported timing to dir ./timingReports
[04/14 14:50:50     32s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2672.3M, totSessionCpu=0:00:33 **
[04/14 14:50:50     32s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3182.1M, EPOCH TIME: 1744653050.068384
[04/14 14:50:50     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:50     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/14 14:50:50     32s]  Pre_CCE_Colorizing is not ON! (0:0:437:0)
[04/14 14:50:50     32s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:3182.1M, EPOCH TIME: 1744653050.071205
[04/14 14:50:50     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:50     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:50     32s] ** INFO: Initializing Glitch Interface
[04/14 14:50:50     32s] ** INFO: Initializing Glitch Interface
[04/14 14:50:50     32s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.035  |  0.035  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   33    |   33    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.963%
       (100.000% with Fillers)
------------------------------------------------------------------

[04/14 14:50:50     32s] Begin: Collecting metrics
[04/14 14:50:50     32s] **INFO: Starting Blocking QThread with 1 CPU
[04/14 14:50:50     32s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/14 14:50:50      0s] *** QThread MetricCollect [begin] (optDesign #2) : mem = 0.4M
[04/14 14:50:50      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2672.7M, current mem=2000.8M)
[04/14 14:50:50      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2013.8M, current mem=2007.1M)
[04/14 14:50:50      0s] *** QThread MetricCollect [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), mem = 0.4M
[04/14 14:50:50      0s] 
[04/14 14:50:50      0s] =============================================================================================
[04/14 14:50:50      0s]  Step TAT Report : QThreadWorker #1 / optDesign #2                              23.32-s091_1
[04/14 14:50:50      0s] =============================================================================================
[04/14 14:50:50      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:50      0s] ---------------------------------------------------------------------------------------------
[04/14 14:50:50      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/14 14:50:50      0s] ---------------------------------------------------------------------------------------------
[04/14 14:50:50      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/14 14:50:50      0s] ---------------------------------------------------------------------------------------------

[04/14 14:50:50     32s]  
_______________________________________________________________________
[04/14 14:50:50     32s]  -------------------------------------------------------------------------------------- 
[04/14 14:50:50     32s] | Snapshot           | WNS   | TNS | Density (%) | Resource               | DRVs       |
[04/14 14:50:50     32s] |                    | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
[04/14 14:50:50     32s] |--------------------+-------+-----+-------------+----------+-------------+------+-----|
[04/14 14:50:50     32s] | initial_summary    | 0.035 |   0 |       69.96 | 0:00:01  |        3168 |    0 |   0 |
[04/14 14:50:50     32s] | route_type_fixing  |       |     |             | 0:00:01  |        3204 |      |     |
[04/14 14:50:50     32s] | pre_route_summary  | 0.035 |   0 |       69.96 | 0:00:00  |        3204 |    0 |   0 |
[04/14 14:50:50     32s] | eco_route          |       |     |             | 0:00:00  |        3179 |      |     |
[04/14 14:50:50     32s] | post_route_summary | 0.035 |   0 |       69.96 | 0:00:01  |        3182 |    0 |   0 |
[04/14 14:50:50     32s] | final_summary      | 0.035 |   0 |       69.96 | 0:00:00  |        3181 |    0 |   0 |
[04/14 14:50:50     32s]  -------------------------------------------------------------------------------------- 
[04/14 14:50:50     32s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2672.7M, current mem=2672.3M)

[04/14 14:50:50     32s] End: Collecting metrics
[04/14 14:50:50     32s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2672.3M, totSessionCpu=0:00:33 **
[04/14 14:50:50     32s]  ReSet Options after AAE Based Opt flow 
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] TimeStamp Deleting Cell Server Begin ...
[04/14 14:50:50     32s] Deleting Lib Analyzer.
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] TimeStamp Deleting Cell Server End ...
[04/14 14:50:50     32s] Opt: RC extraction mode changed to 'detail'
[04/14 14:50:50     32s] *** Finished optDesign ***
[04/14 14:50:50     32s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/14 14:50:50     32s] UM:*                                                                   final
[04/14 14:50:50     32s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/14 14:50:50     32s] UM:*                                                                   opt_design_incr_postroute
[04/14 14:50:50     32s] Info: Summary of CRR changes:
[04/14 14:50:50     32s]       - Timing transform commits:       0
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:03.1 real=0:00:03.7)
[04/14 14:50:50     32s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/14 14:50:50     32s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.1 real=0:00:00.3)
[04/14 14:50:50     32s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.1 real=0:00:01.2)
[04/14 14:50:50     32s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[04/14 14:50:50     32s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[04/14 14:50:50     32s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[04/14 14:50:50     32s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/14 14:50:50     32s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[04/14 14:50:50     32s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[04/14 14:50:50     32s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/14 14:50:50     32s] Info: Destroy the CCOpt slew target map.
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] *** Summary of all messages that are not suppressed in this session:
[04/14 14:50:50     32s] Severity  ID               Count  Summary                                  
[04/14 14:50:50     32s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[04/14 14:50:50     32s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[04/14 14:50:50     32s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[04/14 14:50:50     32s] ERROR     IMPSP-9022           1  Command '%s' completed with some error(s...
[04/14 14:50:50     32s] ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
[04/14 14:50:50     32s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[04/14 14:50:50     32s] WARNING   NRGR-22              1  Design is already detail routed.         
[04/14 14:50:50     32s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[04/14 14:50:50     32s] *** Message Summary: 58 warning(s), 2 error(s)
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] clean pInstBBox. size 0
[04/14 14:50:50     32s] Cell signal_32bits LLGs are deleted
[04/14 14:50:50     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:50     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/14 14:50:50     32s] Info: pop threads available for lower-level modules during optimization.
[04/14 14:50:50     32s] *** optDesign #2 [finish] () : cpu/real = 0:00:03.1/0:00:03.6 (0.8), totSession cpu/real = 0:00:32.8/0:00:46.8 (0.7), mem = 3181.4M
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] =============================================================================================
[04/14 14:50:50     32s]  Final TAT Report : optDesign #2                                                23.32-s091_1
[04/14 14:50:50     32s] =============================================================================================
[04/14 14:50:50     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/14 14:50:50     32s] ---------------------------------------------------------------------------------------------
[04/14 14:50:50     32s] [ InitOpt                ]      1   0:00:00.7  (  18.3 % )     0:00:00.7 /  0:00:00.7    1.0
[04/14 14:50:50     32s] [ ViewPruning            ]     10   0:00:00.5  (  15.2 % )     0:00:00.6 /  0:00:00.5    1.0
[04/14 14:50:50     32s] [ LayerAssignment        ]      2   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:50     32s] [ BuildHoldData          ]      1   0:00:00.1  (   1.6 % )     0:00:01.1 /  0:00:01.0    1.0
[04/14 14:50:50     32s] [ OptSummaryReport       ]      4   0:00:00.0  (   0.6 % )     0:00:00.3 /  0:00:00.1    0.3
[04/14 14:50:50     32s] [ MetricReport           ]      6   0:00:00.5  (  13.0 % )     0:00:00.5 /  0:00:00.4    0.7
[04/14 14:50:50     32s] [ DrvReport              ]      6   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.0    0.0
[04/14 14:50:50     32s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:50     32s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:50     32s] [ RefinePlace            ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/14 14:50:50     32s] [ EcoRoute               ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/14 14:50:50     32s] [ ExtractRC              ]      2   0:00:00.3  (   8.3 % )     0:00:00.3 /  0:00:00.1    0.4
[04/14 14:50:50     32s] [ UpdateTimingGraph      ]     11   0:00:00.7  (  20.0 % )     0:00:01.4 /  0:00:01.4    0.9
[04/14 14:50:50     32s] [ FullDelayCalc          ]      5   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/14 14:50:50     32s] [ TimingUpdate           ]     18   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.2
[04/14 14:50:50     32s] [ TimingReport           ]      4   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[04/14 14:50:50     32s] [ GenerateReports        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[04/14 14:50:50     32s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/14 14:50:50     32s] [ MISC                   ]          0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.2    1.1
[04/14 14:50:50     32s] ---------------------------------------------------------------------------------------------
[04/14 14:50:50     32s]  optDesign #2 TOTAL                 0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.1    0.8
[04/14 14:50:50     32s] ---------------------------------------------------------------------------------------------
[04/14 14:50:50     32s] <CMD> setLayerPreference node_cell -isVisible 1
[04/14 14:50:50     32s] <CMD> fit
[04/14 14:50:50     32s] <CMD> dumpToGIF images/visible/6_filler_cells.gif
[04/14 14:50:50     32s] <CMD> setLayerPreference node_cell -isVisible 0
[04/14 14:50:50     32s] <CMD> dumpToGIF images/notvisible/6_filler_cells.gif
[04/14 14:50:50     32s] <CMD> verifyConnectivity -type regular -geomConnect -error 1000 -warning 50 >> check/geom1.txt
[04/14 14:50:50     32s] VERIFY_CONNECTIVITY use new engine.
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] ******** Start: VERIFY CONNECTIVITY ********
[04/14 14:50:50     32s] Start Time: Mon Apr 14 14:50:50 2025
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] Design Name: signal_32bits
[04/14 14:50:50     32s] Database Units: 1000
[04/14 14:50:50     32s] Design Boundary: (0.0000, 0.0000) (62.1000, 61.6400)
[04/14 14:50:50     32s] Error Limit = 1000; Warning Limit = 50
[04/14 14:50:50     32s] Check specified nets
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] Begin Summary 
[04/14 14:50:50     32s]   Found no problems or warnings.
[04/14 14:50:50     32s] End Summary
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] End Time: Mon Apr 14 14:50:50 2025
[04/14 14:50:50     32s] Time Elapsed: 0:00:00.0
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] ******** End: VERIFY CONNECTIVITY ********
[04/14 14:50:50     32s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/14 14:50:50     32s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] <CMD> verifyConnectivity -nets {VPWR VGND} -type all -error 1000 -warning 50 >> check/geom2.txt
[04/14 14:50:50     32s] VERIFY_CONNECTIVITY use new engine.
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] ******** Start: VERIFY CONNECTIVITY ********
[04/14 14:50:50     32s] Start Time: Mon Apr 14 14:50:50 2025
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] Design Name: signal_32bits
[04/14 14:50:50     32s] Database Units: 1000
[04/14 14:50:50     32s] Design Boundary: (0.0000, 0.0000) (62.1000, 61.6400)
[04/14 14:50:50     32s] Error Limit = 1000; Warning Limit = 50
[04/14 14:50:50     32s] Check specified nets
[04/14 14:50:50     32s] *** Checking Net VPWR
[04/14 14:50:50     32s] *** Checking Net VGND
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] Begin Summary 
[04/14 14:50:50     32s]   Found no problems or warnings.
[04/14 14:50:50     32s] End Summary
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] End Time: Mon Apr 14 14:50:50 2025
[04/14 14:50:50     32s] Time Elapsed: 0:00:00.0
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] ******** End: VERIFY CONNECTIVITY ********
[04/14 14:50:50     32s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/14 14:50:50     32s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s]  *** Starting Verify Geometry (MEM: 3181.4) ***
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[04/14 14:50:50     32s]   VERIFY GEOMETRY ...... Starting Verification
[04/14 14:50:50     32s]   VERIFY GEOMETRY ...... Initializing
[04/14 14:50:50     32s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[04/14 14:50:50     32s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[04/14 14:50:50     32s]                   ...... bin size: 2240
[04/14 14:50:50     32s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[04/14 14:50:50     32s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/14 14:50:50     32s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/14 14:50:50     32s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/14 14:50:50     32s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/14 14:50:50     32s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[04/14 14:50:50     32s] VG: elapsed time: 0.00
[04/14 14:50:50     32s] Begin Summary ...
[04/14 14:50:50     32s]   Cells       : 0
[04/14 14:50:50     32s]   SameNet     : 0
[04/14 14:50:50     32s]   Wiring      : 0
[04/14 14:50:50     32s]   Antenna     : 0
[04/14 14:50:50     32s]   Short       : 0
[04/14 14:50:50     32s]   Overlap     : 0
[04/14 14:50:50     32s] End Summary
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] **********End: VERIFY GEOMETRY**********
[04/14 14:50:50     32s]  *** verify geometry (CPU: 0:00:00.0  MEM: 279.5M)
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] <CMD> verify_drc >> check/drc.txt
[04/14 14:50:50     32s] #-check_same_via_cell true               # bool, default=false, user setting
[04/14 14:50:50     32s]  *** Starting Verify DRC (MEM: 3461.0) ***
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s]   VERIFY DRC ...... Starting Verification
[04/14 14:50:50     32s]   VERIFY DRC ...... Initializing
[04/14 14:50:50     32s]   VERIFY DRC ...... Deleting Existing Violations
[04/14 14:50:50     32s]   VERIFY DRC ...... Creating Sub-Areas
[04/14 14:50:50     32s]   VERIFY DRC ...... Using new threading
[04/14 14:50:50     32s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 62.100 61.640} 1 of 1
[04/14 14:50:50     32s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s]   Verification Complete : 0 Viols.
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[04/14 14:50:50     32s] 
[04/14 14:50:50     32s] <CMD> saveDesign -mmmc2 outputs/innovus_db/mac_mem_placed.tcl
[04/14 14:50:50     32s] The in-memory database contained RC information but was not saved. To save 
[04/14 14:50:50     32s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/14 14:50:50     32s] so it should only be saved when it is really desired.
[04/14 14:50:50     32s] #% Begin save design ... (date=04/14 14:50:50, mem=2630.8M)
[04/14 14:50:50     32s] % Begin Save ccopt configuration ... (date=04/14 14:50:50, mem=2630.8M)
[04/14 14:50:50     32s] % End Save ccopt configuration ... (date=04/14 14:50:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2632.4M, current mem=2632.4M)
[04/14 14:50:50     32s] % Begin Save netlist data ... (date=04/14 14:50:50, mem=2632.4M)
[04/14 14:50:50     32s] Writing Binary DB to outputs/innovus_db/mac_mem_placed.tcl.dat/signal_32bits.v.bin in single-threaded mode...
[04/14 14:50:50     32s] % End Save netlist data ... (date=04/14 14:50:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2632.6M, current mem=2632.6M)
[04/14 14:50:50     32s] Saving symbol-table file ...
[04/14 14:50:50     32s] Saving congestion map file outputs/innovus_db/mac_mem_placed.tcl.dat/signal_32bits.route.congmap.gz ...
[04/14 14:50:50     32s] % Begin Save AAE data ... (date=04/14 14:50:50, mem=2632.6M)
[04/14 14:50:50     32s] Saving AAE Data ...
[04/14 14:50:50     32s] % End Save AAE data ... (date=04/14 14:50:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2632.9M, current mem=2632.9M)
[04/14 14:50:50     32s] Saving preference file outputs/innovus_db/mac_mem_placed.tcl.dat/gui.pref.tcl ...
[04/14 14:50:50     33s] Saving mode setting ...
[04/14 14:50:50     33s] Saving root attributes to be loaded post write_db ...
[04/14 14:50:51     33s] Saving global file ...
[04/14 14:50:51     33s] Saving root attributes to be loaded previous write_db ...
[04/14 14:50:51     33s] % Begin Save floorplan data ... (date=04/14 14:50:51, mem=2636.9M)
[04/14 14:50:51     33s] Saving floorplan file ...
[04/14 14:50:51     33s] % End Save floorplan data ... (date=04/14 14:50:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2636.9M, current mem=2636.9M)
[04/14 14:50:51     33s] Saving PG file outputs/innovus_db/mac_mem_placed.tcl.dat/signal_32bits.pg.gz, version#2, (Created by Innovus v23.32-s091_1 on Mon Apr 14 14:50:51 2025)
[04/14 14:50:51     33s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3175.5M) ***
[04/14 14:50:51     33s] *info - save blackBox cells to lef file outputs/innovus_db/mac_mem_placed.tcl.dat/signal_32bits.bbox.lef
[04/14 14:50:51     33s] Saving Drc markers ...
[04/14 14:50:51     33s] ... No Drc file written since there is no markers found.
[04/14 14:50:51     33s] % Begin Save placement data ... (date=04/14 14:50:51, mem=2636.9M)
[04/14 14:50:51     33s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/14 14:50:51     33s] Save Adaptive View Pruning View Names to Binary file
[04/14 14:50:51     33s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3178.5M) ***
[04/14 14:50:51     33s] % End Save placement data ... (date=04/14 14:50:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2637.3M, current mem=2637.3M)
[04/14 14:50:51     33s] % Begin Save routing data ... (date=04/14 14:50:51, mem=2637.3M)
[04/14 14:50:51     33s] Saving route file ...
[04/14 14:50:51     33s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3175.5M) ***
[04/14 14:50:51     33s] % End Save routing data ... (date=04/14 14:50:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2637.6M, current mem=2637.6M)
[04/14 14:50:51     33s] Saving property file outputs/innovus_db/mac_mem_placed.tcl.dat/signal_32bits.prop
[04/14 14:50:51     33s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3178.5M) ***
[04/14 14:50:51     33s] #Saving pin access data to file outputs/innovus_db/mac_mem_placed.tcl.dat/signal_32bits.apa ...
[04/14 14:50:51     33s] #
[04/14 14:50:51     33s] % Begin Save power constraints data ... (date=04/14 14:50:51, mem=2639.0M)
[04/14 14:50:51     33s] % End Save power constraints data ... (date=04/14 14:50:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2639.0M, current mem=2639.0M)
[04/14 14:50:51     33s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[04/14 14:50:51     33s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[04/14 14:50:51     33s] Generated self-contained design mac_mem_placed.tcl.dat
[04/14 14:50:51     33s] #% End save design ... (date=04/14 14:50:51, total cpu=0:00:01.0, real=0:00:01.0, peak res=2642.4M, current mem=2642.4M)
[04/14 14:50:51     33s] *** Message Summary: 0 warning(s), 0 error(s)
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s] <CMD> defOut outputs/def/mac_mem.def
[04/14 14:50:51     33s] Writing DEF file 'outputs/def/mac_mem.def', current time is Mon Apr 14 14:50:51 2025 ...
[04/14 14:50:51     33s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[04/14 14:50:51     33s] ** NOTE: Created directory path 'outputs/def' for file 'outputs/def/mac_mem.def'.
[04/14 14:50:51     33s] DEF file 'outputs/def/mac_mem.def' is written, current time is Mon Apr 14 14:50:51 2025 ...
[04/14 14:50:51     33s] <CMD> setDrawView ameba
[04/14 14:50:51     33s] <CMD> fit
[04/14 14:50:51     33s] <CMD> dumpToGIF images/ameba/zoom0Test.gif
[04/14 14:50:51     33s] <CMD> zoomIn 1.1
[04/14 14:50:51     33s] <CMD> dumpToGIF images/ameba/zoom1Test.gif
[04/14 14:50:51     33s] <CMD> zoomIn 1.1
[04/14 14:50:51     33s] <CMD> dumpToGIF images/ameba/zoom2Test.gif
[04/14 14:50:51     33s] <CMD> zoomIn 1.1
[04/14 14:50:51     33s] <CMD> dumpToGIF images/ameba/zoom3Test.gif
[04/14 14:50:51     33s] <CMD> zoomIn 1.1
[04/14 14:50:51     33s] <CMD> dumpToGIF images/ameba/zoom4Test.gif
[04/14 14:50:51     33s] <CMD> zoomIn 1.1
[04/14 14:50:51     33s] <CMD> dumpToGIF images/ameba/zoom5Test.gif
[04/14 14:50:51     33s] <CMD> zoomIn 1.1
[04/14 14:50:51     33s] <CMD> dumpToGIF images/ameba/zoom6Test.gif
[04/14 14:50:51     33s] <CMD> zoomIn 1.1
[04/14 14:50:51     33s] <CMD> dumpToGIF images/ameba/zoom7Test.gif
[04/14 14:50:51     33s] <CMD> zoomIn 1.1
[04/14 14:50:51     33s] <CMD> dumpToGIF images/ameba/zoom8Test.gif
[04/14 14:50:51     33s] <CMD> zoomIn 1.1
[04/14 14:50:51     33s] <CMD> dumpToGIF images/ameba/zoom9Test.gif
[04/14 14:50:51     33s] <CMD> report_timing > reports/report_timing.rpt
[04/14 14:50:51     33s] <CMD> report_power > reports/report_power.rpt
[04/14 14:50:51     33s] env CDS_WORKAREA is set to /home/gme/guilherme.manske/INOVAME/TCC_inovame/innovus
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s] Power Net Detected:
[04/14 14:50:51     33s]         Voltage	    Name
[04/14 14:50:51     33s]              0V	    VGND
[04/14 14:50:51     33s]            1.8V	    VPWR
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s] Begin Power Analysis
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s]              0V	    VGND
[04/14 14:50:51     33s]            1.8V	    VPWR
[04/14 14:50:51     33s] Begin Processing Timing Library for Power Calculation
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2647.11MB/5055.70MB/2647.11MB)
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s] Begin Processing Power Net/Grid for Power Calculation
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2647.11MB/5055.70MB/2647.11MB)
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s] Begin Processing Timing Window Data for Power Calculation
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2647.11MB/5055.70MB/2647.24MB)
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s] Begin Processing User Attributes
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2647.24MB/5055.70MB/2647.24MB)
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s] Begin Processing Signal Activity
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2647.24MB/5055.70MB/2647.24MB)
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s] Begin Power Computation
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s]       ----------------------------------------------------------
[04/14 14:50:51     33s]       # of cell(s) missing both power/leakage table: 0
[04/14 14:50:51     33s]       # of cell(s) missing power table: 0
[04/14 14:50:51     33s]       # of cell(s) missing leakage table: 0
[04/14 14:50:51     33s]       ----------------------------------------------------------
[04/14 14:50:51     33s] 
[04/14 14:50:51     33s] 
[04/14 14:50:52     33s]       # of MSMV cell(s) missing power_level: 0
[04/14 14:50:52     33s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2647.24MB/5055.70MB/2647.24MB)
[04/14 14:50:52     33s] 
[04/14 14:50:52     33s] Begin Processing User Attributes
[04/14 14:50:52     33s] 
[04/14 14:50:52     33s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2647.24MB/5055.70MB/2647.24MB)
[04/14 14:50:52     33s] 
[04/14 14:50:52     33s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2647.24MB/5055.70MB/2647.24MB)
[04/14 14:50:52     33s] 
[04/14 14:50:52     33s] *



[04/14 14:50:52     33s] Total Power
[04/14 14:50:52     33s] -----------------------------------------------------------------------------------------
[04/14 14:50:52     33s] Total Internal Power:        0.04954286 	   20.1415%
[04/14 14:50:52     33s] Total Switching Power:       0.19643023 	   79.8582%
[04/14 14:50:52     33s] Total Leakage Power:         0.00000056 	    0.0002%
[04/14 14:50:52     33s] Total Power:                 0.24597365
[04/14 14:50:52     33s] -----------------------------------------------------------------------------------------
[04/14 14:50:52     33s] Processing average sequential pin duty cycle 
[04/14 14:50:52     33s] 
[04/14 14:50:52     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/14 14:50:52     33s] Summary for sequential cells identification: 
[04/14 14:50:52     33s]   Identified SBFF number: 45
[04/14 14:50:52     33s]   Identified MBFF number: 0
[04/14 14:50:52     33s]   Identified SB Latch number: 17
[04/14 14:50:52     33s]   Identified MB Latch number: 0
[04/14 14:50:52     33s]   Not identified SBFF number: 0
[04/14 14:50:52     33s]   Not identified MBFF number: 0
[04/14 14:50:52     33s]   Not identified SB Latch number: 0
[04/14 14:50:52     33s]   Not identified MB Latch number: 0
[04/14 14:50:52     33s]   Number of sequential cells which are not FFs: 6
[04/14 14:50:52     33s]  Visiting view : default_emulate_view
[04/14 14:50:52     33s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:52     33s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:52     33s]  Visiting view : default_emulate_view
[04/14 14:50:52     33s]    : PowerDomain = none : Weighted F : unweighted  = 42.50 (1.000) with rcCorner = 0
[04/14 14:50:52     33s]    : PowerDomain = none : Weighted F : unweighted  = 32.60 (1.000) with rcCorner = -1
[04/14 14:50:52     33s] TLC MultiMap info (StdDelay):
[04/14 14:50:52     33s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 32.6ps
[04/14 14:50:52     33s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 42.5ps
[04/14 14:50:52     33s]  Setting StdDelay to: 42.5ps
[04/14 14:50:52     33s] 
[04/14 14:50:52     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/14 14:50:52     33s] <CMD> report_area > reports/report_area.rpt
[04/14 14:50:52     33s] <CMD> report_area -detail -include_physical > reports/detailreport_area.rpt
[04/14 14:50:52     33s] 
[04/14 14:50:52     33s] *** Memory Usage v#1 (Current mem = 3203.422M, initial mem = 836.504M) ***
[04/14 14:50:52     33s] 
[04/14 14:50:52     33s] *** Summary of all messages that are not suppressed in this session:
[04/14 14:50:52     33s] Severity  ID               Count  Summary                                  
[04/14 14:50:52     33s] WARNING   IMPLF-201            5  Pin '%s' in macro '%s' has no ANTENNADIF...
[04/14 14:50:52     33s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[04/14 14:50:52     33s] WARNING   IMPEXT-6197          7  The Cap table file is not specified. Thi...
[04/14 14:50:52     33s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[04/14 14:50:52     33s] WARNING   IMPEXT-2773          6  The via resistance between layers %s and...
[04/14 14:50:52     33s] WARNING   IMPEXT-2882          4  Unable to find the resistance for via '%...
[04/14 14:50:52     33s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[04/14 14:50:52     33s] WARNING   IMPEXT-3032          6  Because the cap table file was not provi...
[04/14 14:50:52     33s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/14 14:50:52     33s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[04/14 14:50:52     33s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[04/14 14:50:52     33s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[04/14 14:50:52     33s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[04/14 14:50:52     33s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[04/14 14:50:52     33s] ERROR     IMPSP-9022           1  Command '%s' completed with some error(s...
[04/14 14:50:52     33s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/14 14:50:52     33s] ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
[04/14 14:50:52     33s] WARNING   IMPOPT-7320          3  Glitch fixing has been disabled since gl...
[04/14 14:50:52     33s] WARNING   NRDB-942             1  Reset route_exp_with_eco_for_shielding t...
[04/14 14:50:52     33s] WARNING   NRDB-2040            1  Rule %s doesn't specify any vias that sa...
[04/14 14:50:52     33s] WARNING   NRGR-22              4  Design is already detail routed.         
[04/14 14:50:52     33s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[04/14 14:50:52     33s] WARNING   NRIG-34            250  Power/Ground pin %s of instance %s is no...
[04/14 14:50:52     33s] WARNING   NRIF-95              2  Option setNanoRouteMode -routeTopRouting...
[04/14 14:50:52     33s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[04/14 14:50:52     33s] WARNING   TECHLIB-302         12  No function defined for cell '%s'. The c...
[04/14 14:50:52     33s] *** Message Summary: 328 warning(s), 2 error(s)
[04/14 14:50:52     33s] 
[04/14 14:50:52     33s] --- Ending "Innovus" (totcpu=0:00:34.0, real=0:00:49.0, mem=3203.4M) ---
