// Seed: 2687189149
module module_0 (
    input  wire  id_0
    , id_5,
    input  wire  id_1,
    output logic id_2,
    output wand  id_3
);
  assign module_1._id_3 = 0;
  always @(posedge 1'b0 or posedge -1) begin : LABEL_0
    id_2 = 1 + id_1;
  end
  wor  id_6 = -1, id_7;
  wire id_8;
  assign id_6 = id_7 !== -1'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd38,
    parameter id_3 = 32'd76
) (
    output wand  id_0,
    output tri1  id_1,
    input  wor   _id_2,
    input  tri0  _id_3,
    input  uwire id_4,
    input  tri0  id_5,
    input  tri1  id_6,
    output tri0  id_7,
    input  wand  id_8,
    input  tri   id_9
    , id_12,
    output logic id_10
);
  logic [id_3 : id_2] id_13;
  ;
  initial id_10 = id_5 <= {id_9, -1};
  module_0 modCall_1 (
      id_9,
      id_6,
      id_10,
      id_7
  );
endmodule
