#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 20 15:41:08 2019
# Process ID: 19728
# Current directory: /home/axel/Documentos/Calculadora/Calculadora.runs/synth_1
# Command line: vivado -log Calculadora.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Calculadora.tcl
# Log file: /home/axel/Documentos/Calculadora/Calculadora.runs/synth_1/Calculadora.vds
# Journal file: /home/axel/Documentos/Calculadora/Calculadora.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Calculadora.tcl -notrace
Command: synth_design -top Calculadora -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19750 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1389.496 ; gain = 0.000 ; free physical = 590 ; free virtual = 2019
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Calculadora' [/home/axel/Documentos/Calculadora/Calculadora.vhd:50]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/home/axel/Documentos/Calculadora/Calculadora.vhd:52]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/home/axel/Documentos/Calculadora/Calculadora.vhd:53]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/home/axel/Documentos/Calculadora/Calculadora.vhd:54]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/home/axel/Documentos/Calculadora/Calculadora.vhd:55]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/home/axel/Documentos/Calculadora/Calculadora.vhd:56]
WARNING: [Synth 8-614] signal 'posicion' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:64]
WARNING: [Synth 8-614] signal 'dato1_input' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:64]
WARNING: [Synth 8-614] signal 'posicion' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:78]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/axel/Documentos/Calculadora/Calculadora.vhd-34.0, /home/axel/Documentos/Calculadora/Calculadora.vhd-50.0 with 1st driver pin 'GND' [/home/axel/Documentos/Calculadora/Calculadora.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/axel/Documentos/Calculadora/Calculadora.vhd-34.0, /home/axel/Documentos/Calculadora/Calculadora.vhd-50.0 with 2nd driver pin 'VCC' [/home/axel/Documentos/Calculadora/Calculadora.vhd:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/axel/Documentos/Calculadora/Calculadora.vhd-34.0, /home/axel/Documentos/Calculadora/Calculadora.vhd-50.0 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/axel/Documentos/Calculadora/Calculadora.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/axel/Documentos/Calculadora/Calculadora.vhd-34.0, /home/axel/Documentos/Calculadora/Calculadora.vhd-50.0 with 1st driver pin 'GND' [/home/axel/Documentos/Calculadora/Calculadora.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/axel/Documentos/Calculadora/Calculadora.vhd-34.0, /home/axel/Documentos/Calculadora/Calculadora.vhd-50.0 with 2nd driver pin 'VCC' [/home/axel/Documentos/Calculadora/Calculadora.vhd:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/axel/Documentos/Calculadora/Calculadora.vhd-34.0, /home/axel/Documentos/Calculadora/Calculadora.vhd-50.0 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/axel/Documentos/Calculadora/Calculadora.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Calculadora' (1#1) [/home/axel/Documentos/Calculadora/Calculadora.vhd:50]
WARNING: [Synth 8-3917] design Calculadora has port display1 driven by constant 0
WARNING: [Synth 8-3917] design Calculadora has port display2 driven by constant 0
WARNING: [Synth 8-3917] design Calculadora has port display3 driven by constant 1
WARNING: [Synth 8-3917] design Calculadora has port display4 driven by constant 1
WARNING: [Synth 8-3331] design Calculadora has unconnected port teclaso_guardar
WARNING: [Synth 8-3331] design Calculadora has unconnected port teclaso_mostrar
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1405.910 ; gain = 16.414 ; free physical = 607 ; free virtual = 2037
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1405.910 ; gain = 16.414 ; free physical = 607 ; free virtual = 2037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1405.910 ; gain = 16.414 ; free physical = 607 ; free virtual = 2037
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/axel/Documentos/Calculadora/cst_Calculadora.xdc]
WARNING: [Vivado 12-507] No nets matched 'posicion_IBUF[2]'. [/home/axel/Documentos/Calculadora/cst_Calculadora.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/axel/Documentos/Calculadora/cst_Calculadora.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/axel/Documentos/Calculadora/cst_Calculadora.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/axel/Documentos/Calculadora/cst_Calculadora.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Calculadora_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Calculadora_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1667.816 ; gain = 0.000 ; free physical = 338 ; free virtual = 1797
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1667.816 ; gain = 0.000 ; free physical = 338 ; free virtual = 1797
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1667.816 ; gain = 0.000 ; free physical = 338 ; free virtual = 1797
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1667.816 ; gain = 0.000 ; free physical = 338 ; free virtual = 1797
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1667.816 ; gain = 278.320 ; free physical = 394 ; free virtual = 1853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1667.816 ; gain = 278.320 ; free physical = 394 ; free virtual = 1853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1667.816 ; gain = 278.320 ; free physical = 395 ; free virtual = 1854
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'var1_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'var2_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'var3_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'var4_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'var5_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1667.816 ; gain = 278.320 ; free physical = 395 ; free virtual = 1854
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Calculadora 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Calculadora has port display1 driven by constant 0
WARNING: [Synth 8-3917] design Calculadora has port display2 driven by constant 0
WARNING: [Synth 8-3917] design Calculadora has port display3 driven by constant 1
WARNING: [Synth 8-3917] design Calculadora has port display4 driven by constant 1
WARNING: [Synth 8-3331] design Calculadora has unconnected port teclaso_guardar
WARNING: [Synth 8-3331] design Calculadora has unconnected port teclaso_mostrar
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1667.816 ; gain = 278.320 ; free physical = 381 ; free virtual = 1844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1696.816 ; gain = 307.320 ; free physical = 259 ; free virtual = 1729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1696.816 ; gain = 307.320 ; free physical = 259 ; free virtual = 1729
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1706.832 ; gain = 317.336 ; free physical = 259 ; free virtual = 1728
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1706.832 ; gain = 317.336 ; free physical = 257 ; free virtual = 1727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1706.832 ; gain = 317.336 ; free physical = 257 ; free virtual = 1727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1706.832 ; gain = 317.336 ; free physical = 257 ; free virtual = 1727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1706.832 ; gain = 317.336 ; free physical = 257 ; free virtual = 1727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1706.832 ; gain = 317.336 ; free physical = 257 ; free virtual = 1727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1706.832 ; gain = 317.336 ; free physical = 257 ; free virtual = 1727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     9|
|3     |LUT6 |     5|
|4     |LD   |    25|
|5     |IBUF |     8|
|6     |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    57|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1706.832 ; gain = 317.336 ; free physical = 257 ; free virtual = 1727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1706.832 ; gain = 55.430 ; free physical = 312 ; free virtual = 1782
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1706.840 ; gain = 317.336 ; free physical = 312 ; free virtual = 1782
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1712.832 ; gain = 0.000 ; free physical = 248 ; free virtual = 1720
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  LD => LDCE: 25 instances

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 26 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1712.832 ; gain = 323.422 ; free physical = 306 ; free virtual = 1777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1712.832 ; gain = 0.000 ; free physical = 306 ; free virtual = 1777
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/axel/Documentos/Calculadora/Calculadora.runs/synth_1/Calculadora.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Calculadora_utilization_synth.rpt -pb Calculadora_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 15:42:00 2019...
