{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.690026,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.066518,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0799741,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0812407,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0666491,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0812407,
	"finish__timing__setup__tns": -877.044,
	"finish__timing__setup__ws": -23.6172,
	"finish__clock__skew__setup": 53.7112,
	"finish__clock__skew__hold": 54.1485,
	"finish__timing__drv__max_slew_limit": -0.216446,
	"finish__timing__drv__max_slew": 71,
	"finish__timing__drv__max_cap_limit": -0.0352194,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 95,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00960848,
	"finish__power__switching__total": 0.00218963,
	"finish__power__leakage__total": 0.000516973,
	"finish__power__total": 0.0123151,
	"finish__design__io": 135,
	"finish__design__die__area": 7200,
	"finish__design__core__area": 5569.92,
	"finish__design__instance__count": 12730,
	"finish__design__instance__area": 2734.57,
	"finish__design__instance__count__stdcell": 12726,
	"finish__design__instance__area__stdcell": 1330.09,
	"finish__design__instance__count__macros": 4,
	"finish__design__instance__area__macros": 1404.48,
	"finish__design__instance__utilization": 0.490953,
	"finish__design__instance__utilization__stdcell": 0.319315
}