{"Source Block": ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@204:214@HdlIdDef", "  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // ethernet transmit clock\n\n  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n    (eth_tx_mode_10m_100m_n_s == 1'b0) ? sys_25m_clk : sys_2m5_clk;\n"], "Clone Blocks": [["hdl/projects/usdrx1/a5gt/system_top.v@279:289", "  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 22:0]   rx_xcvr_status_s;\n  wire    [  7:0]   rx_data_sof;\n  wire    [  3:0]   sync_raddr;\n  wire              sync_signal;\n\n  // ethernet transmit clock\n\n  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n    (eth_tx_mode_10m_100m_n_s == 1'b0) ? sys_25m_clk : sys_2m5_clk;\n"], ["hdl/projects/ad9671_fmc/a5gt/system_top.v@238:248", "  wire    [  1:0]   rx_analog_reset_s;\n  wire    [  1:0]   rx_digital_reset_s;\n  wire    [  1:0]   rx_cdr_locked_s;\n  wire    [  1:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n  wire    [  1:0]   rx_data_sof;\n\n  // ethernet transmit clock\n\n  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@261:271", "  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@264:274", "  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // instantiations\n\n  always @(posedge rx_clk) begin\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@202:212", "  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // ethernet transmit clock\n\n"], ["hdl/projects/ad9671_fmc/a5gt/system_top.v@236:246", "  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  1:0]   rx_analog_reset_s;\n  wire    [  1:0]   rx_digital_reset_s;\n  wire    [  1:0]   rx_cdr_locked_s;\n  wire    [  1:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n  wire    [  1:0]   rx_data_sof;\n\n  // ethernet transmit clock\n"], ["hdl/projects/ad9671_fmc/a5gt/system_top.v@239:249", "  wire    [  1:0]   rx_digital_reset_s;\n  wire    [  1:0]   rx_cdr_locked_s;\n  wire    [  1:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n  wire    [  1:0]   rx_data_sof;\n\n  // ethernet transmit clock\n\n  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n    (eth_tx_mode_10m_100m_n_s == 1'b0) ? sys_25m_clk : sys_2m5_clk;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@263:273", "  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // instantiations\n\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@262:272", "  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // instantiations\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@265:275", "  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // instantiations\n\n  always @(posedge rx_clk) begin\n    rx_sysref_m1 <= rx_sysref_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@203:213", "  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // ethernet transmit clock\n\n  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@201:211", "  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // ethernet transmit clock\n"], ["hdl/projects/ad9671_fmc/a5gt/system_top.v@237:247", "  wire              rx_lane_aligned_s;\n  wire    [  1:0]   rx_analog_reset_s;\n  wire    [  1:0]   rx_digital_reset_s;\n  wire    [  1:0]   rx_cdr_locked_s;\n  wire    [  1:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n  wire    [  1:0]   rx_data_sof;\n\n  // ethernet transmit clock\n\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@200:210", "  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n"]], "Diff Content": {"Delete": [], "Add": [[209, "  reg     [ 3:0]    phy_rst_cnt = 0;\n"], [209, "  reg               phy_rst_reg = 0;\n"]]}}