#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Aug  6 10:58:13 2020
# Process ID: 3180
# Current directory: /home/rzinkstok/fpga_agc/fpga/agc.runs/prop_clock_divider_synth_1
# Command line: vivado -log prop_clock_divider.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source prop_clock_divider.tcl
# Log file: /home/rzinkstok/fpga_agc/fpga/agc.runs/prop_clock_divider_synth_1/prop_clock_divider.vds
# Journal file: /home/rzinkstok/fpga_agc/fpga/agc.runs/prop_clock_divider_synth_1/vivado.jou
#-----------------------------------------------------------
source prop_clock_divider.tcl -notrace
