
steering-motor-firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007308  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b8  080074d8  080074d8  000084d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007890  08007890  000091d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007890  08007890  00008890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007898  08007898  000091d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007898  08007898  00008898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800789c  0800789c  0000889c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  080078a0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  200001d8  08007a78  000091d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000047c  08007a78  0000947c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e2ff  00000000  00000000  00009208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002300  00000000  00000000  00017507  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  00019808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aae  00000000  00000000  0001a5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022ab0  00000000  00000000  0001b07e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011193  00000000  00000000  0003db2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d335b  00000000  00000000  0004ecc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012201c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049b0  00000000  00000000  00122060  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00126a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080074c0 	.word	0x080074c0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	080074c0 	.word	0x080074c0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b988 	b.w	8000fb0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <set_counts>:
#include "math.h"
#include "main.h"

int counts;

void set_counts(int n){
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
	int max_count = 16*516*4.0;
 8000fbc:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8000fc0:	60fb      	str	r3, [r7, #12]
	counts = ((n%max_count)+max_count)%max_count;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	68fa      	ldr	r2, [r7, #12]
 8000fc6:	fb93 f2f2 	sdiv	r2, r3, r2
 8000fca:	68f9      	ldr	r1, [r7, #12]
 8000fcc:	fb01 f202 	mul.w	r2, r1, r2
 8000fd0:	1a9a      	subs	r2, r3, r2
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	68fa      	ldr	r2, [r7, #12]
 8000fd8:	fb93 f2f2 	sdiv	r2, r3, r2
 8000fdc:	68f9      	ldr	r1, [r7, #12]
 8000fde:	fb01 f202 	mul.w	r2, r1, r2
 8000fe2:	1a9b      	subs	r3, r3, r2
 8000fe4:	4a03      	ldr	r2, [pc, #12]	@ (8000ff4 <set_counts+0x40>)
 8000fe6:	6013      	str	r3, [r2, #0]
}
 8000fe8:	bf00      	nop
 8000fea:	3714      	adds	r7, #20
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr
 8000ff4:	200001f4 	.word	0x200001f4

08000ff8 <get_counts>:
int get_counts(){
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
	return counts;
 8000ffc:	4b03      	ldr	r3, [pc, #12]	@ (800100c <get_counts+0x14>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
}
 8001000:	4618      	mov	r0, r3
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	200001f4 	.word	0x200001f4

08001010 <count_to_angle>:

float count_to_angle(int n){
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
	int max_count = 16*516*4.0;
 8001018:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 800101c:	617b      	str	r3, [r7, #20]
	int new_n = abs(n%max_count);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	697a      	ldr	r2, [r7, #20]
 8001022:	fb93 f2f2 	sdiv	r2, r3, r2
 8001026:	6979      	ldr	r1, [r7, #20]
 8001028:	fb01 f202 	mul.w	r2, r1, r2
 800102c:	1a9b      	subs	r3, r3, r2
 800102e:	2b00      	cmp	r3, #0
 8001030:	bfb8      	it	lt
 8001032:	425b      	neglt	r3, r3
 8001034:	613b      	str	r3, [r7, #16]
	float angle=((float)n/(float)max_count)*2*3.14;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	ee07 3a90 	vmov	s15, r3
 800103c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	ee07 3a90 	vmov	s15, r3
 8001046:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800104a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800104e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001052:	ee17 0a90 	vmov	r0, s15
 8001056:	f7ff fa97 	bl	8000588 <__aeabi_f2d>
 800105a:	a317      	add	r3, pc, #92	@ (adr r3, 80010b8 <count_to_angle+0xa8>)
 800105c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001060:	f7ff faea 	bl	8000638 <__aeabi_dmul>
 8001064:	4602      	mov	r2, r0
 8001066:	460b      	mov	r3, r1
 8001068:	4610      	mov	r0, r2
 800106a:	4619      	mov	r1, r3
 800106c:	f7ff fdbc 	bl	8000be8 <__aeabi_d2f>
 8001070:	4603      	mov	r3, r0
 8001072:	60fb      	str	r3, [r7, #12]
	if (angle<0){
 8001074:	edd7 7a03 	vldr	s15, [r7, #12]
 8001078:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800107c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001080:	d50f      	bpl.n	80010a2 <count_to_angle+0x92>
		return 2*3.14+angle;
 8001082:	68f8      	ldr	r0, [r7, #12]
 8001084:	f7ff fa80 	bl	8000588 <__aeabi_f2d>
 8001088:	a30d      	add	r3, pc, #52	@ (adr r3, 80010c0 <count_to_angle+0xb0>)
 800108a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800108e:	f7ff f91d 	bl	80002cc <__adddf3>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	4610      	mov	r0, r2
 8001098:	4619      	mov	r1, r3
 800109a:	f7ff fda5 	bl	8000be8 <__aeabi_d2f>
 800109e:	4603      	mov	r3, r0
 80010a0:	e000      	b.n	80010a4 <count_to_angle+0x94>
	}
	return angle;
 80010a2:	68fb      	ldr	r3, [r7, #12]
}
 80010a4:	ee07 3a90 	vmov	s15, r3
 80010a8:	eeb0 0a67 	vmov.f32	s0, s15
 80010ac:	3718      	adds	r7, #24
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	f3af 8000 	nop.w
 80010b8:	51eb851f 	.word	0x51eb851f
 80010bc:	40091eb8 	.word	0x40091eb8
 80010c0:	51eb851f 	.word	0x51eb851f
 80010c4:	40191eb8 	.word	0x40191eb8

080010c8 <angle_to_count>:

float angle_to_count(float n){
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	ed87 0a01 	vstr	s0, [r7, #4]
	float new_n = abs(fmod(n,2*3.14));
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff fa58 	bl	8000588 <__aeabi_f2d>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	ed9f 1b28 	vldr	d1, [pc, #160]	@ 8001180 <angle_to_count+0xb8>
 80010e0:	ec43 2b10 	vmov	d0, r2, r3
 80010e4:	f006 f8b6 	bl	8007254 <fmod>
 80010e8:	eeb0 7a40 	vmov.f32	s14, s0
 80010ec:	eef0 7a60 	vmov.f32	s15, s1
 80010f0:	eeb0 0a47 	vmov.f32	s0, s14
 80010f4:	eef0 0a67 	vmov.f32	s1, s15
 80010f8:	f003 fc14 	bl	8004924 <abs>
 80010fc:	ee07 0a90 	vmov	s15, r0
 8001100:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001104:	edc7 7a03 	vstr	s15, [r7, #12]
	printf("a2c %f\r\n",n);
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff fa3d 	bl	8000588 <__aeabi_f2d>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	481d      	ldr	r0, [pc, #116]	@ (8001188 <angle_to_count+0xc0>)
 8001114:	f004 f922 	bl	800535c <iprintf>
	return (new_n/(2.0*3.14))*16*516*4;
 8001118:	68f8      	ldr	r0, [r7, #12]
 800111a:	f7ff fa35 	bl	8000588 <__aeabi_f2d>
 800111e:	a318      	add	r3, pc, #96	@ (adr r3, 8001180 <angle_to_count+0xb8>)
 8001120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001124:	f7ff fbb2 	bl	800088c <__aeabi_ddiv>
 8001128:	4602      	mov	r2, r0
 800112a:	460b      	mov	r3, r1
 800112c:	4610      	mov	r0, r2
 800112e:	4619      	mov	r1, r3
 8001130:	f04f 0200 	mov.w	r2, #0
 8001134:	4b15      	ldr	r3, [pc, #84]	@ (800118c <angle_to_count+0xc4>)
 8001136:	f7ff fa7f 	bl	8000638 <__aeabi_dmul>
 800113a:	4602      	mov	r2, r0
 800113c:	460b      	mov	r3, r1
 800113e:	4610      	mov	r0, r2
 8001140:	4619      	mov	r1, r3
 8001142:	f04f 0200 	mov.w	r2, #0
 8001146:	4b12      	ldr	r3, [pc, #72]	@ (8001190 <angle_to_count+0xc8>)
 8001148:	f7ff fa76 	bl	8000638 <__aeabi_dmul>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4610      	mov	r0, r2
 8001152:	4619      	mov	r1, r3
 8001154:	f04f 0200 	mov.w	r2, #0
 8001158:	4b0e      	ldr	r3, [pc, #56]	@ (8001194 <angle_to_count+0xcc>)
 800115a:	f7ff fa6d 	bl	8000638 <__aeabi_dmul>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	4610      	mov	r0, r2
 8001164:	4619      	mov	r1, r3
 8001166:	f7ff fd3f 	bl	8000be8 <__aeabi_d2f>
 800116a:	4603      	mov	r3, r0
 800116c:	ee07 3a90 	vmov	s15, r3
}
 8001170:	eeb0 0a67 	vmov.f32	s0, s15
 8001174:	3710      	adds	r7, #16
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	f3af 8000 	nop.w
 8001180:	51eb851f 	.word	0x51eb851f
 8001184:	40191eb8 	.word	0x40191eb8
 8001188:	080074d8 	.word	0x080074d8
 800118c:	40300000 	.word	0x40300000
 8001190:	40802000 	.word	0x40802000
 8001194:	40100000 	.word	0x40100000

08001198 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800119c:	f000 fdbc 	bl	8001d18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011a0:	f000 f82c 	bl	80011fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011a4:	f000 f9f6 	bl	8001594 <MX_GPIO_Init>
  MX_TIM2_Init();
 80011a8:	f000 f888 	bl	80012bc <MX_TIM2_Init>
  MX_TIM5_Init();
 80011ac:	f000 f8da 	bl	8001364 <MX_TIM5_Init>
  MX_TIM8_Init();
 80011b0:	f000 f926 	bl	8001400 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 80011b4:	f000 f9c4 	bl	8001540 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80011b8:	213c      	movs	r1, #60	@ 0x3c
 80011ba:	480d      	ldr	r0, [pc, #52]	@ (80011f0 <main+0x58>)
 80011bc:	f002 f86e 	bl	800329c <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80011c0:	2104      	movs	r1, #4
 80011c2:	480c      	ldr	r0, [pc, #48]	@ (80011f4 <main+0x5c>)
 80011c4:	f001 fefc 	bl	8002fc0 <HAL_TIM_PWM_Start>
  set_motor_speed(0);
 80011c8:	2000      	movs	r0, #0
 80011ca:	f000 fa69 	bl	80016a0 <set_motor_speed>
  set_motor_direction(0);
 80011ce:	2000      	movs	r0, #0
 80011d0:	f000 fa76 	bl	80016c0 <set_motor_direction>
  TIM2->CNT = 0;
 80011d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80011d8:	2200      	movs	r2, #0
 80011da:	625a      	str	r2, [r3, #36]	@ 0x24
  setPIDGoalA(3.14/2.0);
 80011dc:	2001      	movs	r0, #1
 80011de:	f000 fae5 	bl	80017ac <setPIDGoalA>
  printf("test %d\r\n", 5);
 80011e2:	2105      	movs	r1, #5
 80011e4:	4804      	ldr	r0, [pc, #16]	@ (80011f8 <main+0x60>)
 80011e6:	f004 f8b9 	bl	800535c <iprintf>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
 80011ea:	bf00      	nop
 80011ec:	e7fd      	b.n	80011ea <main+0x52>
 80011ee:	bf00      	nop
 80011f0:	200001f8 	.word	0x200001f8
 80011f4:	20000288 	.word	0x20000288
 80011f8:	080074e4 	.word	0x080074e4

080011fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b094      	sub	sp, #80	@ 0x50
 8001200:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001202:	f107 031c 	add.w	r3, r7, #28
 8001206:	2234      	movs	r2, #52	@ 0x34
 8001208:	2100      	movs	r1, #0
 800120a:	4618      	mov	r0, r3
 800120c:	f004 f8fb 	bl	8005406 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001210:	f107 0308 	add.w	r3, r7, #8
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	605a      	str	r2, [r3, #4]
 800121a:	609a      	str	r2, [r3, #8]
 800121c:	60da      	str	r2, [r3, #12]
 800121e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001220:	2300      	movs	r3, #0
 8001222:	607b      	str	r3, [r7, #4]
 8001224:	4b23      	ldr	r3, [pc, #140]	@ (80012b4 <SystemClock_Config+0xb8>)
 8001226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001228:	4a22      	ldr	r2, [pc, #136]	@ (80012b4 <SystemClock_Config+0xb8>)
 800122a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800122e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001230:	4b20      	ldr	r3, [pc, #128]	@ (80012b4 <SystemClock_Config+0xb8>)
 8001232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001234:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001238:	607b      	str	r3, [r7, #4]
 800123a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800123c:	2300      	movs	r3, #0
 800123e:	603b      	str	r3, [r7, #0]
 8001240:	4b1d      	ldr	r3, [pc, #116]	@ (80012b8 <SystemClock_Config+0xbc>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001248:	4a1b      	ldr	r2, [pc, #108]	@ (80012b8 <SystemClock_Config+0xbc>)
 800124a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800124e:	6013      	str	r3, [r2, #0]
 8001250:	4b19      	ldr	r3, [pc, #100]	@ (80012b8 <SystemClock_Config+0xbc>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800125c:	2302      	movs	r3, #2
 800125e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001260:	2301      	movs	r3, #1
 8001262:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001264:	2310      	movs	r3, #16
 8001266:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001268:	2300      	movs	r3, #0
 800126a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800126c:	f107 031c 	add.w	r3, r7, #28
 8001270:	4618      	mov	r0, r3
 8001272:	f001 fb5f 	bl	8002934 <HAL_RCC_OscConfig>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800127c:	f000 fa0a 	bl	8001694 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001280:	230f      	movs	r3, #15
 8001282:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001284:	2300      	movs	r3, #0
 8001286:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001288:	2300      	movs	r3, #0
 800128a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800128c:	2300      	movs	r3, #0
 800128e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001290:	2300      	movs	r3, #0
 8001292:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001294:	f107 0308 	add.w	r3, r7, #8
 8001298:	2100      	movs	r1, #0
 800129a:	4618      	mov	r0, r3
 800129c:	f001 f886 	bl	80023ac <HAL_RCC_ClockConfig>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <SystemClock_Config+0xae>
  {
    Error_Handler();
 80012a6:	f000 f9f5 	bl	8001694 <Error_Handler>
  }
}
 80012aa:	bf00      	nop
 80012ac:	3750      	adds	r7, #80	@ 0x50
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40023800 	.word	0x40023800
 80012b8:	40007000 	.word	0x40007000

080012bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b08c      	sub	sp, #48	@ 0x30
 80012c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012c2:	f107 030c 	add.w	r3, r7, #12
 80012c6:	2224      	movs	r2, #36	@ 0x24
 80012c8:	2100      	movs	r1, #0
 80012ca:	4618      	mov	r0, r3
 80012cc:	f004 f89b 	bl	8005406 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d0:	1d3b      	adds	r3, r7, #4
 80012d2:	2200      	movs	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
 80012d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012d8:	4b21      	ldr	r3, [pc, #132]	@ (8001360 <MX_TIM2_Init+0xa4>)
 80012da:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80012e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001360 <MX_TIM2_Init+0xa4>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001360 <MX_TIM2_Init+0xa4>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80012ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001360 <MX_TIM2_Init+0xa4>)
 80012ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001360 <MX_TIM2_Init+0xa4>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012fa:	4b19      	ldr	r3, [pc, #100]	@ (8001360 <MX_TIM2_Init+0xa4>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001300:	2303      	movs	r3, #3
 8001302:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001304:	2300      	movs	r3, #0
 8001306:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001308:	2301      	movs	r3, #1
 800130a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800130c:	2300      	movs	r3, #0
 800130e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001310:	2300      	movs	r3, #0
 8001312:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001314:	2300      	movs	r3, #0
 8001316:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001318:	2301      	movs	r3, #1
 800131a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800131c:	2300      	movs	r3, #0
 800131e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001320:	2300      	movs	r3, #0
 8001322:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001324:	f107 030c 	add.w	r3, r7, #12
 8001328:	4619      	mov	r1, r3
 800132a:	480d      	ldr	r0, [pc, #52]	@ (8001360 <MX_TIM2_Init+0xa4>)
 800132c:	f001 ff10 	bl	8003150 <HAL_TIM_Encoder_Init>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001336:	f000 f9ad 	bl	8001694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800133a:	2300      	movs	r3, #0
 800133c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800133e:	2300      	movs	r3, #0
 8001340:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001342:	1d3b      	adds	r3, r7, #4
 8001344:	4619      	mov	r1, r3
 8001346:	4806      	ldr	r0, [pc, #24]	@ (8001360 <MX_TIM2_Init+0xa4>)
 8001348:	f002 fdfe 	bl	8003f48 <HAL_TIMEx_MasterConfigSynchronization>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001352:	f000 f99f 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001356:	bf00      	nop
 8001358:	3730      	adds	r7, #48	@ 0x30
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	200001f8 	.word	0x200001f8

08001364 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800136a:	f107 0308 	add.w	r3, r7, #8
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]
 8001376:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001378:	463b      	mov	r3, r7
 800137a:	2200      	movs	r2, #0
 800137c:	601a      	str	r2, [r3, #0]
 800137e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001380:	4b1d      	ldr	r3, [pc, #116]	@ (80013f8 <MX_TIM5_Init+0x94>)
 8001382:	4a1e      	ldr	r2, [pc, #120]	@ (80013fc <MX_TIM5_Init+0x98>)
 8001384:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001386:	4b1c      	ldr	r3, [pc, #112]	@ (80013f8 <MX_TIM5_Init+0x94>)
 8001388:	2200      	movs	r2, #0
 800138a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800138c:	4b1a      	ldr	r3, [pc, #104]	@ (80013f8 <MX_TIM5_Init+0x94>)
 800138e:	2200      	movs	r2, #0
 8001390:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001392:	4b19      	ldr	r3, [pc, #100]	@ (80013f8 <MX_TIM5_Init+0x94>)
 8001394:	f04f 32ff 	mov.w	r2, #4294967295
 8001398:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800139a:	4b17      	ldr	r3, [pc, #92]	@ (80013f8 <MX_TIM5_Init+0x94>)
 800139c:	2200      	movs	r2, #0
 800139e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013a0:	4b15      	ldr	r3, [pc, #84]	@ (80013f8 <MX_TIM5_Init+0x94>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80013a6:	4814      	ldr	r0, [pc, #80]	@ (80013f8 <MX_TIM5_Init+0x94>)
 80013a8:	f001 fd62 	bl	8002e70 <HAL_TIM_Base_Init>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80013b2:	f000 f96f 	bl	8001694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013ba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80013bc:	f107 0308 	add.w	r3, r7, #8
 80013c0:	4619      	mov	r1, r3
 80013c2:	480d      	ldr	r0, [pc, #52]	@ (80013f8 <MX_TIM5_Init+0x94>)
 80013c4:	f002 f9aa 	bl	800371c <HAL_TIM_ConfigClockSource>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80013ce:	f000 f961 	bl	8001694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d2:	2300      	movs	r3, #0
 80013d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d6:	2300      	movs	r3, #0
 80013d8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80013da:	463b      	mov	r3, r7
 80013dc:	4619      	mov	r1, r3
 80013de:	4806      	ldr	r0, [pc, #24]	@ (80013f8 <MX_TIM5_Init+0x94>)
 80013e0:	f002 fdb2 	bl	8003f48 <HAL_TIMEx_MasterConfigSynchronization>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80013ea:	f000 f953 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80013ee:	bf00      	nop
 80013f0:	3718      	adds	r7, #24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000240 	.word	0x20000240
 80013fc:	40000c00 	.word	0x40000c00

08001400 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b096      	sub	sp, #88	@ 0x58
 8001404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001406:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	605a      	str	r2, [r3, #4]
 8001410:	609a      	str	r2, [r3, #8]
 8001412:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001414:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800141e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	605a      	str	r2, [r3, #4]
 8001428:	609a      	str	r2, [r3, #8]
 800142a:	60da      	str	r2, [r3, #12]
 800142c:	611a      	str	r2, [r3, #16]
 800142e:	615a      	str	r2, [r3, #20]
 8001430:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001432:	1d3b      	adds	r3, r7, #4
 8001434:	2220      	movs	r2, #32
 8001436:	2100      	movs	r1, #0
 8001438:	4618      	mov	r0, r3
 800143a:	f003 ffe4 	bl	8005406 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800143e:	4b3e      	ldr	r3, [pc, #248]	@ (8001538 <MX_TIM8_Init+0x138>)
 8001440:	4a3e      	ldr	r2, [pc, #248]	@ (800153c <MX_TIM8_Init+0x13c>)
 8001442:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 15;
 8001444:	4b3c      	ldr	r3, [pc, #240]	@ (8001538 <MX_TIM8_Init+0x138>)
 8001446:	220f      	movs	r2, #15
 8001448:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800144a:	4b3b      	ldr	r3, [pc, #236]	@ (8001538 <MX_TIM8_Init+0x138>)
 800144c:	2200      	movs	r2, #0
 800144e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 99;
 8001450:	4b39      	ldr	r3, [pc, #228]	@ (8001538 <MX_TIM8_Init+0x138>)
 8001452:	2263      	movs	r2, #99	@ 0x63
 8001454:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001456:	4b38      	ldr	r3, [pc, #224]	@ (8001538 <MX_TIM8_Init+0x138>)
 8001458:	2200      	movs	r2, #0
 800145a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800145c:	4b36      	ldr	r3, [pc, #216]	@ (8001538 <MX_TIM8_Init+0x138>)
 800145e:	2200      	movs	r2, #0
 8001460:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001462:	4b35      	ldr	r3, [pc, #212]	@ (8001538 <MX_TIM8_Init+0x138>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001468:	4833      	ldr	r0, [pc, #204]	@ (8001538 <MX_TIM8_Init+0x138>)
 800146a:	f001 fd01 	bl	8002e70 <HAL_TIM_Base_Init>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8001474:	f000 f90e 	bl	8001694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001478:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800147c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800147e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001482:	4619      	mov	r1, r3
 8001484:	482c      	ldr	r0, [pc, #176]	@ (8001538 <MX_TIM8_Init+0x138>)
 8001486:	f002 f949 	bl	800371c <HAL_TIM_ConfigClockSource>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8001490:	f000 f900 	bl	8001694 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001494:	4828      	ldr	r0, [pc, #160]	@ (8001538 <MX_TIM8_Init+0x138>)
 8001496:	f001 fd3a 	bl	8002f0e <HAL_TIM_PWM_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80014a0:	f000 f8f8 	bl	8001694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a4:	2300      	movs	r3, #0
 80014a6:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014a8:	2300      	movs	r3, #0
 80014aa:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80014ac:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80014b0:	4619      	mov	r1, r3
 80014b2:	4821      	ldr	r0, [pc, #132]	@ (8001538 <MX_TIM8_Init+0x138>)
 80014b4:	f002 fd48 	bl	8003f48 <HAL_TIMEx_MasterConfigSynchronization>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 80014be:	f000 f8e9 	bl	8001694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014c2:	2360      	movs	r3, #96	@ 0x60
 80014c4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014ca:	2300      	movs	r3, #0
 80014cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80014ce:	2300      	movs	r3, #0
 80014d0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014d2:	2300      	movs	r3, #0
 80014d4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80014d6:	2300      	movs	r3, #0
 80014d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014da:	2300      	movs	r3, #0
 80014dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014e2:	2204      	movs	r2, #4
 80014e4:	4619      	mov	r1, r3
 80014e6:	4814      	ldr	r0, [pc, #80]	@ (8001538 <MX_TIM8_Init+0x138>)
 80014e8:	f002 f856 	bl	8003598 <HAL_TIM_PWM_ConfigChannel>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 80014f2:	f000 f8cf 	bl	8001694 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014f6:	2300      	movs	r3, #0
 80014f8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014fa:	2300      	movs	r3, #0
 80014fc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014fe:	2300      	movs	r3, #0
 8001500:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001502:	2300      	movs	r3, #0
 8001504:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001506:	2300      	movs	r3, #0
 8001508:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800150a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800150e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001510:	2300      	movs	r3, #0
 8001512:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001514:	1d3b      	adds	r3, r7, #4
 8001516:	4619      	mov	r1, r3
 8001518:	4807      	ldr	r0, [pc, #28]	@ (8001538 <MX_TIM8_Init+0x138>)
 800151a:	f002 fd91 	bl	8004040 <HAL_TIMEx_ConfigBreakDeadTime>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8001524:	f000 f8b6 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001528:	4803      	ldr	r0, [pc, #12]	@ (8001538 <MX_TIM8_Init+0x138>)
 800152a:	f000 fa07 	bl	800193c <HAL_TIM_MspPostInit>

}
 800152e:	bf00      	nop
 8001530:	3758      	adds	r7, #88	@ 0x58
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	20000288 	.word	0x20000288
 800153c:	40010400 	.word	0x40010400

08001540 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001544:	4b11      	ldr	r3, [pc, #68]	@ (800158c <MX_USART2_UART_Init+0x4c>)
 8001546:	4a12      	ldr	r2, [pc, #72]	@ (8001590 <MX_USART2_UART_Init+0x50>)
 8001548:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800154a:	4b10      	ldr	r3, [pc, #64]	@ (800158c <MX_USART2_UART_Init+0x4c>)
 800154c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001550:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001552:	4b0e      	ldr	r3, [pc, #56]	@ (800158c <MX_USART2_UART_Init+0x4c>)
 8001554:	2200      	movs	r2, #0
 8001556:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001558:	4b0c      	ldr	r3, [pc, #48]	@ (800158c <MX_USART2_UART_Init+0x4c>)
 800155a:	2200      	movs	r2, #0
 800155c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800155e:	4b0b      	ldr	r3, [pc, #44]	@ (800158c <MX_USART2_UART_Init+0x4c>)
 8001560:	2200      	movs	r2, #0
 8001562:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001564:	4b09      	ldr	r3, [pc, #36]	@ (800158c <MX_USART2_UART_Init+0x4c>)
 8001566:	220c      	movs	r2, #12
 8001568:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800156a:	4b08      	ldr	r3, [pc, #32]	@ (800158c <MX_USART2_UART_Init+0x4c>)
 800156c:	2200      	movs	r2, #0
 800156e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001570:	4b06      	ldr	r3, [pc, #24]	@ (800158c <MX_USART2_UART_Init+0x4c>)
 8001572:	2200      	movs	r2, #0
 8001574:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001576:	4805      	ldr	r0, [pc, #20]	@ (800158c <MX_USART2_UART_Init+0x4c>)
 8001578:	f002 fdc8 	bl	800410c <HAL_UART_Init>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001582:	f000 f887 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	200002d0 	.word	0x200002d0
 8001590:	40004400 	.word	0x40004400

08001594 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b088      	sub	sp, #32
 8001598:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159a:	f107 030c 	add.w	r3, r7, #12
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]
 80015a6:	60da      	str	r2, [r3, #12]
 80015a8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	60bb      	str	r3, [r7, #8]
 80015ae:	4b23      	ldr	r3, [pc, #140]	@ (800163c <MX_GPIO_Init+0xa8>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b2:	4a22      	ldr	r2, [pc, #136]	@ (800163c <MX_GPIO_Init+0xa8>)
 80015b4:	f043 0304 	orr.w	r3, r3, #4
 80015b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ba:	4b20      	ldr	r3, [pc, #128]	@ (800163c <MX_GPIO_Init+0xa8>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015be:	f003 0304 	and.w	r3, r3, #4
 80015c2:	60bb      	str	r3, [r7, #8]
 80015c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	607b      	str	r3, [r7, #4]
 80015ca:	4b1c      	ldr	r3, [pc, #112]	@ (800163c <MX_GPIO_Init+0xa8>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ce:	4a1b      	ldr	r2, [pc, #108]	@ (800163c <MX_GPIO_Init+0xa8>)
 80015d0:	f043 0301 	orr.w	r3, r3, #1
 80015d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015d6:	4b19      	ldr	r3, [pc, #100]	@ (800163c <MX_GPIO_Init+0xa8>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	607b      	str	r3, [r7, #4]
 80015e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|DIR_Pin, GPIO_PIN_RESET);
 80015e2:	2200      	movs	r2, #0
 80015e4:	21a0      	movs	r1, #160	@ 0xa0
 80015e6:	4816      	ldr	r0, [pc, #88]	@ (8001640 <MX_GPIO_Init+0xac>)
 80015e8:	f000 feae 	bl	8002348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 80015ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015f2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 80015fc:	f107 030c 	add.w	r3, r7, #12
 8001600:	4619      	mov	r1, r3
 8001602:	4810      	ldr	r0, [pc, #64]	@ (8001644 <MX_GPIO_Init+0xb0>)
 8001604:	f000 fd0c 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin DIR_Pin */
  GPIO_InitStruct.Pin = LED_Pin|DIR_Pin;
 8001608:	23a0      	movs	r3, #160	@ 0xa0
 800160a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800160c:	2301      	movs	r3, #1
 800160e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001614:	2300      	movs	r3, #0
 8001616:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001618:	f107 030c 	add.w	r3, r7, #12
 800161c:	4619      	mov	r1, r3
 800161e:	4808      	ldr	r0, [pc, #32]	@ (8001640 <MX_GPIO_Init+0xac>)
 8001620:	f000 fcfe 	bl	8002020 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001624:	2200      	movs	r2, #0
 8001626:	2100      	movs	r1, #0
 8001628:	2028      	movs	r0, #40	@ 0x28
 800162a:	f000 fcc2 	bl	8001fb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800162e:	2028      	movs	r0, #40	@ 0x28
 8001630:	f000 fcdb 	bl	8001fea <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001634:	bf00      	nop
 8001636:	3720      	adds	r7, #32
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40023800 	.word	0x40023800
 8001640:	40020000 	.word	0x40020000
 8001644:	40020800 	.word	0x40020800

08001648 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  *   None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001650:	1d39      	adds	r1, r7, #4
 8001652:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001656:	2201      	movs	r2, #1
 8001658:	4803      	ldr	r0, [pc, #12]	@ (8001668 <__io_putchar+0x20>)
 800165a:	f002 fda7 	bl	80041ac <HAL_UART_Transmit>

  return ch;
 800165e:	687b      	ldr	r3, [r7, #4]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	200002d0 	.word	0x200002d0

0800166c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	80fb      	strh	r3, [r7, #6]

  if (GPIO_PIN == Button_Pin)
 8001676:	88fb      	ldrh	r3, [r7, #6]
 8001678:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800167c:	d106      	bne.n	800168c <HAL_GPIO_EXTI_Callback+0x20>
  {
	  TIM2->CNT = 0;
 800167e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001682:	2200      	movs	r2, #0
 8001684:	625a      	str	r2, [r3, #36]	@ 0x24
	  setPIDGoalA(180);
 8001686:	20b4      	movs	r0, #180	@ 0xb4
 8001688:	f000 f890 	bl	80017ac <setPIDGoalA>
    /* Your code goes here */
  }
}
 800168c:	bf00      	nop
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001698:	b672      	cpsid	i
}
 800169a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800169c:	bf00      	nop
 800169e:	e7fd      	b.n	800169c <Error_Handler+0x8>

080016a0 <set_motor_speed>:
#include "main.h"

void set_motor_speed(int n){
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
	TIM8->CCR2 = n;
 80016a8:	4a04      	ldr	r2, [pc, #16]	@ (80016bc <set_motor_speed+0x1c>)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80016ae:	bf00      	nop
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	40010400 	.word	0x40010400

080016c0 <set_motor_direction>:
void set_motor_direction(int n){
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]

	if (n == 1) {
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d105      	bne.n	80016da <set_motor_direction+0x1a>
		HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_RESET);
 80016ce:	2200      	movs	r2, #0
 80016d0:	2180      	movs	r1, #128	@ 0x80
 80016d2:	4806      	ldr	r0, [pc, #24]	@ (80016ec <set_motor_direction+0x2c>)
 80016d4:	f000 fe38 	bl	8002348 <HAL_GPIO_WritePin>
	}
	else {
		HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_SET);
	}
}
 80016d8:	e004      	b.n	80016e4 <set_motor_direction+0x24>
		HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_SET);
 80016da:	2201      	movs	r2, #1
 80016dc:	2180      	movs	r1, #128	@ 0x80
 80016de:	4803      	ldr	r0, [pc, #12]	@ (80016ec <set_motor_direction+0x2c>)
 80016e0:	f000 fe32 	bl	8002348 <HAL_GPIO_WritePin>
}
 80016e4:	bf00      	nop
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40020000 	.word	0x40020000

080016f0 <updatePID>:
	 *
	 * You should additionally set your distance and error goal values (and your oldDistanceError and oldAngleError) to zero.
	 */
}

void updatePID() {
 80016f0:	b590      	push	{r4, r7, lr}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
	 *
	 * For assignment 3.2: implement this function so it calculates distanceError as the difference between your goal distance and the average of
	 * your left and right encoder counts. Calculate angleError as the difference between your goal angle and the difference between your left and
	 * right encoder counts. Refer to stocked example document on the google drive for some pointers.
	 */
	int angleError = goalAngle - get_counts();
 80016f6:	4b29      	ldr	r3, [pc, #164]	@ (800179c <updatePID+0xac>)
 80016f8:	681c      	ldr	r4, [r3, #0]
 80016fa:	f7ff fc7d 	bl	8000ff8 <get_counts>
 80016fe:	4603      	mov	r3, r0
 8001700:	1ae3      	subs	r3, r4, r3
 8001702:	607b      	str	r3, [r7, #4]
	if (abs(angleError) > HALF_COUNTS) { // the units need to be fixed but this gets the best path
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2b00      	cmp	r3, #0
 8001708:	bfb8      	it	lt
 800170a:	425b      	neglt	r3, r3
 800170c:	f5b3 4f81 	cmp.w	r3, #16512	@ 0x4080
 8001710:	dd0b      	ble.n	800172a <updatePID+0x3a>
		if (angleError > 0) {
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2b00      	cmp	r3, #0
 8001716:	dd04      	ble.n	8001722 <updatePID+0x32>
			angleError = angleError - MAX_COUNTS;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	f5a3 4301 	sub.w	r3, r3, #33024	@ 0x8100
 800171e:	607b      	str	r3, [r7, #4]
 8001720:	e003      	b.n	800172a <updatePID+0x3a>
		}
		else {
			angleError = angleError + MAX_COUNTS;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	f503 4301 	add.w	r3, r3, #33024	@ 0x8100
 8001728:	607b      	str	r3, [r7, #4]
		}
	}

	if (angleError < 100){
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2b63      	cmp	r3, #99	@ 0x63
 800172e:	dc03      	bgt.n	8001738 <updatePID+0x48>
		set_motor_speed(0);
 8001730:	2000      	movs	r0, #0
 8001732:	f7ff ffb5 	bl	80016a0 <set_motor_speed>
		return;
 8001736:	e02d      	b.n	8001794 <updatePID+0xa4>
	}
	int angleCorrection = kPw * angleError + kDw * (angleError - oldAngleError);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	ee07 3a90 	vmov	s15, r3
 800173e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001742:	4b17      	ldr	r3, [pc, #92]	@ (80017a0 <updatePID+0xb0>)
 8001744:	edd3 7a00 	vldr	s15, [r3]
 8001748:	ee27 7a27 	vmul.f32	s14, s14, s15
 800174c:	4b15      	ldr	r3, [pc, #84]	@ (80017a4 <updatePID+0xb4>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	687a      	ldr	r2, [r7, #4]
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	ee07 3a90 	vmov	s15, r3
 8001758:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800175c:	4b12      	ldr	r3, [pc, #72]	@ (80017a8 <updatePID+0xb8>)
 800175e:	edd3 7a00 	vldr	s15, [r3]
 8001762:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001766:	ee77 7a27 	vadd.f32	s15, s14, s15
 800176a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800176e:	ee17 3a90 	vmov	r3, s15
 8001772:	603b      	str	r3, [r7, #0]
	if (angleCorrection < 0){
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	2b00      	cmp	r3, #0
 8001778:	da03      	bge.n	8001782 <updatePID+0x92>
		set_motor_direction(0);
 800177a:	2000      	movs	r0, #0
 800177c:	f7ff ffa0 	bl	80016c0 <set_motor_direction>
 8001780:	e002      	b.n	8001788 <updatePID+0x98>
	} else{
		set_motor_direction(1);
 8001782:	2001      	movs	r0, #1
 8001784:	f7ff ff9c 	bl	80016c0 <set_motor_direction>
	}
	oldAngleError = angleError;
 8001788:	4a06      	ldr	r2, [pc, #24]	@ (80017a4 <updatePID+0xb4>)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6013      	str	r3, [r2, #0]
	set_motor_speed(angleCorrection);
 800178e:	6838      	ldr	r0, [r7, #0]
 8001790:	f7ff ff86 	bl	80016a0 <set_motor_speed>

}
 8001794:	370c      	adds	r7, #12
 8001796:	46bd      	mov	sp, r7
 8001798:	bd90      	pop	{r4, r7, pc}
 800179a:	bf00      	nop
 800179c:	20000320 	.word	0x20000320
 80017a0:	20000000 	.word	0x20000000
 80017a4:	20000318 	.word	0x20000318
 80017a8:	2000031c 	.word	0x2000031c

080017ac <setPIDGoalA>:
	 * For assignment 3.1: this function does not need to do anything.
	 * For assignment 3.2: this function should set a variable that stores the goal distance.
	 */
}

void setPIDGoalA(int16_t angle) {
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	80fb      	strh	r3, [r7, #6]
	goalAngle = angle_to_count(angle);
 80017b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fc84 	bl	80010c8 <angle_to_count>
 80017c0:	4603      	mov	r3, r0
 80017c2:	4a03      	ldr	r2, [pc, #12]	@ (80017d0 <setPIDGoalA+0x24>)
 80017c4:	6013      	str	r3, [r2, #0]
	/*
	 * For assignment 3.1: this function does not need to do anything
	 * For assignment 3.2: This function should set a variable that stores the goal angle.
	 */
}
 80017c6:	bf00      	nop
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000320 	.word	0x20000320

080017d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	607b      	str	r3, [r7, #4]
 80017de:	4b10      	ldr	r3, [pc, #64]	@ (8001820 <HAL_MspInit+0x4c>)
 80017e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017e2:	4a0f      	ldr	r2, [pc, #60]	@ (8001820 <HAL_MspInit+0x4c>)
 80017e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80017ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001820 <HAL_MspInit+0x4c>)
 80017ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017f2:	607b      	str	r3, [r7, #4]
 80017f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	603b      	str	r3, [r7, #0]
 80017fa:	4b09      	ldr	r3, [pc, #36]	@ (8001820 <HAL_MspInit+0x4c>)
 80017fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017fe:	4a08      	ldr	r2, [pc, #32]	@ (8001820 <HAL_MspInit+0x4c>)
 8001800:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001804:	6413      	str	r3, [r2, #64]	@ 0x40
 8001806:	4b06      	ldr	r3, [pc, #24]	@ (8001820 <HAL_MspInit+0x4c>)
 8001808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800180e:	603b      	str	r3, [r7, #0]
 8001810:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	40023800 	.word	0x40023800

08001824 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b08a      	sub	sp, #40	@ 0x28
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800182c:	f107 0314 	add.w	r3, r7, #20
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	605a      	str	r2, [r3, #4]
 8001836:	609a      	str	r2, [r3, #8]
 8001838:	60da      	str	r2, [r3, #12]
 800183a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001844:	d12b      	bne.n	800189e <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	613b      	str	r3, [r7, #16]
 800184a:	4b17      	ldr	r3, [pc, #92]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x84>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184e:	4a16      	ldr	r2, [pc, #88]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x84>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	6413      	str	r3, [r2, #64]	@ 0x40
 8001856:	4b14      	ldr	r3, [pc, #80]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x84>)
 8001858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	613b      	str	r3, [r7, #16]
 8001860:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	60fb      	str	r3, [r7, #12]
 8001866:	4b10      	ldr	r3, [pc, #64]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x84>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186a:	4a0f      	ldr	r2, [pc, #60]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x84>)
 800186c:	f043 0301 	orr.w	r3, r3, #1
 8001870:	6313      	str	r3, [r2, #48]	@ 0x30
 8001872:	4b0d      	ldr	r3, [pc, #52]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x84>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800187e:	2303      	movs	r3, #3
 8001880:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001882:	2302      	movs	r3, #2
 8001884:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001886:	2300      	movs	r3, #0
 8001888:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188a:	2300      	movs	r3, #0
 800188c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800188e:	2301      	movs	r3, #1
 8001890:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001892:	f107 0314 	add.w	r3, r7, #20
 8001896:	4619      	mov	r1, r3
 8001898:	4804      	ldr	r0, [pc, #16]	@ (80018ac <HAL_TIM_Encoder_MspInit+0x88>)
 800189a:	f000 fbc1 	bl	8002020 <HAL_GPIO_Init>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800189e:	bf00      	nop
 80018a0:	3728      	adds	r7, #40	@ 0x28
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40023800 	.word	0x40023800
 80018ac:	40020000 	.word	0x40020000

080018b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a1c      	ldr	r2, [pc, #112]	@ (8001930 <HAL_TIM_Base_MspInit+0x80>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d10e      	bne.n	80018e0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	60fb      	str	r3, [r7, #12]
 80018c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001934 <HAL_TIM_Base_MspInit+0x84>)
 80018c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ca:	4a1a      	ldr	r2, [pc, #104]	@ (8001934 <HAL_TIM_Base_MspInit+0x84>)
 80018cc:	f043 0308 	orr.w	r3, r3, #8
 80018d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018d2:	4b18      	ldr	r3, [pc, #96]	@ (8001934 <HAL_TIM_Base_MspInit+0x84>)
 80018d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d6:	f003 0308 	and.w	r3, r3, #8
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80018de:	e022      	b.n	8001926 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM8)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a14      	ldr	r2, [pc, #80]	@ (8001938 <HAL_TIM_Base_MspInit+0x88>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d11d      	bne.n	8001926 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	60bb      	str	r3, [r7, #8]
 80018ee:	4b11      	ldr	r3, [pc, #68]	@ (8001934 <HAL_TIM_Base_MspInit+0x84>)
 80018f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018f2:	4a10      	ldr	r2, [pc, #64]	@ (8001934 <HAL_TIM_Base_MspInit+0x84>)
 80018f4:	f043 0302 	orr.w	r3, r3, #2
 80018f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80018fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001934 <HAL_TIM_Base_MspInit+0x84>)
 80018fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	60bb      	str	r3, [r7, #8]
 8001904:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8001906:	2200      	movs	r2, #0
 8001908:	2100      	movs	r1, #0
 800190a:	202b      	movs	r0, #43	@ 0x2b
 800190c:	f000 fb51 	bl	8001fb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8001910:	202b      	movs	r0, #43	@ 0x2b
 8001912:	f000 fb6a 	bl	8001fea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8001916:	2200      	movs	r2, #0
 8001918:	2100      	movs	r1, #0
 800191a:	202c      	movs	r0, #44	@ 0x2c
 800191c:	f000 fb49 	bl	8001fb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8001920:	202c      	movs	r0, #44	@ 0x2c
 8001922:	f000 fb62 	bl	8001fea <HAL_NVIC_EnableIRQ>
}
 8001926:	bf00      	nop
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40000c00 	.word	0x40000c00
 8001934:	40023800 	.word	0x40023800
 8001938:	40010400 	.word	0x40010400

0800193c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b088      	sub	sp, #32
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001944:	f107 030c 	add.w	r3, r7, #12
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]
 8001952:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a12      	ldr	r2, [pc, #72]	@ (80019a4 <HAL_TIM_MspPostInit+0x68>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d11d      	bne.n	800199a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	60bb      	str	r3, [r7, #8]
 8001962:	4b11      	ldr	r3, [pc, #68]	@ (80019a8 <HAL_TIM_MspPostInit+0x6c>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	4a10      	ldr	r2, [pc, #64]	@ (80019a8 <HAL_TIM_MspPostInit+0x6c>)
 8001968:	f043 0304 	orr.w	r3, r3, #4
 800196c:	6313      	str	r3, [r2, #48]	@ 0x30
 800196e:	4b0e      	ldr	r3, [pc, #56]	@ (80019a8 <HAL_TIM_MspPostInit+0x6c>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	f003 0304 	and.w	r3, r3, #4
 8001976:	60bb      	str	r3, [r7, #8]
 8001978:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800197a:	2380      	movs	r3, #128	@ 0x80
 800197c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197e:	2302      	movs	r3, #2
 8001980:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001982:	2300      	movs	r3, #0
 8001984:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001986:	2300      	movs	r3, #0
 8001988:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800198a:	2303      	movs	r3, #3
 800198c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800198e:	f107 030c 	add.w	r3, r7, #12
 8001992:	4619      	mov	r1, r3
 8001994:	4805      	ldr	r0, [pc, #20]	@ (80019ac <HAL_TIM_MspPostInit+0x70>)
 8001996:	f000 fb43 	bl	8002020 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800199a:	bf00      	nop
 800199c:	3720      	adds	r7, #32
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40010400 	.word	0x40010400
 80019a8:	40023800 	.word	0x40023800
 80019ac:	40020800 	.word	0x40020800

080019b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b08a      	sub	sp, #40	@ 0x28
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a19      	ldr	r2, [pc, #100]	@ (8001a34 <HAL_UART_MspInit+0x84>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d12b      	bne.n	8001a2a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	613b      	str	r3, [r7, #16]
 80019d6:	4b18      	ldr	r3, [pc, #96]	@ (8001a38 <HAL_UART_MspInit+0x88>)
 80019d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019da:	4a17      	ldr	r2, [pc, #92]	@ (8001a38 <HAL_UART_MspInit+0x88>)
 80019dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019e2:	4b15      	ldr	r3, [pc, #84]	@ (8001a38 <HAL_UART_MspInit+0x88>)
 80019e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ea:	613b      	str	r3, [r7, #16]
 80019ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	60fb      	str	r3, [r7, #12]
 80019f2:	4b11      	ldr	r3, [pc, #68]	@ (8001a38 <HAL_UART_MspInit+0x88>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	4a10      	ldr	r2, [pc, #64]	@ (8001a38 <HAL_UART_MspInit+0x88>)
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001a38 <HAL_UART_MspInit+0x88>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a0a:	230c      	movs	r3, #12
 8001a0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a16:	2303      	movs	r3, #3
 8001a18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a1a:	2307      	movs	r3, #7
 8001a1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1e:	f107 0314 	add.w	r3, r7, #20
 8001a22:	4619      	mov	r1, r3
 8001a24:	4805      	ldr	r0, [pc, #20]	@ (8001a3c <HAL_UART_MspInit+0x8c>)
 8001a26:	f000 fafb 	bl	8002020 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001a2a:	bf00      	nop
 8001a2c:	3728      	adds	r7, #40	@ 0x28
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40004400 	.word	0x40004400
 8001a38:	40023800 	.word	0x40023800
 8001a3c:	40020000 	.word	0x40020000

08001a40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a44:	bf00      	nop
 8001a46:	e7fd      	b.n	8001a44 <NMI_Handler+0x4>

08001a48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a4c:	bf00      	nop
 8001a4e:	e7fd      	b.n	8001a4c <HardFault_Handler+0x4>

08001a50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a54:	bf00      	nop
 8001a56:	e7fd      	b.n	8001a54 <MemManage_Handler+0x4>

08001a58 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a5c:	bf00      	nop
 8001a5e:	e7fd      	b.n	8001a5c <BusFault_Handler+0x4>

08001a60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a64:	bf00      	nop
 8001a66:	e7fd      	b.n	8001a64 <UsageFault_Handler+0x4>

08001a68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr

08001a76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a76:	b480      	push	{r7}
 8001a78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a88:	bf00      	nop
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a96:	f000 f991 	bl	8001dbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  SysTickFunction();
 8001a9a:	f000 f8f7 	bl	8001c8c <SysTickFunction>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_Pin);
 8001aa6:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001aaa:	f000 fc67 	bl	800237c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}
	...

08001ab4 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001ab8:	4802      	ldr	r0, [pc, #8]	@ (8001ac4 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8001aba:	f001 fc7d 	bl	80033b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000288 	.word	0x20000288

08001ac8 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001acc:	4802      	ldr	r0, [pc, #8]	@ (8001ad8 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8001ace:	f001 fc73 	bl	80033b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20000288 	.word	0x20000288

08001adc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  return 1;
 8001ae0:	2301      	movs	r3, #1
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <_kill>:

int _kill(int pid, int sig)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001af6:	f003 fcd9 	bl	80054ac <__errno>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2216      	movs	r2, #22
 8001afe:	601a      	str	r2, [r3, #0]
  return -1;
 8001b00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3708      	adds	r7, #8
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}

08001b0c <_exit>:

void _exit (int status)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b14:	f04f 31ff 	mov.w	r1, #4294967295
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f7ff ffe7 	bl	8001aec <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b1e:	bf00      	nop
 8001b20:	e7fd      	b.n	8001b1e <_exit+0x12>

08001b22 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b086      	sub	sp, #24
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	60f8      	str	r0, [r7, #12]
 8001b2a:	60b9      	str	r1, [r7, #8]
 8001b2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b2e:	2300      	movs	r3, #0
 8001b30:	617b      	str	r3, [r7, #20]
 8001b32:	e00a      	b.n	8001b4a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b34:	f3af 8000 	nop.w
 8001b38:	4601      	mov	r1, r0
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	1c5a      	adds	r2, r3, #1
 8001b3e:	60ba      	str	r2, [r7, #8]
 8001b40:	b2ca      	uxtb	r2, r1
 8001b42:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	3301      	adds	r3, #1
 8001b48:	617b      	str	r3, [r7, #20]
 8001b4a:	697a      	ldr	r2, [r7, #20]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	dbf0      	blt.n	8001b34 <_read+0x12>
  }

  return len;
 8001b52:	687b      	ldr	r3, [r7, #4]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3718      	adds	r7, #24
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b086      	sub	sp, #24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b68:	2300      	movs	r3, #0
 8001b6a:	617b      	str	r3, [r7, #20]
 8001b6c:	e009      	b.n	8001b82 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	1c5a      	adds	r2, r3, #1
 8001b72:	60ba      	str	r2, [r7, #8]
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7ff fd66 	bl	8001648 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	3301      	adds	r3, #1
 8001b80:	617b      	str	r3, [r7, #20]
 8001b82:	697a      	ldr	r2, [r7, #20]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	429a      	cmp	r2, r3
 8001b88:	dbf1      	blt.n	8001b6e <_write+0x12>
  }
  return len;
 8001b8a:	687b      	ldr	r3, [r7, #4]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3718      	adds	r7, #24
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <_close>:

int _close(int file)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bbc:	605a      	str	r2, [r3, #4]
  return 0;
 8001bbe:	2300      	movs	r3, #0
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <_isatty>:

int _isatty(int file)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bd4:	2301      	movs	r3, #1
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr

08001be2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001be2:	b480      	push	{r7}
 8001be4:	b085      	sub	sp, #20
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	60f8      	str	r0, [r7, #12]
 8001bea:	60b9      	str	r1, [r7, #8]
 8001bec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bee:	2300      	movs	r3, #0
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3714      	adds	r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c04:	4a14      	ldr	r2, [pc, #80]	@ (8001c58 <_sbrk+0x5c>)
 8001c06:	4b15      	ldr	r3, [pc, #84]	@ (8001c5c <_sbrk+0x60>)
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c10:	4b13      	ldr	r3, [pc, #76]	@ (8001c60 <_sbrk+0x64>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d102      	bne.n	8001c1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c18:	4b11      	ldr	r3, [pc, #68]	@ (8001c60 <_sbrk+0x64>)
 8001c1a:	4a12      	ldr	r2, [pc, #72]	@ (8001c64 <_sbrk+0x68>)
 8001c1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c1e:	4b10      	ldr	r3, [pc, #64]	@ (8001c60 <_sbrk+0x64>)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4413      	add	r3, r2
 8001c26:	693a      	ldr	r2, [r7, #16]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d207      	bcs.n	8001c3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c2c:	f003 fc3e 	bl	80054ac <__errno>
 8001c30:	4603      	mov	r3, r0
 8001c32:	220c      	movs	r2, #12
 8001c34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c36:	f04f 33ff 	mov.w	r3, #4294967295
 8001c3a:	e009      	b.n	8001c50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c3c:	4b08      	ldr	r3, [pc, #32]	@ (8001c60 <_sbrk+0x64>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c42:	4b07      	ldr	r3, [pc, #28]	@ (8001c60 <_sbrk+0x64>)
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4413      	add	r3, r2
 8001c4a:	4a05      	ldr	r2, [pc, #20]	@ (8001c60 <_sbrk+0x64>)
 8001c4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3718      	adds	r7, #24
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	20020000 	.word	0x20020000
 8001c5c:	00000400 	.word	0x00000400
 8001c60:	20000324 	.word	0x20000324
 8001c64:	20000480 	.word	0x20000480

08001c68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c6c:	4b06      	ldr	r3, [pc, #24]	@ (8001c88 <SystemInit+0x20>)
 8001c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c72:	4a05      	ldr	r2, [pc, #20]	@ (8001c88 <SystemInit+0x20>)
 8001c74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	e000ed00 	.word	0xe000ed00

08001c8c <SysTickFunction>:
#include "main.h"
#include "pid.h"
#include "encoder.h"
#include "stdio.h"
float i=0;
void SysTickFunction(void) {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
	/*
	 * Anything in this function body will be executed every millisecond.
	 * Call you PID update function here.
	 */

	updatePID();
 8001c90:	f7ff fd2e 	bl	80016f0 <updatePID>
	set_counts((int16_t) TIM2->CNT);
 8001c94:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c9a:	b21b      	sxth	r3, r3
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff f989 	bl	8000fb4 <set_counts>
	i=count_to_angle((int16_t) TIM2->CNT);
 8001ca2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ca8:	b21b      	sxth	r3, r3
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff f9b0 	bl	8001010 <count_to_angle>
 8001cb0:	eef0 7a40 	vmov.f32	s15, s0
 8001cb4:	4b02      	ldr	r3, [pc, #8]	@ (8001cc0 <SysTickFunction+0x34>)
 8001cb6:	edc3 7a00 	vstr	s15, [r3]
//			|| getRightEncoderCounts() < -31000 || getLeftEncoderCounts() < -31000) {
//		int16_t difference = getRightEncoderCounts() - getLeftEncoderCounts();
//		resetEncoders();
//		TIM1->CNT = (int16_t) difference;
//	}
}
 8001cba:	bf00      	nop
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20000328 	.word	0x20000328

08001cc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001cc4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001cfc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001cc8:	f7ff ffce 	bl	8001c68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ccc:	480c      	ldr	r0, [pc, #48]	@ (8001d00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cce:	490d      	ldr	r1, [pc, #52]	@ (8001d04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8001d08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cd4:	e002      	b.n	8001cdc <LoopCopyDataInit>

08001cd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cda:	3304      	adds	r3, #4

08001cdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ce0:	d3f9      	bcc.n	8001cd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ce2:	4a0a      	ldr	r2, [pc, #40]	@ (8001d0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ce4:	4c0a      	ldr	r4, [pc, #40]	@ (8001d10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ce6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ce8:	e001      	b.n	8001cee <LoopFillZerobss>

08001cea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cec:	3204      	adds	r2, #4

08001cee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cf0:	d3fb      	bcc.n	8001cea <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001cf2:	f003 fbe1 	bl	80054b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cf6:	f7ff fa4f 	bl	8001198 <main>
  bx  lr    
 8001cfa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001cfc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d04:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001d08:	080078a0 	.word	0x080078a0
  ldr r2, =_sbss
 8001d0c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001d10:	2000047c 	.word	0x2000047c

08001d14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d14:	e7fe      	b.n	8001d14 <ADC_IRQHandler>
	...

08001d18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001d58 <HAL_Init+0x40>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a0d      	ldr	r2, [pc, #52]	@ (8001d58 <HAL_Init+0x40>)
 8001d22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d28:	4b0b      	ldr	r3, [pc, #44]	@ (8001d58 <HAL_Init+0x40>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a0a      	ldr	r2, [pc, #40]	@ (8001d58 <HAL_Init+0x40>)
 8001d2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d34:	4b08      	ldr	r3, [pc, #32]	@ (8001d58 <HAL_Init+0x40>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a07      	ldr	r2, [pc, #28]	@ (8001d58 <HAL_Init+0x40>)
 8001d3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d40:	2003      	movs	r0, #3
 8001d42:	f000 f92b 	bl	8001f9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d46:	200f      	movs	r0, #15
 8001d48:	f000 f808 	bl	8001d5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d4c:	f7ff fd42 	bl	80017d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40023c00 	.word	0x40023c00

08001d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d64:	4b12      	ldr	r3, [pc, #72]	@ (8001db0 <HAL_InitTick+0x54>)
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	4b12      	ldr	r3, [pc, #72]	@ (8001db4 <HAL_InitTick+0x58>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d72:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f000 f943 	bl	8002006 <HAL_SYSTICK_Config>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e00e      	b.n	8001da8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2b0f      	cmp	r3, #15
 8001d8e:	d80a      	bhi.n	8001da6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d90:	2200      	movs	r2, #0
 8001d92:	6879      	ldr	r1, [r7, #4]
 8001d94:	f04f 30ff 	mov.w	r0, #4294967295
 8001d98:	f000 f90b 	bl	8001fb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d9c:	4a06      	ldr	r2, [pc, #24]	@ (8001db8 <HAL_InitTick+0x5c>)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001da2:	2300      	movs	r3, #0
 8001da4:	e000      	b.n	8001da8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3708      	adds	r7, #8
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	20000004 	.word	0x20000004
 8001db4:	2000000c 	.word	0x2000000c
 8001db8:	20000008 	.word	0x20000008

08001dbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dc0:	4b06      	ldr	r3, [pc, #24]	@ (8001ddc <HAL_IncTick+0x20>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	4b06      	ldr	r3, [pc, #24]	@ (8001de0 <HAL_IncTick+0x24>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4413      	add	r3, r2
 8001dcc:	4a04      	ldr	r2, [pc, #16]	@ (8001de0 <HAL_IncTick+0x24>)
 8001dce:	6013      	str	r3, [r2, #0]
}
 8001dd0:	bf00      	nop
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	2000000c 	.word	0x2000000c
 8001de0:	2000032c 	.word	0x2000032c

08001de4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  return uwTick;
 8001de8:	4b03      	ldr	r3, [pc, #12]	@ (8001df8 <HAL_GetTick+0x14>)
 8001dea:	681b      	ldr	r3, [r3, #0]
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	2000032c 	.word	0x2000032c

08001dfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b085      	sub	sp, #20
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f003 0307 	and.w	r3, r3, #7
 8001e0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e40 <__NVIC_SetPriorityGrouping+0x44>)
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e12:	68ba      	ldr	r2, [r7, #8]
 8001e14:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e18:	4013      	ands	r3, r2
 8001e1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e24:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e2e:	4a04      	ldr	r2, [pc, #16]	@ (8001e40 <__NVIC_SetPriorityGrouping+0x44>)
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	60d3      	str	r3, [r2, #12]
}
 8001e34:	bf00      	nop
 8001e36:	3714      	adds	r7, #20
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e48:	4b04      	ldr	r3, [pc, #16]	@ (8001e5c <__NVIC_GetPriorityGrouping+0x18>)
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	0a1b      	lsrs	r3, r3, #8
 8001e4e:	f003 0307 	and.w	r3, r3, #7
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	e000ed00 	.word	0xe000ed00

08001e60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	db0b      	blt.n	8001e8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e72:	79fb      	ldrb	r3, [r7, #7]
 8001e74:	f003 021f 	and.w	r2, r3, #31
 8001e78:	4907      	ldr	r1, [pc, #28]	@ (8001e98 <__NVIC_EnableIRQ+0x38>)
 8001e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e7e:	095b      	lsrs	r3, r3, #5
 8001e80:	2001      	movs	r0, #1
 8001e82:	fa00 f202 	lsl.w	r2, r0, r2
 8001e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e8a:	bf00      	nop
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	e000e100 	.word	0xe000e100

08001e9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	6039      	str	r1, [r7, #0]
 8001ea6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	db0a      	blt.n	8001ec6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	b2da      	uxtb	r2, r3
 8001eb4:	490c      	ldr	r1, [pc, #48]	@ (8001ee8 <__NVIC_SetPriority+0x4c>)
 8001eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eba:	0112      	lsls	r2, r2, #4
 8001ebc:	b2d2      	uxtb	r2, r2
 8001ebe:	440b      	add	r3, r1
 8001ec0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ec4:	e00a      	b.n	8001edc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	b2da      	uxtb	r2, r3
 8001eca:	4908      	ldr	r1, [pc, #32]	@ (8001eec <__NVIC_SetPriority+0x50>)
 8001ecc:	79fb      	ldrb	r3, [r7, #7]
 8001ece:	f003 030f 	and.w	r3, r3, #15
 8001ed2:	3b04      	subs	r3, #4
 8001ed4:	0112      	lsls	r2, r2, #4
 8001ed6:	b2d2      	uxtb	r2, r2
 8001ed8:	440b      	add	r3, r1
 8001eda:	761a      	strb	r2, [r3, #24]
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr
 8001ee8:	e000e100 	.word	0xe000e100
 8001eec:	e000ed00 	.word	0xe000ed00

08001ef0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b089      	sub	sp, #36	@ 0x24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f003 0307 	and.w	r3, r3, #7
 8001f02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	f1c3 0307 	rsb	r3, r3, #7
 8001f0a:	2b04      	cmp	r3, #4
 8001f0c:	bf28      	it	cs
 8001f0e:	2304      	movcs	r3, #4
 8001f10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	3304      	adds	r3, #4
 8001f16:	2b06      	cmp	r3, #6
 8001f18:	d902      	bls.n	8001f20 <NVIC_EncodePriority+0x30>
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	3b03      	subs	r3, #3
 8001f1e:	e000      	b.n	8001f22 <NVIC_EncodePriority+0x32>
 8001f20:	2300      	movs	r3, #0
 8001f22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f24:	f04f 32ff 	mov.w	r2, #4294967295
 8001f28:	69bb      	ldr	r3, [r7, #24]
 8001f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2e:	43da      	mvns	r2, r3
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	401a      	ands	r2, r3
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f38:	f04f 31ff 	mov.w	r1, #4294967295
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f42:	43d9      	mvns	r1, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f48:	4313      	orrs	r3, r2
         );
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3724      	adds	r7, #36	@ 0x24
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
	...

08001f58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3b01      	subs	r3, #1
 8001f64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f68:	d301      	bcc.n	8001f6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e00f      	b.n	8001f8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001f98 <SysTick_Config+0x40>)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3b01      	subs	r3, #1
 8001f74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f76:	210f      	movs	r1, #15
 8001f78:	f04f 30ff 	mov.w	r0, #4294967295
 8001f7c:	f7ff ff8e 	bl	8001e9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f80:	4b05      	ldr	r3, [pc, #20]	@ (8001f98 <SysTick_Config+0x40>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f86:	4b04      	ldr	r3, [pc, #16]	@ (8001f98 <SysTick_Config+0x40>)
 8001f88:	2207      	movs	r2, #7
 8001f8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	e000e010 	.word	0xe000e010

08001f9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f7ff ff29 	bl	8001dfc <__NVIC_SetPriorityGrouping>
}
 8001faa:	bf00      	nop
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b086      	sub	sp, #24
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	4603      	mov	r3, r0
 8001fba:	60b9      	str	r1, [r7, #8]
 8001fbc:	607a      	str	r2, [r7, #4]
 8001fbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fc4:	f7ff ff3e 	bl	8001e44 <__NVIC_GetPriorityGrouping>
 8001fc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	68b9      	ldr	r1, [r7, #8]
 8001fce:	6978      	ldr	r0, [r7, #20]
 8001fd0:	f7ff ff8e 	bl	8001ef0 <NVIC_EncodePriority>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fda:	4611      	mov	r1, r2
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff ff5d 	bl	8001e9c <__NVIC_SetPriority>
}
 8001fe2:	bf00      	nop
 8001fe4:	3718      	adds	r7, #24
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b082      	sub	sp, #8
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7ff ff31 	bl	8001e60 <__NVIC_EnableIRQ>
}
 8001ffe:	bf00      	nop
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}

08002006 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b082      	sub	sp, #8
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f7ff ffa2 	bl	8001f58 <SysTick_Config>
 8002014:	4603      	mov	r3, r0
}
 8002016:	4618      	mov	r0, r3
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
	...

08002020 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002020:	b480      	push	{r7}
 8002022:	b089      	sub	sp, #36	@ 0x24
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800202a:	2300      	movs	r3, #0
 800202c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800202e:	2300      	movs	r3, #0
 8002030:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002032:	2300      	movs	r3, #0
 8002034:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002036:	2300      	movs	r3, #0
 8002038:	61fb      	str	r3, [r7, #28]
 800203a:	e165      	b.n	8002308 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800203c:	2201      	movs	r2, #1
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	fa02 f303 	lsl.w	r3, r2, r3
 8002044:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	697a      	ldr	r2, [r7, #20]
 800204c:	4013      	ands	r3, r2
 800204e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002050:	693a      	ldr	r2, [r7, #16]
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	429a      	cmp	r2, r3
 8002056:	f040 8154 	bne.w	8002302 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f003 0303 	and.w	r3, r3, #3
 8002062:	2b01      	cmp	r3, #1
 8002064:	d005      	beq.n	8002072 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800206e:	2b02      	cmp	r3, #2
 8002070:	d130      	bne.n	80020d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	005b      	lsls	r3, r3, #1
 800207c:	2203      	movs	r2, #3
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	43db      	mvns	r3, r3
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	4013      	ands	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	68da      	ldr	r2, [r3, #12]
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	005b      	lsls	r3, r3, #1
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	4313      	orrs	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020a8:	2201      	movs	r2, #1
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	43db      	mvns	r3, r3
 80020b2:	69ba      	ldr	r2, [r7, #24]
 80020b4:	4013      	ands	r3, r2
 80020b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	091b      	lsrs	r3, r3, #4
 80020be:	f003 0201 	and.w	r2, r3, #1
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	fa02 f303 	lsl.w	r3, r2, r3
 80020c8:	69ba      	ldr	r2, [r7, #24]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	69ba      	ldr	r2, [r7, #24]
 80020d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f003 0303 	and.w	r3, r3, #3
 80020dc:	2b03      	cmp	r3, #3
 80020de:	d017      	beq.n	8002110 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	005b      	lsls	r3, r3, #1
 80020ea:	2203      	movs	r2, #3
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	43db      	mvns	r3, r3
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	4013      	ands	r3, r2
 80020f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	fa02 f303 	lsl.w	r3, r2, r3
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	4313      	orrs	r3, r2
 8002108:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f003 0303 	and.w	r3, r3, #3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d123      	bne.n	8002164 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	08da      	lsrs	r2, r3, #3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	3208      	adds	r2, #8
 8002124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002128:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	f003 0307 	and.w	r3, r3, #7
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	220f      	movs	r2, #15
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	43db      	mvns	r3, r3
 800213a:	69ba      	ldr	r2, [r7, #24]
 800213c:	4013      	ands	r3, r2
 800213e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	691a      	ldr	r2, [r3, #16]
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	f003 0307 	and.w	r3, r3, #7
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	4313      	orrs	r3, r2
 8002154:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	08da      	lsrs	r2, r3, #3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	3208      	adds	r2, #8
 800215e:	69b9      	ldr	r1, [r7, #24]
 8002160:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	2203      	movs	r2, #3
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	43db      	mvns	r3, r3
 8002176:	69ba      	ldr	r2, [r7, #24]
 8002178:	4013      	ands	r3, r2
 800217a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f003 0203 	and.w	r2, r3, #3
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	4313      	orrs	r3, r2
 8002190:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	f000 80ae 	beq.w	8002302 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	60fb      	str	r3, [r7, #12]
 80021aa:	4b5d      	ldr	r3, [pc, #372]	@ (8002320 <HAL_GPIO_Init+0x300>)
 80021ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ae:	4a5c      	ldr	r2, [pc, #368]	@ (8002320 <HAL_GPIO_Init+0x300>)
 80021b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80021b6:	4b5a      	ldr	r3, [pc, #360]	@ (8002320 <HAL_GPIO_Init+0x300>)
 80021b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021c2:	4a58      	ldr	r2, [pc, #352]	@ (8002324 <HAL_GPIO_Init+0x304>)
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	089b      	lsrs	r3, r3, #2
 80021c8:	3302      	adds	r3, #2
 80021ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	f003 0303 	and.w	r3, r3, #3
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	220f      	movs	r2, #15
 80021da:	fa02 f303 	lsl.w	r3, r2, r3
 80021de:	43db      	mvns	r3, r3
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	4013      	ands	r3, r2
 80021e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a4f      	ldr	r2, [pc, #316]	@ (8002328 <HAL_GPIO_Init+0x308>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d025      	beq.n	800223a <HAL_GPIO_Init+0x21a>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a4e      	ldr	r2, [pc, #312]	@ (800232c <HAL_GPIO_Init+0x30c>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d01f      	beq.n	8002236 <HAL_GPIO_Init+0x216>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a4d      	ldr	r2, [pc, #308]	@ (8002330 <HAL_GPIO_Init+0x310>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d019      	beq.n	8002232 <HAL_GPIO_Init+0x212>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a4c      	ldr	r2, [pc, #304]	@ (8002334 <HAL_GPIO_Init+0x314>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d013      	beq.n	800222e <HAL_GPIO_Init+0x20e>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a4b      	ldr	r2, [pc, #300]	@ (8002338 <HAL_GPIO_Init+0x318>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d00d      	beq.n	800222a <HAL_GPIO_Init+0x20a>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a4a      	ldr	r2, [pc, #296]	@ (800233c <HAL_GPIO_Init+0x31c>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d007      	beq.n	8002226 <HAL_GPIO_Init+0x206>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a49      	ldr	r2, [pc, #292]	@ (8002340 <HAL_GPIO_Init+0x320>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d101      	bne.n	8002222 <HAL_GPIO_Init+0x202>
 800221e:	2306      	movs	r3, #6
 8002220:	e00c      	b.n	800223c <HAL_GPIO_Init+0x21c>
 8002222:	2307      	movs	r3, #7
 8002224:	e00a      	b.n	800223c <HAL_GPIO_Init+0x21c>
 8002226:	2305      	movs	r3, #5
 8002228:	e008      	b.n	800223c <HAL_GPIO_Init+0x21c>
 800222a:	2304      	movs	r3, #4
 800222c:	e006      	b.n	800223c <HAL_GPIO_Init+0x21c>
 800222e:	2303      	movs	r3, #3
 8002230:	e004      	b.n	800223c <HAL_GPIO_Init+0x21c>
 8002232:	2302      	movs	r3, #2
 8002234:	e002      	b.n	800223c <HAL_GPIO_Init+0x21c>
 8002236:	2301      	movs	r3, #1
 8002238:	e000      	b.n	800223c <HAL_GPIO_Init+0x21c>
 800223a:	2300      	movs	r3, #0
 800223c:	69fa      	ldr	r2, [r7, #28]
 800223e:	f002 0203 	and.w	r2, r2, #3
 8002242:	0092      	lsls	r2, r2, #2
 8002244:	4093      	lsls	r3, r2
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	4313      	orrs	r3, r2
 800224a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800224c:	4935      	ldr	r1, [pc, #212]	@ (8002324 <HAL_GPIO_Init+0x304>)
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	089b      	lsrs	r3, r3, #2
 8002252:	3302      	adds	r3, #2
 8002254:	69ba      	ldr	r2, [r7, #24]
 8002256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800225a:	4b3a      	ldr	r3, [pc, #232]	@ (8002344 <HAL_GPIO_Init+0x324>)
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	43db      	mvns	r3, r3
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	4013      	ands	r3, r2
 8002268:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d003      	beq.n	800227e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002276:	69ba      	ldr	r2, [r7, #24]
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	4313      	orrs	r3, r2
 800227c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800227e:	4a31      	ldr	r2, [pc, #196]	@ (8002344 <HAL_GPIO_Init+0x324>)
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002284:	4b2f      	ldr	r3, [pc, #188]	@ (8002344 <HAL_GPIO_Init+0x324>)
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	43db      	mvns	r3, r3
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	4013      	ands	r3, r2
 8002292:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d003      	beq.n	80022a8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022a8:	4a26      	ldr	r2, [pc, #152]	@ (8002344 <HAL_GPIO_Init+0x324>)
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022ae:	4b25      	ldr	r3, [pc, #148]	@ (8002344 <HAL_GPIO_Init+0x324>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	43db      	mvns	r3, r3
 80022b8:	69ba      	ldr	r2, [r7, #24]
 80022ba:	4013      	ands	r3, r2
 80022bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80022ca:	69ba      	ldr	r2, [r7, #24]
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022d2:	4a1c      	ldr	r2, [pc, #112]	@ (8002344 <HAL_GPIO_Init+0x324>)
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002344 <HAL_GPIO_Init+0x324>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	43db      	mvns	r3, r3
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4013      	ands	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80022fc:	4a11      	ldr	r2, [pc, #68]	@ (8002344 <HAL_GPIO_Init+0x324>)
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	3301      	adds	r3, #1
 8002306:	61fb      	str	r3, [r7, #28]
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	2b0f      	cmp	r3, #15
 800230c:	f67f ae96 	bls.w	800203c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002310:	bf00      	nop
 8002312:	bf00      	nop
 8002314:	3724      	adds	r7, #36	@ 0x24
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	40023800 	.word	0x40023800
 8002324:	40013800 	.word	0x40013800
 8002328:	40020000 	.word	0x40020000
 800232c:	40020400 	.word	0x40020400
 8002330:	40020800 	.word	0x40020800
 8002334:	40020c00 	.word	0x40020c00
 8002338:	40021000 	.word	0x40021000
 800233c:	40021400 	.word	0x40021400
 8002340:	40021800 	.word	0x40021800
 8002344:	40013c00 	.word	0x40013c00

08002348 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	460b      	mov	r3, r1
 8002352:	807b      	strh	r3, [r7, #2]
 8002354:	4613      	mov	r3, r2
 8002356:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002358:	787b      	ldrb	r3, [r7, #1]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d003      	beq.n	8002366 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800235e:	887a      	ldrh	r2, [r7, #2]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002364:	e003      	b.n	800236e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002366:	887b      	ldrh	r3, [r7, #2]
 8002368:	041a      	lsls	r2, r3, #16
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	619a      	str	r2, [r3, #24]
}
 800236e:	bf00      	nop
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
	...

0800237c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	4603      	mov	r3, r0
 8002384:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002386:	4b08      	ldr	r3, [pc, #32]	@ (80023a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002388:	695a      	ldr	r2, [r3, #20]
 800238a:	88fb      	ldrh	r3, [r7, #6]
 800238c:	4013      	ands	r3, r2
 800238e:	2b00      	cmp	r3, #0
 8002390:	d006      	beq.n	80023a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002392:	4a05      	ldr	r2, [pc, #20]	@ (80023a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002394:	88fb      	ldrh	r3, [r7, #6]
 8002396:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002398:	88fb      	ldrh	r3, [r7, #6]
 800239a:	4618      	mov	r0, r3
 800239c:	f7ff f966 	bl	800166c <HAL_GPIO_EXTI_Callback>
  }
}
 80023a0:	bf00      	nop
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	40013c00 	.word	0x40013c00

080023ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d101      	bne.n	80023c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e0cc      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023c0:	4b68      	ldr	r3, [pc, #416]	@ (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 030f 	and.w	r3, r3, #15
 80023c8:	683a      	ldr	r2, [r7, #0]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d90c      	bls.n	80023e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ce:	4b65      	ldr	r3, [pc, #404]	@ (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80023d0:	683a      	ldr	r2, [r7, #0]
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023d6:	4b63      	ldr	r3, [pc, #396]	@ (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 030f 	and.w	r3, r3, #15
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d001      	beq.n	80023e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e0b8      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0302 	and.w	r3, r3, #2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d020      	beq.n	8002436 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d005      	beq.n	800240c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002400:	4b59      	ldr	r3, [pc, #356]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	4a58      	ldr	r2, [pc, #352]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002406:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800240a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0308 	and.w	r3, r3, #8
 8002414:	2b00      	cmp	r3, #0
 8002416:	d005      	beq.n	8002424 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002418:	4b53      	ldr	r3, [pc, #332]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	4a52      	ldr	r2, [pc, #328]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800241e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002422:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002424:	4b50      	ldr	r3, [pc, #320]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	494d      	ldr	r1, [pc, #308]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002432:	4313      	orrs	r3, r2
 8002434:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	2b00      	cmp	r3, #0
 8002440:	d044      	beq.n	80024cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d107      	bne.n	800245a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800244a:	4b47      	ldr	r3, [pc, #284]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d119      	bne.n	800248a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e07f      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	2b02      	cmp	r3, #2
 8002460:	d003      	beq.n	800246a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002466:	2b03      	cmp	r3, #3
 8002468:	d107      	bne.n	800247a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800246a:	4b3f      	ldr	r3, [pc, #252]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d109      	bne.n	800248a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e06f      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800247a:	4b3b      	ldr	r3, [pc, #236]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	2b00      	cmp	r3, #0
 8002484:	d101      	bne.n	800248a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e067      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800248a:	4b37      	ldr	r3, [pc, #220]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f023 0203 	bic.w	r2, r3, #3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	4934      	ldr	r1, [pc, #208]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002498:	4313      	orrs	r3, r2
 800249a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800249c:	f7ff fca2 	bl	8001de4 <HAL_GetTick>
 80024a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024a2:	e00a      	b.n	80024ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024a4:	f7ff fc9e 	bl	8001de4 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e04f      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ba:	4b2b      	ldr	r3, [pc, #172]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f003 020c 	and.w	r2, r3, #12
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d1eb      	bne.n	80024a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024cc:	4b25      	ldr	r3, [pc, #148]	@ (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 030f 	and.w	r3, r3, #15
 80024d4:	683a      	ldr	r2, [r7, #0]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d20c      	bcs.n	80024f4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024da:	4b22      	ldr	r3, [pc, #136]	@ (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80024dc:	683a      	ldr	r2, [r7, #0]
 80024de:	b2d2      	uxtb	r2, r2
 80024e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024e2:	4b20      	ldr	r3, [pc, #128]	@ (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 030f 	and.w	r3, r3, #15
 80024ea:	683a      	ldr	r2, [r7, #0]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d001      	beq.n	80024f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e032      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0304 	and.w	r3, r3, #4
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d008      	beq.n	8002512 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002500:	4b19      	ldr	r3, [pc, #100]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	4916      	ldr	r1, [pc, #88]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800250e:	4313      	orrs	r3, r2
 8002510:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0308 	and.w	r3, r3, #8
 800251a:	2b00      	cmp	r3, #0
 800251c:	d009      	beq.n	8002532 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800251e:	4b12      	ldr	r3, [pc, #72]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	00db      	lsls	r3, r3, #3
 800252c:	490e      	ldr	r1, [pc, #56]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800252e:	4313      	orrs	r3, r2
 8002530:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002532:	f000 f855 	bl	80025e0 <HAL_RCC_GetSysClockFreq>
 8002536:	4602      	mov	r2, r0
 8002538:	4b0b      	ldr	r3, [pc, #44]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	091b      	lsrs	r3, r3, #4
 800253e:	f003 030f 	and.w	r3, r3, #15
 8002542:	490a      	ldr	r1, [pc, #40]	@ (800256c <HAL_RCC_ClockConfig+0x1c0>)
 8002544:	5ccb      	ldrb	r3, [r1, r3]
 8002546:	fa22 f303 	lsr.w	r3, r2, r3
 800254a:	4a09      	ldr	r2, [pc, #36]	@ (8002570 <HAL_RCC_ClockConfig+0x1c4>)
 800254c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800254e:	4b09      	ldr	r3, [pc, #36]	@ (8002574 <HAL_RCC_ClockConfig+0x1c8>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4618      	mov	r0, r3
 8002554:	f7ff fc02 	bl	8001d5c <HAL_InitTick>

  return HAL_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40023c00 	.word	0x40023c00
 8002568:	40023800 	.word	0x40023800
 800256c:	080074f0 	.word	0x080074f0
 8002570:	20000004 	.word	0x20000004
 8002574:	20000008 	.word	0x20000008

08002578 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800257c:	4b03      	ldr	r3, [pc, #12]	@ (800258c <HAL_RCC_GetHCLKFreq+0x14>)
 800257e:	681b      	ldr	r3, [r3, #0]
}
 8002580:	4618      	mov	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	20000004 	.word	0x20000004

08002590 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002594:	f7ff fff0 	bl	8002578 <HAL_RCC_GetHCLKFreq>
 8002598:	4602      	mov	r2, r0
 800259a:	4b05      	ldr	r3, [pc, #20]	@ (80025b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	0a9b      	lsrs	r3, r3, #10
 80025a0:	f003 0307 	and.w	r3, r3, #7
 80025a4:	4903      	ldr	r1, [pc, #12]	@ (80025b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025a6:	5ccb      	ldrb	r3, [r1, r3]
 80025a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40023800 	.word	0x40023800
 80025b4:	08007500 	.word	0x08007500

080025b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025bc:	f7ff ffdc 	bl	8002578 <HAL_RCC_GetHCLKFreq>
 80025c0:	4602      	mov	r2, r0
 80025c2:	4b05      	ldr	r3, [pc, #20]	@ (80025d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	0b5b      	lsrs	r3, r3, #13
 80025c8:	f003 0307 	and.w	r3, r3, #7
 80025cc:	4903      	ldr	r1, [pc, #12]	@ (80025dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80025ce:	5ccb      	ldrb	r3, [r1, r3]
 80025d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	40023800 	.word	0x40023800
 80025dc:	08007500 	.word	0x08007500

080025e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025e4:	b0a6      	sub	sp, #152	@ 0x98
 80025e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80025e8:	2300      	movs	r3, #0
 80025ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80025ee:	2300      	movs	r3, #0
 80025f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80025f4:	2300      	movs	r3, #0
 80025f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80025fa:	2300      	movs	r3, #0
 80025fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8002600:	2300      	movs	r3, #0
 8002602:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002606:	4bc8      	ldr	r3, [pc, #800]	@ (8002928 <HAL_RCC_GetSysClockFreq+0x348>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f003 030c 	and.w	r3, r3, #12
 800260e:	2b0c      	cmp	r3, #12
 8002610:	f200 817e 	bhi.w	8002910 <HAL_RCC_GetSysClockFreq+0x330>
 8002614:	a201      	add	r2, pc, #4	@ (adr r2, 800261c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800261a:	bf00      	nop
 800261c:	08002651 	.word	0x08002651
 8002620:	08002911 	.word	0x08002911
 8002624:	08002911 	.word	0x08002911
 8002628:	08002911 	.word	0x08002911
 800262c:	08002659 	.word	0x08002659
 8002630:	08002911 	.word	0x08002911
 8002634:	08002911 	.word	0x08002911
 8002638:	08002911 	.word	0x08002911
 800263c:	08002661 	.word	0x08002661
 8002640:	08002911 	.word	0x08002911
 8002644:	08002911 	.word	0x08002911
 8002648:	08002911 	.word	0x08002911
 800264c:	080027cb 	.word	0x080027cb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002650:	4bb6      	ldr	r3, [pc, #728]	@ (800292c <HAL_RCC_GetSysClockFreq+0x34c>)
 8002652:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002656:	e15f      	b.n	8002918 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002658:	4bb5      	ldr	r3, [pc, #724]	@ (8002930 <HAL_RCC_GetSysClockFreq+0x350>)
 800265a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800265e:	e15b      	b.n	8002918 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002660:	4bb1      	ldr	r3, [pc, #708]	@ (8002928 <HAL_RCC_GetSysClockFreq+0x348>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002668:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800266c:	4bae      	ldr	r3, [pc, #696]	@ (8002928 <HAL_RCC_GetSysClockFreq+0x348>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d031      	beq.n	80026dc <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002678:	4bab      	ldr	r3, [pc, #684]	@ (8002928 <HAL_RCC_GetSysClockFreq+0x348>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	099b      	lsrs	r3, r3, #6
 800267e:	2200      	movs	r2, #0
 8002680:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002682:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002684:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002686:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800268a:	663b      	str	r3, [r7, #96]	@ 0x60
 800268c:	2300      	movs	r3, #0
 800268e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002690:	4ba7      	ldr	r3, [pc, #668]	@ (8002930 <HAL_RCC_GetSysClockFreq+0x350>)
 8002692:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002696:	462a      	mov	r2, r5
 8002698:	fb03 f202 	mul.w	r2, r3, r2
 800269c:	2300      	movs	r3, #0
 800269e:	4621      	mov	r1, r4
 80026a0:	fb01 f303 	mul.w	r3, r1, r3
 80026a4:	4413      	add	r3, r2
 80026a6:	4aa2      	ldr	r2, [pc, #648]	@ (8002930 <HAL_RCC_GetSysClockFreq+0x350>)
 80026a8:	4621      	mov	r1, r4
 80026aa:	fba1 1202 	umull	r1, r2, r1, r2
 80026ae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80026b0:	460a      	mov	r2, r1
 80026b2:	67ba      	str	r2, [r7, #120]	@ 0x78
 80026b4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80026b6:	4413      	add	r3, r2
 80026b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80026ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80026be:	2200      	movs	r2, #0
 80026c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80026c2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80026c4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80026c8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80026cc:	f7fe fadc 	bl	8000c88 <__aeabi_uldivmod>
 80026d0:	4602      	mov	r2, r0
 80026d2:	460b      	mov	r3, r1
 80026d4:	4613      	mov	r3, r2
 80026d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80026da:	e064      	b.n	80027a6 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026dc:	4b92      	ldr	r3, [pc, #584]	@ (8002928 <HAL_RCC_GetSysClockFreq+0x348>)
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	099b      	lsrs	r3, r3, #6
 80026e2:	2200      	movs	r2, #0
 80026e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80026e6:	657a      	str	r2, [r7, #84]	@ 0x54
 80026e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80026f0:	2300      	movs	r3, #0
 80026f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80026f4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80026f8:	4622      	mov	r2, r4
 80026fa:	462b      	mov	r3, r5
 80026fc:	f04f 0000 	mov.w	r0, #0
 8002700:	f04f 0100 	mov.w	r1, #0
 8002704:	0159      	lsls	r1, r3, #5
 8002706:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800270a:	0150      	lsls	r0, r2, #5
 800270c:	4602      	mov	r2, r0
 800270e:	460b      	mov	r3, r1
 8002710:	4621      	mov	r1, r4
 8002712:	1a51      	subs	r1, r2, r1
 8002714:	6139      	str	r1, [r7, #16]
 8002716:	4629      	mov	r1, r5
 8002718:	eb63 0301 	sbc.w	r3, r3, r1
 800271c:	617b      	str	r3, [r7, #20]
 800271e:	f04f 0200 	mov.w	r2, #0
 8002722:	f04f 0300 	mov.w	r3, #0
 8002726:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800272a:	4659      	mov	r1, fp
 800272c:	018b      	lsls	r3, r1, #6
 800272e:	4651      	mov	r1, sl
 8002730:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002734:	4651      	mov	r1, sl
 8002736:	018a      	lsls	r2, r1, #6
 8002738:	4651      	mov	r1, sl
 800273a:	ebb2 0801 	subs.w	r8, r2, r1
 800273e:	4659      	mov	r1, fp
 8002740:	eb63 0901 	sbc.w	r9, r3, r1
 8002744:	f04f 0200 	mov.w	r2, #0
 8002748:	f04f 0300 	mov.w	r3, #0
 800274c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002750:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002754:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002758:	4690      	mov	r8, r2
 800275a:	4699      	mov	r9, r3
 800275c:	4623      	mov	r3, r4
 800275e:	eb18 0303 	adds.w	r3, r8, r3
 8002762:	60bb      	str	r3, [r7, #8]
 8002764:	462b      	mov	r3, r5
 8002766:	eb49 0303 	adc.w	r3, r9, r3
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	f04f 0200 	mov.w	r2, #0
 8002770:	f04f 0300 	mov.w	r3, #0
 8002774:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002778:	4629      	mov	r1, r5
 800277a:	028b      	lsls	r3, r1, #10
 800277c:	4621      	mov	r1, r4
 800277e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002782:	4621      	mov	r1, r4
 8002784:	028a      	lsls	r2, r1, #10
 8002786:	4610      	mov	r0, r2
 8002788:	4619      	mov	r1, r3
 800278a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800278e:	2200      	movs	r2, #0
 8002790:	643b      	str	r3, [r7, #64]	@ 0x40
 8002792:	647a      	str	r2, [r7, #68]	@ 0x44
 8002794:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002798:	f7fe fa76 	bl	8000c88 <__aeabi_uldivmod>
 800279c:	4602      	mov	r2, r0
 800279e:	460b      	mov	r3, r1
 80027a0:	4613      	mov	r3, r2
 80027a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80027a6:	4b60      	ldr	r3, [pc, #384]	@ (8002928 <HAL_RCC_GetSysClockFreq+0x348>)
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	0c1b      	lsrs	r3, r3, #16
 80027ac:	f003 0303 	and.w	r3, r3, #3
 80027b0:	3301      	adds	r3, #1
 80027b2:	005b      	lsls	r3, r3, #1
 80027b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80027b8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80027bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80027c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80027c8:	e0a6      	b.n	8002918 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027ca:	4b57      	ldr	r3, [pc, #348]	@ (8002928 <HAL_RCC_GetSysClockFreq+0x348>)
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027d6:	4b54      	ldr	r3, [pc, #336]	@ (8002928 <HAL_RCC_GetSysClockFreq+0x348>)
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d02a      	beq.n	8002838 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027e2:	4b51      	ldr	r3, [pc, #324]	@ (8002928 <HAL_RCC_GetSysClockFreq+0x348>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	099b      	lsrs	r3, r3, #6
 80027e8:	2200      	movs	r2, #0
 80027ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80027ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80027ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027f0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80027f4:	2100      	movs	r1, #0
 80027f6:	4b4e      	ldr	r3, [pc, #312]	@ (8002930 <HAL_RCC_GetSysClockFreq+0x350>)
 80027f8:	fb03 f201 	mul.w	r2, r3, r1
 80027fc:	2300      	movs	r3, #0
 80027fe:	fb00 f303 	mul.w	r3, r0, r3
 8002802:	4413      	add	r3, r2
 8002804:	4a4a      	ldr	r2, [pc, #296]	@ (8002930 <HAL_RCC_GetSysClockFreq+0x350>)
 8002806:	fba0 1202 	umull	r1, r2, r0, r2
 800280a:	677a      	str	r2, [r7, #116]	@ 0x74
 800280c:	460a      	mov	r2, r1
 800280e:	673a      	str	r2, [r7, #112]	@ 0x70
 8002810:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002812:	4413      	add	r3, r2
 8002814:	677b      	str	r3, [r7, #116]	@ 0x74
 8002816:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800281a:	2200      	movs	r2, #0
 800281c:	633b      	str	r3, [r7, #48]	@ 0x30
 800281e:	637a      	str	r2, [r7, #52]	@ 0x34
 8002820:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002824:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002828:	f7fe fa2e 	bl	8000c88 <__aeabi_uldivmod>
 800282c:	4602      	mov	r2, r0
 800282e:	460b      	mov	r3, r1
 8002830:	4613      	mov	r3, r2
 8002832:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002836:	e05b      	b.n	80028f0 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002838:	4b3b      	ldr	r3, [pc, #236]	@ (8002928 <HAL_RCC_GetSysClockFreq+0x348>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	099b      	lsrs	r3, r3, #6
 800283e:	2200      	movs	r2, #0
 8002840:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002842:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002846:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800284a:	623b      	str	r3, [r7, #32]
 800284c:	2300      	movs	r3, #0
 800284e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002850:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002854:	4642      	mov	r2, r8
 8002856:	464b      	mov	r3, r9
 8002858:	f04f 0000 	mov.w	r0, #0
 800285c:	f04f 0100 	mov.w	r1, #0
 8002860:	0159      	lsls	r1, r3, #5
 8002862:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002866:	0150      	lsls	r0, r2, #5
 8002868:	4602      	mov	r2, r0
 800286a:	460b      	mov	r3, r1
 800286c:	4641      	mov	r1, r8
 800286e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002872:	4649      	mov	r1, r9
 8002874:	eb63 0b01 	sbc.w	fp, r3, r1
 8002878:	f04f 0200 	mov.w	r2, #0
 800287c:	f04f 0300 	mov.w	r3, #0
 8002880:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002884:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002888:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800288c:	ebb2 040a 	subs.w	r4, r2, sl
 8002890:	eb63 050b 	sbc.w	r5, r3, fp
 8002894:	f04f 0200 	mov.w	r2, #0
 8002898:	f04f 0300 	mov.w	r3, #0
 800289c:	00eb      	lsls	r3, r5, #3
 800289e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80028a2:	00e2      	lsls	r2, r4, #3
 80028a4:	4614      	mov	r4, r2
 80028a6:	461d      	mov	r5, r3
 80028a8:	4643      	mov	r3, r8
 80028aa:	18e3      	adds	r3, r4, r3
 80028ac:	603b      	str	r3, [r7, #0]
 80028ae:	464b      	mov	r3, r9
 80028b0:	eb45 0303 	adc.w	r3, r5, r3
 80028b4:	607b      	str	r3, [r7, #4]
 80028b6:	f04f 0200 	mov.w	r2, #0
 80028ba:	f04f 0300 	mov.w	r3, #0
 80028be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80028c2:	4629      	mov	r1, r5
 80028c4:	028b      	lsls	r3, r1, #10
 80028c6:	4621      	mov	r1, r4
 80028c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80028cc:	4621      	mov	r1, r4
 80028ce:	028a      	lsls	r2, r1, #10
 80028d0:	4610      	mov	r0, r2
 80028d2:	4619      	mov	r1, r3
 80028d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028d8:	2200      	movs	r2, #0
 80028da:	61bb      	str	r3, [r7, #24]
 80028dc:	61fa      	str	r2, [r7, #28]
 80028de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028e2:	f7fe f9d1 	bl	8000c88 <__aeabi_uldivmod>
 80028e6:	4602      	mov	r2, r0
 80028e8:	460b      	mov	r3, r1
 80028ea:	4613      	mov	r3, r2
 80028ec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80028f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002928 <HAL_RCC_GetSysClockFreq+0x348>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	0f1b      	lsrs	r3, r3, #28
 80028f6:	f003 0307 	and.w	r3, r3, #7
 80028fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80028fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002902:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002906:	fbb2 f3f3 	udiv	r3, r2, r3
 800290a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800290e:	e003      	b.n	8002918 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002910:	4b06      	ldr	r3, [pc, #24]	@ (800292c <HAL_RCC_GetSysClockFreq+0x34c>)
 8002912:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002916:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002918:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 800291c:	4618      	mov	r0, r3
 800291e:	3798      	adds	r7, #152	@ 0x98
 8002920:	46bd      	mov	sp, r7
 8002922:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002926:	bf00      	nop
 8002928:	40023800 	.word	0x40023800
 800292c:	00f42400 	.word	0x00f42400
 8002930:	017d7840 	.word	0x017d7840

08002934 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b086      	sub	sp, #24
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e28d      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b00      	cmp	r3, #0
 8002950:	f000 8083 	beq.w	8002a5a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002954:	4b94      	ldr	r3, [pc, #592]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	f003 030c 	and.w	r3, r3, #12
 800295c:	2b04      	cmp	r3, #4
 800295e:	d019      	beq.n	8002994 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002960:	4b91      	ldr	r3, [pc, #580]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f003 030c 	and.w	r3, r3, #12
        || \
 8002968:	2b08      	cmp	r3, #8
 800296a:	d106      	bne.n	800297a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800296c:	4b8e      	ldr	r3, [pc, #568]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002974:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002978:	d00c      	beq.n	8002994 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800297a:	4b8b      	ldr	r3, [pc, #556]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002982:	2b0c      	cmp	r3, #12
 8002984:	d112      	bne.n	80029ac <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002986:	4b88      	ldr	r3, [pc, #544]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800298e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002992:	d10b      	bne.n	80029ac <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002994:	4b84      	ldr	r3, [pc, #528]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800299c:	2b00      	cmp	r3, #0
 800299e:	d05b      	beq.n	8002a58 <HAL_RCC_OscConfig+0x124>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d157      	bne.n	8002a58 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e25a      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029b4:	d106      	bne.n	80029c4 <HAL_RCC_OscConfig+0x90>
 80029b6:	4b7c      	ldr	r3, [pc, #496]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a7b      	ldr	r2, [pc, #492]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 80029bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029c0:	6013      	str	r3, [r2, #0]
 80029c2:	e01d      	b.n	8002a00 <HAL_RCC_OscConfig+0xcc>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029cc:	d10c      	bne.n	80029e8 <HAL_RCC_OscConfig+0xb4>
 80029ce:	4b76      	ldr	r3, [pc, #472]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a75      	ldr	r2, [pc, #468]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 80029d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029d8:	6013      	str	r3, [r2, #0]
 80029da:	4b73      	ldr	r3, [pc, #460]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a72      	ldr	r2, [pc, #456]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 80029e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029e4:	6013      	str	r3, [r2, #0]
 80029e6:	e00b      	b.n	8002a00 <HAL_RCC_OscConfig+0xcc>
 80029e8:	4b6f      	ldr	r3, [pc, #444]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a6e      	ldr	r2, [pc, #440]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 80029ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029f2:	6013      	str	r3, [r2, #0]
 80029f4:	4b6c      	ldr	r3, [pc, #432]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a6b      	ldr	r2, [pc, #428]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 80029fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d013      	beq.n	8002a30 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a08:	f7ff f9ec 	bl	8001de4 <HAL_GetTick>
 8002a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a10:	f7ff f9e8 	bl	8001de4 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b64      	cmp	r3, #100	@ 0x64
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e21f      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a22:	4b61      	ldr	r3, [pc, #388]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d0f0      	beq.n	8002a10 <HAL_RCC_OscConfig+0xdc>
 8002a2e:	e014      	b.n	8002a5a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a30:	f7ff f9d8 	bl	8001de4 <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a38:	f7ff f9d4 	bl	8001de4 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b64      	cmp	r3, #100	@ 0x64
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e20b      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a4a:	4b57      	ldr	r3, [pc, #348]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1f0      	bne.n	8002a38 <HAL_RCC_OscConfig+0x104>
 8002a56:	e000      	b.n	8002a5a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d06f      	beq.n	8002b46 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002a66:	4b50      	ldr	r3, [pc, #320]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 030c 	and.w	r3, r3, #12
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d017      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002a72:	4b4d      	ldr	r3, [pc, #308]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f003 030c 	and.w	r3, r3, #12
        || \
 8002a7a:	2b08      	cmp	r3, #8
 8002a7c:	d105      	bne.n	8002a8a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002a7e:	4b4a      	ldr	r3, [pc, #296]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d00b      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a8a:	4b47      	ldr	r3, [pc, #284]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002a92:	2b0c      	cmp	r3, #12
 8002a94:	d11c      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a96:	4b44      	ldr	r3, [pc, #272]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d116      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aa2:	4b41      	ldr	r3, [pc, #260]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 0302 	and.w	r3, r3, #2
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d005      	beq.n	8002aba <HAL_RCC_OscConfig+0x186>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d001      	beq.n	8002aba <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e1d3      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aba:	4b3b      	ldr	r3, [pc, #236]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	691b      	ldr	r3, [r3, #16]
 8002ac6:	00db      	lsls	r3, r3, #3
 8002ac8:	4937      	ldr	r1, [pc, #220]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ace:	e03a      	b.n	8002b46 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d020      	beq.n	8002b1a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ad8:	4b34      	ldr	r3, [pc, #208]	@ (8002bac <HAL_RCC_OscConfig+0x278>)
 8002ada:	2201      	movs	r2, #1
 8002adc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ade:	f7ff f981 	bl	8001de4 <HAL_GetTick>
 8002ae2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ae4:	e008      	b.n	8002af8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ae6:	f7ff f97d 	bl	8001de4 <HAL_GetTick>
 8002aea:	4602      	mov	r2, r0
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	2b02      	cmp	r3, #2
 8002af2:	d901      	bls.n	8002af8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e1b4      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af8:	4b2b      	ldr	r3, [pc, #172]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0302 	and.w	r3, r3, #2
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d0f0      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b04:	4b28      	ldr	r3, [pc, #160]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	691b      	ldr	r3, [r3, #16]
 8002b10:	00db      	lsls	r3, r3, #3
 8002b12:	4925      	ldr	r1, [pc, #148]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002b14:	4313      	orrs	r3, r2
 8002b16:	600b      	str	r3, [r1, #0]
 8002b18:	e015      	b.n	8002b46 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b1a:	4b24      	ldr	r3, [pc, #144]	@ (8002bac <HAL_RCC_OscConfig+0x278>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b20:	f7ff f960 	bl	8001de4 <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b26:	e008      	b.n	8002b3a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b28:	f7ff f95c 	bl	8001de4 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d901      	bls.n	8002b3a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e193      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b3a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1f0      	bne.n	8002b28 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0308 	and.w	r3, r3, #8
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d036      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	695b      	ldr	r3, [r3, #20]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d016      	beq.n	8002b88 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b5a:	4b15      	ldr	r3, [pc, #84]	@ (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b60:	f7ff f940 	bl	8001de4 <HAL_GetTick>
 8002b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b66:	e008      	b.n	8002b7a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b68:	f7ff f93c 	bl	8001de4 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d901      	bls.n	8002b7a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e173      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba8 <HAL_RCC_OscConfig+0x274>)
 8002b7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b7e:	f003 0302 	and.w	r3, r3, #2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d0f0      	beq.n	8002b68 <HAL_RCC_OscConfig+0x234>
 8002b86:	e01b      	b.n	8002bc0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b88:	4b09      	ldr	r3, [pc, #36]	@ (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b8e:	f7ff f929 	bl	8001de4 <HAL_GetTick>
 8002b92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b94:	e00e      	b.n	8002bb4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b96:	f7ff f925 	bl	8001de4 <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d907      	bls.n	8002bb4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e15c      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	42470000 	.word	0x42470000
 8002bb0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bb4:	4b8a      	ldr	r3, [pc, #552]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002bb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bb8:	f003 0302 	and.w	r3, r3, #2
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d1ea      	bne.n	8002b96 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0304 	and.w	r3, r3, #4
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	f000 8097 	beq.w	8002cfc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bd2:	4b83      	ldr	r3, [pc, #524]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d10f      	bne.n	8002bfe <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bde:	2300      	movs	r3, #0
 8002be0:	60bb      	str	r3, [r7, #8]
 8002be2:	4b7f      	ldr	r3, [pc, #508]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be6:	4a7e      	ldr	r2, [pc, #504]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002be8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bec:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bee:	4b7c      	ldr	r3, [pc, #496]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bf6:	60bb      	str	r3, [r7, #8]
 8002bf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bfe:	4b79      	ldr	r3, [pc, #484]	@ (8002de4 <HAL_RCC_OscConfig+0x4b0>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d118      	bne.n	8002c3c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c0a:	4b76      	ldr	r3, [pc, #472]	@ (8002de4 <HAL_RCC_OscConfig+0x4b0>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a75      	ldr	r2, [pc, #468]	@ (8002de4 <HAL_RCC_OscConfig+0x4b0>)
 8002c10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c16:	f7ff f8e5 	bl	8001de4 <HAL_GetTick>
 8002c1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c1c:	e008      	b.n	8002c30 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c1e:	f7ff f8e1 	bl	8001de4 <HAL_GetTick>
 8002c22:	4602      	mov	r2, r0
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d901      	bls.n	8002c30 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	e118      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c30:	4b6c      	ldr	r3, [pc, #432]	@ (8002de4 <HAL_RCC_OscConfig+0x4b0>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d0f0      	beq.n	8002c1e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d106      	bne.n	8002c52 <HAL_RCC_OscConfig+0x31e>
 8002c44:	4b66      	ldr	r3, [pc, #408]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002c46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c48:	4a65      	ldr	r2, [pc, #404]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002c4a:	f043 0301 	orr.w	r3, r3, #1
 8002c4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c50:	e01c      	b.n	8002c8c <HAL_RCC_OscConfig+0x358>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	2b05      	cmp	r3, #5
 8002c58:	d10c      	bne.n	8002c74 <HAL_RCC_OscConfig+0x340>
 8002c5a:	4b61      	ldr	r3, [pc, #388]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002c5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c5e:	4a60      	ldr	r2, [pc, #384]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002c60:	f043 0304 	orr.w	r3, r3, #4
 8002c64:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c66:	4b5e      	ldr	r3, [pc, #376]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002c68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c6a:	4a5d      	ldr	r2, [pc, #372]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c72:	e00b      	b.n	8002c8c <HAL_RCC_OscConfig+0x358>
 8002c74:	4b5a      	ldr	r3, [pc, #360]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002c76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c78:	4a59      	ldr	r2, [pc, #356]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002c7a:	f023 0301 	bic.w	r3, r3, #1
 8002c7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c80:	4b57      	ldr	r3, [pc, #348]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c84:	4a56      	ldr	r2, [pc, #344]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002c86:	f023 0304 	bic.w	r3, r3, #4
 8002c8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d015      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c94:	f7ff f8a6 	bl	8001de4 <HAL_GetTick>
 8002c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c9a:	e00a      	b.n	8002cb2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c9c:	f7ff f8a2 	bl	8001de4 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e0d7      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cb2:	4b4b      	ldr	r3, [pc, #300]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d0ee      	beq.n	8002c9c <HAL_RCC_OscConfig+0x368>
 8002cbe:	e014      	b.n	8002cea <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cc0:	f7ff f890 	bl	8001de4 <HAL_GetTick>
 8002cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cc6:	e00a      	b.n	8002cde <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cc8:	f7ff f88c 	bl	8001de4 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e0c1      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cde:	4b40      	ldr	r3, [pc, #256]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce2:	f003 0302 	and.w	r3, r3, #2
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1ee      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002cea:	7dfb      	ldrb	r3, [r7, #23]
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d105      	bne.n	8002cfc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cf0:	4b3b      	ldr	r3, [pc, #236]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf4:	4a3a      	ldr	r2, [pc, #232]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002cf6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cfa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	699b      	ldr	r3, [r3, #24]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	f000 80ad 	beq.w	8002e60 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d06:	4b36      	ldr	r3, [pc, #216]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	f003 030c 	and.w	r3, r3, #12
 8002d0e:	2b08      	cmp	r3, #8
 8002d10:	d060      	beq.n	8002dd4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	699b      	ldr	r3, [r3, #24]
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d145      	bne.n	8002da6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d1a:	4b33      	ldr	r3, [pc, #204]	@ (8002de8 <HAL_RCC_OscConfig+0x4b4>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d20:	f7ff f860 	bl	8001de4 <HAL_GetTick>
 8002d24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d26:	e008      	b.n	8002d3a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d28:	f7ff f85c 	bl	8001de4 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d901      	bls.n	8002d3a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e093      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d3a:	4b29      	ldr	r3, [pc, #164]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d1f0      	bne.n	8002d28 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	69da      	ldr	r2, [r3, #28]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a1b      	ldr	r3, [r3, #32]
 8002d4e:	431a      	orrs	r2, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d54:	019b      	lsls	r3, r3, #6
 8002d56:	431a      	orrs	r2, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d5c:	085b      	lsrs	r3, r3, #1
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	041b      	lsls	r3, r3, #16
 8002d62:	431a      	orrs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d68:	061b      	lsls	r3, r3, #24
 8002d6a:	431a      	orrs	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d70:	071b      	lsls	r3, r3, #28
 8002d72:	491b      	ldr	r1, [pc, #108]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002d74:	4313      	orrs	r3, r2
 8002d76:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d78:	4b1b      	ldr	r3, [pc, #108]	@ (8002de8 <HAL_RCC_OscConfig+0x4b4>)
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d7e:	f7ff f831 	bl	8001de4 <HAL_GetTick>
 8002d82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d84:	e008      	b.n	8002d98 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d86:	f7ff f82d 	bl	8001de4 <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e064      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d98:	4b11      	ldr	r3, [pc, #68]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d0f0      	beq.n	8002d86 <HAL_RCC_OscConfig+0x452>
 8002da4:	e05c      	b.n	8002e60 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002da6:	4b10      	ldr	r3, [pc, #64]	@ (8002de8 <HAL_RCC_OscConfig+0x4b4>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dac:	f7ff f81a 	bl	8001de4 <HAL_GetTick>
 8002db0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002db2:	e008      	b.n	8002dc6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002db4:	f7ff f816 	bl	8001de4 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	d901      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e04d      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dc6:	4b06      	ldr	r3, [pc, #24]	@ (8002de0 <HAL_RCC_OscConfig+0x4ac>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d1f0      	bne.n	8002db4 <HAL_RCC_OscConfig+0x480>
 8002dd2:	e045      	b.n	8002e60 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	699b      	ldr	r3, [r3, #24]
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d107      	bne.n	8002dec <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e040      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
 8002de0:	40023800 	.word	0x40023800
 8002de4:	40007000 	.word	0x40007000
 8002de8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002dec:	4b1f      	ldr	r3, [pc, #124]	@ (8002e6c <HAL_RCC_OscConfig+0x538>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d030      	beq.n	8002e5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d129      	bne.n	8002e5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d122      	bne.n	8002e5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e16:	68fa      	ldr	r2, [r7, #12]
 8002e18:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e22:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d119      	bne.n	8002e5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e32:	085b      	lsrs	r3, r3, #1
 8002e34:	3b01      	subs	r3, #1
 8002e36:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d10f      	bne.n	8002e5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e46:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d107      	bne.n	8002e5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e56:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d001      	beq.n	8002e60 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e000      	b.n	8002e62 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3718      	adds	r7, #24
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	40023800 	.word	0x40023800

08002e70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d101      	bne.n	8002e82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e041      	b.n	8002f06 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d106      	bne.n	8002e9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f7fe fd0a 	bl	80018b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2202      	movs	r2, #2
 8002ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	3304      	adds	r3, #4
 8002eac:	4619      	mov	r1, r3
 8002eae:	4610      	mov	r0, r2
 8002eb0:	f000 fd2e 	bl	8003910 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3708      	adds	r7, #8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b082      	sub	sp, #8
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d101      	bne.n	8002f20 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e041      	b.n	8002fa4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d106      	bne.n	8002f3a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 f839 	bl	8002fac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2202      	movs	r2, #2
 8002f3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	3304      	adds	r3, #4
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	4610      	mov	r0, r2
 8002f4e:	f000 fcdf 	bl	8003910 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2201      	movs	r2, #1
 8002f56:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2201      	movs	r2, #1
 8002f66:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2201      	movs	r2, #1
 8002f76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2201      	movs	r2, #1
 8002f86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2201      	movs	r2, #1
 8002f96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002fa2:	2300      	movs	r3, #0
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3708      	adds	r7, #8
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}

08002fac <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002fb4:	bf00      	nop
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d109      	bne.n	8002fe4 <HAL_TIM_PWM_Start+0x24>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	bf14      	ite	ne
 8002fdc:	2301      	movne	r3, #1
 8002fde:	2300      	moveq	r3, #0
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	e022      	b.n	800302a <HAL_TIM_PWM_Start+0x6a>
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	2b04      	cmp	r3, #4
 8002fe8:	d109      	bne.n	8002ffe <HAL_TIM_PWM_Start+0x3e>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	bf14      	ite	ne
 8002ff6:	2301      	movne	r3, #1
 8002ff8:	2300      	moveq	r3, #0
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	e015      	b.n	800302a <HAL_TIM_PWM_Start+0x6a>
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	2b08      	cmp	r3, #8
 8003002:	d109      	bne.n	8003018 <HAL_TIM_PWM_Start+0x58>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800300a:	b2db      	uxtb	r3, r3
 800300c:	2b01      	cmp	r3, #1
 800300e:	bf14      	ite	ne
 8003010:	2301      	movne	r3, #1
 8003012:	2300      	moveq	r3, #0
 8003014:	b2db      	uxtb	r3, r3
 8003016:	e008      	b.n	800302a <HAL_TIM_PWM_Start+0x6a>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800301e:	b2db      	uxtb	r3, r3
 8003020:	2b01      	cmp	r3, #1
 8003022:	bf14      	ite	ne
 8003024:	2301      	movne	r3, #1
 8003026:	2300      	moveq	r3, #0
 8003028:	b2db      	uxtb	r3, r3
 800302a:	2b00      	cmp	r3, #0
 800302c:	d001      	beq.n	8003032 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e07c      	b.n	800312c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d104      	bne.n	8003042 <HAL_TIM_PWM_Start+0x82>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2202      	movs	r2, #2
 800303c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003040:	e013      	b.n	800306a <HAL_TIM_PWM_Start+0xaa>
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	2b04      	cmp	r3, #4
 8003046:	d104      	bne.n	8003052 <HAL_TIM_PWM_Start+0x92>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2202      	movs	r2, #2
 800304c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003050:	e00b      	b.n	800306a <HAL_TIM_PWM_Start+0xaa>
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	2b08      	cmp	r3, #8
 8003056:	d104      	bne.n	8003062 <HAL_TIM_PWM_Start+0xa2>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2202      	movs	r2, #2
 800305c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003060:	e003      	b.n	800306a <HAL_TIM_PWM_Start+0xaa>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2202      	movs	r2, #2
 8003066:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2201      	movs	r2, #1
 8003070:	6839      	ldr	r1, [r7, #0]
 8003072:	4618      	mov	r0, r3
 8003074:	f000 ff42 	bl	8003efc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a2d      	ldr	r2, [pc, #180]	@ (8003134 <HAL_TIM_PWM_Start+0x174>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d004      	beq.n	800308c <HAL_TIM_PWM_Start+0xcc>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a2c      	ldr	r2, [pc, #176]	@ (8003138 <HAL_TIM_PWM_Start+0x178>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d101      	bne.n	8003090 <HAL_TIM_PWM_Start+0xd0>
 800308c:	2301      	movs	r3, #1
 800308e:	e000      	b.n	8003092 <HAL_TIM_PWM_Start+0xd2>
 8003090:	2300      	movs	r3, #0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d007      	beq.n	80030a6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80030a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a22      	ldr	r2, [pc, #136]	@ (8003134 <HAL_TIM_PWM_Start+0x174>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d022      	beq.n	80030f6 <HAL_TIM_PWM_Start+0x136>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030b8:	d01d      	beq.n	80030f6 <HAL_TIM_PWM_Start+0x136>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a1f      	ldr	r2, [pc, #124]	@ (800313c <HAL_TIM_PWM_Start+0x17c>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d018      	beq.n	80030f6 <HAL_TIM_PWM_Start+0x136>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003140 <HAL_TIM_PWM_Start+0x180>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d013      	beq.n	80030f6 <HAL_TIM_PWM_Start+0x136>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a1c      	ldr	r2, [pc, #112]	@ (8003144 <HAL_TIM_PWM_Start+0x184>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d00e      	beq.n	80030f6 <HAL_TIM_PWM_Start+0x136>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a16      	ldr	r2, [pc, #88]	@ (8003138 <HAL_TIM_PWM_Start+0x178>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d009      	beq.n	80030f6 <HAL_TIM_PWM_Start+0x136>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a18      	ldr	r2, [pc, #96]	@ (8003148 <HAL_TIM_PWM_Start+0x188>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d004      	beq.n	80030f6 <HAL_TIM_PWM_Start+0x136>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a16      	ldr	r2, [pc, #88]	@ (800314c <HAL_TIM_PWM_Start+0x18c>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d111      	bne.n	800311a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f003 0307 	and.w	r3, r3, #7
 8003100:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2b06      	cmp	r3, #6
 8003106:	d010      	beq.n	800312a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f042 0201 	orr.w	r2, r2, #1
 8003116:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003118:	e007      	b.n	800312a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f042 0201 	orr.w	r2, r2, #1
 8003128:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800312a:	2300      	movs	r3, #0
}
 800312c:	4618      	mov	r0, r3
 800312e:	3710      	adds	r7, #16
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	40010000 	.word	0x40010000
 8003138:	40010400 	.word	0x40010400
 800313c:	40000400 	.word	0x40000400
 8003140:	40000800 	.word	0x40000800
 8003144:	40000c00 	.word	0x40000c00
 8003148:	40014000 	.word	0x40014000
 800314c:	40001800 	.word	0x40001800

08003150 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b086      	sub	sp, #24
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d101      	bne.n	8003164 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e097      	b.n	8003294 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800316a:	b2db      	uxtb	r3, r3
 800316c:	2b00      	cmp	r3, #0
 800316e:	d106      	bne.n	800317e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f7fe fb53 	bl	8001824 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2202      	movs	r2, #2
 8003182:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	6812      	ldr	r2, [r2, #0]
 8003190:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003194:	f023 0307 	bic.w	r3, r3, #7
 8003198:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	3304      	adds	r3, #4
 80031a2:	4619      	mov	r1, r3
 80031a4:	4610      	mov	r0, r2
 80031a6:	f000 fbb3 	bl	8003910 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	699b      	ldr	r3, [r3, #24]
 80031b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	697a      	ldr	r2, [r7, #20]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031d2:	f023 0303 	bic.w	r3, r3, #3
 80031d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	689a      	ldr	r2, [r3, #8]
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	699b      	ldr	r3, [r3, #24]
 80031e0:	021b      	lsls	r3, r3, #8
 80031e2:	4313      	orrs	r3, r2
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80031f0:	f023 030c 	bic.w	r3, r3, #12
 80031f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80031fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003200:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	68da      	ldr	r2, [r3, #12]
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	021b      	lsls	r3, r3, #8
 800320c:	4313      	orrs	r3, r2
 800320e:	693a      	ldr	r2, [r7, #16]
 8003210:	4313      	orrs	r3, r2
 8003212:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	691b      	ldr	r3, [r3, #16]
 8003218:	011a      	lsls	r2, r3, #4
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	6a1b      	ldr	r3, [r3, #32]
 800321e:	031b      	lsls	r3, r3, #12
 8003220:	4313      	orrs	r3, r2
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	4313      	orrs	r3, r2
 8003226:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800322e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003236:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685a      	ldr	r2, [r3, #4]
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	695b      	ldr	r3, [r3, #20]
 8003240:	011b      	lsls	r3, r3, #4
 8003242:	4313      	orrs	r3, r2
 8003244:	68fa      	ldr	r2, [r7, #12]
 8003246:	4313      	orrs	r3, r2
 8003248:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	693a      	ldr	r2, [r7, #16]
 8003258:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2201      	movs	r2, #1
 800326e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2201      	movs	r2, #1
 8003276:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2201      	movs	r2, #1
 800327e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2201      	movs	r2, #1
 8003286:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2201      	movs	r2, #1
 800328e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	3718      	adds	r7, #24
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}

0800329c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80032ac:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80032b4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80032bc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80032c4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d110      	bne.n	80032ee <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80032cc:	7bfb      	ldrb	r3, [r7, #15]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d102      	bne.n	80032d8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80032d2:	7b7b      	ldrb	r3, [r7, #13]
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d001      	beq.n	80032dc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e069      	b.n	80033b0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2202      	movs	r2, #2
 80032e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2202      	movs	r2, #2
 80032e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032ec:	e031      	b.n	8003352 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	2b04      	cmp	r3, #4
 80032f2:	d110      	bne.n	8003316 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80032f4:	7bbb      	ldrb	r3, [r7, #14]
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d102      	bne.n	8003300 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80032fa:	7b3b      	ldrb	r3, [r7, #12]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d001      	beq.n	8003304 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e055      	b.n	80033b0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2202      	movs	r2, #2
 8003308:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2202      	movs	r2, #2
 8003310:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003314:	e01d      	b.n	8003352 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003316:	7bfb      	ldrb	r3, [r7, #15]
 8003318:	2b01      	cmp	r3, #1
 800331a:	d108      	bne.n	800332e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800331c:	7bbb      	ldrb	r3, [r7, #14]
 800331e:	2b01      	cmp	r3, #1
 8003320:	d105      	bne.n	800332e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003322:	7b7b      	ldrb	r3, [r7, #13]
 8003324:	2b01      	cmp	r3, #1
 8003326:	d102      	bne.n	800332e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003328:	7b3b      	ldrb	r3, [r7, #12]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d001      	beq.n	8003332 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e03e      	b.n	80033b0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2202      	movs	r2, #2
 8003336:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2202      	movs	r2, #2
 800333e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2202      	movs	r2, #2
 8003346:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2202      	movs	r2, #2
 800334e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d003      	beq.n	8003360 <HAL_TIM_Encoder_Start+0xc4>
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	2b04      	cmp	r3, #4
 800335c:	d008      	beq.n	8003370 <HAL_TIM_Encoder_Start+0xd4>
 800335e:	e00f      	b.n	8003380 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	2201      	movs	r2, #1
 8003366:	2100      	movs	r1, #0
 8003368:	4618      	mov	r0, r3
 800336a:	f000 fdc7 	bl	8003efc <TIM_CCxChannelCmd>
      break;
 800336e:	e016      	b.n	800339e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	2201      	movs	r2, #1
 8003376:	2104      	movs	r1, #4
 8003378:	4618      	mov	r0, r3
 800337a:	f000 fdbf 	bl	8003efc <TIM_CCxChannelCmd>
      break;
 800337e:	e00e      	b.n	800339e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	2201      	movs	r2, #1
 8003386:	2100      	movs	r1, #0
 8003388:	4618      	mov	r0, r3
 800338a:	f000 fdb7 	bl	8003efc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	2201      	movs	r2, #1
 8003394:	2104      	movs	r1, #4
 8003396:	4618      	mov	r0, r3
 8003398:	f000 fdb0 	bl	8003efc <TIM_CCxChannelCmd>
      break;
 800339c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f042 0201 	orr.w	r2, r2, #1
 80033ac:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80033ae:	2300      	movs	r3, #0
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3710      	adds	r7, #16
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	691b      	ldr	r3, [r3, #16]
 80033ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d020      	beq.n	800341c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	f003 0302 	and.w	r3, r3, #2
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d01b      	beq.n	800341c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f06f 0202 	mvn.w	r2, #2
 80033ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2201      	movs	r2, #1
 80033f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	699b      	ldr	r3, [r3, #24]
 80033fa:	f003 0303 	and.w	r3, r3, #3
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d003      	beq.n	800340a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f000 fa65 	bl	80038d2 <HAL_TIM_IC_CaptureCallback>
 8003408:	e005      	b.n	8003416 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f000 fa57 	bl	80038be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f000 fa68 	bl	80038e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	f003 0304 	and.w	r3, r3, #4
 8003422:	2b00      	cmp	r3, #0
 8003424:	d020      	beq.n	8003468 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f003 0304 	and.w	r3, r3, #4
 800342c:	2b00      	cmp	r3, #0
 800342e:	d01b      	beq.n	8003468 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f06f 0204 	mvn.w	r2, #4
 8003438:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2202      	movs	r2, #2
 800343e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	699b      	ldr	r3, [r3, #24]
 8003446:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800344a:	2b00      	cmp	r3, #0
 800344c:	d003      	beq.n	8003456 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 fa3f 	bl	80038d2 <HAL_TIM_IC_CaptureCallback>
 8003454:	e005      	b.n	8003462 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f000 fa31 	bl	80038be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f000 fa42 	bl	80038e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	f003 0308 	and.w	r3, r3, #8
 800346e:	2b00      	cmp	r3, #0
 8003470:	d020      	beq.n	80034b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f003 0308 	and.w	r3, r3, #8
 8003478:	2b00      	cmp	r3, #0
 800347a:	d01b      	beq.n	80034b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f06f 0208 	mvn.w	r2, #8
 8003484:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2204      	movs	r2, #4
 800348a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	69db      	ldr	r3, [r3, #28]
 8003492:	f003 0303 	and.w	r3, r3, #3
 8003496:	2b00      	cmp	r3, #0
 8003498:	d003      	beq.n	80034a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f000 fa19 	bl	80038d2 <HAL_TIM_IC_CaptureCallback>
 80034a0:	e005      	b.n	80034ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f000 fa0b 	bl	80038be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f000 fa1c 	bl	80038e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	f003 0310 	and.w	r3, r3, #16
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d020      	beq.n	8003500 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	f003 0310 	and.w	r3, r3, #16
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d01b      	beq.n	8003500 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f06f 0210 	mvn.w	r2, #16
 80034d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2208      	movs	r2, #8
 80034d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	69db      	ldr	r3, [r3, #28]
 80034de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d003      	beq.n	80034ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 f9f3 	bl	80038d2 <HAL_TIM_IC_CaptureCallback>
 80034ec:	e005      	b.n	80034fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f000 f9e5 	bl	80038be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 f9f6 	bl	80038e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00c      	beq.n	8003524 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b00      	cmp	r3, #0
 8003512:	d007      	beq.n	8003524 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f06f 0201 	mvn.w	r2, #1
 800351c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f000 f9c3 	bl	80038aa <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00c      	beq.n	8003548 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003534:	2b00      	cmp	r3, #0
 8003536:	d007      	beq.n	8003548 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 fdd8 	bl	80040f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800354e:	2b00      	cmp	r3, #0
 8003550:	d00c      	beq.n	800356c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003558:	2b00      	cmp	r3, #0
 800355a:	d007      	beq.n	800356c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 f9c7 	bl	80038fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	f003 0320 	and.w	r3, r3, #32
 8003572:	2b00      	cmp	r3, #0
 8003574:	d00c      	beq.n	8003590 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f003 0320 	and.w	r3, r3, #32
 800357c:	2b00      	cmp	r3, #0
 800357e:	d007      	beq.n	8003590 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f06f 0220 	mvn.w	r2, #32
 8003588:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 fdaa 	bl	80040e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003590:	bf00      	nop
 8003592:	3710      	adds	r7, #16
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b086      	sub	sp, #24
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035a4:	2300      	movs	r3, #0
 80035a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d101      	bne.n	80035b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80035b2:	2302      	movs	r3, #2
 80035b4:	e0ae      	b.n	8003714 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2b0c      	cmp	r3, #12
 80035c2:	f200 809f 	bhi.w	8003704 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80035c6:	a201      	add	r2, pc, #4	@ (adr r2, 80035cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80035c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035cc:	08003601 	.word	0x08003601
 80035d0:	08003705 	.word	0x08003705
 80035d4:	08003705 	.word	0x08003705
 80035d8:	08003705 	.word	0x08003705
 80035dc:	08003641 	.word	0x08003641
 80035e0:	08003705 	.word	0x08003705
 80035e4:	08003705 	.word	0x08003705
 80035e8:	08003705 	.word	0x08003705
 80035ec:	08003683 	.word	0x08003683
 80035f0:	08003705 	.word	0x08003705
 80035f4:	08003705 	.word	0x08003705
 80035f8:	08003705 	.word	0x08003705
 80035fc:	080036c3 	.word	0x080036c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68b9      	ldr	r1, [r7, #8]
 8003606:	4618      	mov	r0, r3
 8003608:	f000 fa2e 	bl	8003a68 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	699a      	ldr	r2, [r3, #24]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f042 0208 	orr.w	r2, r2, #8
 800361a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	699a      	ldr	r2, [r3, #24]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f022 0204 	bic.w	r2, r2, #4
 800362a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	6999      	ldr	r1, [r3, #24]
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	691a      	ldr	r2, [r3, #16]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	430a      	orrs	r2, r1
 800363c:	619a      	str	r2, [r3, #24]
      break;
 800363e:	e064      	b.n	800370a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	68b9      	ldr	r1, [r7, #8]
 8003646:	4618      	mov	r0, r3
 8003648:	f000 fa7e 	bl	8003b48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	699a      	ldr	r2, [r3, #24]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800365a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	699a      	ldr	r2, [r3, #24]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800366a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	6999      	ldr	r1, [r3, #24]
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	691b      	ldr	r3, [r3, #16]
 8003676:	021a      	lsls	r2, r3, #8
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	430a      	orrs	r2, r1
 800367e:	619a      	str	r2, [r3, #24]
      break;
 8003680:	e043      	b.n	800370a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	68b9      	ldr	r1, [r7, #8]
 8003688:	4618      	mov	r0, r3
 800368a:	f000 fad3 	bl	8003c34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	69da      	ldr	r2, [r3, #28]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f042 0208 	orr.w	r2, r2, #8
 800369c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	69da      	ldr	r2, [r3, #28]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f022 0204 	bic.w	r2, r2, #4
 80036ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	69d9      	ldr	r1, [r3, #28]
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	691a      	ldr	r2, [r3, #16]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	430a      	orrs	r2, r1
 80036be:	61da      	str	r2, [r3, #28]
      break;
 80036c0:	e023      	b.n	800370a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	68b9      	ldr	r1, [r7, #8]
 80036c8:	4618      	mov	r0, r3
 80036ca:	f000 fb27 	bl	8003d1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	69da      	ldr	r2, [r3, #28]
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	69da      	ldr	r2, [r3, #28]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	69d9      	ldr	r1, [r3, #28]
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	691b      	ldr	r3, [r3, #16]
 80036f8:	021a      	lsls	r2, r3, #8
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	430a      	orrs	r2, r1
 8003700:	61da      	str	r2, [r3, #28]
      break;
 8003702:	e002      	b.n	800370a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	75fb      	strb	r3, [r7, #23]
      break;
 8003708:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003712:	7dfb      	ldrb	r3, [r7, #23]
}
 8003714:	4618      	mov	r0, r3
 8003716:	3718      	adds	r7, #24
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003726:	2300      	movs	r3, #0
 8003728:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003730:	2b01      	cmp	r3, #1
 8003732:	d101      	bne.n	8003738 <HAL_TIM_ConfigClockSource+0x1c>
 8003734:	2302      	movs	r3, #2
 8003736:	e0b4      	b.n	80038a2 <HAL_TIM_ConfigClockSource+0x186>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2202      	movs	r2, #2
 8003744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003756:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800375e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68ba      	ldr	r2, [r7, #8]
 8003766:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003770:	d03e      	beq.n	80037f0 <HAL_TIM_ConfigClockSource+0xd4>
 8003772:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003776:	f200 8087 	bhi.w	8003888 <HAL_TIM_ConfigClockSource+0x16c>
 800377a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800377e:	f000 8086 	beq.w	800388e <HAL_TIM_ConfigClockSource+0x172>
 8003782:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003786:	d87f      	bhi.n	8003888 <HAL_TIM_ConfigClockSource+0x16c>
 8003788:	2b70      	cmp	r3, #112	@ 0x70
 800378a:	d01a      	beq.n	80037c2 <HAL_TIM_ConfigClockSource+0xa6>
 800378c:	2b70      	cmp	r3, #112	@ 0x70
 800378e:	d87b      	bhi.n	8003888 <HAL_TIM_ConfigClockSource+0x16c>
 8003790:	2b60      	cmp	r3, #96	@ 0x60
 8003792:	d050      	beq.n	8003836 <HAL_TIM_ConfigClockSource+0x11a>
 8003794:	2b60      	cmp	r3, #96	@ 0x60
 8003796:	d877      	bhi.n	8003888 <HAL_TIM_ConfigClockSource+0x16c>
 8003798:	2b50      	cmp	r3, #80	@ 0x50
 800379a:	d03c      	beq.n	8003816 <HAL_TIM_ConfigClockSource+0xfa>
 800379c:	2b50      	cmp	r3, #80	@ 0x50
 800379e:	d873      	bhi.n	8003888 <HAL_TIM_ConfigClockSource+0x16c>
 80037a0:	2b40      	cmp	r3, #64	@ 0x40
 80037a2:	d058      	beq.n	8003856 <HAL_TIM_ConfigClockSource+0x13a>
 80037a4:	2b40      	cmp	r3, #64	@ 0x40
 80037a6:	d86f      	bhi.n	8003888 <HAL_TIM_ConfigClockSource+0x16c>
 80037a8:	2b30      	cmp	r3, #48	@ 0x30
 80037aa:	d064      	beq.n	8003876 <HAL_TIM_ConfigClockSource+0x15a>
 80037ac:	2b30      	cmp	r3, #48	@ 0x30
 80037ae:	d86b      	bhi.n	8003888 <HAL_TIM_ConfigClockSource+0x16c>
 80037b0:	2b20      	cmp	r3, #32
 80037b2:	d060      	beq.n	8003876 <HAL_TIM_ConfigClockSource+0x15a>
 80037b4:	2b20      	cmp	r3, #32
 80037b6:	d867      	bhi.n	8003888 <HAL_TIM_ConfigClockSource+0x16c>
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d05c      	beq.n	8003876 <HAL_TIM_ConfigClockSource+0x15a>
 80037bc:	2b10      	cmp	r3, #16
 80037be:	d05a      	beq.n	8003876 <HAL_TIM_ConfigClockSource+0x15a>
 80037c0:	e062      	b.n	8003888 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80037d2:	f000 fb73 	bl	8003ebc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80037e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	68ba      	ldr	r2, [r7, #8]
 80037ec:	609a      	str	r2, [r3, #8]
      break;
 80037ee:	e04f      	b.n	8003890 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003800:	f000 fb5c 	bl	8003ebc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	689a      	ldr	r2, [r3, #8]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003812:	609a      	str	r2, [r3, #8]
      break;
 8003814:	e03c      	b.n	8003890 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003822:	461a      	mov	r2, r3
 8003824:	f000 fad0 	bl	8003dc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2150      	movs	r1, #80	@ 0x50
 800382e:	4618      	mov	r0, r3
 8003830:	f000 fb29 	bl	8003e86 <TIM_ITRx_SetConfig>
      break;
 8003834:	e02c      	b.n	8003890 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003842:	461a      	mov	r2, r3
 8003844:	f000 faef 	bl	8003e26 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2160      	movs	r1, #96	@ 0x60
 800384e:	4618      	mov	r0, r3
 8003850:	f000 fb19 	bl	8003e86 <TIM_ITRx_SetConfig>
      break;
 8003854:	e01c      	b.n	8003890 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003862:	461a      	mov	r2, r3
 8003864:	f000 fab0 	bl	8003dc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2140      	movs	r1, #64	@ 0x40
 800386e:	4618      	mov	r0, r3
 8003870:	f000 fb09 	bl	8003e86 <TIM_ITRx_SetConfig>
      break;
 8003874:	e00c      	b.n	8003890 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4619      	mov	r1, r3
 8003880:	4610      	mov	r0, r2
 8003882:	f000 fb00 	bl	8003e86 <TIM_ITRx_SetConfig>
      break;
 8003886:	e003      	b.n	8003890 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	73fb      	strb	r3, [r7, #15]
      break;
 800388c:	e000      	b.n	8003890 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800388e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}

080038aa <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038aa:	b480      	push	{r7}
 80038ac:	b083      	sub	sp, #12
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80038b2:	bf00      	nop
 80038b4:	370c      	adds	r7, #12
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr

080038be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038be:	b480      	push	{r7}
 80038c0:	b083      	sub	sp, #12
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038c6:	bf00      	nop
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr

080038d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038d2:	b480      	push	{r7}
 80038d4:	b083      	sub	sp, #12
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038da:	bf00      	nop
 80038dc:	370c      	adds	r7, #12
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr

080038e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038e6:	b480      	push	{r7}
 80038e8:	b083      	sub	sp, #12
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038ee:	bf00      	nop
 80038f0:	370c      	adds	r7, #12
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr

080038fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038fa:	b480      	push	{r7}
 80038fc:	b083      	sub	sp, #12
 80038fe:	af00      	add	r7, sp, #0
 8003900:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003902:	bf00      	nop
 8003904:	370c      	adds	r7, #12
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr
	...

08003910 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003910:	b480      	push	{r7}
 8003912:	b085      	sub	sp, #20
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
 8003918:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	4a46      	ldr	r2, [pc, #280]	@ (8003a3c <TIM_Base_SetConfig+0x12c>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d013      	beq.n	8003950 <TIM_Base_SetConfig+0x40>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800392e:	d00f      	beq.n	8003950 <TIM_Base_SetConfig+0x40>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	4a43      	ldr	r2, [pc, #268]	@ (8003a40 <TIM_Base_SetConfig+0x130>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d00b      	beq.n	8003950 <TIM_Base_SetConfig+0x40>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	4a42      	ldr	r2, [pc, #264]	@ (8003a44 <TIM_Base_SetConfig+0x134>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d007      	beq.n	8003950 <TIM_Base_SetConfig+0x40>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	4a41      	ldr	r2, [pc, #260]	@ (8003a48 <TIM_Base_SetConfig+0x138>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d003      	beq.n	8003950 <TIM_Base_SetConfig+0x40>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	4a40      	ldr	r2, [pc, #256]	@ (8003a4c <TIM_Base_SetConfig+0x13c>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d108      	bne.n	8003962 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003956:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	4313      	orrs	r3, r2
 8003960:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a35      	ldr	r2, [pc, #212]	@ (8003a3c <TIM_Base_SetConfig+0x12c>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d02b      	beq.n	80039c2 <TIM_Base_SetConfig+0xb2>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003970:	d027      	beq.n	80039c2 <TIM_Base_SetConfig+0xb2>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a32      	ldr	r2, [pc, #200]	@ (8003a40 <TIM_Base_SetConfig+0x130>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d023      	beq.n	80039c2 <TIM_Base_SetConfig+0xb2>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a31      	ldr	r2, [pc, #196]	@ (8003a44 <TIM_Base_SetConfig+0x134>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d01f      	beq.n	80039c2 <TIM_Base_SetConfig+0xb2>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a30      	ldr	r2, [pc, #192]	@ (8003a48 <TIM_Base_SetConfig+0x138>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d01b      	beq.n	80039c2 <TIM_Base_SetConfig+0xb2>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a2f      	ldr	r2, [pc, #188]	@ (8003a4c <TIM_Base_SetConfig+0x13c>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d017      	beq.n	80039c2 <TIM_Base_SetConfig+0xb2>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a2e      	ldr	r2, [pc, #184]	@ (8003a50 <TIM_Base_SetConfig+0x140>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d013      	beq.n	80039c2 <TIM_Base_SetConfig+0xb2>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a2d      	ldr	r2, [pc, #180]	@ (8003a54 <TIM_Base_SetConfig+0x144>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d00f      	beq.n	80039c2 <TIM_Base_SetConfig+0xb2>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a2c      	ldr	r2, [pc, #176]	@ (8003a58 <TIM_Base_SetConfig+0x148>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d00b      	beq.n	80039c2 <TIM_Base_SetConfig+0xb2>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a2b      	ldr	r2, [pc, #172]	@ (8003a5c <TIM_Base_SetConfig+0x14c>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d007      	beq.n	80039c2 <TIM_Base_SetConfig+0xb2>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a2a      	ldr	r2, [pc, #168]	@ (8003a60 <TIM_Base_SetConfig+0x150>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d003      	beq.n	80039c2 <TIM_Base_SetConfig+0xb2>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a29      	ldr	r2, [pc, #164]	@ (8003a64 <TIM_Base_SetConfig+0x154>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d108      	bne.n	80039d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	68fa      	ldr	r2, [r7, #12]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	4313      	orrs	r3, r2
 80039e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	68fa      	ldr	r2, [r7, #12]
 80039e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	689a      	ldr	r2, [r3, #8]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	4a10      	ldr	r2, [pc, #64]	@ (8003a3c <TIM_Base_SetConfig+0x12c>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d003      	beq.n	8003a08 <TIM_Base_SetConfig+0xf8>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4a12      	ldr	r2, [pc, #72]	@ (8003a4c <TIM_Base_SetConfig+0x13c>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d103      	bne.n	8003a10 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	691a      	ldr	r2, [r3, #16]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d105      	bne.n	8003a2e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	f023 0201 	bic.w	r2, r3, #1
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	611a      	str	r2, [r3, #16]
  }
}
 8003a2e:	bf00      	nop
 8003a30:	3714      	adds	r7, #20
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	40010000 	.word	0x40010000
 8003a40:	40000400 	.word	0x40000400
 8003a44:	40000800 	.word	0x40000800
 8003a48:	40000c00 	.word	0x40000c00
 8003a4c:	40010400 	.word	0x40010400
 8003a50:	40014000 	.word	0x40014000
 8003a54:	40014400 	.word	0x40014400
 8003a58:	40014800 	.word	0x40014800
 8003a5c:	40001800 	.word	0x40001800
 8003a60:	40001c00 	.word	0x40001c00
 8003a64:	40002000 	.word	0x40002000

08003a68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b087      	sub	sp, #28
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a1b      	ldr	r3, [r3, #32]
 8003a76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a1b      	ldr	r3, [r3, #32]
 8003a7c:	f023 0201 	bic.w	r2, r3, #1
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	699b      	ldr	r3, [r3, #24]
 8003a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f023 0303 	bic.w	r3, r3, #3
 8003a9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	f023 0302 	bic.w	r3, r3, #2
 8003ab0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	697a      	ldr	r2, [r7, #20]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	4a20      	ldr	r2, [pc, #128]	@ (8003b40 <TIM_OC1_SetConfig+0xd8>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d003      	beq.n	8003acc <TIM_OC1_SetConfig+0x64>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4a1f      	ldr	r2, [pc, #124]	@ (8003b44 <TIM_OC1_SetConfig+0xdc>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d10c      	bne.n	8003ae6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	f023 0308 	bic.w	r3, r3, #8
 8003ad2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	697a      	ldr	r2, [r7, #20]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	f023 0304 	bic.w	r3, r3, #4
 8003ae4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a15      	ldr	r2, [pc, #84]	@ (8003b40 <TIM_OC1_SetConfig+0xd8>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d003      	beq.n	8003af6 <TIM_OC1_SetConfig+0x8e>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a14      	ldr	r2, [pc, #80]	@ (8003b44 <TIM_OC1_SetConfig+0xdc>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d111      	bne.n	8003b1a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003afc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	693a      	ldr	r2, [r7, #16]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	693a      	ldr	r2, [r7, #16]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	693a      	ldr	r2, [r7, #16]
 8003b1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68fa      	ldr	r2, [r7, #12]
 8003b24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	685a      	ldr	r2, [r3, #4]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	697a      	ldr	r2, [r7, #20]
 8003b32:	621a      	str	r2, [r3, #32]
}
 8003b34:	bf00      	nop
 8003b36:	371c      	adds	r7, #28
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr
 8003b40:	40010000 	.word	0x40010000
 8003b44:	40010400 	.word	0x40010400

08003b48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b087      	sub	sp, #28
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a1b      	ldr	r3, [r3, #32]
 8003b56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a1b      	ldr	r3, [r3, #32]
 8003b5c:	f023 0210 	bic.w	r2, r3, #16
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	699b      	ldr	r3, [r3, #24]
 8003b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	021b      	lsls	r3, r3, #8
 8003b86:	68fa      	ldr	r2, [r7, #12]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	f023 0320 	bic.w	r3, r3, #32
 8003b92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	011b      	lsls	r3, r3, #4
 8003b9a:	697a      	ldr	r2, [r7, #20]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	4a22      	ldr	r2, [pc, #136]	@ (8003c2c <TIM_OC2_SetConfig+0xe4>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d003      	beq.n	8003bb0 <TIM_OC2_SetConfig+0x68>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	4a21      	ldr	r2, [pc, #132]	@ (8003c30 <TIM_OC2_SetConfig+0xe8>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d10d      	bne.n	8003bcc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	011b      	lsls	r3, r3, #4
 8003bbe:	697a      	ldr	r2, [r7, #20]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003bca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4a17      	ldr	r2, [pc, #92]	@ (8003c2c <TIM_OC2_SetConfig+0xe4>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d003      	beq.n	8003bdc <TIM_OC2_SetConfig+0x94>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	4a16      	ldr	r2, [pc, #88]	@ (8003c30 <TIM_OC2_SetConfig+0xe8>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d113      	bne.n	8003c04 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003be2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003bea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	695b      	ldr	r3, [r3, #20]
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	699b      	ldr	r3, [r3, #24]
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	693a      	ldr	r2, [r7, #16]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	693a      	ldr	r2, [r7, #16]
 8003c08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	68fa      	ldr	r2, [r7, #12]
 8003c0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	685a      	ldr	r2, [r3, #4]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	621a      	str	r2, [r3, #32]
}
 8003c1e:	bf00      	nop
 8003c20:	371c      	adds	r7, #28
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	40010000 	.word	0x40010000
 8003c30:	40010400 	.word	0x40010400

08003c34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b087      	sub	sp, #28
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a1b      	ldr	r3, [r3, #32]
 8003c42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	69db      	ldr	r3, [r3, #28]
 8003c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f023 0303 	bic.w	r3, r3, #3
 8003c6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68fa      	ldr	r2, [r7, #12]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	021b      	lsls	r3, r3, #8
 8003c84:	697a      	ldr	r2, [r7, #20]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	4a21      	ldr	r2, [pc, #132]	@ (8003d14 <TIM_OC3_SetConfig+0xe0>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d003      	beq.n	8003c9a <TIM_OC3_SetConfig+0x66>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a20      	ldr	r2, [pc, #128]	@ (8003d18 <TIM_OC3_SetConfig+0xe4>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d10d      	bne.n	8003cb6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003ca0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	021b      	lsls	r3, r3, #8
 8003ca8:	697a      	ldr	r2, [r7, #20]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003cb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a16      	ldr	r2, [pc, #88]	@ (8003d14 <TIM_OC3_SetConfig+0xe0>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d003      	beq.n	8003cc6 <TIM_OC3_SetConfig+0x92>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a15      	ldr	r2, [pc, #84]	@ (8003d18 <TIM_OC3_SetConfig+0xe4>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d113      	bne.n	8003cee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ccc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003cd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	011b      	lsls	r3, r3, #4
 8003cdc:	693a      	ldr	r2, [r7, #16]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	011b      	lsls	r3, r3, #4
 8003ce8:	693a      	ldr	r2, [r7, #16]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	693a      	ldr	r2, [r7, #16]
 8003cf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	68fa      	ldr	r2, [r7, #12]
 8003cf8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	685a      	ldr	r2, [r3, #4]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	697a      	ldr	r2, [r7, #20]
 8003d06:	621a      	str	r2, [r3, #32]
}
 8003d08:	bf00      	nop
 8003d0a:	371c      	adds	r7, #28
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr
 8003d14:	40010000 	.word	0x40010000
 8003d18:	40010400 	.word	0x40010400

08003d1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b087      	sub	sp, #28
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a1b      	ldr	r3, [r3, #32]
 8003d30:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	69db      	ldr	r3, [r3, #28]
 8003d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	021b      	lsls	r3, r3, #8
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	031b      	lsls	r3, r3, #12
 8003d6e:	693a      	ldr	r2, [r7, #16]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4a12      	ldr	r2, [pc, #72]	@ (8003dc0 <TIM_OC4_SetConfig+0xa4>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d003      	beq.n	8003d84 <TIM_OC4_SetConfig+0x68>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	4a11      	ldr	r2, [pc, #68]	@ (8003dc4 <TIM_OC4_SetConfig+0xa8>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d109      	bne.n	8003d98 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	695b      	ldr	r3, [r3, #20]
 8003d90:	019b      	lsls	r3, r3, #6
 8003d92:	697a      	ldr	r2, [r7, #20]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	697a      	ldr	r2, [r7, #20]
 8003d9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	68fa      	ldr	r2, [r7, #12]
 8003da2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	685a      	ldr	r2, [r3, #4]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	621a      	str	r2, [r3, #32]
}
 8003db2:	bf00      	nop
 8003db4:	371c      	adds	r7, #28
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	40010000 	.word	0x40010000
 8003dc4:	40010400 	.word	0x40010400

08003dc8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b087      	sub	sp, #28
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6a1b      	ldr	r3, [r3, #32]
 8003dd8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6a1b      	ldr	r3, [r3, #32]
 8003dde:	f023 0201 	bic.w	r2, r3, #1
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	699b      	ldr	r3, [r3, #24]
 8003dea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003df2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	011b      	lsls	r3, r3, #4
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	f023 030a 	bic.w	r3, r3, #10
 8003e04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e06:	697a      	ldr	r2, [r7, #20]
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	693a      	ldr	r2, [r7, #16]
 8003e12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	697a      	ldr	r2, [r7, #20]
 8003e18:	621a      	str	r2, [r3, #32]
}
 8003e1a:	bf00      	nop
 8003e1c:	371c      	adds	r7, #28
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr

08003e26 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e26:	b480      	push	{r7}
 8003e28:	b087      	sub	sp, #28
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	60f8      	str	r0, [r7, #12]
 8003e2e:	60b9      	str	r1, [r7, #8]
 8003e30:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6a1b      	ldr	r3, [r3, #32]
 8003e36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6a1b      	ldr	r3, [r3, #32]
 8003e3c:	f023 0210 	bic.w	r2, r3, #16
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	699b      	ldr	r3, [r3, #24]
 8003e48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	031b      	lsls	r3, r3, #12
 8003e56:	693a      	ldr	r2, [r7, #16]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e62:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	011b      	lsls	r3, r3, #4
 8003e68:	697a      	ldr	r2, [r7, #20]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	693a      	ldr	r2, [r7, #16]
 8003e72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	697a      	ldr	r2, [r7, #20]
 8003e78:	621a      	str	r2, [r3, #32]
}
 8003e7a:	bf00      	nop
 8003e7c:	371c      	adds	r7, #28
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr

08003e86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e86:	b480      	push	{r7}
 8003e88:	b085      	sub	sp, #20
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]
 8003e8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	f043 0307 	orr.w	r3, r3, #7
 8003ea8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	68fa      	ldr	r2, [r7, #12]
 8003eae:	609a      	str	r2, [r3, #8]
}
 8003eb0:	bf00      	nop
 8003eb2:	3714      	adds	r7, #20
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b087      	sub	sp, #28
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
 8003ec8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ed6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	021a      	lsls	r2, r3, #8
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	431a      	orrs	r2, r3
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	697a      	ldr	r2, [r7, #20]
 8003eee:	609a      	str	r2, [r3, #8]
}
 8003ef0:	bf00      	nop
 8003ef2:	371c      	adds	r7, #28
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b087      	sub	sp, #28
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	f003 031f 	and.w	r3, r3, #31
 8003f0e:	2201      	movs	r2, #1
 8003f10:	fa02 f303 	lsl.w	r3, r2, r3
 8003f14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6a1a      	ldr	r2, [r3, #32]
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	43db      	mvns	r3, r3
 8003f1e:	401a      	ands	r2, r3
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6a1a      	ldr	r2, [r3, #32]
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	f003 031f 	and.w	r3, r3, #31
 8003f2e:	6879      	ldr	r1, [r7, #4]
 8003f30:	fa01 f303 	lsl.w	r3, r1, r3
 8003f34:	431a      	orrs	r2, r3
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	621a      	str	r2, [r3, #32]
}
 8003f3a:	bf00      	nop
 8003f3c:	371c      	adds	r7, #28
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
	...

08003f48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b085      	sub	sp, #20
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d101      	bne.n	8003f60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	e05a      	b.n	8004016 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2202      	movs	r2, #2
 8003f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68fa      	ldr	r2, [r7, #12]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	68fa      	ldr	r2, [r7, #12]
 8003f98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a21      	ldr	r2, [pc, #132]	@ (8004024 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d022      	beq.n	8003fea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fac:	d01d      	beq.n	8003fea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a1d      	ldr	r2, [pc, #116]	@ (8004028 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d018      	beq.n	8003fea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a1b      	ldr	r2, [pc, #108]	@ (800402c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d013      	beq.n	8003fea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a1a      	ldr	r2, [pc, #104]	@ (8004030 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d00e      	beq.n	8003fea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a18      	ldr	r2, [pc, #96]	@ (8004034 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d009      	beq.n	8003fea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a17      	ldr	r2, [pc, #92]	@ (8004038 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d004      	beq.n	8003fea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a15      	ldr	r2, [pc, #84]	@ (800403c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d10c      	bne.n	8004004 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ff0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68ba      	ldr	r2, [r7, #8]
 8004002:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004014:	2300      	movs	r3, #0
}
 8004016:	4618      	mov	r0, r3
 8004018:	3714      	adds	r7, #20
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	40010000 	.word	0x40010000
 8004028:	40000400 	.word	0x40000400
 800402c:	40000800 	.word	0x40000800
 8004030:	40000c00 	.word	0x40000c00
 8004034:	40010400 	.word	0x40010400
 8004038:	40014000 	.word	0x40014000
 800403c:	40001800 	.word	0x40001800

08004040 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004040:	b480      	push	{r7}
 8004042:	b085      	sub	sp, #20
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800404a:	2300      	movs	r3, #0
 800404c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004054:	2b01      	cmp	r3, #1
 8004056:	d101      	bne.n	800405c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004058:	2302      	movs	r3, #2
 800405a:	e03d      	b.n	80040d8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	4313      	orrs	r3, r2
 8004070:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	4313      	orrs	r3, r2
 800407e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	4313      	orrs	r3, r2
 800408c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4313      	orrs	r3, r2
 800409a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	695b      	ldr	r3, [r3, #20]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	68fa      	ldr	r2, [r7, #12]
 80040cc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80040d6:	2300      	movs	r3, #0
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3714      	adds	r7, #20
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80040ec:	bf00      	nop
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004100:	bf00      	nop
 8004102:	370c      	adds	r7, #12
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr

0800410c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d101      	bne.n	800411e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e042      	b.n	80041a4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004124:	b2db      	uxtb	r3, r3
 8004126:	2b00      	cmp	r3, #0
 8004128:	d106      	bne.n	8004138 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f7fd fc3c 	bl	80019b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2224      	movs	r2, #36	@ 0x24
 800413c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68da      	ldr	r2, [r3, #12]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800414e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f000 f973 	bl	800443c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	691a      	ldr	r2, [r3, #16]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004164:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	695a      	ldr	r2, [r3, #20]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004174:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	68da      	ldr	r2, [r3, #12]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004184:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2220      	movs	r2, #32
 8004190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2220      	movs	r2, #32
 8004198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80041a2:	2300      	movs	r3, #0
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3708      	adds	r7, #8
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b08a      	sub	sp, #40	@ 0x28
 80041b0:	af02      	add	r7, sp, #8
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	603b      	str	r3, [r7, #0]
 80041b8:	4613      	mov	r3, r2
 80041ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80041bc:	2300      	movs	r3, #0
 80041be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b20      	cmp	r3, #32
 80041ca:	d175      	bne.n	80042b8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d002      	beq.n	80041d8 <HAL_UART_Transmit+0x2c>
 80041d2:	88fb      	ldrh	r3, [r7, #6]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e06e      	b.n	80042ba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2221      	movs	r2, #33	@ 0x21
 80041e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041ea:	f7fd fdfb 	bl	8001de4 <HAL_GetTick>
 80041ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	88fa      	ldrh	r2, [r7, #6]
 80041f4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	88fa      	ldrh	r2, [r7, #6]
 80041fa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004204:	d108      	bne.n	8004218 <HAL_UART_Transmit+0x6c>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	691b      	ldr	r3, [r3, #16]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d104      	bne.n	8004218 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800420e:	2300      	movs	r3, #0
 8004210:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	61bb      	str	r3, [r7, #24]
 8004216:	e003      	b.n	8004220 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800421c:	2300      	movs	r3, #0
 800421e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004220:	e02e      	b.n	8004280 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	9300      	str	r3, [sp, #0]
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	2200      	movs	r2, #0
 800422a:	2180      	movs	r1, #128	@ 0x80
 800422c:	68f8      	ldr	r0, [r7, #12]
 800422e:	f000 f848 	bl	80042c2 <UART_WaitOnFlagUntilTimeout>
 8004232:	4603      	mov	r3, r0
 8004234:	2b00      	cmp	r3, #0
 8004236:	d005      	beq.n	8004244 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2220      	movs	r2, #32
 800423c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004240:	2303      	movs	r3, #3
 8004242:	e03a      	b.n	80042ba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d10b      	bne.n	8004262 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	881b      	ldrh	r3, [r3, #0]
 800424e:	461a      	mov	r2, r3
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004258:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	3302      	adds	r3, #2
 800425e:	61bb      	str	r3, [r7, #24]
 8004260:	e007      	b.n	8004272 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	781a      	ldrb	r2, [r3, #0]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	3301      	adds	r3, #1
 8004270:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004276:	b29b      	uxth	r3, r3
 8004278:	3b01      	subs	r3, #1
 800427a:	b29a      	uxth	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004284:	b29b      	uxth	r3, r3
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1cb      	bne.n	8004222 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	9300      	str	r3, [sp, #0]
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	2200      	movs	r2, #0
 8004292:	2140      	movs	r1, #64	@ 0x40
 8004294:	68f8      	ldr	r0, [r7, #12]
 8004296:	f000 f814 	bl	80042c2 <UART_WaitOnFlagUntilTimeout>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d005      	beq.n	80042ac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2220      	movs	r2, #32
 80042a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e006      	b.n	80042ba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2220      	movs	r2, #32
 80042b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80042b4:	2300      	movs	r3, #0
 80042b6:	e000      	b.n	80042ba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80042b8:	2302      	movs	r3, #2
  }
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3720      	adds	r7, #32
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}

080042c2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b086      	sub	sp, #24
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	60f8      	str	r0, [r7, #12]
 80042ca:	60b9      	str	r1, [r7, #8]
 80042cc:	603b      	str	r3, [r7, #0]
 80042ce:	4613      	mov	r3, r2
 80042d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042d2:	e03b      	b.n	800434c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042d4:	6a3b      	ldr	r3, [r7, #32]
 80042d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042da:	d037      	beq.n	800434c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042dc:	f7fd fd82 	bl	8001de4 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	6a3a      	ldr	r2, [r7, #32]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d302      	bcc.n	80042f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80042ec:	6a3b      	ldr	r3, [r7, #32]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e03a      	b.n	800436c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	f003 0304 	and.w	r3, r3, #4
 8004300:	2b00      	cmp	r3, #0
 8004302:	d023      	beq.n	800434c <UART_WaitOnFlagUntilTimeout+0x8a>
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	2b80      	cmp	r3, #128	@ 0x80
 8004308:	d020      	beq.n	800434c <UART_WaitOnFlagUntilTimeout+0x8a>
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	2b40      	cmp	r3, #64	@ 0x40
 800430e:	d01d      	beq.n	800434c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 0308 	and.w	r3, r3, #8
 800431a:	2b08      	cmp	r3, #8
 800431c:	d116      	bne.n	800434c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800431e:	2300      	movs	r3, #0
 8004320:	617b      	str	r3, [r7, #20]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	617b      	str	r3, [r7, #20]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	617b      	str	r3, [r7, #20]
 8004332:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004334:	68f8      	ldr	r0, [r7, #12]
 8004336:	f000 f81d 	bl	8004374 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2208      	movs	r2, #8
 800433e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2200      	movs	r2, #0
 8004344:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e00f      	b.n	800436c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	4013      	ands	r3, r2
 8004356:	68ba      	ldr	r2, [r7, #8]
 8004358:	429a      	cmp	r2, r3
 800435a:	bf0c      	ite	eq
 800435c:	2301      	moveq	r3, #1
 800435e:	2300      	movne	r3, #0
 8004360:	b2db      	uxtb	r3, r3
 8004362:	461a      	mov	r2, r3
 8004364:	79fb      	ldrb	r3, [r7, #7]
 8004366:	429a      	cmp	r2, r3
 8004368:	d0b4      	beq.n	80042d4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800436a:	2300      	movs	r3, #0
}
 800436c:	4618      	mov	r0, r3
 800436e:	3718      	adds	r7, #24
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004374:	b480      	push	{r7}
 8004376:	b095      	sub	sp, #84	@ 0x54
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	330c      	adds	r3, #12
 8004382:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004386:	e853 3f00 	ldrex	r3, [r3]
 800438a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800438c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800438e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004392:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	330c      	adds	r3, #12
 800439a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800439c:	643a      	str	r2, [r7, #64]	@ 0x40
 800439e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043a4:	e841 2300 	strex	r3, r2, [r1]
 80043a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80043aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d1e5      	bne.n	800437c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	3314      	adds	r3, #20
 80043b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b8:	6a3b      	ldr	r3, [r7, #32]
 80043ba:	e853 3f00 	ldrex	r3, [r3]
 80043be:	61fb      	str	r3, [r7, #28]
   return(result);
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	f023 0301 	bic.w	r3, r3, #1
 80043c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	3314      	adds	r3, #20
 80043ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80043d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043d8:	e841 2300 	strex	r3, r2, [r1]
 80043dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80043de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1e5      	bne.n	80043b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d119      	bne.n	8004420 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	330c      	adds	r3, #12
 80043f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	e853 3f00 	ldrex	r3, [r3]
 80043fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	f023 0310 	bic.w	r3, r3, #16
 8004402:	647b      	str	r3, [r7, #68]	@ 0x44
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	330c      	adds	r3, #12
 800440a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800440c:	61ba      	str	r2, [r7, #24]
 800440e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004410:	6979      	ldr	r1, [r7, #20]
 8004412:	69ba      	ldr	r2, [r7, #24]
 8004414:	e841 2300 	strex	r3, r2, [r1]
 8004418:	613b      	str	r3, [r7, #16]
   return(result);
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d1e5      	bne.n	80043ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2220      	movs	r2, #32
 8004424:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800442e:	bf00      	nop
 8004430:	3754      	adds	r7, #84	@ 0x54
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr
	...

0800443c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800443c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004440:	b0c0      	sub	sp, #256	@ 0x100
 8004442:	af00      	add	r7, sp, #0
 8004444:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	691b      	ldr	r3, [r3, #16]
 8004450:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004458:	68d9      	ldr	r1, [r3, #12]
 800445a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	ea40 0301 	orr.w	r3, r0, r1
 8004464:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800446a:	689a      	ldr	r2, [r3, #8]
 800446c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	431a      	orrs	r2, r3
 8004474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	431a      	orrs	r2, r3
 800447c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004480:	69db      	ldr	r3, [r3, #28]
 8004482:	4313      	orrs	r3, r2
 8004484:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004494:	f021 010c 	bic.w	r1, r1, #12
 8004498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80044a2:	430b      	orrs	r3, r1
 80044a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80044a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80044b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044b6:	6999      	ldr	r1, [r3, #24]
 80044b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	ea40 0301 	orr.w	r3, r0, r1
 80044c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80044c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	4b8f      	ldr	r3, [pc, #572]	@ (8004708 <UART_SetConfig+0x2cc>)
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d005      	beq.n	80044dc <UART_SetConfig+0xa0>
 80044d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	4b8d      	ldr	r3, [pc, #564]	@ (800470c <UART_SetConfig+0x2d0>)
 80044d8:	429a      	cmp	r2, r3
 80044da:	d104      	bne.n	80044e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80044dc:	f7fe f86c 	bl	80025b8 <HAL_RCC_GetPCLK2Freq>
 80044e0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80044e4:	e003      	b.n	80044ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80044e6:	f7fe f853 	bl	8002590 <HAL_RCC_GetPCLK1Freq>
 80044ea:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044f2:	69db      	ldr	r3, [r3, #28]
 80044f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044f8:	f040 810c 	bne.w	8004714 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80044fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004500:	2200      	movs	r2, #0
 8004502:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004506:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800450a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800450e:	4622      	mov	r2, r4
 8004510:	462b      	mov	r3, r5
 8004512:	1891      	adds	r1, r2, r2
 8004514:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004516:	415b      	adcs	r3, r3
 8004518:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800451a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800451e:	4621      	mov	r1, r4
 8004520:	eb12 0801 	adds.w	r8, r2, r1
 8004524:	4629      	mov	r1, r5
 8004526:	eb43 0901 	adc.w	r9, r3, r1
 800452a:	f04f 0200 	mov.w	r2, #0
 800452e:	f04f 0300 	mov.w	r3, #0
 8004532:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004536:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800453a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800453e:	4690      	mov	r8, r2
 8004540:	4699      	mov	r9, r3
 8004542:	4623      	mov	r3, r4
 8004544:	eb18 0303 	adds.w	r3, r8, r3
 8004548:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800454c:	462b      	mov	r3, r5
 800454e:	eb49 0303 	adc.w	r3, r9, r3
 8004552:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004562:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004566:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800456a:	460b      	mov	r3, r1
 800456c:	18db      	adds	r3, r3, r3
 800456e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004570:	4613      	mov	r3, r2
 8004572:	eb42 0303 	adc.w	r3, r2, r3
 8004576:	657b      	str	r3, [r7, #84]	@ 0x54
 8004578:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800457c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004580:	f7fc fb82 	bl	8000c88 <__aeabi_uldivmod>
 8004584:	4602      	mov	r2, r0
 8004586:	460b      	mov	r3, r1
 8004588:	4b61      	ldr	r3, [pc, #388]	@ (8004710 <UART_SetConfig+0x2d4>)
 800458a:	fba3 2302 	umull	r2, r3, r3, r2
 800458e:	095b      	lsrs	r3, r3, #5
 8004590:	011c      	lsls	r4, r3, #4
 8004592:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004596:	2200      	movs	r2, #0
 8004598:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800459c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80045a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80045a4:	4642      	mov	r2, r8
 80045a6:	464b      	mov	r3, r9
 80045a8:	1891      	adds	r1, r2, r2
 80045aa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80045ac:	415b      	adcs	r3, r3
 80045ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80045b4:	4641      	mov	r1, r8
 80045b6:	eb12 0a01 	adds.w	sl, r2, r1
 80045ba:	4649      	mov	r1, r9
 80045bc:	eb43 0b01 	adc.w	fp, r3, r1
 80045c0:	f04f 0200 	mov.w	r2, #0
 80045c4:	f04f 0300 	mov.w	r3, #0
 80045c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80045cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80045d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80045d4:	4692      	mov	sl, r2
 80045d6:	469b      	mov	fp, r3
 80045d8:	4643      	mov	r3, r8
 80045da:	eb1a 0303 	adds.w	r3, sl, r3
 80045de:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045e2:	464b      	mov	r3, r9
 80045e4:	eb4b 0303 	adc.w	r3, fp, r3
 80045e8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80045ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80045f8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80045fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004600:	460b      	mov	r3, r1
 8004602:	18db      	adds	r3, r3, r3
 8004604:	643b      	str	r3, [r7, #64]	@ 0x40
 8004606:	4613      	mov	r3, r2
 8004608:	eb42 0303 	adc.w	r3, r2, r3
 800460c:	647b      	str	r3, [r7, #68]	@ 0x44
 800460e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004612:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004616:	f7fc fb37 	bl	8000c88 <__aeabi_uldivmod>
 800461a:	4602      	mov	r2, r0
 800461c:	460b      	mov	r3, r1
 800461e:	4611      	mov	r1, r2
 8004620:	4b3b      	ldr	r3, [pc, #236]	@ (8004710 <UART_SetConfig+0x2d4>)
 8004622:	fba3 2301 	umull	r2, r3, r3, r1
 8004626:	095b      	lsrs	r3, r3, #5
 8004628:	2264      	movs	r2, #100	@ 0x64
 800462a:	fb02 f303 	mul.w	r3, r2, r3
 800462e:	1acb      	subs	r3, r1, r3
 8004630:	00db      	lsls	r3, r3, #3
 8004632:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004636:	4b36      	ldr	r3, [pc, #216]	@ (8004710 <UART_SetConfig+0x2d4>)
 8004638:	fba3 2302 	umull	r2, r3, r3, r2
 800463c:	095b      	lsrs	r3, r3, #5
 800463e:	005b      	lsls	r3, r3, #1
 8004640:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004644:	441c      	add	r4, r3
 8004646:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800464a:	2200      	movs	r2, #0
 800464c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004650:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004654:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004658:	4642      	mov	r2, r8
 800465a:	464b      	mov	r3, r9
 800465c:	1891      	adds	r1, r2, r2
 800465e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004660:	415b      	adcs	r3, r3
 8004662:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004664:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004668:	4641      	mov	r1, r8
 800466a:	1851      	adds	r1, r2, r1
 800466c:	6339      	str	r1, [r7, #48]	@ 0x30
 800466e:	4649      	mov	r1, r9
 8004670:	414b      	adcs	r3, r1
 8004672:	637b      	str	r3, [r7, #52]	@ 0x34
 8004674:	f04f 0200 	mov.w	r2, #0
 8004678:	f04f 0300 	mov.w	r3, #0
 800467c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004680:	4659      	mov	r1, fp
 8004682:	00cb      	lsls	r3, r1, #3
 8004684:	4651      	mov	r1, sl
 8004686:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800468a:	4651      	mov	r1, sl
 800468c:	00ca      	lsls	r2, r1, #3
 800468e:	4610      	mov	r0, r2
 8004690:	4619      	mov	r1, r3
 8004692:	4603      	mov	r3, r0
 8004694:	4642      	mov	r2, r8
 8004696:	189b      	adds	r3, r3, r2
 8004698:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800469c:	464b      	mov	r3, r9
 800469e:	460a      	mov	r2, r1
 80046a0:	eb42 0303 	adc.w	r3, r2, r3
 80046a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80046b4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80046b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80046bc:	460b      	mov	r3, r1
 80046be:	18db      	adds	r3, r3, r3
 80046c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046c2:	4613      	mov	r3, r2
 80046c4:	eb42 0303 	adc.w	r3, r2, r3
 80046c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80046ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80046d2:	f7fc fad9 	bl	8000c88 <__aeabi_uldivmod>
 80046d6:	4602      	mov	r2, r0
 80046d8:	460b      	mov	r3, r1
 80046da:	4b0d      	ldr	r3, [pc, #52]	@ (8004710 <UART_SetConfig+0x2d4>)
 80046dc:	fba3 1302 	umull	r1, r3, r3, r2
 80046e0:	095b      	lsrs	r3, r3, #5
 80046e2:	2164      	movs	r1, #100	@ 0x64
 80046e4:	fb01 f303 	mul.w	r3, r1, r3
 80046e8:	1ad3      	subs	r3, r2, r3
 80046ea:	00db      	lsls	r3, r3, #3
 80046ec:	3332      	adds	r3, #50	@ 0x32
 80046ee:	4a08      	ldr	r2, [pc, #32]	@ (8004710 <UART_SetConfig+0x2d4>)
 80046f0:	fba2 2303 	umull	r2, r3, r2, r3
 80046f4:	095b      	lsrs	r3, r3, #5
 80046f6:	f003 0207 	and.w	r2, r3, #7
 80046fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4422      	add	r2, r4
 8004702:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004704:	e106      	b.n	8004914 <UART_SetConfig+0x4d8>
 8004706:	bf00      	nop
 8004708:	40011000 	.word	0x40011000
 800470c:	40011400 	.word	0x40011400
 8004710:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004714:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004718:	2200      	movs	r2, #0
 800471a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800471e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004722:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004726:	4642      	mov	r2, r8
 8004728:	464b      	mov	r3, r9
 800472a:	1891      	adds	r1, r2, r2
 800472c:	6239      	str	r1, [r7, #32]
 800472e:	415b      	adcs	r3, r3
 8004730:	627b      	str	r3, [r7, #36]	@ 0x24
 8004732:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004736:	4641      	mov	r1, r8
 8004738:	1854      	adds	r4, r2, r1
 800473a:	4649      	mov	r1, r9
 800473c:	eb43 0501 	adc.w	r5, r3, r1
 8004740:	f04f 0200 	mov.w	r2, #0
 8004744:	f04f 0300 	mov.w	r3, #0
 8004748:	00eb      	lsls	r3, r5, #3
 800474a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800474e:	00e2      	lsls	r2, r4, #3
 8004750:	4614      	mov	r4, r2
 8004752:	461d      	mov	r5, r3
 8004754:	4643      	mov	r3, r8
 8004756:	18e3      	adds	r3, r4, r3
 8004758:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800475c:	464b      	mov	r3, r9
 800475e:	eb45 0303 	adc.w	r3, r5, r3
 8004762:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004766:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004772:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004776:	f04f 0200 	mov.w	r2, #0
 800477a:	f04f 0300 	mov.w	r3, #0
 800477e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004782:	4629      	mov	r1, r5
 8004784:	008b      	lsls	r3, r1, #2
 8004786:	4621      	mov	r1, r4
 8004788:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800478c:	4621      	mov	r1, r4
 800478e:	008a      	lsls	r2, r1, #2
 8004790:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004794:	f7fc fa78 	bl	8000c88 <__aeabi_uldivmod>
 8004798:	4602      	mov	r2, r0
 800479a:	460b      	mov	r3, r1
 800479c:	4b60      	ldr	r3, [pc, #384]	@ (8004920 <UART_SetConfig+0x4e4>)
 800479e:	fba3 2302 	umull	r2, r3, r3, r2
 80047a2:	095b      	lsrs	r3, r3, #5
 80047a4:	011c      	lsls	r4, r3, #4
 80047a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047aa:	2200      	movs	r2, #0
 80047ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80047b0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80047b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80047b8:	4642      	mov	r2, r8
 80047ba:	464b      	mov	r3, r9
 80047bc:	1891      	adds	r1, r2, r2
 80047be:	61b9      	str	r1, [r7, #24]
 80047c0:	415b      	adcs	r3, r3
 80047c2:	61fb      	str	r3, [r7, #28]
 80047c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047c8:	4641      	mov	r1, r8
 80047ca:	1851      	adds	r1, r2, r1
 80047cc:	6139      	str	r1, [r7, #16]
 80047ce:	4649      	mov	r1, r9
 80047d0:	414b      	adcs	r3, r1
 80047d2:	617b      	str	r3, [r7, #20]
 80047d4:	f04f 0200 	mov.w	r2, #0
 80047d8:	f04f 0300 	mov.w	r3, #0
 80047dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80047e0:	4659      	mov	r1, fp
 80047e2:	00cb      	lsls	r3, r1, #3
 80047e4:	4651      	mov	r1, sl
 80047e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047ea:	4651      	mov	r1, sl
 80047ec:	00ca      	lsls	r2, r1, #3
 80047ee:	4610      	mov	r0, r2
 80047f0:	4619      	mov	r1, r3
 80047f2:	4603      	mov	r3, r0
 80047f4:	4642      	mov	r2, r8
 80047f6:	189b      	adds	r3, r3, r2
 80047f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80047fc:	464b      	mov	r3, r9
 80047fe:	460a      	mov	r2, r1
 8004800:	eb42 0303 	adc.w	r3, r2, r3
 8004804:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004808:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004812:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004814:	f04f 0200 	mov.w	r2, #0
 8004818:	f04f 0300 	mov.w	r3, #0
 800481c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004820:	4649      	mov	r1, r9
 8004822:	008b      	lsls	r3, r1, #2
 8004824:	4641      	mov	r1, r8
 8004826:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800482a:	4641      	mov	r1, r8
 800482c:	008a      	lsls	r2, r1, #2
 800482e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004832:	f7fc fa29 	bl	8000c88 <__aeabi_uldivmod>
 8004836:	4602      	mov	r2, r0
 8004838:	460b      	mov	r3, r1
 800483a:	4611      	mov	r1, r2
 800483c:	4b38      	ldr	r3, [pc, #224]	@ (8004920 <UART_SetConfig+0x4e4>)
 800483e:	fba3 2301 	umull	r2, r3, r3, r1
 8004842:	095b      	lsrs	r3, r3, #5
 8004844:	2264      	movs	r2, #100	@ 0x64
 8004846:	fb02 f303 	mul.w	r3, r2, r3
 800484a:	1acb      	subs	r3, r1, r3
 800484c:	011b      	lsls	r3, r3, #4
 800484e:	3332      	adds	r3, #50	@ 0x32
 8004850:	4a33      	ldr	r2, [pc, #204]	@ (8004920 <UART_SetConfig+0x4e4>)
 8004852:	fba2 2303 	umull	r2, r3, r2, r3
 8004856:	095b      	lsrs	r3, r3, #5
 8004858:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800485c:	441c      	add	r4, r3
 800485e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004862:	2200      	movs	r2, #0
 8004864:	673b      	str	r3, [r7, #112]	@ 0x70
 8004866:	677a      	str	r2, [r7, #116]	@ 0x74
 8004868:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800486c:	4642      	mov	r2, r8
 800486e:	464b      	mov	r3, r9
 8004870:	1891      	adds	r1, r2, r2
 8004872:	60b9      	str	r1, [r7, #8]
 8004874:	415b      	adcs	r3, r3
 8004876:	60fb      	str	r3, [r7, #12]
 8004878:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800487c:	4641      	mov	r1, r8
 800487e:	1851      	adds	r1, r2, r1
 8004880:	6039      	str	r1, [r7, #0]
 8004882:	4649      	mov	r1, r9
 8004884:	414b      	adcs	r3, r1
 8004886:	607b      	str	r3, [r7, #4]
 8004888:	f04f 0200 	mov.w	r2, #0
 800488c:	f04f 0300 	mov.w	r3, #0
 8004890:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004894:	4659      	mov	r1, fp
 8004896:	00cb      	lsls	r3, r1, #3
 8004898:	4651      	mov	r1, sl
 800489a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800489e:	4651      	mov	r1, sl
 80048a0:	00ca      	lsls	r2, r1, #3
 80048a2:	4610      	mov	r0, r2
 80048a4:	4619      	mov	r1, r3
 80048a6:	4603      	mov	r3, r0
 80048a8:	4642      	mov	r2, r8
 80048aa:	189b      	adds	r3, r3, r2
 80048ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80048ae:	464b      	mov	r3, r9
 80048b0:	460a      	mov	r2, r1
 80048b2:	eb42 0303 	adc.w	r3, r2, r3
 80048b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80048b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80048c2:	667a      	str	r2, [r7, #100]	@ 0x64
 80048c4:	f04f 0200 	mov.w	r2, #0
 80048c8:	f04f 0300 	mov.w	r3, #0
 80048cc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80048d0:	4649      	mov	r1, r9
 80048d2:	008b      	lsls	r3, r1, #2
 80048d4:	4641      	mov	r1, r8
 80048d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048da:	4641      	mov	r1, r8
 80048dc:	008a      	lsls	r2, r1, #2
 80048de:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80048e2:	f7fc f9d1 	bl	8000c88 <__aeabi_uldivmod>
 80048e6:	4602      	mov	r2, r0
 80048e8:	460b      	mov	r3, r1
 80048ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004920 <UART_SetConfig+0x4e4>)
 80048ec:	fba3 1302 	umull	r1, r3, r3, r2
 80048f0:	095b      	lsrs	r3, r3, #5
 80048f2:	2164      	movs	r1, #100	@ 0x64
 80048f4:	fb01 f303 	mul.w	r3, r1, r3
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	011b      	lsls	r3, r3, #4
 80048fc:	3332      	adds	r3, #50	@ 0x32
 80048fe:	4a08      	ldr	r2, [pc, #32]	@ (8004920 <UART_SetConfig+0x4e4>)
 8004900:	fba2 2303 	umull	r2, r3, r2, r3
 8004904:	095b      	lsrs	r3, r3, #5
 8004906:	f003 020f 	and.w	r2, r3, #15
 800490a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4422      	add	r2, r4
 8004912:	609a      	str	r2, [r3, #8]
}
 8004914:	bf00      	nop
 8004916:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800491a:	46bd      	mov	sp, r7
 800491c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004920:	51eb851f 	.word	0x51eb851f

08004924 <abs>:
 8004924:	2800      	cmp	r0, #0
 8004926:	bfb8      	it	lt
 8004928:	4240      	neglt	r0, r0
 800492a:	4770      	bx	lr

0800492c <__cvt>:
 800492c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004930:	ec57 6b10 	vmov	r6, r7, d0
 8004934:	2f00      	cmp	r7, #0
 8004936:	460c      	mov	r4, r1
 8004938:	4619      	mov	r1, r3
 800493a:	463b      	mov	r3, r7
 800493c:	bfbb      	ittet	lt
 800493e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004942:	461f      	movlt	r7, r3
 8004944:	2300      	movge	r3, #0
 8004946:	232d      	movlt	r3, #45	@ 0x2d
 8004948:	700b      	strb	r3, [r1, #0]
 800494a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800494c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004950:	4691      	mov	r9, r2
 8004952:	f023 0820 	bic.w	r8, r3, #32
 8004956:	bfbc      	itt	lt
 8004958:	4632      	movlt	r2, r6
 800495a:	4616      	movlt	r6, r2
 800495c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004960:	d005      	beq.n	800496e <__cvt+0x42>
 8004962:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004966:	d100      	bne.n	800496a <__cvt+0x3e>
 8004968:	3401      	adds	r4, #1
 800496a:	2102      	movs	r1, #2
 800496c:	e000      	b.n	8004970 <__cvt+0x44>
 800496e:	2103      	movs	r1, #3
 8004970:	ab03      	add	r3, sp, #12
 8004972:	9301      	str	r3, [sp, #4]
 8004974:	ab02      	add	r3, sp, #8
 8004976:	9300      	str	r3, [sp, #0]
 8004978:	ec47 6b10 	vmov	d0, r6, r7
 800497c:	4653      	mov	r3, sl
 800497e:	4622      	mov	r2, r4
 8004980:	f000 fe4a 	bl	8005618 <_dtoa_r>
 8004984:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004988:	4605      	mov	r5, r0
 800498a:	d119      	bne.n	80049c0 <__cvt+0x94>
 800498c:	f019 0f01 	tst.w	r9, #1
 8004990:	d00e      	beq.n	80049b0 <__cvt+0x84>
 8004992:	eb00 0904 	add.w	r9, r0, r4
 8004996:	2200      	movs	r2, #0
 8004998:	2300      	movs	r3, #0
 800499a:	4630      	mov	r0, r6
 800499c:	4639      	mov	r1, r7
 800499e:	f7fc f8b3 	bl	8000b08 <__aeabi_dcmpeq>
 80049a2:	b108      	cbz	r0, 80049a8 <__cvt+0x7c>
 80049a4:	f8cd 900c 	str.w	r9, [sp, #12]
 80049a8:	2230      	movs	r2, #48	@ 0x30
 80049aa:	9b03      	ldr	r3, [sp, #12]
 80049ac:	454b      	cmp	r3, r9
 80049ae:	d31e      	bcc.n	80049ee <__cvt+0xc2>
 80049b0:	9b03      	ldr	r3, [sp, #12]
 80049b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80049b4:	1b5b      	subs	r3, r3, r5
 80049b6:	4628      	mov	r0, r5
 80049b8:	6013      	str	r3, [r2, #0]
 80049ba:	b004      	add	sp, #16
 80049bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80049c4:	eb00 0904 	add.w	r9, r0, r4
 80049c8:	d1e5      	bne.n	8004996 <__cvt+0x6a>
 80049ca:	7803      	ldrb	r3, [r0, #0]
 80049cc:	2b30      	cmp	r3, #48	@ 0x30
 80049ce:	d10a      	bne.n	80049e6 <__cvt+0xba>
 80049d0:	2200      	movs	r2, #0
 80049d2:	2300      	movs	r3, #0
 80049d4:	4630      	mov	r0, r6
 80049d6:	4639      	mov	r1, r7
 80049d8:	f7fc f896 	bl	8000b08 <__aeabi_dcmpeq>
 80049dc:	b918      	cbnz	r0, 80049e6 <__cvt+0xba>
 80049de:	f1c4 0401 	rsb	r4, r4, #1
 80049e2:	f8ca 4000 	str.w	r4, [sl]
 80049e6:	f8da 3000 	ldr.w	r3, [sl]
 80049ea:	4499      	add	r9, r3
 80049ec:	e7d3      	b.n	8004996 <__cvt+0x6a>
 80049ee:	1c59      	adds	r1, r3, #1
 80049f0:	9103      	str	r1, [sp, #12]
 80049f2:	701a      	strb	r2, [r3, #0]
 80049f4:	e7d9      	b.n	80049aa <__cvt+0x7e>

080049f6 <__exponent>:
 80049f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049f8:	2900      	cmp	r1, #0
 80049fa:	bfba      	itte	lt
 80049fc:	4249      	neglt	r1, r1
 80049fe:	232d      	movlt	r3, #45	@ 0x2d
 8004a00:	232b      	movge	r3, #43	@ 0x2b
 8004a02:	2909      	cmp	r1, #9
 8004a04:	7002      	strb	r2, [r0, #0]
 8004a06:	7043      	strb	r3, [r0, #1]
 8004a08:	dd29      	ble.n	8004a5e <__exponent+0x68>
 8004a0a:	f10d 0307 	add.w	r3, sp, #7
 8004a0e:	461d      	mov	r5, r3
 8004a10:	270a      	movs	r7, #10
 8004a12:	461a      	mov	r2, r3
 8004a14:	fbb1 f6f7 	udiv	r6, r1, r7
 8004a18:	fb07 1416 	mls	r4, r7, r6, r1
 8004a1c:	3430      	adds	r4, #48	@ 0x30
 8004a1e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004a22:	460c      	mov	r4, r1
 8004a24:	2c63      	cmp	r4, #99	@ 0x63
 8004a26:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a2a:	4631      	mov	r1, r6
 8004a2c:	dcf1      	bgt.n	8004a12 <__exponent+0x1c>
 8004a2e:	3130      	adds	r1, #48	@ 0x30
 8004a30:	1e94      	subs	r4, r2, #2
 8004a32:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a36:	1c41      	adds	r1, r0, #1
 8004a38:	4623      	mov	r3, r4
 8004a3a:	42ab      	cmp	r3, r5
 8004a3c:	d30a      	bcc.n	8004a54 <__exponent+0x5e>
 8004a3e:	f10d 0309 	add.w	r3, sp, #9
 8004a42:	1a9b      	subs	r3, r3, r2
 8004a44:	42ac      	cmp	r4, r5
 8004a46:	bf88      	it	hi
 8004a48:	2300      	movhi	r3, #0
 8004a4a:	3302      	adds	r3, #2
 8004a4c:	4403      	add	r3, r0
 8004a4e:	1a18      	subs	r0, r3, r0
 8004a50:	b003      	add	sp, #12
 8004a52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a54:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004a58:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004a5c:	e7ed      	b.n	8004a3a <__exponent+0x44>
 8004a5e:	2330      	movs	r3, #48	@ 0x30
 8004a60:	3130      	adds	r1, #48	@ 0x30
 8004a62:	7083      	strb	r3, [r0, #2]
 8004a64:	70c1      	strb	r1, [r0, #3]
 8004a66:	1d03      	adds	r3, r0, #4
 8004a68:	e7f1      	b.n	8004a4e <__exponent+0x58>
	...

08004a6c <_printf_float>:
 8004a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a70:	b08d      	sub	sp, #52	@ 0x34
 8004a72:	460c      	mov	r4, r1
 8004a74:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004a78:	4616      	mov	r6, r2
 8004a7a:	461f      	mov	r7, r3
 8004a7c:	4605      	mov	r5, r0
 8004a7e:	f000 fccb 	bl	8005418 <_localeconv_r>
 8004a82:	6803      	ldr	r3, [r0, #0]
 8004a84:	9304      	str	r3, [sp, #16]
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7fb fc12 	bl	80002b0 <strlen>
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004a90:	f8d8 3000 	ldr.w	r3, [r8]
 8004a94:	9005      	str	r0, [sp, #20]
 8004a96:	3307      	adds	r3, #7
 8004a98:	f023 0307 	bic.w	r3, r3, #7
 8004a9c:	f103 0208 	add.w	r2, r3, #8
 8004aa0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004aa4:	f8d4 b000 	ldr.w	fp, [r4]
 8004aa8:	f8c8 2000 	str.w	r2, [r8]
 8004aac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ab0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004ab4:	9307      	str	r3, [sp, #28]
 8004ab6:	f8cd 8018 	str.w	r8, [sp, #24]
 8004aba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004abe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ac2:	4b9c      	ldr	r3, [pc, #624]	@ (8004d34 <_printf_float+0x2c8>)
 8004ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ac8:	f7fc f850 	bl	8000b6c <__aeabi_dcmpun>
 8004acc:	bb70      	cbnz	r0, 8004b2c <_printf_float+0xc0>
 8004ace:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ad2:	4b98      	ldr	r3, [pc, #608]	@ (8004d34 <_printf_float+0x2c8>)
 8004ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ad8:	f7fc f82a 	bl	8000b30 <__aeabi_dcmple>
 8004adc:	bb30      	cbnz	r0, 8004b2c <_printf_float+0xc0>
 8004ade:	2200      	movs	r2, #0
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	4640      	mov	r0, r8
 8004ae4:	4649      	mov	r1, r9
 8004ae6:	f7fc f819 	bl	8000b1c <__aeabi_dcmplt>
 8004aea:	b110      	cbz	r0, 8004af2 <_printf_float+0x86>
 8004aec:	232d      	movs	r3, #45	@ 0x2d
 8004aee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004af2:	4a91      	ldr	r2, [pc, #580]	@ (8004d38 <_printf_float+0x2cc>)
 8004af4:	4b91      	ldr	r3, [pc, #580]	@ (8004d3c <_printf_float+0x2d0>)
 8004af6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004afa:	bf8c      	ite	hi
 8004afc:	4690      	movhi	r8, r2
 8004afe:	4698      	movls	r8, r3
 8004b00:	2303      	movs	r3, #3
 8004b02:	6123      	str	r3, [r4, #16]
 8004b04:	f02b 0304 	bic.w	r3, fp, #4
 8004b08:	6023      	str	r3, [r4, #0]
 8004b0a:	f04f 0900 	mov.w	r9, #0
 8004b0e:	9700      	str	r7, [sp, #0]
 8004b10:	4633      	mov	r3, r6
 8004b12:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004b14:	4621      	mov	r1, r4
 8004b16:	4628      	mov	r0, r5
 8004b18:	f000 f9d2 	bl	8004ec0 <_printf_common>
 8004b1c:	3001      	adds	r0, #1
 8004b1e:	f040 808d 	bne.w	8004c3c <_printf_float+0x1d0>
 8004b22:	f04f 30ff 	mov.w	r0, #4294967295
 8004b26:	b00d      	add	sp, #52	@ 0x34
 8004b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b2c:	4642      	mov	r2, r8
 8004b2e:	464b      	mov	r3, r9
 8004b30:	4640      	mov	r0, r8
 8004b32:	4649      	mov	r1, r9
 8004b34:	f7fc f81a 	bl	8000b6c <__aeabi_dcmpun>
 8004b38:	b140      	cbz	r0, 8004b4c <_printf_float+0xe0>
 8004b3a:	464b      	mov	r3, r9
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	bfbc      	itt	lt
 8004b40:	232d      	movlt	r3, #45	@ 0x2d
 8004b42:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004b46:	4a7e      	ldr	r2, [pc, #504]	@ (8004d40 <_printf_float+0x2d4>)
 8004b48:	4b7e      	ldr	r3, [pc, #504]	@ (8004d44 <_printf_float+0x2d8>)
 8004b4a:	e7d4      	b.n	8004af6 <_printf_float+0x8a>
 8004b4c:	6863      	ldr	r3, [r4, #4]
 8004b4e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004b52:	9206      	str	r2, [sp, #24]
 8004b54:	1c5a      	adds	r2, r3, #1
 8004b56:	d13b      	bne.n	8004bd0 <_printf_float+0x164>
 8004b58:	2306      	movs	r3, #6
 8004b5a:	6063      	str	r3, [r4, #4]
 8004b5c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004b60:	2300      	movs	r3, #0
 8004b62:	6022      	str	r2, [r4, #0]
 8004b64:	9303      	str	r3, [sp, #12]
 8004b66:	ab0a      	add	r3, sp, #40	@ 0x28
 8004b68:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004b6c:	ab09      	add	r3, sp, #36	@ 0x24
 8004b6e:	9300      	str	r3, [sp, #0]
 8004b70:	6861      	ldr	r1, [r4, #4]
 8004b72:	ec49 8b10 	vmov	d0, r8, r9
 8004b76:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004b7a:	4628      	mov	r0, r5
 8004b7c:	f7ff fed6 	bl	800492c <__cvt>
 8004b80:	9b06      	ldr	r3, [sp, #24]
 8004b82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004b84:	2b47      	cmp	r3, #71	@ 0x47
 8004b86:	4680      	mov	r8, r0
 8004b88:	d129      	bne.n	8004bde <_printf_float+0x172>
 8004b8a:	1cc8      	adds	r0, r1, #3
 8004b8c:	db02      	blt.n	8004b94 <_printf_float+0x128>
 8004b8e:	6863      	ldr	r3, [r4, #4]
 8004b90:	4299      	cmp	r1, r3
 8004b92:	dd41      	ble.n	8004c18 <_printf_float+0x1ac>
 8004b94:	f1aa 0a02 	sub.w	sl, sl, #2
 8004b98:	fa5f fa8a 	uxtb.w	sl, sl
 8004b9c:	3901      	subs	r1, #1
 8004b9e:	4652      	mov	r2, sl
 8004ba0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004ba4:	9109      	str	r1, [sp, #36]	@ 0x24
 8004ba6:	f7ff ff26 	bl	80049f6 <__exponent>
 8004baa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004bac:	1813      	adds	r3, r2, r0
 8004bae:	2a01      	cmp	r2, #1
 8004bb0:	4681      	mov	r9, r0
 8004bb2:	6123      	str	r3, [r4, #16]
 8004bb4:	dc02      	bgt.n	8004bbc <_printf_float+0x150>
 8004bb6:	6822      	ldr	r2, [r4, #0]
 8004bb8:	07d2      	lsls	r2, r2, #31
 8004bba:	d501      	bpl.n	8004bc0 <_printf_float+0x154>
 8004bbc:	3301      	adds	r3, #1
 8004bbe:	6123      	str	r3, [r4, #16]
 8004bc0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d0a2      	beq.n	8004b0e <_printf_float+0xa2>
 8004bc8:	232d      	movs	r3, #45	@ 0x2d
 8004bca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bce:	e79e      	b.n	8004b0e <_printf_float+0xa2>
 8004bd0:	9a06      	ldr	r2, [sp, #24]
 8004bd2:	2a47      	cmp	r2, #71	@ 0x47
 8004bd4:	d1c2      	bne.n	8004b5c <_printf_float+0xf0>
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d1c0      	bne.n	8004b5c <_printf_float+0xf0>
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e7bd      	b.n	8004b5a <_printf_float+0xee>
 8004bde:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004be2:	d9db      	bls.n	8004b9c <_printf_float+0x130>
 8004be4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004be8:	d118      	bne.n	8004c1c <_printf_float+0x1b0>
 8004bea:	2900      	cmp	r1, #0
 8004bec:	6863      	ldr	r3, [r4, #4]
 8004bee:	dd0b      	ble.n	8004c08 <_printf_float+0x19c>
 8004bf0:	6121      	str	r1, [r4, #16]
 8004bf2:	b913      	cbnz	r3, 8004bfa <_printf_float+0x18e>
 8004bf4:	6822      	ldr	r2, [r4, #0]
 8004bf6:	07d0      	lsls	r0, r2, #31
 8004bf8:	d502      	bpl.n	8004c00 <_printf_float+0x194>
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	440b      	add	r3, r1
 8004bfe:	6123      	str	r3, [r4, #16]
 8004c00:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004c02:	f04f 0900 	mov.w	r9, #0
 8004c06:	e7db      	b.n	8004bc0 <_printf_float+0x154>
 8004c08:	b913      	cbnz	r3, 8004c10 <_printf_float+0x1a4>
 8004c0a:	6822      	ldr	r2, [r4, #0]
 8004c0c:	07d2      	lsls	r2, r2, #31
 8004c0e:	d501      	bpl.n	8004c14 <_printf_float+0x1a8>
 8004c10:	3302      	adds	r3, #2
 8004c12:	e7f4      	b.n	8004bfe <_printf_float+0x192>
 8004c14:	2301      	movs	r3, #1
 8004c16:	e7f2      	b.n	8004bfe <_printf_float+0x192>
 8004c18:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004c1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c1e:	4299      	cmp	r1, r3
 8004c20:	db05      	blt.n	8004c2e <_printf_float+0x1c2>
 8004c22:	6823      	ldr	r3, [r4, #0]
 8004c24:	6121      	str	r1, [r4, #16]
 8004c26:	07d8      	lsls	r0, r3, #31
 8004c28:	d5ea      	bpl.n	8004c00 <_printf_float+0x194>
 8004c2a:	1c4b      	adds	r3, r1, #1
 8004c2c:	e7e7      	b.n	8004bfe <_printf_float+0x192>
 8004c2e:	2900      	cmp	r1, #0
 8004c30:	bfd4      	ite	le
 8004c32:	f1c1 0202 	rsble	r2, r1, #2
 8004c36:	2201      	movgt	r2, #1
 8004c38:	4413      	add	r3, r2
 8004c3a:	e7e0      	b.n	8004bfe <_printf_float+0x192>
 8004c3c:	6823      	ldr	r3, [r4, #0]
 8004c3e:	055a      	lsls	r2, r3, #21
 8004c40:	d407      	bmi.n	8004c52 <_printf_float+0x1e6>
 8004c42:	6923      	ldr	r3, [r4, #16]
 8004c44:	4642      	mov	r2, r8
 8004c46:	4631      	mov	r1, r6
 8004c48:	4628      	mov	r0, r5
 8004c4a:	47b8      	blx	r7
 8004c4c:	3001      	adds	r0, #1
 8004c4e:	d12b      	bne.n	8004ca8 <_printf_float+0x23c>
 8004c50:	e767      	b.n	8004b22 <_printf_float+0xb6>
 8004c52:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c56:	f240 80dd 	bls.w	8004e14 <_printf_float+0x3a8>
 8004c5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c5e:	2200      	movs	r2, #0
 8004c60:	2300      	movs	r3, #0
 8004c62:	f7fb ff51 	bl	8000b08 <__aeabi_dcmpeq>
 8004c66:	2800      	cmp	r0, #0
 8004c68:	d033      	beq.n	8004cd2 <_printf_float+0x266>
 8004c6a:	4a37      	ldr	r2, [pc, #220]	@ (8004d48 <_printf_float+0x2dc>)
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	4631      	mov	r1, r6
 8004c70:	4628      	mov	r0, r5
 8004c72:	47b8      	blx	r7
 8004c74:	3001      	adds	r0, #1
 8004c76:	f43f af54 	beq.w	8004b22 <_printf_float+0xb6>
 8004c7a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004c7e:	4543      	cmp	r3, r8
 8004c80:	db02      	blt.n	8004c88 <_printf_float+0x21c>
 8004c82:	6823      	ldr	r3, [r4, #0]
 8004c84:	07d8      	lsls	r0, r3, #31
 8004c86:	d50f      	bpl.n	8004ca8 <_printf_float+0x23c>
 8004c88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c8c:	4631      	mov	r1, r6
 8004c8e:	4628      	mov	r0, r5
 8004c90:	47b8      	blx	r7
 8004c92:	3001      	adds	r0, #1
 8004c94:	f43f af45 	beq.w	8004b22 <_printf_float+0xb6>
 8004c98:	f04f 0900 	mov.w	r9, #0
 8004c9c:	f108 38ff 	add.w	r8, r8, #4294967295
 8004ca0:	f104 0a1a 	add.w	sl, r4, #26
 8004ca4:	45c8      	cmp	r8, r9
 8004ca6:	dc09      	bgt.n	8004cbc <_printf_float+0x250>
 8004ca8:	6823      	ldr	r3, [r4, #0]
 8004caa:	079b      	lsls	r3, r3, #30
 8004cac:	f100 8103 	bmi.w	8004eb6 <_printf_float+0x44a>
 8004cb0:	68e0      	ldr	r0, [r4, #12]
 8004cb2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004cb4:	4298      	cmp	r0, r3
 8004cb6:	bfb8      	it	lt
 8004cb8:	4618      	movlt	r0, r3
 8004cba:	e734      	b.n	8004b26 <_printf_float+0xba>
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	4652      	mov	r2, sl
 8004cc0:	4631      	mov	r1, r6
 8004cc2:	4628      	mov	r0, r5
 8004cc4:	47b8      	blx	r7
 8004cc6:	3001      	adds	r0, #1
 8004cc8:	f43f af2b 	beq.w	8004b22 <_printf_float+0xb6>
 8004ccc:	f109 0901 	add.w	r9, r9, #1
 8004cd0:	e7e8      	b.n	8004ca4 <_printf_float+0x238>
 8004cd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	dc39      	bgt.n	8004d4c <_printf_float+0x2e0>
 8004cd8:	4a1b      	ldr	r2, [pc, #108]	@ (8004d48 <_printf_float+0x2dc>)
 8004cda:	2301      	movs	r3, #1
 8004cdc:	4631      	mov	r1, r6
 8004cde:	4628      	mov	r0, r5
 8004ce0:	47b8      	blx	r7
 8004ce2:	3001      	adds	r0, #1
 8004ce4:	f43f af1d 	beq.w	8004b22 <_printf_float+0xb6>
 8004ce8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004cec:	ea59 0303 	orrs.w	r3, r9, r3
 8004cf0:	d102      	bne.n	8004cf8 <_printf_float+0x28c>
 8004cf2:	6823      	ldr	r3, [r4, #0]
 8004cf4:	07d9      	lsls	r1, r3, #31
 8004cf6:	d5d7      	bpl.n	8004ca8 <_printf_float+0x23c>
 8004cf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cfc:	4631      	mov	r1, r6
 8004cfe:	4628      	mov	r0, r5
 8004d00:	47b8      	blx	r7
 8004d02:	3001      	adds	r0, #1
 8004d04:	f43f af0d 	beq.w	8004b22 <_printf_float+0xb6>
 8004d08:	f04f 0a00 	mov.w	sl, #0
 8004d0c:	f104 0b1a 	add.w	fp, r4, #26
 8004d10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d12:	425b      	negs	r3, r3
 8004d14:	4553      	cmp	r3, sl
 8004d16:	dc01      	bgt.n	8004d1c <_printf_float+0x2b0>
 8004d18:	464b      	mov	r3, r9
 8004d1a:	e793      	b.n	8004c44 <_printf_float+0x1d8>
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	465a      	mov	r2, fp
 8004d20:	4631      	mov	r1, r6
 8004d22:	4628      	mov	r0, r5
 8004d24:	47b8      	blx	r7
 8004d26:	3001      	adds	r0, #1
 8004d28:	f43f aefb 	beq.w	8004b22 <_printf_float+0xb6>
 8004d2c:	f10a 0a01 	add.w	sl, sl, #1
 8004d30:	e7ee      	b.n	8004d10 <_printf_float+0x2a4>
 8004d32:	bf00      	nop
 8004d34:	7fefffff 	.word	0x7fefffff
 8004d38:	0800750c 	.word	0x0800750c
 8004d3c:	08007508 	.word	0x08007508
 8004d40:	08007514 	.word	0x08007514
 8004d44:	08007510 	.word	0x08007510
 8004d48:	08007518 	.word	0x08007518
 8004d4c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d4e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004d52:	4553      	cmp	r3, sl
 8004d54:	bfa8      	it	ge
 8004d56:	4653      	movge	r3, sl
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	4699      	mov	r9, r3
 8004d5c:	dc36      	bgt.n	8004dcc <_printf_float+0x360>
 8004d5e:	f04f 0b00 	mov.w	fp, #0
 8004d62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d66:	f104 021a 	add.w	r2, r4, #26
 8004d6a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d6c:	9306      	str	r3, [sp, #24]
 8004d6e:	eba3 0309 	sub.w	r3, r3, r9
 8004d72:	455b      	cmp	r3, fp
 8004d74:	dc31      	bgt.n	8004dda <_printf_float+0x36e>
 8004d76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d78:	459a      	cmp	sl, r3
 8004d7a:	dc3a      	bgt.n	8004df2 <_printf_float+0x386>
 8004d7c:	6823      	ldr	r3, [r4, #0]
 8004d7e:	07da      	lsls	r2, r3, #31
 8004d80:	d437      	bmi.n	8004df2 <_printf_float+0x386>
 8004d82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d84:	ebaa 0903 	sub.w	r9, sl, r3
 8004d88:	9b06      	ldr	r3, [sp, #24]
 8004d8a:	ebaa 0303 	sub.w	r3, sl, r3
 8004d8e:	4599      	cmp	r9, r3
 8004d90:	bfa8      	it	ge
 8004d92:	4699      	movge	r9, r3
 8004d94:	f1b9 0f00 	cmp.w	r9, #0
 8004d98:	dc33      	bgt.n	8004e02 <_printf_float+0x396>
 8004d9a:	f04f 0800 	mov.w	r8, #0
 8004d9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004da2:	f104 0b1a 	add.w	fp, r4, #26
 8004da6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004da8:	ebaa 0303 	sub.w	r3, sl, r3
 8004dac:	eba3 0309 	sub.w	r3, r3, r9
 8004db0:	4543      	cmp	r3, r8
 8004db2:	f77f af79 	ble.w	8004ca8 <_printf_float+0x23c>
 8004db6:	2301      	movs	r3, #1
 8004db8:	465a      	mov	r2, fp
 8004dba:	4631      	mov	r1, r6
 8004dbc:	4628      	mov	r0, r5
 8004dbe:	47b8      	blx	r7
 8004dc0:	3001      	adds	r0, #1
 8004dc2:	f43f aeae 	beq.w	8004b22 <_printf_float+0xb6>
 8004dc6:	f108 0801 	add.w	r8, r8, #1
 8004dca:	e7ec      	b.n	8004da6 <_printf_float+0x33a>
 8004dcc:	4642      	mov	r2, r8
 8004dce:	4631      	mov	r1, r6
 8004dd0:	4628      	mov	r0, r5
 8004dd2:	47b8      	blx	r7
 8004dd4:	3001      	adds	r0, #1
 8004dd6:	d1c2      	bne.n	8004d5e <_printf_float+0x2f2>
 8004dd8:	e6a3      	b.n	8004b22 <_printf_float+0xb6>
 8004dda:	2301      	movs	r3, #1
 8004ddc:	4631      	mov	r1, r6
 8004dde:	4628      	mov	r0, r5
 8004de0:	9206      	str	r2, [sp, #24]
 8004de2:	47b8      	blx	r7
 8004de4:	3001      	adds	r0, #1
 8004de6:	f43f ae9c 	beq.w	8004b22 <_printf_float+0xb6>
 8004dea:	9a06      	ldr	r2, [sp, #24]
 8004dec:	f10b 0b01 	add.w	fp, fp, #1
 8004df0:	e7bb      	b.n	8004d6a <_printf_float+0x2fe>
 8004df2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004df6:	4631      	mov	r1, r6
 8004df8:	4628      	mov	r0, r5
 8004dfa:	47b8      	blx	r7
 8004dfc:	3001      	adds	r0, #1
 8004dfe:	d1c0      	bne.n	8004d82 <_printf_float+0x316>
 8004e00:	e68f      	b.n	8004b22 <_printf_float+0xb6>
 8004e02:	9a06      	ldr	r2, [sp, #24]
 8004e04:	464b      	mov	r3, r9
 8004e06:	4442      	add	r2, r8
 8004e08:	4631      	mov	r1, r6
 8004e0a:	4628      	mov	r0, r5
 8004e0c:	47b8      	blx	r7
 8004e0e:	3001      	adds	r0, #1
 8004e10:	d1c3      	bne.n	8004d9a <_printf_float+0x32e>
 8004e12:	e686      	b.n	8004b22 <_printf_float+0xb6>
 8004e14:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004e18:	f1ba 0f01 	cmp.w	sl, #1
 8004e1c:	dc01      	bgt.n	8004e22 <_printf_float+0x3b6>
 8004e1e:	07db      	lsls	r3, r3, #31
 8004e20:	d536      	bpl.n	8004e90 <_printf_float+0x424>
 8004e22:	2301      	movs	r3, #1
 8004e24:	4642      	mov	r2, r8
 8004e26:	4631      	mov	r1, r6
 8004e28:	4628      	mov	r0, r5
 8004e2a:	47b8      	blx	r7
 8004e2c:	3001      	adds	r0, #1
 8004e2e:	f43f ae78 	beq.w	8004b22 <_printf_float+0xb6>
 8004e32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e36:	4631      	mov	r1, r6
 8004e38:	4628      	mov	r0, r5
 8004e3a:	47b8      	blx	r7
 8004e3c:	3001      	adds	r0, #1
 8004e3e:	f43f ae70 	beq.w	8004b22 <_printf_float+0xb6>
 8004e42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e46:	2200      	movs	r2, #0
 8004e48:	2300      	movs	r3, #0
 8004e4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e4e:	f7fb fe5b 	bl	8000b08 <__aeabi_dcmpeq>
 8004e52:	b9c0      	cbnz	r0, 8004e86 <_printf_float+0x41a>
 8004e54:	4653      	mov	r3, sl
 8004e56:	f108 0201 	add.w	r2, r8, #1
 8004e5a:	4631      	mov	r1, r6
 8004e5c:	4628      	mov	r0, r5
 8004e5e:	47b8      	blx	r7
 8004e60:	3001      	adds	r0, #1
 8004e62:	d10c      	bne.n	8004e7e <_printf_float+0x412>
 8004e64:	e65d      	b.n	8004b22 <_printf_float+0xb6>
 8004e66:	2301      	movs	r3, #1
 8004e68:	465a      	mov	r2, fp
 8004e6a:	4631      	mov	r1, r6
 8004e6c:	4628      	mov	r0, r5
 8004e6e:	47b8      	blx	r7
 8004e70:	3001      	adds	r0, #1
 8004e72:	f43f ae56 	beq.w	8004b22 <_printf_float+0xb6>
 8004e76:	f108 0801 	add.w	r8, r8, #1
 8004e7a:	45d0      	cmp	r8, sl
 8004e7c:	dbf3      	blt.n	8004e66 <_printf_float+0x3fa>
 8004e7e:	464b      	mov	r3, r9
 8004e80:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004e84:	e6df      	b.n	8004c46 <_printf_float+0x1da>
 8004e86:	f04f 0800 	mov.w	r8, #0
 8004e8a:	f104 0b1a 	add.w	fp, r4, #26
 8004e8e:	e7f4      	b.n	8004e7a <_printf_float+0x40e>
 8004e90:	2301      	movs	r3, #1
 8004e92:	4642      	mov	r2, r8
 8004e94:	e7e1      	b.n	8004e5a <_printf_float+0x3ee>
 8004e96:	2301      	movs	r3, #1
 8004e98:	464a      	mov	r2, r9
 8004e9a:	4631      	mov	r1, r6
 8004e9c:	4628      	mov	r0, r5
 8004e9e:	47b8      	blx	r7
 8004ea0:	3001      	adds	r0, #1
 8004ea2:	f43f ae3e 	beq.w	8004b22 <_printf_float+0xb6>
 8004ea6:	f108 0801 	add.w	r8, r8, #1
 8004eaa:	68e3      	ldr	r3, [r4, #12]
 8004eac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004eae:	1a5b      	subs	r3, r3, r1
 8004eb0:	4543      	cmp	r3, r8
 8004eb2:	dcf0      	bgt.n	8004e96 <_printf_float+0x42a>
 8004eb4:	e6fc      	b.n	8004cb0 <_printf_float+0x244>
 8004eb6:	f04f 0800 	mov.w	r8, #0
 8004eba:	f104 0919 	add.w	r9, r4, #25
 8004ebe:	e7f4      	b.n	8004eaa <_printf_float+0x43e>

08004ec0 <_printf_common>:
 8004ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ec4:	4616      	mov	r6, r2
 8004ec6:	4698      	mov	r8, r3
 8004ec8:	688a      	ldr	r2, [r1, #8]
 8004eca:	690b      	ldr	r3, [r1, #16]
 8004ecc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	bfb8      	it	lt
 8004ed4:	4613      	movlt	r3, r2
 8004ed6:	6033      	str	r3, [r6, #0]
 8004ed8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004edc:	4607      	mov	r7, r0
 8004ede:	460c      	mov	r4, r1
 8004ee0:	b10a      	cbz	r2, 8004ee6 <_printf_common+0x26>
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	6033      	str	r3, [r6, #0]
 8004ee6:	6823      	ldr	r3, [r4, #0]
 8004ee8:	0699      	lsls	r1, r3, #26
 8004eea:	bf42      	ittt	mi
 8004eec:	6833      	ldrmi	r3, [r6, #0]
 8004eee:	3302      	addmi	r3, #2
 8004ef0:	6033      	strmi	r3, [r6, #0]
 8004ef2:	6825      	ldr	r5, [r4, #0]
 8004ef4:	f015 0506 	ands.w	r5, r5, #6
 8004ef8:	d106      	bne.n	8004f08 <_printf_common+0x48>
 8004efa:	f104 0a19 	add.w	sl, r4, #25
 8004efe:	68e3      	ldr	r3, [r4, #12]
 8004f00:	6832      	ldr	r2, [r6, #0]
 8004f02:	1a9b      	subs	r3, r3, r2
 8004f04:	42ab      	cmp	r3, r5
 8004f06:	dc26      	bgt.n	8004f56 <_printf_common+0x96>
 8004f08:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f0c:	6822      	ldr	r2, [r4, #0]
 8004f0e:	3b00      	subs	r3, #0
 8004f10:	bf18      	it	ne
 8004f12:	2301      	movne	r3, #1
 8004f14:	0692      	lsls	r2, r2, #26
 8004f16:	d42b      	bmi.n	8004f70 <_printf_common+0xb0>
 8004f18:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f1c:	4641      	mov	r1, r8
 8004f1e:	4638      	mov	r0, r7
 8004f20:	47c8      	blx	r9
 8004f22:	3001      	adds	r0, #1
 8004f24:	d01e      	beq.n	8004f64 <_printf_common+0xa4>
 8004f26:	6823      	ldr	r3, [r4, #0]
 8004f28:	6922      	ldr	r2, [r4, #16]
 8004f2a:	f003 0306 	and.w	r3, r3, #6
 8004f2e:	2b04      	cmp	r3, #4
 8004f30:	bf02      	ittt	eq
 8004f32:	68e5      	ldreq	r5, [r4, #12]
 8004f34:	6833      	ldreq	r3, [r6, #0]
 8004f36:	1aed      	subeq	r5, r5, r3
 8004f38:	68a3      	ldr	r3, [r4, #8]
 8004f3a:	bf0c      	ite	eq
 8004f3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f40:	2500      	movne	r5, #0
 8004f42:	4293      	cmp	r3, r2
 8004f44:	bfc4      	itt	gt
 8004f46:	1a9b      	subgt	r3, r3, r2
 8004f48:	18ed      	addgt	r5, r5, r3
 8004f4a:	2600      	movs	r6, #0
 8004f4c:	341a      	adds	r4, #26
 8004f4e:	42b5      	cmp	r5, r6
 8004f50:	d11a      	bne.n	8004f88 <_printf_common+0xc8>
 8004f52:	2000      	movs	r0, #0
 8004f54:	e008      	b.n	8004f68 <_printf_common+0xa8>
 8004f56:	2301      	movs	r3, #1
 8004f58:	4652      	mov	r2, sl
 8004f5a:	4641      	mov	r1, r8
 8004f5c:	4638      	mov	r0, r7
 8004f5e:	47c8      	blx	r9
 8004f60:	3001      	adds	r0, #1
 8004f62:	d103      	bne.n	8004f6c <_printf_common+0xac>
 8004f64:	f04f 30ff 	mov.w	r0, #4294967295
 8004f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f6c:	3501      	adds	r5, #1
 8004f6e:	e7c6      	b.n	8004efe <_printf_common+0x3e>
 8004f70:	18e1      	adds	r1, r4, r3
 8004f72:	1c5a      	adds	r2, r3, #1
 8004f74:	2030      	movs	r0, #48	@ 0x30
 8004f76:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f7a:	4422      	add	r2, r4
 8004f7c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f80:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f84:	3302      	adds	r3, #2
 8004f86:	e7c7      	b.n	8004f18 <_printf_common+0x58>
 8004f88:	2301      	movs	r3, #1
 8004f8a:	4622      	mov	r2, r4
 8004f8c:	4641      	mov	r1, r8
 8004f8e:	4638      	mov	r0, r7
 8004f90:	47c8      	blx	r9
 8004f92:	3001      	adds	r0, #1
 8004f94:	d0e6      	beq.n	8004f64 <_printf_common+0xa4>
 8004f96:	3601      	adds	r6, #1
 8004f98:	e7d9      	b.n	8004f4e <_printf_common+0x8e>
	...

08004f9c <_printf_i>:
 8004f9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fa0:	7e0f      	ldrb	r7, [r1, #24]
 8004fa2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004fa4:	2f78      	cmp	r7, #120	@ 0x78
 8004fa6:	4691      	mov	r9, r2
 8004fa8:	4680      	mov	r8, r0
 8004faa:	460c      	mov	r4, r1
 8004fac:	469a      	mov	sl, r3
 8004fae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004fb2:	d807      	bhi.n	8004fc4 <_printf_i+0x28>
 8004fb4:	2f62      	cmp	r7, #98	@ 0x62
 8004fb6:	d80a      	bhi.n	8004fce <_printf_i+0x32>
 8004fb8:	2f00      	cmp	r7, #0
 8004fba:	f000 80d1 	beq.w	8005160 <_printf_i+0x1c4>
 8004fbe:	2f58      	cmp	r7, #88	@ 0x58
 8004fc0:	f000 80b8 	beq.w	8005134 <_printf_i+0x198>
 8004fc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fc8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004fcc:	e03a      	b.n	8005044 <_printf_i+0xa8>
 8004fce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004fd2:	2b15      	cmp	r3, #21
 8004fd4:	d8f6      	bhi.n	8004fc4 <_printf_i+0x28>
 8004fd6:	a101      	add	r1, pc, #4	@ (adr r1, 8004fdc <_printf_i+0x40>)
 8004fd8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004fdc:	08005035 	.word	0x08005035
 8004fe0:	08005049 	.word	0x08005049
 8004fe4:	08004fc5 	.word	0x08004fc5
 8004fe8:	08004fc5 	.word	0x08004fc5
 8004fec:	08004fc5 	.word	0x08004fc5
 8004ff0:	08004fc5 	.word	0x08004fc5
 8004ff4:	08005049 	.word	0x08005049
 8004ff8:	08004fc5 	.word	0x08004fc5
 8004ffc:	08004fc5 	.word	0x08004fc5
 8005000:	08004fc5 	.word	0x08004fc5
 8005004:	08004fc5 	.word	0x08004fc5
 8005008:	08005147 	.word	0x08005147
 800500c:	08005073 	.word	0x08005073
 8005010:	08005101 	.word	0x08005101
 8005014:	08004fc5 	.word	0x08004fc5
 8005018:	08004fc5 	.word	0x08004fc5
 800501c:	08005169 	.word	0x08005169
 8005020:	08004fc5 	.word	0x08004fc5
 8005024:	08005073 	.word	0x08005073
 8005028:	08004fc5 	.word	0x08004fc5
 800502c:	08004fc5 	.word	0x08004fc5
 8005030:	08005109 	.word	0x08005109
 8005034:	6833      	ldr	r3, [r6, #0]
 8005036:	1d1a      	adds	r2, r3, #4
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	6032      	str	r2, [r6, #0]
 800503c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005040:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005044:	2301      	movs	r3, #1
 8005046:	e09c      	b.n	8005182 <_printf_i+0x1e6>
 8005048:	6833      	ldr	r3, [r6, #0]
 800504a:	6820      	ldr	r0, [r4, #0]
 800504c:	1d19      	adds	r1, r3, #4
 800504e:	6031      	str	r1, [r6, #0]
 8005050:	0606      	lsls	r6, r0, #24
 8005052:	d501      	bpl.n	8005058 <_printf_i+0xbc>
 8005054:	681d      	ldr	r5, [r3, #0]
 8005056:	e003      	b.n	8005060 <_printf_i+0xc4>
 8005058:	0645      	lsls	r5, r0, #25
 800505a:	d5fb      	bpl.n	8005054 <_printf_i+0xb8>
 800505c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005060:	2d00      	cmp	r5, #0
 8005062:	da03      	bge.n	800506c <_printf_i+0xd0>
 8005064:	232d      	movs	r3, #45	@ 0x2d
 8005066:	426d      	negs	r5, r5
 8005068:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800506c:	4858      	ldr	r0, [pc, #352]	@ (80051d0 <_printf_i+0x234>)
 800506e:	230a      	movs	r3, #10
 8005070:	e011      	b.n	8005096 <_printf_i+0xfa>
 8005072:	6821      	ldr	r1, [r4, #0]
 8005074:	6833      	ldr	r3, [r6, #0]
 8005076:	0608      	lsls	r0, r1, #24
 8005078:	f853 5b04 	ldr.w	r5, [r3], #4
 800507c:	d402      	bmi.n	8005084 <_printf_i+0xe8>
 800507e:	0649      	lsls	r1, r1, #25
 8005080:	bf48      	it	mi
 8005082:	b2ad      	uxthmi	r5, r5
 8005084:	2f6f      	cmp	r7, #111	@ 0x6f
 8005086:	4852      	ldr	r0, [pc, #328]	@ (80051d0 <_printf_i+0x234>)
 8005088:	6033      	str	r3, [r6, #0]
 800508a:	bf14      	ite	ne
 800508c:	230a      	movne	r3, #10
 800508e:	2308      	moveq	r3, #8
 8005090:	2100      	movs	r1, #0
 8005092:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005096:	6866      	ldr	r6, [r4, #4]
 8005098:	60a6      	str	r6, [r4, #8]
 800509a:	2e00      	cmp	r6, #0
 800509c:	db05      	blt.n	80050aa <_printf_i+0x10e>
 800509e:	6821      	ldr	r1, [r4, #0]
 80050a0:	432e      	orrs	r6, r5
 80050a2:	f021 0104 	bic.w	r1, r1, #4
 80050a6:	6021      	str	r1, [r4, #0]
 80050a8:	d04b      	beq.n	8005142 <_printf_i+0x1a6>
 80050aa:	4616      	mov	r6, r2
 80050ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80050b0:	fb03 5711 	mls	r7, r3, r1, r5
 80050b4:	5dc7      	ldrb	r7, [r0, r7]
 80050b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050ba:	462f      	mov	r7, r5
 80050bc:	42bb      	cmp	r3, r7
 80050be:	460d      	mov	r5, r1
 80050c0:	d9f4      	bls.n	80050ac <_printf_i+0x110>
 80050c2:	2b08      	cmp	r3, #8
 80050c4:	d10b      	bne.n	80050de <_printf_i+0x142>
 80050c6:	6823      	ldr	r3, [r4, #0]
 80050c8:	07df      	lsls	r7, r3, #31
 80050ca:	d508      	bpl.n	80050de <_printf_i+0x142>
 80050cc:	6923      	ldr	r3, [r4, #16]
 80050ce:	6861      	ldr	r1, [r4, #4]
 80050d0:	4299      	cmp	r1, r3
 80050d2:	bfde      	ittt	le
 80050d4:	2330      	movle	r3, #48	@ 0x30
 80050d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80050da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80050de:	1b92      	subs	r2, r2, r6
 80050e0:	6122      	str	r2, [r4, #16]
 80050e2:	f8cd a000 	str.w	sl, [sp]
 80050e6:	464b      	mov	r3, r9
 80050e8:	aa03      	add	r2, sp, #12
 80050ea:	4621      	mov	r1, r4
 80050ec:	4640      	mov	r0, r8
 80050ee:	f7ff fee7 	bl	8004ec0 <_printf_common>
 80050f2:	3001      	adds	r0, #1
 80050f4:	d14a      	bne.n	800518c <_printf_i+0x1f0>
 80050f6:	f04f 30ff 	mov.w	r0, #4294967295
 80050fa:	b004      	add	sp, #16
 80050fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005100:	6823      	ldr	r3, [r4, #0]
 8005102:	f043 0320 	orr.w	r3, r3, #32
 8005106:	6023      	str	r3, [r4, #0]
 8005108:	4832      	ldr	r0, [pc, #200]	@ (80051d4 <_printf_i+0x238>)
 800510a:	2778      	movs	r7, #120	@ 0x78
 800510c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005110:	6823      	ldr	r3, [r4, #0]
 8005112:	6831      	ldr	r1, [r6, #0]
 8005114:	061f      	lsls	r7, r3, #24
 8005116:	f851 5b04 	ldr.w	r5, [r1], #4
 800511a:	d402      	bmi.n	8005122 <_printf_i+0x186>
 800511c:	065f      	lsls	r7, r3, #25
 800511e:	bf48      	it	mi
 8005120:	b2ad      	uxthmi	r5, r5
 8005122:	6031      	str	r1, [r6, #0]
 8005124:	07d9      	lsls	r1, r3, #31
 8005126:	bf44      	itt	mi
 8005128:	f043 0320 	orrmi.w	r3, r3, #32
 800512c:	6023      	strmi	r3, [r4, #0]
 800512e:	b11d      	cbz	r5, 8005138 <_printf_i+0x19c>
 8005130:	2310      	movs	r3, #16
 8005132:	e7ad      	b.n	8005090 <_printf_i+0xf4>
 8005134:	4826      	ldr	r0, [pc, #152]	@ (80051d0 <_printf_i+0x234>)
 8005136:	e7e9      	b.n	800510c <_printf_i+0x170>
 8005138:	6823      	ldr	r3, [r4, #0]
 800513a:	f023 0320 	bic.w	r3, r3, #32
 800513e:	6023      	str	r3, [r4, #0]
 8005140:	e7f6      	b.n	8005130 <_printf_i+0x194>
 8005142:	4616      	mov	r6, r2
 8005144:	e7bd      	b.n	80050c2 <_printf_i+0x126>
 8005146:	6833      	ldr	r3, [r6, #0]
 8005148:	6825      	ldr	r5, [r4, #0]
 800514a:	6961      	ldr	r1, [r4, #20]
 800514c:	1d18      	adds	r0, r3, #4
 800514e:	6030      	str	r0, [r6, #0]
 8005150:	062e      	lsls	r6, r5, #24
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	d501      	bpl.n	800515a <_printf_i+0x1be>
 8005156:	6019      	str	r1, [r3, #0]
 8005158:	e002      	b.n	8005160 <_printf_i+0x1c4>
 800515a:	0668      	lsls	r0, r5, #25
 800515c:	d5fb      	bpl.n	8005156 <_printf_i+0x1ba>
 800515e:	8019      	strh	r1, [r3, #0]
 8005160:	2300      	movs	r3, #0
 8005162:	6123      	str	r3, [r4, #16]
 8005164:	4616      	mov	r6, r2
 8005166:	e7bc      	b.n	80050e2 <_printf_i+0x146>
 8005168:	6833      	ldr	r3, [r6, #0]
 800516a:	1d1a      	adds	r2, r3, #4
 800516c:	6032      	str	r2, [r6, #0]
 800516e:	681e      	ldr	r6, [r3, #0]
 8005170:	6862      	ldr	r2, [r4, #4]
 8005172:	2100      	movs	r1, #0
 8005174:	4630      	mov	r0, r6
 8005176:	f7fb f84b 	bl	8000210 <memchr>
 800517a:	b108      	cbz	r0, 8005180 <_printf_i+0x1e4>
 800517c:	1b80      	subs	r0, r0, r6
 800517e:	6060      	str	r0, [r4, #4]
 8005180:	6863      	ldr	r3, [r4, #4]
 8005182:	6123      	str	r3, [r4, #16]
 8005184:	2300      	movs	r3, #0
 8005186:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800518a:	e7aa      	b.n	80050e2 <_printf_i+0x146>
 800518c:	6923      	ldr	r3, [r4, #16]
 800518e:	4632      	mov	r2, r6
 8005190:	4649      	mov	r1, r9
 8005192:	4640      	mov	r0, r8
 8005194:	47d0      	blx	sl
 8005196:	3001      	adds	r0, #1
 8005198:	d0ad      	beq.n	80050f6 <_printf_i+0x15a>
 800519a:	6823      	ldr	r3, [r4, #0]
 800519c:	079b      	lsls	r3, r3, #30
 800519e:	d413      	bmi.n	80051c8 <_printf_i+0x22c>
 80051a0:	68e0      	ldr	r0, [r4, #12]
 80051a2:	9b03      	ldr	r3, [sp, #12]
 80051a4:	4298      	cmp	r0, r3
 80051a6:	bfb8      	it	lt
 80051a8:	4618      	movlt	r0, r3
 80051aa:	e7a6      	b.n	80050fa <_printf_i+0x15e>
 80051ac:	2301      	movs	r3, #1
 80051ae:	4632      	mov	r2, r6
 80051b0:	4649      	mov	r1, r9
 80051b2:	4640      	mov	r0, r8
 80051b4:	47d0      	blx	sl
 80051b6:	3001      	adds	r0, #1
 80051b8:	d09d      	beq.n	80050f6 <_printf_i+0x15a>
 80051ba:	3501      	adds	r5, #1
 80051bc:	68e3      	ldr	r3, [r4, #12]
 80051be:	9903      	ldr	r1, [sp, #12]
 80051c0:	1a5b      	subs	r3, r3, r1
 80051c2:	42ab      	cmp	r3, r5
 80051c4:	dcf2      	bgt.n	80051ac <_printf_i+0x210>
 80051c6:	e7eb      	b.n	80051a0 <_printf_i+0x204>
 80051c8:	2500      	movs	r5, #0
 80051ca:	f104 0619 	add.w	r6, r4, #25
 80051ce:	e7f5      	b.n	80051bc <_printf_i+0x220>
 80051d0:	0800751a 	.word	0x0800751a
 80051d4:	0800752b 	.word	0x0800752b

080051d8 <std>:
 80051d8:	2300      	movs	r3, #0
 80051da:	b510      	push	{r4, lr}
 80051dc:	4604      	mov	r4, r0
 80051de:	e9c0 3300 	strd	r3, r3, [r0]
 80051e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80051e6:	6083      	str	r3, [r0, #8]
 80051e8:	8181      	strh	r1, [r0, #12]
 80051ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80051ec:	81c2      	strh	r2, [r0, #14]
 80051ee:	6183      	str	r3, [r0, #24]
 80051f0:	4619      	mov	r1, r3
 80051f2:	2208      	movs	r2, #8
 80051f4:	305c      	adds	r0, #92	@ 0x5c
 80051f6:	f000 f906 	bl	8005406 <memset>
 80051fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005230 <std+0x58>)
 80051fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80051fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005234 <std+0x5c>)
 8005200:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005202:	4b0d      	ldr	r3, [pc, #52]	@ (8005238 <std+0x60>)
 8005204:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005206:	4b0d      	ldr	r3, [pc, #52]	@ (800523c <std+0x64>)
 8005208:	6323      	str	r3, [r4, #48]	@ 0x30
 800520a:	4b0d      	ldr	r3, [pc, #52]	@ (8005240 <std+0x68>)
 800520c:	6224      	str	r4, [r4, #32]
 800520e:	429c      	cmp	r4, r3
 8005210:	d006      	beq.n	8005220 <std+0x48>
 8005212:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005216:	4294      	cmp	r4, r2
 8005218:	d002      	beq.n	8005220 <std+0x48>
 800521a:	33d0      	adds	r3, #208	@ 0xd0
 800521c:	429c      	cmp	r4, r3
 800521e:	d105      	bne.n	800522c <std+0x54>
 8005220:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005228:	f000 b96a 	b.w	8005500 <__retarget_lock_init_recursive>
 800522c:	bd10      	pop	{r4, pc}
 800522e:	bf00      	nop
 8005230:	08005381 	.word	0x08005381
 8005234:	080053a3 	.word	0x080053a3
 8005238:	080053db 	.word	0x080053db
 800523c:	080053ff 	.word	0x080053ff
 8005240:	20000330 	.word	0x20000330

08005244 <stdio_exit_handler>:
 8005244:	4a02      	ldr	r2, [pc, #8]	@ (8005250 <stdio_exit_handler+0xc>)
 8005246:	4903      	ldr	r1, [pc, #12]	@ (8005254 <stdio_exit_handler+0x10>)
 8005248:	4803      	ldr	r0, [pc, #12]	@ (8005258 <stdio_exit_handler+0x14>)
 800524a:	f000 b869 	b.w	8005320 <_fwalk_sglue>
 800524e:	bf00      	nop
 8005250:	20000010 	.word	0x20000010
 8005254:	08006e39 	.word	0x08006e39
 8005258:	20000020 	.word	0x20000020

0800525c <cleanup_stdio>:
 800525c:	6841      	ldr	r1, [r0, #4]
 800525e:	4b0c      	ldr	r3, [pc, #48]	@ (8005290 <cleanup_stdio+0x34>)
 8005260:	4299      	cmp	r1, r3
 8005262:	b510      	push	{r4, lr}
 8005264:	4604      	mov	r4, r0
 8005266:	d001      	beq.n	800526c <cleanup_stdio+0x10>
 8005268:	f001 fde6 	bl	8006e38 <_fflush_r>
 800526c:	68a1      	ldr	r1, [r4, #8]
 800526e:	4b09      	ldr	r3, [pc, #36]	@ (8005294 <cleanup_stdio+0x38>)
 8005270:	4299      	cmp	r1, r3
 8005272:	d002      	beq.n	800527a <cleanup_stdio+0x1e>
 8005274:	4620      	mov	r0, r4
 8005276:	f001 fddf 	bl	8006e38 <_fflush_r>
 800527a:	68e1      	ldr	r1, [r4, #12]
 800527c:	4b06      	ldr	r3, [pc, #24]	@ (8005298 <cleanup_stdio+0x3c>)
 800527e:	4299      	cmp	r1, r3
 8005280:	d004      	beq.n	800528c <cleanup_stdio+0x30>
 8005282:	4620      	mov	r0, r4
 8005284:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005288:	f001 bdd6 	b.w	8006e38 <_fflush_r>
 800528c:	bd10      	pop	{r4, pc}
 800528e:	bf00      	nop
 8005290:	20000330 	.word	0x20000330
 8005294:	20000398 	.word	0x20000398
 8005298:	20000400 	.word	0x20000400

0800529c <global_stdio_init.part.0>:
 800529c:	b510      	push	{r4, lr}
 800529e:	4b0b      	ldr	r3, [pc, #44]	@ (80052cc <global_stdio_init.part.0+0x30>)
 80052a0:	4c0b      	ldr	r4, [pc, #44]	@ (80052d0 <global_stdio_init.part.0+0x34>)
 80052a2:	4a0c      	ldr	r2, [pc, #48]	@ (80052d4 <global_stdio_init.part.0+0x38>)
 80052a4:	601a      	str	r2, [r3, #0]
 80052a6:	4620      	mov	r0, r4
 80052a8:	2200      	movs	r2, #0
 80052aa:	2104      	movs	r1, #4
 80052ac:	f7ff ff94 	bl	80051d8 <std>
 80052b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80052b4:	2201      	movs	r2, #1
 80052b6:	2109      	movs	r1, #9
 80052b8:	f7ff ff8e 	bl	80051d8 <std>
 80052bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80052c0:	2202      	movs	r2, #2
 80052c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052c6:	2112      	movs	r1, #18
 80052c8:	f7ff bf86 	b.w	80051d8 <std>
 80052cc:	20000468 	.word	0x20000468
 80052d0:	20000330 	.word	0x20000330
 80052d4:	08005245 	.word	0x08005245

080052d8 <__sfp_lock_acquire>:
 80052d8:	4801      	ldr	r0, [pc, #4]	@ (80052e0 <__sfp_lock_acquire+0x8>)
 80052da:	f000 b912 	b.w	8005502 <__retarget_lock_acquire_recursive>
 80052de:	bf00      	nop
 80052e0:	20000471 	.word	0x20000471

080052e4 <__sfp_lock_release>:
 80052e4:	4801      	ldr	r0, [pc, #4]	@ (80052ec <__sfp_lock_release+0x8>)
 80052e6:	f000 b90d 	b.w	8005504 <__retarget_lock_release_recursive>
 80052ea:	bf00      	nop
 80052ec:	20000471 	.word	0x20000471

080052f0 <__sinit>:
 80052f0:	b510      	push	{r4, lr}
 80052f2:	4604      	mov	r4, r0
 80052f4:	f7ff fff0 	bl	80052d8 <__sfp_lock_acquire>
 80052f8:	6a23      	ldr	r3, [r4, #32]
 80052fa:	b11b      	cbz	r3, 8005304 <__sinit+0x14>
 80052fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005300:	f7ff bff0 	b.w	80052e4 <__sfp_lock_release>
 8005304:	4b04      	ldr	r3, [pc, #16]	@ (8005318 <__sinit+0x28>)
 8005306:	6223      	str	r3, [r4, #32]
 8005308:	4b04      	ldr	r3, [pc, #16]	@ (800531c <__sinit+0x2c>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d1f5      	bne.n	80052fc <__sinit+0xc>
 8005310:	f7ff ffc4 	bl	800529c <global_stdio_init.part.0>
 8005314:	e7f2      	b.n	80052fc <__sinit+0xc>
 8005316:	bf00      	nop
 8005318:	0800525d 	.word	0x0800525d
 800531c:	20000468 	.word	0x20000468

08005320 <_fwalk_sglue>:
 8005320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005324:	4607      	mov	r7, r0
 8005326:	4688      	mov	r8, r1
 8005328:	4614      	mov	r4, r2
 800532a:	2600      	movs	r6, #0
 800532c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005330:	f1b9 0901 	subs.w	r9, r9, #1
 8005334:	d505      	bpl.n	8005342 <_fwalk_sglue+0x22>
 8005336:	6824      	ldr	r4, [r4, #0]
 8005338:	2c00      	cmp	r4, #0
 800533a:	d1f7      	bne.n	800532c <_fwalk_sglue+0xc>
 800533c:	4630      	mov	r0, r6
 800533e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005342:	89ab      	ldrh	r3, [r5, #12]
 8005344:	2b01      	cmp	r3, #1
 8005346:	d907      	bls.n	8005358 <_fwalk_sglue+0x38>
 8005348:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800534c:	3301      	adds	r3, #1
 800534e:	d003      	beq.n	8005358 <_fwalk_sglue+0x38>
 8005350:	4629      	mov	r1, r5
 8005352:	4638      	mov	r0, r7
 8005354:	47c0      	blx	r8
 8005356:	4306      	orrs	r6, r0
 8005358:	3568      	adds	r5, #104	@ 0x68
 800535a:	e7e9      	b.n	8005330 <_fwalk_sglue+0x10>

0800535c <iprintf>:
 800535c:	b40f      	push	{r0, r1, r2, r3}
 800535e:	b507      	push	{r0, r1, r2, lr}
 8005360:	4906      	ldr	r1, [pc, #24]	@ (800537c <iprintf+0x20>)
 8005362:	ab04      	add	r3, sp, #16
 8005364:	6808      	ldr	r0, [r1, #0]
 8005366:	f853 2b04 	ldr.w	r2, [r3], #4
 800536a:	6881      	ldr	r1, [r0, #8]
 800536c:	9301      	str	r3, [sp, #4]
 800536e:	f001 fbc7 	bl	8006b00 <_vfiprintf_r>
 8005372:	b003      	add	sp, #12
 8005374:	f85d eb04 	ldr.w	lr, [sp], #4
 8005378:	b004      	add	sp, #16
 800537a:	4770      	bx	lr
 800537c:	2000001c 	.word	0x2000001c

08005380 <__sread>:
 8005380:	b510      	push	{r4, lr}
 8005382:	460c      	mov	r4, r1
 8005384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005388:	f000 f86c 	bl	8005464 <_read_r>
 800538c:	2800      	cmp	r0, #0
 800538e:	bfab      	itete	ge
 8005390:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005392:	89a3      	ldrhlt	r3, [r4, #12]
 8005394:	181b      	addge	r3, r3, r0
 8005396:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800539a:	bfac      	ite	ge
 800539c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800539e:	81a3      	strhlt	r3, [r4, #12]
 80053a0:	bd10      	pop	{r4, pc}

080053a2 <__swrite>:
 80053a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053a6:	461f      	mov	r7, r3
 80053a8:	898b      	ldrh	r3, [r1, #12]
 80053aa:	05db      	lsls	r3, r3, #23
 80053ac:	4605      	mov	r5, r0
 80053ae:	460c      	mov	r4, r1
 80053b0:	4616      	mov	r6, r2
 80053b2:	d505      	bpl.n	80053c0 <__swrite+0x1e>
 80053b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053b8:	2302      	movs	r3, #2
 80053ba:	2200      	movs	r2, #0
 80053bc:	f000 f840 	bl	8005440 <_lseek_r>
 80053c0:	89a3      	ldrh	r3, [r4, #12]
 80053c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80053ca:	81a3      	strh	r3, [r4, #12]
 80053cc:	4632      	mov	r2, r6
 80053ce:	463b      	mov	r3, r7
 80053d0:	4628      	mov	r0, r5
 80053d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053d6:	f000 b857 	b.w	8005488 <_write_r>

080053da <__sseek>:
 80053da:	b510      	push	{r4, lr}
 80053dc:	460c      	mov	r4, r1
 80053de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053e2:	f000 f82d 	bl	8005440 <_lseek_r>
 80053e6:	1c43      	adds	r3, r0, #1
 80053e8:	89a3      	ldrh	r3, [r4, #12]
 80053ea:	bf15      	itete	ne
 80053ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80053ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80053f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80053f6:	81a3      	strheq	r3, [r4, #12]
 80053f8:	bf18      	it	ne
 80053fa:	81a3      	strhne	r3, [r4, #12]
 80053fc:	bd10      	pop	{r4, pc}

080053fe <__sclose>:
 80053fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005402:	f000 b80d 	b.w	8005420 <_close_r>

08005406 <memset>:
 8005406:	4402      	add	r2, r0
 8005408:	4603      	mov	r3, r0
 800540a:	4293      	cmp	r3, r2
 800540c:	d100      	bne.n	8005410 <memset+0xa>
 800540e:	4770      	bx	lr
 8005410:	f803 1b01 	strb.w	r1, [r3], #1
 8005414:	e7f9      	b.n	800540a <memset+0x4>
	...

08005418 <_localeconv_r>:
 8005418:	4800      	ldr	r0, [pc, #0]	@ (800541c <_localeconv_r+0x4>)
 800541a:	4770      	bx	lr
 800541c:	2000015c 	.word	0x2000015c

08005420 <_close_r>:
 8005420:	b538      	push	{r3, r4, r5, lr}
 8005422:	4d06      	ldr	r5, [pc, #24]	@ (800543c <_close_r+0x1c>)
 8005424:	2300      	movs	r3, #0
 8005426:	4604      	mov	r4, r0
 8005428:	4608      	mov	r0, r1
 800542a:	602b      	str	r3, [r5, #0]
 800542c:	f7fc fbb2 	bl	8001b94 <_close>
 8005430:	1c43      	adds	r3, r0, #1
 8005432:	d102      	bne.n	800543a <_close_r+0x1a>
 8005434:	682b      	ldr	r3, [r5, #0]
 8005436:	b103      	cbz	r3, 800543a <_close_r+0x1a>
 8005438:	6023      	str	r3, [r4, #0]
 800543a:	bd38      	pop	{r3, r4, r5, pc}
 800543c:	2000046c 	.word	0x2000046c

08005440 <_lseek_r>:
 8005440:	b538      	push	{r3, r4, r5, lr}
 8005442:	4d07      	ldr	r5, [pc, #28]	@ (8005460 <_lseek_r+0x20>)
 8005444:	4604      	mov	r4, r0
 8005446:	4608      	mov	r0, r1
 8005448:	4611      	mov	r1, r2
 800544a:	2200      	movs	r2, #0
 800544c:	602a      	str	r2, [r5, #0]
 800544e:	461a      	mov	r2, r3
 8005450:	f7fc fbc7 	bl	8001be2 <_lseek>
 8005454:	1c43      	adds	r3, r0, #1
 8005456:	d102      	bne.n	800545e <_lseek_r+0x1e>
 8005458:	682b      	ldr	r3, [r5, #0]
 800545a:	b103      	cbz	r3, 800545e <_lseek_r+0x1e>
 800545c:	6023      	str	r3, [r4, #0]
 800545e:	bd38      	pop	{r3, r4, r5, pc}
 8005460:	2000046c 	.word	0x2000046c

08005464 <_read_r>:
 8005464:	b538      	push	{r3, r4, r5, lr}
 8005466:	4d07      	ldr	r5, [pc, #28]	@ (8005484 <_read_r+0x20>)
 8005468:	4604      	mov	r4, r0
 800546a:	4608      	mov	r0, r1
 800546c:	4611      	mov	r1, r2
 800546e:	2200      	movs	r2, #0
 8005470:	602a      	str	r2, [r5, #0]
 8005472:	461a      	mov	r2, r3
 8005474:	f7fc fb55 	bl	8001b22 <_read>
 8005478:	1c43      	adds	r3, r0, #1
 800547a:	d102      	bne.n	8005482 <_read_r+0x1e>
 800547c:	682b      	ldr	r3, [r5, #0]
 800547e:	b103      	cbz	r3, 8005482 <_read_r+0x1e>
 8005480:	6023      	str	r3, [r4, #0]
 8005482:	bd38      	pop	{r3, r4, r5, pc}
 8005484:	2000046c 	.word	0x2000046c

08005488 <_write_r>:
 8005488:	b538      	push	{r3, r4, r5, lr}
 800548a:	4d07      	ldr	r5, [pc, #28]	@ (80054a8 <_write_r+0x20>)
 800548c:	4604      	mov	r4, r0
 800548e:	4608      	mov	r0, r1
 8005490:	4611      	mov	r1, r2
 8005492:	2200      	movs	r2, #0
 8005494:	602a      	str	r2, [r5, #0]
 8005496:	461a      	mov	r2, r3
 8005498:	f7fc fb60 	bl	8001b5c <_write>
 800549c:	1c43      	adds	r3, r0, #1
 800549e:	d102      	bne.n	80054a6 <_write_r+0x1e>
 80054a0:	682b      	ldr	r3, [r5, #0]
 80054a2:	b103      	cbz	r3, 80054a6 <_write_r+0x1e>
 80054a4:	6023      	str	r3, [r4, #0]
 80054a6:	bd38      	pop	{r3, r4, r5, pc}
 80054a8:	2000046c 	.word	0x2000046c

080054ac <__errno>:
 80054ac:	4b01      	ldr	r3, [pc, #4]	@ (80054b4 <__errno+0x8>)
 80054ae:	6818      	ldr	r0, [r3, #0]
 80054b0:	4770      	bx	lr
 80054b2:	bf00      	nop
 80054b4:	2000001c 	.word	0x2000001c

080054b8 <__libc_init_array>:
 80054b8:	b570      	push	{r4, r5, r6, lr}
 80054ba:	4d0d      	ldr	r5, [pc, #52]	@ (80054f0 <__libc_init_array+0x38>)
 80054bc:	4c0d      	ldr	r4, [pc, #52]	@ (80054f4 <__libc_init_array+0x3c>)
 80054be:	1b64      	subs	r4, r4, r5
 80054c0:	10a4      	asrs	r4, r4, #2
 80054c2:	2600      	movs	r6, #0
 80054c4:	42a6      	cmp	r6, r4
 80054c6:	d109      	bne.n	80054dc <__libc_init_array+0x24>
 80054c8:	4d0b      	ldr	r5, [pc, #44]	@ (80054f8 <__libc_init_array+0x40>)
 80054ca:	4c0c      	ldr	r4, [pc, #48]	@ (80054fc <__libc_init_array+0x44>)
 80054cc:	f001 fff8 	bl	80074c0 <_init>
 80054d0:	1b64      	subs	r4, r4, r5
 80054d2:	10a4      	asrs	r4, r4, #2
 80054d4:	2600      	movs	r6, #0
 80054d6:	42a6      	cmp	r6, r4
 80054d8:	d105      	bne.n	80054e6 <__libc_init_array+0x2e>
 80054da:	bd70      	pop	{r4, r5, r6, pc}
 80054dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80054e0:	4798      	blx	r3
 80054e2:	3601      	adds	r6, #1
 80054e4:	e7ee      	b.n	80054c4 <__libc_init_array+0xc>
 80054e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80054ea:	4798      	blx	r3
 80054ec:	3601      	adds	r6, #1
 80054ee:	e7f2      	b.n	80054d6 <__libc_init_array+0x1e>
 80054f0:	08007898 	.word	0x08007898
 80054f4:	08007898 	.word	0x08007898
 80054f8:	08007898 	.word	0x08007898
 80054fc:	0800789c 	.word	0x0800789c

08005500 <__retarget_lock_init_recursive>:
 8005500:	4770      	bx	lr

08005502 <__retarget_lock_acquire_recursive>:
 8005502:	4770      	bx	lr

08005504 <__retarget_lock_release_recursive>:
 8005504:	4770      	bx	lr

08005506 <quorem>:
 8005506:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800550a:	6903      	ldr	r3, [r0, #16]
 800550c:	690c      	ldr	r4, [r1, #16]
 800550e:	42a3      	cmp	r3, r4
 8005510:	4607      	mov	r7, r0
 8005512:	db7e      	blt.n	8005612 <quorem+0x10c>
 8005514:	3c01      	subs	r4, #1
 8005516:	f101 0814 	add.w	r8, r1, #20
 800551a:	00a3      	lsls	r3, r4, #2
 800551c:	f100 0514 	add.w	r5, r0, #20
 8005520:	9300      	str	r3, [sp, #0]
 8005522:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005526:	9301      	str	r3, [sp, #4]
 8005528:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800552c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005530:	3301      	adds	r3, #1
 8005532:	429a      	cmp	r2, r3
 8005534:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005538:	fbb2 f6f3 	udiv	r6, r2, r3
 800553c:	d32e      	bcc.n	800559c <quorem+0x96>
 800553e:	f04f 0a00 	mov.w	sl, #0
 8005542:	46c4      	mov	ip, r8
 8005544:	46ae      	mov	lr, r5
 8005546:	46d3      	mov	fp, sl
 8005548:	f85c 3b04 	ldr.w	r3, [ip], #4
 800554c:	b298      	uxth	r0, r3
 800554e:	fb06 a000 	mla	r0, r6, r0, sl
 8005552:	0c02      	lsrs	r2, r0, #16
 8005554:	0c1b      	lsrs	r3, r3, #16
 8005556:	fb06 2303 	mla	r3, r6, r3, r2
 800555a:	f8de 2000 	ldr.w	r2, [lr]
 800555e:	b280      	uxth	r0, r0
 8005560:	b292      	uxth	r2, r2
 8005562:	1a12      	subs	r2, r2, r0
 8005564:	445a      	add	r2, fp
 8005566:	f8de 0000 	ldr.w	r0, [lr]
 800556a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800556e:	b29b      	uxth	r3, r3
 8005570:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005574:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005578:	b292      	uxth	r2, r2
 800557a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800557e:	45e1      	cmp	r9, ip
 8005580:	f84e 2b04 	str.w	r2, [lr], #4
 8005584:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005588:	d2de      	bcs.n	8005548 <quorem+0x42>
 800558a:	9b00      	ldr	r3, [sp, #0]
 800558c:	58eb      	ldr	r3, [r5, r3]
 800558e:	b92b      	cbnz	r3, 800559c <quorem+0x96>
 8005590:	9b01      	ldr	r3, [sp, #4]
 8005592:	3b04      	subs	r3, #4
 8005594:	429d      	cmp	r5, r3
 8005596:	461a      	mov	r2, r3
 8005598:	d32f      	bcc.n	80055fa <quorem+0xf4>
 800559a:	613c      	str	r4, [r7, #16]
 800559c:	4638      	mov	r0, r7
 800559e:	f001 f97d 	bl	800689c <__mcmp>
 80055a2:	2800      	cmp	r0, #0
 80055a4:	db25      	blt.n	80055f2 <quorem+0xec>
 80055a6:	4629      	mov	r1, r5
 80055a8:	2000      	movs	r0, #0
 80055aa:	f858 2b04 	ldr.w	r2, [r8], #4
 80055ae:	f8d1 c000 	ldr.w	ip, [r1]
 80055b2:	fa1f fe82 	uxth.w	lr, r2
 80055b6:	fa1f f38c 	uxth.w	r3, ip
 80055ba:	eba3 030e 	sub.w	r3, r3, lr
 80055be:	4403      	add	r3, r0
 80055c0:	0c12      	lsrs	r2, r2, #16
 80055c2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80055c6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80055d0:	45c1      	cmp	r9, r8
 80055d2:	f841 3b04 	str.w	r3, [r1], #4
 80055d6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80055da:	d2e6      	bcs.n	80055aa <quorem+0xa4>
 80055dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055e4:	b922      	cbnz	r2, 80055f0 <quorem+0xea>
 80055e6:	3b04      	subs	r3, #4
 80055e8:	429d      	cmp	r5, r3
 80055ea:	461a      	mov	r2, r3
 80055ec:	d30b      	bcc.n	8005606 <quorem+0x100>
 80055ee:	613c      	str	r4, [r7, #16]
 80055f0:	3601      	adds	r6, #1
 80055f2:	4630      	mov	r0, r6
 80055f4:	b003      	add	sp, #12
 80055f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055fa:	6812      	ldr	r2, [r2, #0]
 80055fc:	3b04      	subs	r3, #4
 80055fe:	2a00      	cmp	r2, #0
 8005600:	d1cb      	bne.n	800559a <quorem+0x94>
 8005602:	3c01      	subs	r4, #1
 8005604:	e7c6      	b.n	8005594 <quorem+0x8e>
 8005606:	6812      	ldr	r2, [r2, #0]
 8005608:	3b04      	subs	r3, #4
 800560a:	2a00      	cmp	r2, #0
 800560c:	d1ef      	bne.n	80055ee <quorem+0xe8>
 800560e:	3c01      	subs	r4, #1
 8005610:	e7ea      	b.n	80055e8 <quorem+0xe2>
 8005612:	2000      	movs	r0, #0
 8005614:	e7ee      	b.n	80055f4 <quorem+0xee>
	...

08005618 <_dtoa_r>:
 8005618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800561c:	69c7      	ldr	r7, [r0, #28]
 800561e:	b097      	sub	sp, #92	@ 0x5c
 8005620:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005624:	ec55 4b10 	vmov	r4, r5, d0
 8005628:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800562a:	9107      	str	r1, [sp, #28]
 800562c:	4681      	mov	r9, r0
 800562e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005630:	9311      	str	r3, [sp, #68]	@ 0x44
 8005632:	b97f      	cbnz	r7, 8005654 <_dtoa_r+0x3c>
 8005634:	2010      	movs	r0, #16
 8005636:	f000 fe09 	bl	800624c <malloc>
 800563a:	4602      	mov	r2, r0
 800563c:	f8c9 001c 	str.w	r0, [r9, #28]
 8005640:	b920      	cbnz	r0, 800564c <_dtoa_r+0x34>
 8005642:	4ba9      	ldr	r3, [pc, #676]	@ (80058e8 <_dtoa_r+0x2d0>)
 8005644:	21ef      	movs	r1, #239	@ 0xef
 8005646:	48a9      	ldr	r0, [pc, #676]	@ (80058ec <_dtoa_r+0x2d4>)
 8005648:	f001 fcd0 	bl	8006fec <__assert_func>
 800564c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005650:	6007      	str	r7, [r0, #0]
 8005652:	60c7      	str	r7, [r0, #12]
 8005654:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005658:	6819      	ldr	r1, [r3, #0]
 800565a:	b159      	cbz	r1, 8005674 <_dtoa_r+0x5c>
 800565c:	685a      	ldr	r2, [r3, #4]
 800565e:	604a      	str	r2, [r1, #4]
 8005660:	2301      	movs	r3, #1
 8005662:	4093      	lsls	r3, r2
 8005664:	608b      	str	r3, [r1, #8]
 8005666:	4648      	mov	r0, r9
 8005668:	f000 fee6 	bl	8006438 <_Bfree>
 800566c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005670:	2200      	movs	r2, #0
 8005672:	601a      	str	r2, [r3, #0]
 8005674:	1e2b      	subs	r3, r5, #0
 8005676:	bfb9      	ittee	lt
 8005678:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800567c:	9305      	strlt	r3, [sp, #20]
 800567e:	2300      	movge	r3, #0
 8005680:	6033      	strge	r3, [r6, #0]
 8005682:	9f05      	ldr	r7, [sp, #20]
 8005684:	4b9a      	ldr	r3, [pc, #616]	@ (80058f0 <_dtoa_r+0x2d8>)
 8005686:	bfbc      	itt	lt
 8005688:	2201      	movlt	r2, #1
 800568a:	6032      	strlt	r2, [r6, #0]
 800568c:	43bb      	bics	r3, r7
 800568e:	d112      	bne.n	80056b6 <_dtoa_r+0x9e>
 8005690:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005692:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005696:	6013      	str	r3, [r2, #0]
 8005698:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800569c:	4323      	orrs	r3, r4
 800569e:	f000 855a 	beq.w	8006156 <_dtoa_r+0xb3e>
 80056a2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80056a4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005904 <_dtoa_r+0x2ec>
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	f000 855c 	beq.w	8006166 <_dtoa_r+0xb4e>
 80056ae:	f10a 0303 	add.w	r3, sl, #3
 80056b2:	f000 bd56 	b.w	8006162 <_dtoa_r+0xb4a>
 80056b6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80056ba:	2200      	movs	r2, #0
 80056bc:	ec51 0b17 	vmov	r0, r1, d7
 80056c0:	2300      	movs	r3, #0
 80056c2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80056c6:	f7fb fa1f 	bl	8000b08 <__aeabi_dcmpeq>
 80056ca:	4680      	mov	r8, r0
 80056cc:	b158      	cbz	r0, 80056e6 <_dtoa_r+0xce>
 80056ce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80056d0:	2301      	movs	r3, #1
 80056d2:	6013      	str	r3, [r2, #0]
 80056d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80056d6:	b113      	cbz	r3, 80056de <_dtoa_r+0xc6>
 80056d8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80056da:	4b86      	ldr	r3, [pc, #536]	@ (80058f4 <_dtoa_r+0x2dc>)
 80056dc:	6013      	str	r3, [r2, #0]
 80056de:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005908 <_dtoa_r+0x2f0>
 80056e2:	f000 bd40 	b.w	8006166 <_dtoa_r+0xb4e>
 80056e6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80056ea:	aa14      	add	r2, sp, #80	@ 0x50
 80056ec:	a915      	add	r1, sp, #84	@ 0x54
 80056ee:	4648      	mov	r0, r9
 80056f0:	f001 f984 	bl	80069fc <__d2b>
 80056f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80056f8:	9002      	str	r0, [sp, #8]
 80056fa:	2e00      	cmp	r6, #0
 80056fc:	d078      	beq.n	80057f0 <_dtoa_r+0x1d8>
 80056fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005700:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005704:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005708:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800570c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005710:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005714:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005718:	4619      	mov	r1, r3
 800571a:	2200      	movs	r2, #0
 800571c:	4b76      	ldr	r3, [pc, #472]	@ (80058f8 <_dtoa_r+0x2e0>)
 800571e:	f7fa fdd3 	bl	80002c8 <__aeabi_dsub>
 8005722:	a36b      	add	r3, pc, #428	@ (adr r3, 80058d0 <_dtoa_r+0x2b8>)
 8005724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005728:	f7fa ff86 	bl	8000638 <__aeabi_dmul>
 800572c:	a36a      	add	r3, pc, #424	@ (adr r3, 80058d8 <_dtoa_r+0x2c0>)
 800572e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005732:	f7fa fdcb 	bl	80002cc <__adddf3>
 8005736:	4604      	mov	r4, r0
 8005738:	4630      	mov	r0, r6
 800573a:	460d      	mov	r5, r1
 800573c:	f7fa ff12 	bl	8000564 <__aeabi_i2d>
 8005740:	a367      	add	r3, pc, #412	@ (adr r3, 80058e0 <_dtoa_r+0x2c8>)
 8005742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005746:	f7fa ff77 	bl	8000638 <__aeabi_dmul>
 800574a:	4602      	mov	r2, r0
 800574c:	460b      	mov	r3, r1
 800574e:	4620      	mov	r0, r4
 8005750:	4629      	mov	r1, r5
 8005752:	f7fa fdbb 	bl	80002cc <__adddf3>
 8005756:	4604      	mov	r4, r0
 8005758:	460d      	mov	r5, r1
 800575a:	f7fb fa1d 	bl	8000b98 <__aeabi_d2iz>
 800575e:	2200      	movs	r2, #0
 8005760:	4607      	mov	r7, r0
 8005762:	2300      	movs	r3, #0
 8005764:	4620      	mov	r0, r4
 8005766:	4629      	mov	r1, r5
 8005768:	f7fb f9d8 	bl	8000b1c <__aeabi_dcmplt>
 800576c:	b140      	cbz	r0, 8005780 <_dtoa_r+0x168>
 800576e:	4638      	mov	r0, r7
 8005770:	f7fa fef8 	bl	8000564 <__aeabi_i2d>
 8005774:	4622      	mov	r2, r4
 8005776:	462b      	mov	r3, r5
 8005778:	f7fb f9c6 	bl	8000b08 <__aeabi_dcmpeq>
 800577c:	b900      	cbnz	r0, 8005780 <_dtoa_r+0x168>
 800577e:	3f01      	subs	r7, #1
 8005780:	2f16      	cmp	r7, #22
 8005782:	d852      	bhi.n	800582a <_dtoa_r+0x212>
 8005784:	4b5d      	ldr	r3, [pc, #372]	@ (80058fc <_dtoa_r+0x2e4>)
 8005786:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800578a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800578e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005792:	f7fb f9c3 	bl	8000b1c <__aeabi_dcmplt>
 8005796:	2800      	cmp	r0, #0
 8005798:	d049      	beq.n	800582e <_dtoa_r+0x216>
 800579a:	3f01      	subs	r7, #1
 800579c:	2300      	movs	r3, #0
 800579e:	9310      	str	r3, [sp, #64]	@ 0x40
 80057a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80057a2:	1b9b      	subs	r3, r3, r6
 80057a4:	1e5a      	subs	r2, r3, #1
 80057a6:	bf45      	ittet	mi
 80057a8:	f1c3 0301 	rsbmi	r3, r3, #1
 80057ac:	9300      	strmi	r3, [sp, #0]
 80057ae:	2300      	movpl	r3, #0
 80057b0:	2300      	movmi	r3, #0
 80057b2:	9206      	str	r2, [sp, #24]
 80057b4:	bf54      	ite	pl
 80057b6:	9300      	strpl	r3, [sp, #0]
 80057b8:	9306      	strmi	r3, [sp, #24]
 80057ba:	2f00      	cmp	r7, #0
 80057bc:	db39      	blt.n	8005832 <_dtoa_r+0x21a>
 80057be:	9b06      	ldr	r3, [sp, #24]
 80057c0:	970d      	str	r7, [sp, #52]	@ 0x34
 80057c2:	443b      	add	r3, r7
 80057c4:	9306      	str	r3, [sp, #24]
 80057c6:	2300      	movs	r3, #0
 80057c8:	9308      	str	r3, [sp, #32]
 80057ca:	9b07      	ldr	r3, [sp, #28]
 80057cc:	2b09      	cmp	r3, #9
 80057ce:	d863      	bhi.n	8005898 <_dtoa_r+0x280>
 80057d0:	2b05      	cmp	r3, #5
 80057d2:	bfc4      	itt	gt
 80057d4:	3b04      	subgt	r3, #4
 80057d6:	9307      	strgt	r3, [sp, #28]
 80057d8:	9b07      	ldr	r3, [sp, #28]
 80057da:	f1a3 0302 	sub.w	r3, r3, #2
 80057de:	bfcc      	ite	gt
 80057e0:	2400      	movgt	r4, #0
 80057e2:	2401      	movle	r4, #1
 80057e4:	2b03      	cmp	r3, #3
 80057e6:	d863      	bhi.n	80058b0 <_dtoa_r+0x298>
 80057e8:	e8df f003 	tbb	[pc, r3]
 80057ec:	2b375452 	.word	0x2b375452
 80057f0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80057f4:	441e      	add	r6, r3
 80057f6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80057fa:	2b20      	cmp	r3, #32
 80057fc:	bfc1      	itttt	gt
 80057fe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005802:	409f      	lslgt	r7, r3
 8005804:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005808:	fa24 f303 	lsrgt.w	r3, r4, r3
 800580c:	bfd6      	itet	le
 800580e:	f1c3 0320 	rsble	r3, r3, #32
 8005812:	ea47 0003 	orrgt.w	r0, r7, r3
 8005816:	fa04 f003 	lslle.w	r0, r4, r3
 800581a:	f7fa fe93 	bl	8000544 <__aeabi_ui2d>
 800581e:	2201      	movs	r2, #1
 8005820:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005824:	3e01      	subs	r6, #1
 8005826:	9212      	str	r2, [sp, #72]	@ 0x48
 8005828:	e776      	b.n	8005718 <_dtoa_r+0x100>
 800582a:	2301      	movs	r3, #1
 800582c:	e7b7      	b.n	800579e <_dtoa_r+0x186>
 800582e:	9010      	str	r0, [sp, #64]	@ 0x40
 8005830:	e7b6      	b.n	80057a0 <_dtoa_r+0x188>
 8005832:	9b00      	ldr	r3, [sp, #0]
 8005834:	1bdb      	subs	r3, r3, r7
 8005836:	9300      	str	r3, [sp, #0]
 8005838:	427b      	negs	r3, r7
 800583a:	9308      	str	r3, [sp, #32]
 800583c:	2300      	movs	r3, #0
 800583e:	930d      	str	r3, [sp, #52]	@ 0x34
 8005840:	e7c3      	b.n	80057ca <_dtoa_r+0x1b2>
 8005842:	2301      	movs	r3, #1
 8005844:	9309      	str	r3, [sp, #36]	@ 0x24
 8005846:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005848:	eb07 0b03 	add.w	fp, r7, r3
 800584c:	f10b 0301 	add.w	r3, fp, #1
 8005850:	2b01      	cmp	r3, #1
 8005852:	9303      	str	r3, [sp, #12]
 8005854:	bfb8      	it	lt
 8005856:	2301      	movlt	r3, #1
 8005858:	e006      	b.n	8005868 <_dtoa_r+0x250>
 800585a:	2301      	movs	r3, #1
 800585c:	9309      	str	r3, [sp, #36]	@ 0x24
 800585e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005860:	2b00      	cmp	r3, #0
 8005862:	dd28      	ble.n	80058b6 <_dtoa_r+0x29e>
 8005864:	469b      	mov	fp, r3
 8005866:	9303      	str	r3, [sp, #12]
 8005868:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800586c:	2100      	movs	r1, #0
 800586e:	2204      	movs	r2, #4
 8005870:	f102 0514 	add.w	r5, r2, #20
 8005874:	429d      	cmp	r5, r3
 8005876:	d926      	bls.n	80058c6 <_dtoa_r+0x2ae>
 8005878:	6041      	str	r1, [r0, #4]
 800587a:	4648      	mov	r0, r9
 800587c:	f000 fd9c 	bl	80063b8 <_Balloc>
 8005880:	4682      	mov	sl, r0
 8005882:	2800      	cmp	r0, #0
 8005884:	d142      	bne.n	800590c <_dtoa_r+0x2f4>
 8005886:	4b1e      	ldr	r3, [pc, #120]	@ (8005900 <_dtoa_r+0x2e8>)
 8005888:	4602      	mov	r2, r0
 800588a:	f240 11af 	movw	r1, #431	@ 0x1af
 800588e:	e6da      	b.n	8005646 <_dtoa_r+0x2e>
 8005890:	2300      	movs	r3, #0
 8005892:	e7e3      	b.n	800585c <_dtoa_r+0x244>
 8005894:	2300      	movs	r3, #0
 8005896:	e7d5      	b.n	8005844 <_dtoa_r+0x22c>
 8005898:	2401      	movs	r4, #1
 800589a:	2300      	movs	r3, #0
 800589c:	9307      	str	r3, [sp, #28]
 800589e:	9409      	str	r4, [sp, #36]	@ 0x24
 80058a0:	f04f 3bff 	mov.w	fp, #4294967295
 80058a4:	2200      	movs	r2, #0
 80058a6:	f8cd b00c 	str.w	fp, [sp, #12]
 80058aa:	2312      	movs	r3, #18
 80058ac:	920c      	str	r2, [sp, #48]	@ 0x30
 80058ae:	e7db      	b.n	8005868 <_dtoa_r+0x250>
 80058b0:	2301      	movs	r3, #1
 80058b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80058b4:	e7f4      	b.n	80058a0 <_dtoa_r+0x288>
 80058b6:	f04f 0b01 	mov.w	fp, #1
 80058ba:	f8cd b00c 	str.w	fp, [sp, #12]
 80058be:	465b      	mov	r3, fp
 80058c0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80058c4:	e7d0      	b.n	8005868 <_dtoa_r+0x250>
 80058c6:	3101      	adds	r1, #1
 80058c8:	0052      	lsls	r2, r2, #1
 80058ca:	e7d1      	b.n	8005870 <_dtoa_r+0x258>
 80058cc:	f3af 8000 	nop.w
 80058d0:	636f4361 	.word	0x636f4361
 80058d4:	3fd287a7 	.word	0x3fd287a7
 80058d8:	8b60c8b3 	.word	0x8b60c8b3
 80058dc:	3fc68a28 	.word	0x3fc68a28
 80058e0:	509f79fb 	.word	0x509f79fb
 80058e4:	3fd34413 	.word	0x3fd34413
 80058e8:	08007549 	.word	0x08007549
 80058ec:	08007560 	.word	0x08007560
 80058f0:	7ff00000 	.word	0x7ff00000
 80058f4:	08007519 	.word	0x08007519
 80058f8:	3ff80000 	.word	0x3ff80000
 80058fc:	080076b0 	.word	0x080076b0
 8005900:	080075b8 	.word	0x080075b8
 8005904:	08007545 	.word	0x08007545
 8005908:	08007518 	.word	0x08007518
 800590c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005910:	6018      	str	r0, [r3, #0]
 8005912:	9b03      	ldr	r3, [sp, #12]
 8005914:	2b0e      	cmp	r3, #14
 8005916:	f200 80a1 	bhi.w	8005a5c <_dtoa_r+0x444>
 800591a:	2c00      	cmp	r4, #0
 800591c:	f000 809e 	beq.w	8005a5c <_dtoa_r+0x444>
 8005920:	2f00      	cmp	r7, #0
 8005922:	dd33      	ble.n	800598c <_dtoa_r+0x374>
 8005924:	4b9c      	ldr	r3, [pc, #624]	@ (8005b98 <_dtoa_r+0x580>)
 8005926:	f007 020f 	and.w	r2, r7, #15
 800592a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800592e:	ed93 7b00 	vldr	d7, [r3]
 8005932:	05f8      	lsls	r0, r7, #23
 8005934:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005938:	ea4f 1427 	mov.w	r4, r7, asr #4
 800593c:	d516      	bpl.n	800596c <_dtoa_r+0x354>
 800593e:	4b97      	ldr	r3, [pc, #604]	@ (8005b9c <_dtoa_r+0x584>)
 8005940:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005944:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005948:	f7fa ffa0 	bl	800088c <__aeabi_ddiv>
 800594c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005950:	f004 040f 	and.w	r4, r4, #15
 8005954:	2603      	movs	r6, #3
 8005956:	4d91      	ldr	r5, [pc, #580]	@ (8005b9c <_dtoa_r+0x584>)
 8005958:	b954      	cbnz	r4, 8005970 <_dtoa_r+0x358>
 800595a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800595e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005962:	f7fa ff93 	bl	800088c <__aeabi_ddiv>
 8005966:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800596a:	e028      	b.n	80059be <_dtoa_r+0x3a6>
 800596c:	2602      	movs	r6, #2
 800596e:	e7f2      	b.n	8005956 <_dtoa_r+0x33e>
 8005970:	07e1      	lsls	r1, r4, #31
 8005972:	d508      	bpl.n	8005986 <_dtoa_r+0x36e>
 8005974:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005978:	e9d5 2300 	ldrd	r2, r3, [r5]
 800597c:	f7fa fe5c 	bl	8000638 <__aeabi_dmul>
 8005980:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005984:	3601      	adds	r6, #1
 8005986:	1064      	asrs	r4, r4, #1
 8005988:	3508      	adds	r5, #8
 800598a:	e7e5      	b.n	8005958 <_dtoa_r+0x340>
 800598c:	f000 80af 	beq.w	8005aee <_dtoa_r+0x4d6>
 8005990:	427c      	negs	r4, r7
 8005992:	4b81      	ldr	r3, [pc, #516]	@ (8005b98 <_dtoa_r+0x580>)
 8005994:	4d81      	ldr	r5, [pc, #516]	@ (8005b9c <_dtoa_r+0x584>)
 8005996:	f004 020f 	and.w	r2, r4, #15
 800599a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800599e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80059a6:	f7fa fe47 	bl	8000638 <__aeabi_dmul>
 80059aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059ae:	1124      	asrs	r4, r4, #4
 80059b0:	2300      	movs	r3, #0
 80059b2:	2602      	movs	r6, #2
 80059b4:	2c00      	cmp	r4, #0
 80059b6:	f040 808f 	bne.w	8005ad8 <_dtoa_r+0x4c0>
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d1d3      	bne.n	8005966 <_dtoa_r+0x34e>
 80059be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80059c0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	f000 8094 	beq.w	8005af2 <_dtoa_r+0x4da>
 80059ca:	4b75      	ldr	r3, [pc, #468]	@ (8005ba0 <_dtoa_r+0x588>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	4620      	mov	r0, r4
 80059d0:	4629      	mov	r1, r5
 80059d2:	f7fb f8a3 	bl	8000b1c <__aeabi_dcmplt>
 80059d6:	2800      	cmp	r0, #0
 80059d8:	f000 808b 	beq.w	8005af2 <_dtoa_r+0x4da>
 80059dc:	9b03      	ldr	r3, [sp, #12]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	f000 8087 	beq.w	8005af2 <_dtoa_r+0x4da>
 80059e4:	f1bb 0f00 	cmp.w	fp, #0
 80059e8:	dd34      	ble.n	8005a54 <_dtoa_r+0x43c>
 80059ea:	4620      	mov	r0, r4
 80059ec:	4b6d      	ldr	r3, [pc, #436]	@ (8005ba4 <_dtoa_r+0x58c>)
 80059ee:	2200      	movs	r2, #0
 80059f0:	4629      	mov	r1, r5
 80059f2:	f7fa fe21 	bl	8000638 <__aeabi_dmul>
 80059f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059fa:	f107 38ff 	add.w	r8, r7, #4294967295
 80059fe:	3601      	adds	r6, #1
 8005a00:	465c      	mov	r4, fp
 8005a02:	4630      	mov	r0, r6
 8005a04:	f7fa fdae 	bl	8000564 <__aeabi_i2d>
 8005a08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a0c:	f7fa fe14 	bl	8000638 <__aeabi_dmul>
 8005a10:	4b65      	ldr	r3, [pc, #404]	@ (8005ba8 <_dtoa_r+0x590>)
 8005a12:	2200      	movs	r2, #0
 8005a14:	f7fa fc5a 	bl	80002cc <__adddf3>
 8005a18:	4605      	mov	r5, r0
 8005a1a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005a1e:	2c00      	cmp	r4, #0
 8005a20:	d16a      	bne.n	8005af8 <_dtoa_r+0x4e0>
 8005a22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a26:	4b61      	ldr	r3, [pc, #388]	@ (8005bac <_dtoa_r+0x594>)
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f7fa fc4d 	bl	80002c8 <__aeabi_dsub>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	460b      	mov	r3, r1
 8005a32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005a36:	462a      	mov	r2, r5
 8005a38:	4633      	mov	r3, r6
 8005a3a:	f7fb f88d 	bl	8000b58 <__aeabi_dcmpgt>
 8005a3e:	2800      	cmp	r0, #0
 8005a40:	f040 8298 	bne.w	8005f74 <_dtoa_r+0x95c>
 8005a44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a48:	462a      	mov	r2, r5
 8005a4a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005a4e:	f7fb f865 	bl	8000b1c <__aeabi_dcmplt>
 8005a52:	bb38      	cbnz	r0, 8005aa4 <_dtoa_r+0x48c>
 8005a54:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005a58:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005a5c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	f2c0 8157 	blt.w	8005d12 <_dtoa_r+0x6fa>
 8005a64:	2f0e      	cmp	r7, #14
 8005a66:	f300 8154 	bgt.w	8005d12 <_dtoa_r+0x6fa>
 8005a6a:	4b4b      	ldr	r3, [pc, #300]	@ (8005b98 <_dtoa_r+0x580>)
 8005a6c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005a70:	ed93 7b00 	vldr	d7, [r3]
 8005a74:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	ed8d 7b00 	vstr	d7, [sp]
 8005a7c:	f280 80e5 	bge.w	8005c4a <_dtoa_r+0x632>
 8005a80:	9b03      	ldr	r3, [sp, #12]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	f300 80e1 	bgt.w	8005c4a <_dtoa_r+0x632>
 8005a88:	d10c      	bne.n	8005aa4 <_dtoa_r+0x48c>
 8005a8a:	4b48      	ldr	r3, [pc, #288]	@ (8005bac <_dtoa_r+0x594>)
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	ec51 0b17 	vmov	r0, r1, d7
 8005a92:	f7fa fdd1 	bl	8000638 <__aeabi_dmul>
 8005a96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a9a:	f7fb f853 	bl	8000b44 <__aeabi_dcmpge>
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	f000 8266 	beq.w	8005f70 <_dtoa_r+0x958>
 8005aa4:	2400      	movs	r4, #0
 8005aa6:	4625      	mov	r5, r4
 8005aa8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005aaa:	4656      	mov	r6, sl
 8005aac:	ea6f 0803 	mvn.w	r8, r3
 8005ab0:	2700      	movs	r7, #0
 8005ab2:	4621      	mov	r1, r4
 8005ab4:	4648      	mov	r0, r9
 8005ab6:	f000 fcbf 	bl	8006438 <_Bfree>
 8005aba:	2d00      	cmp	r5, #0
 8005abc:	f000 80bd 	beq.w	8005c3a <_dtoa_r+0x622>
 8005ac0:	b12f      	cbz	r7, 8005ace <_dtoa_r+0x4b6>
 8005ac2:	42af      	cmp	r7, r5
 8005ac4:	d003      	beq.n	8005ace <_dtoa_r+0x4b6>
 8005ac6:	4639      	mov	r1, r7
 8005ac8:	4648      	mov	r0, r9
 8005aca:	f000 fcb5 	bl	8006438 <_Bfree>
 8005ace:	4629      	mov	r1, r5
 8005ad0:	4648      	mov	r0, r9
 8005ad2:	f000 fcb1 	bl	8006438 <_Bfree>
 8005ad6:	e0b0      	b.n	8005c3a <_dtoa_r+0x622>
 8005ad8:	07e2      	lsls	r2, r4, #31
 8005ada:	d505      	bpl.n	8005ae8 <_dtoa_r+0x4d0>
 8005adc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005ae0:	f7fa fdaa 	bl	8000638 <__aeabi_dmul>
 8005ae4:	3601      	adds	r6, #1
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	1064      	asrs	r4, r4, #1
 8005aea:	3508      	adds	r5, #8
 8005aec:	e762      	b.n	80059b4 <_dtoa_r+0x39c>
 8005aee:	2602      	movs	r6, #2
 8005af0:	e765      	b.n	80059be <_dtoa_r+0x3a6>
 8005af2:	9c03      	ldr	r4, [sp, #12]
 8005af4:	46b8      	mov	r8, r7
 8005af6:	e784      	b.n	8005a02 <_dtoa_r+0x3ea>
 8005af8:	4b27      	ldr	r3, [pc, #156]	@ (8005b98 <_dtoa_r+0x580>)
 8005afa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005afc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005b00:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005b04:	4454      	add	r4, sl
 8005b06:	2900      	cmp	r1, #0
 8005b08:	d054      	beq.n	8005bb4 <_dtoa_r+0x59c>
 8005b0a:	4929      	ldr	r1, [pc, #164]	@ (8005bb0 <_dtoa_r+0x598>)
 8005b0c:	2000      	movs	r0, #0
 8005b0e:	f7fa febd 	bl	800088c <__aeabi_ddiv>
 8005b12:	4633      	mov	r3, r6
 8005b14:	462a      	mov	r2, r5
 8005b16:	f7fa fbd7 	bl	80002c8 <__aeabi_dsub>
 8005b1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005b1e:	4656      	mov	r6, sl
 8005b20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b24:	f7fb f838 	bl	8000b98 <__aeabi_d2iz>
 8005b28:	4605      	mov	r5, r0
 8005b2a:	f7fa fd1b 	bl	8000564 <__aeabi_i2d>
 8005b2e:	4602      	mov	r2, r0
 8005b30:	460b      	mov	r3, r1
 8005b32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b36:	f7fa fbc7 	bl	80002c8 <__aeabi_dsub>
 8005b3a:	3530      	adds	r5, #48	@ 0x30
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	460b      	mov	r3, r1
 8005b40:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005b44:	f806 5b01 	strb.w	r5, [r6], #1
 8005b48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005b4c:	f7fa ffe6 	bl	8000b1c <__aeabi_dcmplt>
 8005b50:	2800      	cmp	r0, #0
 8005b52:	d172      	bne.n	8005c3a <_dtoa_r+0x622>
 8005b54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b58:	4911      	ldr	r1, [pc, #68]	@ (8005ba0 <_dtoa_r+0x588>)
 8005b5a:	2000      	movs	r0, #0
 8005b5c:	f7fa fbb4 	bl	80002c8 <__aeabi_dsub>
 8005b60:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005b64:	f7fa ffda 	bl	8000b1c <__aeabi_dcmplt>
 8005b68:	2800      	cmp	r0, #0
 8005b6a:	f040 80b4 	bne.w	8005cd6 <_dtoa_r+0x6be>
 8005b6e:	42a6      	cmp	r6, r4
 8005b70:	f43f af70 	beq.w	8005a54 <_dtoa_r+0x43c>
 8005b74:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005b78:	4b0a      	ldr	r3, [pc, #40]	@ (8005ba4 <_dtoa_r+0x58c>)
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f7fa fd5c 	bl	8000638 <__aeabi_dmul>
 8005b80:	4b08      	ldr	r3, [pc, #32]	@ (8005ba4 <_dtoa_r+0x58c>)
 8005b82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005b86:	2200      	movs	r2, #0
 8005b88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b8c:	f7fa fd54 	bl	8000638 <__aeabi_dmul>
 8005b90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b94:	e7c4      	b.n	8005b20 <_dtoa_r+0x508>
 8005b96:	bf00      	nop
 8005b98:	080076b0 	.word	0x080076b0
 8005b9c:	08007688 	.word	0x08007688
 8005ba0:	3ff00000 	.word	0x3ff00000
 8005ba4:	40240000 	.word	0x40240000
 8005ba8:	401c0000 	.word	0x401c0000
 8005bac:	40140000 	.word	0x40140000
 8005bb0:	3fe00000 	.word	0x3fe00000
 8005bb4:	4631      	mov	r1, r6
 8005bb6:	4628      	mov	r0, r5
 8005bb8:	f7fa fd3e 	bl	8000638 <__aeabi_dmul>
 8005bbc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005bc0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005bc2:	4656      	mov	r6, sl
 8005bc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005bc8:	f7fa ffe6 	bl	8000b98 <__aeabi_d2iz>
 8005bcc:	4605      	mov	r5, r0
 8005bce:	f7fa fcc9 	bl	8000564 <__aeabi_i2d>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	460b      	mov	r3, r1
 8005bd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005bda:	f7fa fb75 	bl	80002c8 <__aeabi_dsub>
 8005bde:	3530      	adds	r5, #48	@ 0x30
 8005be0:	f806 5b01 	strb.w	r5, [r6], #1
 8005be4:	4602      	mov	r2, r0
 8005be6:	460b      	mov	r3, r1
 8005be8:	42a6      	cmp	r6, r4
 8005bea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005bee:	f04f 0200 	mov.w	r2, #0
 8005bf2:	d124      	bne.n	8005c3e <_dtoa_r+0x626>
 8005bf4:	4baf      	ldr	r3, [pc, #700]	@ (8005eb4 <_dtoa_r+0x89c>)
 8005bf6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005bfa:	f7fa fb67 	bl	80002cc <__adddf3>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	460b      	mov	r3, r1
 8005c02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c06:	f7fa ffa7 	bl	8000b58 <__aeabi_dcmpgt>
 8005c0a:	2800      	cmp	r0, #0
 8005c0c:	d163      	bne.n	8005cd6 <_dtoa_r+0x6be>
 8005c0e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005c12:	49a8      	ldr	r1, [pc, #672]	@ (8005eb4 <_dtoa_r+0x89c>)
 8005c14:	2000      	movs	r0, #0
 8005c16:	f7fa fb57 	bl	80002c8 <__aeabi_dsub>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	460b      	mov	r3, r1
 8005c1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c22:	f7fa ff7b 	bl	8000b1c <__aeabi_dcmplt>
 8005c26:	2800      	cmp	r0, #0
 8005c28:	f43f af14 	beq.w	8005a54 <_dtoa_r+0x43c>
 8005c2c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005c2e:	1e73      	subs	r3, r6, #1
 8005c30:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005c32:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005c36:	2b30      	cmp	r3, #48	@ 0x30
 8005c38:	d0f8      	beq.n	8005c2c <_dtoa_r+0x614>
 8005c3a:	4647      	mov	r7, r8
 8005c3c:	e03b      	b.n	8005cb6 <_dtoa_r+0x69e>
 8005c3e:	4b9e      	ldr	r3, [pc, #632]	@ (8005eb8 <_dtoa_r+0x8a0>)
 8005c40:	f7fa fcfa 	bl	8000638 <__aeabi_dmul>
 8005c44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c48:	e7bc      	b.n	8005bc4 <_dtoa_r+0x5ac>
 8005c4a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005c4e:	4656      	mov	r6, sl
 8005c50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c54:	4620      	mov	r0, r4
 8005c56:	4629      	mov	r1, r5
 8005c58:	f7fa fe18 	bl	800088c <__aeabi_ddiv>
 8005c5c:	f7fa ff9c 	bl	8000b98 <__aeabi_d2iz>
 8005c60:	4680      	mov	r8, r0
 8005c62:	f7fa fc7f 	bl	8000564 <__aeabi_i2d>
 8005c66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c6a:	f7fa fce5 	bl	8000638 <__aeabi_dmul>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	460b      	mov	r3, r1
 8005c72:	4620      	mov	r0, r4
 8005c74:	4629      	mov	r1, r5
 8005c76:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005c7a:	f7fa fb25 	bl	80002c8 <__aeabi_dsub>
 8005c7e:	f806 4b01 	strb.w	r4, [r6], #1
 8005c82:	9d03      	ldr	r5, [sp, #12]
 8005c84:	eba6 040a 	sub.w	r4, r6, sl
 8005c88:	42a5      	cmp	r5, r4
 8005c8a:	4602      	mov	r2, r0
 8005c8c:	460b      	mov	r3, r1
 8005c8e:	d133      	bne.n	8005cf8 <_dtoa_r+0x6e0>
 8005c90:	f7fa fb1c 	bl	80002cc <__adddf3>
 8005c94:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c98:	4604      	mov	r4, r0
 8005c9a:	460d      	mov	r5, r1
 8005c9c:	f7fa ff5c 	bl	8000b58 <__aeabi_dcmpgt>
 8005ca0:	b9c0      	cbnz	r0, 8005cd4 <_dtoa_r+0x6bc>
 8005ca2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ca6:	4620      	mov	r0, r4
 8005ca8:	4629      	mov	r1, r5
 8005caa:	f7fa ff2d 	bl	8000b08 <__aeabi_dcmpeq>
 8005cae:	b110      	cbz	r0, 8005cb6 <_dtoa_r+0x69e>
 8005cb0:	f018 0f01 	tst.w	r8, #1
 8005cb4:	d10e      	bne.n	8005cd4 <_dtoa_r+0x6bc>
 8005cb6:	9902      	ldr	r1, [sp, #8]
 8005cb8:	4648      	mov	r0, r9
 8005cba:	f000 fbbd 	bl	8006438 <_Bfree>
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	7033      	strb	r3, [r6, #0]
 8005cc2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005cc4:	3701      	adds	r7, #1
 8005cc6:	601f      	str	r7, [r3, #0]
 8005cc8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	f000 824b 	beq.w	8006166 <_dtoa_r+0xb4e>
 8005cd0:	601e      	str	r6, [r3, #0]
 8005cd2:	e248      	b.n	8006166 <_dtoa_r+0xb4e>
 8005cd4:	46b8      	mov	r8, r7
 8005cd6:	4633      	mov	r3, r6
 8005cd8:	461e      	mov	r6, r3
 8005cda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cde:	2a39      	cmp	r2, #57	@ 0x39
 8005ce0:	d106      	bne.n	8005cf0 <_dtoa_r+0x6d8>
 8005ce2:	459a      	cmp	sl, r3
 8005ce4:	d1f8      	bne.n	8005cd8 <_dtoa_r+0x6c0>
 8005ce6:	2230      	movs	r2, #48	@ 0x30
 8005ce8:	f108 0801 	add.w	r8, r8, #1
 8005cec:	f88a 2000 	strb.w	r2, [sl]
 8005cf0:	781a      	ldrb	r2, [r3, #0]
 8005cf2:	3201      	adds	r2, #1
 8005cf4:	701a      	strb	r2, [r3, #0]
 8005cf6:	e7a0      	b.n	8005c3a <_dtoa_r+0x622>
 8005cf8:	4b6f      	ldr	r3, [pc, #444]	@ (8005eb8 <_dtoa_r+0x8a0>)
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f7fa fc9c 	bl	8000638 <__aeabi_dmul>
 8005d00:	2200      	movs	r2, #0
 8005d02:	2300      	movs	r3, #0
 8005d04:	4604      	mov	r4, r0
 8005d06:	460d      	mov	r5, r1
 8005d08:	f7fa fefe 	bl	8000b08 <__aeabi_dcmpeq>
 8005d0c:	2800      	cmp	r0, #0
 8005d0e:	d09f      	beq.n	8005c50 <_dtoa_r+0x638>
 8005d10:	e7d1      	b.n	8005cb6 <_dtoa_r+0x69e>
 8005d12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d14:	2a00      	cmp	r2, #0
 8005d16:	f000 80ea 	beq.w	8005eee <_dtoa_r+0x8d6>
 8005d1a:	9a07      	ldr	r2, [sp, #28]
 8005d1c:	2a01      	cmp	r2, #1
 8005d1e:	f300 80cd 	bgt.w	8005ebc <_dtoa_r+0x8a4>
 8005d22:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005d24:	2a00      	cmp	r2, #0
 8005d26:	f000 80c1 	beq.w	8005eac <_dtoa_r+0x894>
 8005d2a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005d2e:	9c08      	ldr	r4, [sp, #32]
 8005d30:	9e00      	ldr	r6, [sp, #0]
 8005d32:	9a00      	ldr	r2, [sp, #0]
 8005d34:	441a      	add	r2, r3
 8005d36:	9200      	str	r2, [sp, #0]
 8005d38:	9a06      	ldr	r2, [sp, #24]
 8005d3a:	2101      	movs	r1, #1
 8005d3c:	441a      	add	r2, r3
 8005d3e:	4648      	mov	r0, r9
 8005d40:	9206      	str	r2, [sp, #24]
 8005d42:	f000 fc2d 	bl	80065a0 <__i2b>
 8005d46:	4605      	mov	r5, r0
 8005d48:	b166      	cbz	r6, 8005d64 <_dtoa_r+0x74c>
 8005d4a:	9b06      	ldr	r3, [sp, #24]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	dd09      	ble.n	8005d64 <_dtoa_r+0x74c>
 8005d50:	42b3      	cmp	r3, r6
 8005d52:	9a00      	ldr	r2, [sp, #0]
 8005d54:	bfa8      	it	ge
 8005d56:	4633      	movge	r3, r6
 8005d58:	1ad2      	subs	r2, r2, r3
 8005d5a:	9200      	str	r2, [sp, #0]
 8005d5c:	9a06      	ldr	r2, [sp, #24]
 8005d5e:	1af6      	subs	r6, r6, r3
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	9306      	str	r3, [sp, #24]
 8005d64:	9b08      	ldr	r3, [sp, #32]
 8005d66:	b30b      	cbz	r3, 8005dac <_dtoa_r+0x794>
 8005d68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	f000 80c6 	beq.w	8005efc <_dtoa_r+0x8e4>
 8005d70:	2c00      	cmp	r4, #0
 8005d72:	f000 80c0 	beq.w	8005ef6 <_dtoa_r+0x8de>
 8005d76:	4629      	mov	r1, r5
 8005d78:	4622      	mov	r2, r4
 8005d7a:	4648      	mov	r0, r9
 8005d7c:	f000 fcc8 	bl	8006710 <__pow5mult>
 8005d80:	9a02      	ldr	r2, [sp, #8]
 8005d82:	4601      	mov	r1, r0
 8005d84:	4605      	mov	r5, r0
 8005d86:	4648      	mov	r0, r9
 8005d88:	f000 fc20 	bl	80065cc <__multiply>
 8005d8c:	9902      	ldr	r1, [sp, #8]
 8005d8e:	4680      	mov	r8, r0
 8005d90:	4648      	mov	r0, r9
 8005d92:	f000 fb51 	bl	8006438 <_Bfree>
 8005d96:	9b08      	ldr	r3, [sp, #32]
 8005d98:	1b1b      	subs	r3, r3, r4
 8005d9a:	9308      	str	r3, [sp, #32]
 8005d9c:	f000 80b1 	beq.w	8005f02 <_dtoa_r+0x8ea>
 8005da0:	9a08      	ldr	r2, [sp, #32]
 8005da2:	4641      	mov	r1, r8
 8005da4:	4648      	mov	r0, r9
 8005da6:	f000 fcb3 	bl	8006710 <__pow5mult>
 8005daa:	9002      	str	r0, [sp, #8]
 8005dac:	2101      	movs	r1, #1
 8005dae:	4648      	mov	r0, r9
 8005db0:	f000 fbf6 	bl	80065a0 <__i2b>
 8005db4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005db6:	4604      	mov	r4, r0
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	f000 81d8 	beq.w	800616e <_dtoa_r+0xb56>
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	4601      	mov	r1, r0
 8005dc2:	4648      	mov	r0, r9
 8005dc4:	f000 fca4 	bl	8006710 <__pow5mult>
 8005dc8:	9b07      	ldr	r3, [sp, #28]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	4604      	mov	r4, r0
 8005dce:	f300 809f 	bgt.w	8005f10 <_dtoa_r+0x8f8>
 8005dd2:	9b04      	ldr	r3, [sp, #16]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	f040 8097 	bne.w	8005f08 <_dtoa_r+0x8f0>
 8005dda:	9b05      	ldr	r3, [sp, #20]
 8005ddc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	f040 8093 	bne.w	8005f0c <_dtoa_r+0x8f4>
 8005de6:	9b05      	ldr	r3, [sp, #20]
 8005de8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005dec:	0d1b      	lsrs	r3, r3, #20
 8005dee:	051b      	lsls	r3, r3, #20
 8005df0:	b133      	cbz	r3, 8005e00 <_dtoa_r+0x7e8>
 8005df2:	9b00      	ldr	r3, [sp, #0]
 8005df4:	3301      	adds	r3, #1
 8005df6:	9300      	str	r3, [sp, #0]
 8005df8:	9b06      	ldr	r3, [sp, #24]
 8005dfa:	3301      	adds	r3, #1
 8005dfc:	9306      	str	r3, [sp, #24]
 8005dfe:	2301      	movs	r3, #1
 8005e00:	9308      	str	r3, [sp, #32]
 8005e02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	f000 81b8 	beq.w	800617a <_dtoa_r+0xb62>
 8005e0a:	6923      	ldr	r3, [r4, #16]
 8005e0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005e10:	6918      	ldr	r0, [r3, #16]
 8005e12:	f000 fb79 	bl	8006508 <__hi0bits>
 8005e16:	f1c0 0020 	rsb	r0, r0, #32
 8005e1a:	9b06      	ldr	r3, [sp, #24]
 8005e1c:	4418      	add	r0, r3
 8005e1e:	f010 001f 	ands.w	r0, r0, #31
 8005e22:	f000 8082 	beq.w	8005f2a <_dtoa_r+0x912>
 8005e26:	f1c0 0320 	rsb	r3, r0, #32
 8005e2a:	2b04      	cmp	r3, #4
 8005e2c:	dd73      	ble.n	8005f16 <_dtoa_r+0x8fe>
 8005e2e:	9b00      	ldr	r3, [sp, #0]
 8005e30:	f1c0 001c 	rsb	r0, r0, #28
 8005e34:	4403      	add	r3, r0
 8005e36:	9300      	str	r3, [sp, #0]
 8005e38:	9b06      	ldr	r3, [sp, #24]
 8005e3a:	4403      	add	r3, r0
 8005e3c:	4406      	add	r6, r0
 8005e3e:	9306      	str	r3, [sp, #24]
 8005e40:	9b00      	ldr	r3, [sp, #0]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	dd05      	ble.n	8005e52 <_dtoa_r+0x83a>
 8005e46:	9902      	ldr	r1, [sp, #8]
 8005e48:	461a      	mov	r2, r3
 8005e4a:	4648      	mov	r0, r9
 8005e4c:	f000 fcba 	bl	80067c4 <__lshift>
 8005e50:	9002      	str	r0, [sp, #8]
 8005e52:	9b06      	ldr	r3, [sp, #24]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	dd05      	ble.n	8005e64 <_dtoa_r+0x84c>
 8005e58:	4621      	mov	r1, r4
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	4648      	mov	r0, r9
 8005e5e:	f000 fcb1 	bl	80067c4 <__lshift>
 8005e62:	4604      	mov	r4, r0
 8005e64:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d061      	beq.n	8005f2e <_dtoa_r+0x916>
 8005e6a:	9802      	ldr	r0, [sp, #8]
 8005e6c:	4621      	mov	r1, r4
 8005e6e:	f000 fd15 	bl	800689c <__mcmp>
 8005e72:	2800      	cmp	r0, #0
 8005e74:	da5b      	bge.n	8005f2e <_dtoa_r+0x916>
 8005e76:	2300      	movs	r3, #0
 8005e78:	9902      	ldr	r1, [sp, #8]
 8005e7a:	220a      	movs	r2, #10
 8005e7c:	4648      	mov	r0, r9
 8005e7e:	f000 fafd 	bl	800647c <__multadd>
 8005e82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e84:	9002      	str	r0, [sp, #8]
 8005e86:	f107 38ff 	add.w	r8, r7, #4294967295
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	f000 8177 	beq.w	800617e <_dtoa_r+0xb66>
 8005e90:	4629      	mov	r1, r5
 8005e92:	2300      	movs	r3, #0
 8005e94:	220a      	movs	r2, #10
 8005e96:	4648      	mov	r0, r9
 8005e98:	f000 faf0 	bl	800647c <__multadd>
 8005e9c:	f1bb 0f00 	cmp.w	fp, #0
 8005ea0:	4605      	mov	r5, r0
 8005ea2:	dc6f      	bgt.n	8005f84 <_dtoa_r+0x96c>
 8005ea4:	9b07      	ldr	r3, [sp, #28]
 8005ea6:	2b02      	cmp	r3, #2
 8005ea8:	dc49      	bgt.n	8005f3e <_dtoa_r+0x926>
 8005eaa:	e06b      	b.n	8005f84 <_dtoa_r+0x96c>
 8005eac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005eae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005eb2:	e73c      	b.n	8005d2e <_dtoa_r+0x716>
 8005eb4:	3fe00000 	.word	0x3fe00000
 8005eb8:	40240000 	.word	0x40240000
 8005ebc:	9b03      	ldr	r3, [sp, #12]
 8005ebe:	1e5c      	subs	r4, r3, #1
 8005ec0:	9b08      	ldr	r3, [sp, #32]
 8005ec2:	42a3      	cmp	r3, r4
 8005ec4:	db09      	blt.n	8005eda <_dtoa_r+0x8c2>
 8005ec6:	1b1c      	subs	r4, r3, r4
 8005ec8:	9b03      	ldr	r3, [sp, #12]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	f6bf af30 	bge.w	8005d30 <_dtoa_r+0x718>
 8005ed0:	9b00      	ldr	r3, [sp, #0]
 8005ed2:	9a03      	ldr	r2, [sp, #12]
 8005ed4:	1a9e      	subs	r6, r3, r2
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	e72b      	b.n	8005d32 <_dtoa_r+0x71a>
 8005eda:	9b08      	ldr	r3, [sp, #32]
 8005edc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005ede:	9408      	str	r4, [sp, #32]
 8005ee0:	1ae3      	subs	r3, r4, r3
 8005ee2:	441a      	add	r2, r3
 8005ee4:	9e00      	ldr	r6, [sp, #0]
 8005ee6:	9b03      	ldr	r3, [sp, #12]
 8005ee8:	920d      	str	r2, [sp, #52]	@ 0x34
 8005eea:	2400      	movs	r4, #0
 8005eec:	e721      	b.n	8005d32 <_dtoa_r+0x71a>
 8005eee:	9c08      	ldr	r4, [sp, #32]
 8005ef0:	9e00      	ldr	r6, [sp, #0]
 8005ef2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005ef4:	e728      	b.n	8005d48 <_dtoa_r+0x730>
 8005ef6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005efa:	e751      	b.n	8005da0 <_dtoa_r+0x788>
 8005efc:	9a08      	ldr	r2, [sp, #32]
 8005efe:	9902      	ldr	r1, [sp, #8]
 8005f00:	e750      	b.n	8005da4 <_dtoa_r+0x78c>
 8005f02:	f8cd 8008 	str.w	r8, [sp, #8]
 8005f06:	e751      	b.n	8005dac <_dtoa_r+0x794>
 8005f08:	2300      	movs	r3, #0
 8005f0a:	e779      	b.n	8005e00 <_dtoa_r+0x7e8>
 8005f0c:	9b04      	ldr	r3, [sp, #16]
 8005f0e:	e777      	b.n	8005e00 <_dtoa_r+0x7e8>
 8005f10:	2300      	movs	r3, #0
 8005f12:	9308      	str	r3, [sp, #32]
 8005f14:	e779      	b.n	8005e0a <_dtoa_r+0x7f2>
 8005f16:	d093      	beq.n	8005e40 <_dtoa_r+0x828>
 8005f18:	9a00      	ldr	r2, [sp, #0]
 8005f1a:	331c      	adds	r3, #28
 8005f1c:	441a      	add	r2, r3
 8005f1e:	9200      	str	r2, [sp, #0]
 8005f20:	9a06      	ldr	r2, [sp, #24]
 8005f22:	441a      	add	r2, r3
 8005f24:	441e      	add	r6, r3
 8005f26:	9206      	str	r2, [sp, #24]
 8005f28:	e78a      	b.n	8005e40 <_dtoa_r+0x828>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	e7f4      	b.n	8005f18 <_dtoa_r+0x900>
 8005f2e:	9b03      	ldr	r3, [sp, #12]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	46b8      	mov	r8, r7
 8005f34:	dc20      	bgt.n	8005f78 <_dtoa_r+0x960>
 8005f36:	469b      	mov	fp, r3
 8005f38:	9b07      	ldr	r3, [sp, #28]
 8005f3a:	2b02      	cmp	r3, #2
 8005f3c:	dd1e      	ble.n	8005f7c <_dtoa_r+0x964>
 8005f3e:	f1bb 0f00 	cmp.w	fp, #0
 8005f42:	f47f adb1 	bne.w	8005aa8 <_dtoa_r+0x490>
 8005f46:	4621      	mov	r1, r4
 8005f48:	465b      	mov	r3, fp
 8005f4a:	2205      	movs	r2, #5
 8005f4c:	4648      	mov	r0, r9
 8005f4e:	f000 fa95 	bl	800647c <__multadd>
 8005f52:	4601      	mov	r1, r0
 8005f54:	4604      	mov	r4, r0
 8005f56:	9802      	ldr	r0, [sp, #8]
 8005f58:	f000 fca0 	bl	800689c <__mcmp>
 8005f5c:	2800      	cmp	r0, #0
 8005f5e:	f77f ada3 	ble.w	8005aa8 <_dtoa_r+0x490>
 8005f62:	4656      	mov	r6, sl
 8005f64:	2331      	movs	r3, #49	@ 0x31
 8005f66:	f806 3b01 	strb.w	r3, [r6], #1
 8005f6a:	f108 0801 	add.w	r8, r8, #1
 8005f6e:	e59f      	b.n	8005ab0 <_dtoa_r+0x498>
 8005f70:	9c03      	ldr	r4, [sp, #12]
 8005f72:	46b8      	mov	r8, r7
 8005f74:	4625      	mov	r5, r4
 8005f76:	e7f4      	b.n	8005f62 <_dtoa_r+0x94a>
 8005f78:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8005f7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	f000 8101 	beq.w	8006186 <_dtoa_r+0xb6e>
 8005f84:	2e00      	cmp	r6, #0
 8005f86:	dd05      	ble.n	8005f94 <_dtoa_r+0x97c>
 8005f88:	4629      	mov	r1, r5
 8005f8a:	4632      	mov	r2, r6
 8005f8c:	4648      	mov	r0, r9
 8005f8e:	f000 fc19 	bl	80067c4 <__lshift>
 8005f92:	4605      	mov	r5, r0
 8005f94:	9b08      	ldr	r3, [sp, #32]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d05c      	beq.n	8006054 <_dtoa_r+0xa3c>
 8005f9a:	6869      	ldr	r1, [r5, #4]
 8005f9c:	4648      	mov	r0, r9
 8005f9e:	f000 fa0b 	bl	80063b8 <_Balloc>
 8005fa2:	4606      	mov	r6, r0
 8005fa4:	b928      	cbnz	r0, 8005fb2 <_dtoa_r+0x99a>
 8005fa6:	4b82      	ldr	r3, [pc, #520]	@ (80061b0 <_dtoa_r+0xb98>)
 8005fa8:	4602      	mov	r2, r0
 8005faa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005fae:	f7ff bb4a 	b.w	8005646 <_dtoa_r+0x2e>
 8005fb2:	692a      	ldr	r2, [r5, #16]
 8005fb4:	3202      	adds	r2, #2
 8005fb6:	0092      	lsls	r2, r2, #2
 8005fb8:	f105 010c 	add.w	r1, r5, #12
 8005fbc:	300c      	adds	r0, #12
 8005fbe:	f001 f807 	bl	8006fd0 <memcpy>
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	4631      	mov	r1, r6
 8005fc6:	4648      	mov	r0, r9
 8005fc8:	f000 fbfc 	bl	80067c4 <__lshift>
 8005fcc:	f10a 0301 	add.w	r3, sl, #1
 8005fd0:	9300      	str	r3, [sp, #0]
 8005fd2:	eb0a 030b 	add.w	r3, sl, fp
 8005fd6:	9308      	str	r3, [sp, #32]
 8005fd8:	9b04      	ldr	r3, [sp, #16]
 8005fda:	f003 0301 	and.w	r3, r3, #1
 8005fde:	462f      	mov	r7, r5
 8005fe0:	9306      	str	r3, [sp, #24]
 8005fe2:	4605      	mov	r5, r0
 8005fe4:	9b00      	ldr	r3, [sp, #0]
 8005fe6:	9802      	ldr	r0, [sp, #8]
 8005fe8:	4621      	mov	r1, r4
 8005fea:	f103 3bff 	add.w	fp, r3, #4294967295
 8005fee:	f7ff fa8a 	bl	8005506 <quorem>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	3330      	adds	r3, #48	@ 0x30
 8005ff6:	9003      	str	r0, [sp, #12]
 8005ff8:	4639      	mov	r1, r7
 8005ffa:	9802      	ldr	r0, [sp, #8]
 8005ffc:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ffe:	f000 fc4d 	bl	800689c <__mcmp>
 8006002:	462a      	mov	r2, r5
 8006004:	9004      	str	r0, [sp, #16]
 8006006:	4621      	mov	r1, r4
 8006008:	4648      	mov	r0, r9
 800600a:	f000 fc63 	bl	80068d4 <__mdiff>
 800600e:	68c2      	ldr	r2, [r0, #12]
 8006010:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006012:	4606      	mov	r6, r0
 8006014:	bb02      	cbnz	r2, 8006058 <_dtoa_r+0xa40>
 8006016:	4601      	mov	r1, r0
 8006018:	9802      	ldr	r0, [sp, #8]
 800601a:	f000 fc3f 	bl	800689c <__mcmp>
 800601e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006020:	4602      	mov	r2, r0
 8006022:	4631      	mov	r1, r6
 8006024:	4648      	mov	r0, r9
 8006026:	920c      	str	r2, [sp, #48]	@ 0x30
 8006028:	9309      	str	r3, [sp, #36]	@ 0x24
 800602a:	f000 fa05 	bl	8006438 <_Bfree>
 800602e:	9b07      	ldr	r3, [sp, #28]
 8006030:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006032:	9e00      	ldr	r6, [sp, #0]
 8006034:	ea42 0103 	orr.w	r1, r2, r3
 8006038:	9b06      	ldr	r3, [sp, #24]
 800603a:	4319      	orrs	r1, r3
 800603c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800603e:	d10d      	bne.n	800605c <_dtoa_r+0xa44>
 8006040:	2b39      	cmp	r3, #57	@ 0x39
 8006042:	d027      	beq.n	8006094 <_dtoa_r+0xa7c>
 8006044:	9a04      	ldr	r2, [sp, #16]
 8006046:	2a00      	cmp	r2, #0
 8006048:	dd01      	ble.n	800604e <_dtoa_r+0xa36>
 800604a:	9b03      	ldr	r3, [sp, #12]
 800604c:	3331      	adds	r3, #49	@ 0x31
 800604e:	f88b 3000 	strb.w	r3, [fp]
 8006052:	e52e      	b.n	8005ab2 <_dtoa_r+0x49a>
 8006054:	4628      	mov	r0, r5
 8006056:	e7b9      	b.n	8005fcc <_dtoa_r+0x9b4>
 8006058:	2201      	movs	r2, #1
 800605a:	e7e2      	b.n	8006022 <_dtoa_r+0xa0a>
 800605c:	9904      	ldr	r1, [sp, #16]
 800605e:	2900      	cmp	r1, #0
 8006060:	db04      	blt.n	800606c <_dtoa_r+0xa54>
 8006062:	9807      	ldr	r0, [sp, #28]
 8006064:	4301      	orrs	r1, r0
 8006066:	9806      	ldr	r0, [sp, #24]
 8006068:	4301      	orrs	r1, r0
 800606a:	d120      	bne.n	80060ae <_dtoa_r+0xa96>
 800606c:	2a00      	cmp	r2, #0
 800606e:	ddee      	ble.n	800604e <_dtoa_r+0xa36>
 8006070:	9902      	ldr	r1, [sp, #8]
 8006072:	9300      	str	r3, [sp, #0]
 8006074:	2201      	movs	r2, #1
 8006076:	4648      	mov	r0, r9
 8006078:	f000 fba4 	bl	80067c4 <__lshift>
 800607c:	4621      	mov	r1, r4
 800607e:	9002      	str	r0, [sp, #8]
 8006080:	f000 fc0c 	bl	800689c <__mcmp>
 8006084:	2800      	cmp	r0, #0
 8006086:	9b00      	ldr	r3, [sp, #0]
 8006088:	dc02      	bgt.n	8006090 <_dtoa_r+0xa78>
 800608a:	d1e0      	bne.n	800604e <_dtoa_r+0xa36>
 800608c:	07da      	lsls	r2, r3, #31
 800608e:	d5de      	bpl.n	800604e <_dtoa_r+0xa36>
 8006090:	2b39      	cmp	r3, #57	@ 0x39
 8006092:	d1da      	bne.n	800604a <_dtoa_r+0xa32>
 8006094:	2339      	movs	r3, #57	@ 0x39
 8006096:	f88b 3000 	strb.w	r3, [fp]
 800609a:	4633      	mov	r3, r6
 800609c:	461e      	mov	r6, r3
 800609e:	3b01      	subs	r3, #1
 80060a0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80060a4:	2a39      	cmp	r2, #57	@ 0x39
 80060a6:	d04e      	beq.n	8006146 <_dtoa_r+0xb2e>
 80060a8:	3201      	adds	r2, #1
 80060aa:	701a      	strb	r2, [r3, #0]
 80060ac:	e501      	b.n	8005ab2 <_dtoa_r+0x49a>
 80060ae:	2a00      	cmp	r2, #0
 80060b0:	dd03      	ble.n	80060ba <_dtoa_r+0xaa2>
 80060b2:	2b39      	cmp	r3, #57	@ 0x39
 80060b4:	d0ee      	beq.n	8006094 <_dtoa_r+0xa7c>
 80060b6:	3301      	adds	r3, #1
 80060b8:	e7c9      	b.n	800604e <_dtoa_r+0xa36>
 80060ba:	9a00      	ldr	r2, [sp, #0]
 80060bc:	9908      	ldr	r1, [sp, #32]
 80060be:	f802 3c01 	strb.w	r3, [r2, #-1]
 80060c2:	428a      	cmp	r2, r1
 80060c4:	d028      	beq.n	8006118 <_dtoa_r+0xb00>
 80060c6:	9902      	ldr	r1, [sp, #8]
 80060c8:	2300      	movs	r3, #0
 80060ca:	220a      	movs	r2, #10
 80060cc:	4648      	mov	r0, r9
 80060ce:	f000 f9d5 	bl	800647c <__multadd>
 80060d2:	42af      	cmp	r7, r5
 80060d4:	9002      	str	r0, [sp, #8]
 80060d6:	f04f 0300 	mov.w	r3, #0
 80060da:	f04f 020a 	mov.w	r2, #10
 80060de:	4639      	mov	r1, r7
 80060e0:	4648      	mov	r0, r9
 80060e2:	d107      	bne.n	80060f4 <_dtoa_r+0xadc>
 80060e4:	f000 f9ca 	bl	800647c <__multadd>
 80060e8:	4607      	mov	r7, r0
 80060ea:	4605      	mov	r5, r0
 80060ec:	9b00      	ldr	r3, [sp, #0]
 80060ee:	3301      	adds	r3, #1
 80060f0:	9300      	str	r3, [sp, #0]
 80060f2:	e777      	b.n	8005fe4 <_dtoa_r+0x9cc>
 80060f4:	f000 f9c2 	bl	800647c <__multadd>
 80060f8:	4629      	mov	r1, r5
 80060fa:	4607      	mov	r7, r0
 80060fc:	2300      	movs	r3, #0
 80060fe:	220a      	movs	r2, #10
 8006100:	4648      	mov	r0, r9
 8006102:	f000 f9bb 	bl	800647c <__multadd>
 8006106:	4605      	mov	r5, r0
 8006108:	e7f0      	b.n	80060ec <_dtoa_r+0xad4>
 800610a:	f1bb 0f00 	cmp.w	fp, #0
 800610e:	bfcc      	ite	gt
 8006110:	465e      	movgt	r6, fp
 8006112:	2601      	movle	r6, #1
 8006114:	4456      	add	r6, sl
 8006116:	2700      	movs	r7, #0
 8006118:	9902      	ldr	r1, [sp, #8]
 800611a:	9300      	str	r3, [sp, #0]
 800611c:	2201      	movs	r2, #1
 800611e:	4648      	mov	r0, r9
 8006120:	f000 fb50 	bl	80067c4 <__lshift>
 8006124:	4621      	mov	r1, r4
 8006126:	9002      	str	r0, [sp, #8]
 8006128:	f000 fbb8 	bl	800689c <__mcmp>
 800612c:	2800      	cmp	r0, #0
 800612e:	dcb4      	bgt.n	800609a <_dtoa_r+0xa82>
 8006130:	d102      	bne.n	8006138 <_dtoa_r+0xb20>
 8006132:	9b00      	ldr	r3, [sp, #0]
 8006134:	07db      	lsls	r3, r3, #31
 8006136:	d4b0      	bmi.n	800609a <_dtoa_r+0xa82>
 8006138:	4633      	mov	r3, r6
 800613a:	461e      	mov	r6, r3
 800613c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006140:	2a30      	cmp	r2, #48	@ 0x30
 8006142:	d0fa      	beq.n	800613a <_dtoa_r+0xb22>
 8006144:	e4b5      	b.n	8005ab2 <_dtoa_r+0x49a>
 8006146:	459a      	cmp	sl, r3
 8006148:	d1a8      	bne.n	800609c <_dtoa_r+0xa84>
 800614a:	2331      	movs	r3, #49	@ 0x31
 800614c:	f108 0801 	add.w	r8, r8, #1
 8006150:	f88a 3000 	strb.w	r3, [sl]
 8006154:	e4ad      	b.n	8005ab2 <_dtoa_r+0x49a>
 8006156:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006158:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80061b4 <_dtoa_r+0xb9c>
 800615c:	b11b      	cbz	r3, 8006166 <_dtoa_r+0xb4e>
 800615e:	f10a 0308 	add.w	r3, sl, #8
 8006162:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006164:	6013      	str	r3, [r2, #0]
 8006166:	4650      	mov	r0, sl
 8006168:	b017      	add	sp, #92	@ 0x5c
 800616a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800616e:	9b07      	ldr	r3, [sp, #28]
 8006170:	2b01      	cmp	r3, #1
 8006172:	f77f ae2e 	ble.w	8005dd2 <_dtoa_r+0x7ba>
 8006176:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006178:	9308      	str	r3, [sp, #32]
 800617a:	2001      	movs	r0, #1
 800617c:	e64d      	b.n	8005e1a <_dtoa_r+0x802>
 800617e:	f1bb 0f00 	cmp.w	fp, #0
 8006182:	f77f aed9 	ble.w	8005f38 <_dtoa_r+0x920>
 8006186:	4656      	mov	r6, sl
 8006188:	9802      	ldr	r0, [sp, #8]
 800618a:	4621      	mov	r1, r4
 800618c:	f7ff f9bb 	bl	8005506 <quorem>
 8006190:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006194:	f806 3b01 	strb.w	r3, [r6], #1
 8006198:	eba6 020a 	sub.w	r2, r6, sl
 800619c:	4593      	cmp	fp, r2
 800619e:	ddb4      	ble.n	800610a <_dtoa_r+0xaf2>
 80061a0:	9902      	ldr	r1, [sp, #8]
 80061a2:	2300      	movs	r3, #0
 80061a4:	220a      	movs	r2, #10
 80061a6:	4648      	mov	r0, r9
 80061a8:	f000 f968 	bl	800647c <__multadd>
 80061ac:	9002      	str	r0, [sp, #8]
 80061ae:	e7eb      	b.n	8006188 <_dtoa_r+0xb70>
 80061b0:	080075b8 	.word	0x080075b8
 80061b4:	0800753c 	.word	0x0800753c

080061b8 <_free_r>:
 80061b8:	b538      	push	{r3, r4, r5, lr}
 80061ba:	4605      	mov	r5, r0
 80061bc:	2900      	cmp	r1, #0
 80061be:	d041      	beq.n	8006244 <_free_r+0x8c>
 80061c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061c4:	1f0c      	subs	r4, r1, #4
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	bfb8      	it	lt
 80061ca:	18e4      	addlt	r4, r4, r3
 80061cc:	f000 f8e8 	bl	80063a0 <__malloc_lock>
 80061d0:	4a1d      	ldr	r2, [pc, #116]	@ (8006248 <_free_r+0x90>)
 80061d2:	6813      	ldr	r3, [r2, #0]
 80061d4:	b933      	cbnz	r3, 80061e4 <_free_r+0x2c>
 80061d6:	6063      	str	r3, [r4, #4]
 80061d8:	6014      	str	r4, [r2, #0]
 80061da:	4628      	mov	r0, r5
 80061dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80061e0:	f000 b8e4 	b.w	80063ac <__malloc_unlock>
 80061e4:	42a3      	cmp	r3, r4
 80061e6:	d908      	bls.n	80061fa <_free_r+0x42>
 80061e8:	6820      	ldr	r0, [r4, #0]
 80061ea:	1821      	adds	r1, r4, r0
 80061ec:	428b      	cmp	r3, r1
 80061ee:	bf01      	itttt	eq
 80061f0:	6819      	ldreq	r1, [r3, #0]
 80061f2:	685b      	ldreq	r3, [r3, #4]
 80061f4:	1809      	addeq	r1, r1, r0
 80061f6:	6021      	streq	r1, [r4, #0]
 80061f8:	e7ed      	b.n	80061d6 <_free_r+0x1e>
 80061fa:	461a      	mov	r2, r3
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	b10b      	cbz	r3, 8006204 <_free_r+0x4c>
 8006200:	42a3      	cmp	r3, r4
 8006202:	d9fa      	bls.n	80061fa <_free_r+0x42>
 8006204:	6811      	ldr	r1, [r2, #0]
 8006206:	1850      	adds	r0, r2, r1
 8006208:	42a0      	cmp	r0, r4
 800620a:	d10b      	bne.n	8006224 <_free_r+0x6c>
 800620c:	6820      	ldr	r0, [r4, #0]
 800620e:	4401      	add	r1, r0
 8006210:	1850      	adds	r0, r2, r1
 8006212:	4283      	cmp	r3, r0
 8006214:	6011      	str	r1, [r2, #0]
 8006216:	d1e0      	bne.n	80061da <_free_r+0x22>
 8006218:	6818      	ldr	r0, [r3, #0]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	6053      	str	r3, [r2, #4]
 800621e:	4408      	add	r0, r1
 8006220:	6010      	str	r0, [r2, #0]
 8006222:	e7da      	b.n	80061da <_free_r+0x22>
 8006224:	d902      	bls.n	800622c <_free_r+0x74>
 8006226:	230c      	movs	r3, #12
 8006228:	602b      	str	r3, [r5, #0]
 800622a:	e7d6      	b.n	80061da <_free_r+0x22>
 800622c:	6820      	ldr	r0, [r4, #0]
 800622e:	1821      	adds	r1, r4, r0
 8006230:	428b      	cmp	r3, r1
 8006232:	bf04      	itt	eq
 8006234:	6819      	ldreq	r1, [r3, #0]
 8006236:	685b      	ldreq	r3, [r3, #4]
 8006238:	6063      	str	r3, [r4, #4]
 800623a:	bf04      	itt	eq
 800623c:	1809      	addeq	r1, r1, r0
 800623e:	6021      	streq	r1, [r4, #0]
 8006240:	6054      	str	r4, [r2, #4]
 8006242:	e7ca      	b.n	80061da <_free_r+0x22>
 8006244:	bd38      	pop	{r3, r4, r5, pc}
 8006246:	bf00      	nop
 8006248:	20000478 	.word	0x20000478

0800624c <malloc>:
 800624c:	4b02      	ldr	r3, [pc, #8]	@ (8006258 <malloc+0xc>)
 800624e:	4601      	mov	r1, r0
 8006250:	6818      	ldr	r0, [r3, #0]
 8006252:	f000 b825 	b.w	80062a0 <_malloc_r>
 8006256:	bf00      	nop
 8006258:	2000001c 	.word	0x2000001c

0800625c <sbrk_aligned>:
 800625c:	b570      	push	{r4, r5, r6, lr}
 800625e:	4e0f      	ldr	r6, [pc, #60]	@ (800629c <sbrk_aligned+0x40>)
 8006260:	460c      	mov	r4, r1
 8006262:	6831      	ldr	r1, [r6, #0]
 8006264:	4605      	mov	r5, r0
 8006266:	b911      	cbnz	r1, 800626e <sbrk_aligned+0x12>
 8006268:	f000 fea2 	bl	8006fb0 <_sbrk_r>
 800626c:	6030      	str	r0, [r6, #0]
 800626e:	4621      	mov	r1, r4
 8006270:	4628      	mov	r0, r5
 8006272:	f000 fe9d 	bl	8006fb0 <_sbrk_r>
 8006276:	1c43      	adds	r3, r0, #1
 8006278:	d103      	bne.n	8006282 <sbrk_aligned+0x26>
 800627a:	f04f 34ff 	mov.w	r4, #4294967295
 800627e:	4620      	mov	r0, r4
 8006280:	bd70      	pop	{r4, r5, r6, pc}
 8006282:	1cc4      	adds	r4, r0, #3
 8006284:	f024 0403 	bic.w	r4, r4, #3
 8006288:	42a0      	cmp	r0, r4
 800628a:	d0f8      	beq.n	800627e <sbrk_aligned+0x22>
 800628c:	1a21      	subs	r1, r4, r0
 800628e:	4628      	mov	r0, r5
 8006290:	f000 fe8e 	bl	8006fb0 <_sbrk_r>
 8006294:	3001      	adds	r0, #1
 8006296:	d1f2      	bne.n	800627e <sbrk_aligned+0x22>
 8006298:	e7ef      	b.n	800627a <sbrk_aligned+0x1e>
 800629a:	bf00      	nop
 800629c:	20000474 	.word	0x20000474

080062a0 <_malloc_r>:
 80062a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062a4:	1ccd      	adds	r5, r1, #3
 80062a6:	f025 0503 	bic.w	r5, r5, #3
 80062aa:	3508      	adds	r5, #8
 80062ac:	2d0c      	cmp	r5, #12
 80062ae:	bf38      	it	cc
 80062b0:	250c      	movcc	r5, #12
 80062b2:	2d00      	cmp	r5, #0
 80062b4:	4606      	mov	r6, r0
 80062b6:	db01      	blt.n	80062bc <_malloc_r+0x1c>
 80062b8:	42a9      	cmp	r1, r5
 80062ba:	d904      	bls.n	80062c6 <_malloc_r+0x26>
 80062bc:	230c      	movs	r3, #12
 80062be:	6033      	str	r3, [r6, #0]
 80062c0:	2000      	movs	r0, #0
 80062c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800639c <_malloc_r+0xfc>
 80062ca:	f000 f869 	bl	80063a0 <__malloc_lock>
 80062ce:	f8d8 3000 	ldr.w	r3, [r8]
 80062d2:	461c      	mov	r4, r3
 80062d4:	bb44      	cbnz	r4, 8006328 <_malloc_r+0x88>
 80062d6:	4629      	mov	r1, r5
 80062d8:	4630      	mov	r0, r6
 80062da:	f7ff ffbf 	bl	800625c <sbrk_aligned>
 80062de:	1c43      	adds	r3, r0, #1
 80062e0:	4604      	mov	r4, r0
 80062e2:	d158      	bne.n	8006396 <_malloc_r+0xf6>
 80062e4:	f8d8 4000 	ldr.w	r4, [r8]
 80062e8:	4627      	mov	r7, r4
 80062ea:	2f00      	cmp	r7, #0
 80062ec:	d143      	bne.n	8006376 <_malloc_r+0xd6>
 80062ee:	2c00      	cmp	r4, #0
 80062f0:	d04b      	beq.n	800638a <_malloc_r+0xea>
 80062f2:	6823      	ldr	r3, [r4, #0]
 80062f4:	4639      	mov	r1, r7
 80062f6:	4630      	mov	r0, r6
 80062f8:	eb04 0903 	add.w	r9, r4, r3
 80062fc:	f000 fe58 	bl	8006fb0 <_sbrk_r>
 8006300:	4581      	cmp	r9, r0
 8006302:	d142      	bne.n	800638a <_malloc_r+0xea>
 8006304:	6821      	ldr	r1, [r4, #0]
 8006306:	1a6d      	subs	r5, r5, r1
 8006308:	4629      	mov	r1, r5
 800630a:	4630      	mov	r0, r6
 800630c:	f7ff ffa6 	bl	800625c <sbrk_aligned>
 8006310:	3001      	adds	r0, #1
 8006312:	d03a      	beq.n	800638a <_malloc_r+0xea>
 8006314:	6823      	ldr	r3, [r4, #0]
 8006316:	442b      	add	r3, r5
 8006318:	6023      	str	r3, [r4, #0]
 800631a:	f8d8 3000 	ldr.w	r3, [r8]
 800631e:	685a      	ldr	r2, [r3, #4]
 8006320:	bb62      	cbnz	r2, 800637c <_malloc_r+0xdc>
 8006322:	f8c8 7000 	str.w	r7, [r8]
 8006326:	e00f      	b.n	8006348 <_malloc_r+0xa8>
 8006328:	6822      	ldr	r2, [r4, #0]
 800632a:	1b52      	subs	r2, r2, r5
 800632c:	d420      	bmi.n	8006370 <_malloc_r+0xd0>
 800632e:	2a0b      	cmp	r2, #11
 8006330:	d917      	bls.n	8006362 <_malloc_r+0xc2>
 8006332:	1961      	adds	r1, r4, r5
 8006334:	42a3      	cmp	r3, r4
 8006336:	6025      	str	r5, [r4, #0]
 8006338:	bf18      	it	ne
 800633a:	6059      	strne	r1, [r3, #4]
 800633c:	6863      	ldr	r3, [r4, #4]
 800633e:	bf08      	it	eq
 8006340:	f8c8 1000 	streq.w	r1, [r8]
 8006344:	5162      	str	r2, [r4, r5]
 8006346:	604b      	str	r3, [r1, #4]
 8006348:	4630      	mov	r0, r6
 800634a:	f000 f82f 	bl	80063ac <__malloc_unlock>
 800634e:	f104 000b 	add.w	r0, r4, #11
 8006352:	1d23      	adds	r3, r4, #4
 8006354:	f020 0007 	bic.w	r0, r0, #7
 8006358:	1ac2      	subs	r2, r0, r3
 800635a:	bf1c      	itt	ne
 800635c:	1a1b      	subne	r3, r3, r0
 800635e:	50a3      	strne	r3, [r4, r2]
 8006360:	e7af      	b.n	80062c2 <_malloc_r+0x22>
 8006362:	6862      	ldr	r2, [r4, #4]
 8006364:	42a3      	cmp	r3, r4
 8006366:	bf0c      	ite	eq
 8006368:	f8c8 2000 	streq.w	r2, [r8]
 800636c:	605a      	strne	r2, [r3, #4]
 800636e:	e7eb      	b.n	8006348 <_malloc_r+0xa8>
 8006370:	4623      	mov	r3, r4
 8006372:	6864      	ldr	r4, [r4, #4]
 8006374:	e7ae      	b.n	80062d4 <_malloc_r+0x34>
 8006376:	463c      	mov	r4, r7
 8006378:	687f      	ldr	r7, [r7, #4]
 800637a:	e7b6      	b.n	80062ea <_malloc_r+0x4a>
 800637c:	461a      	mov	r2, r3
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	42a3      	cmp	r3, r4
 8006382:	d1fb      	bne.n	800637c <_malloc_r+0xdc>
 8006384:	2300      	movs	r3, #0
 8006386:	6053      	str	r3, [r2, #4]
 8006388:	e7de      	b.n	8006348 <_malloc_r+0xa8>
 800638a:	230c      	movs	r3, #12
 800638c:	6033      	str	r3, [r6, #0]
 800638e:	4630      	mov	r0, r6
 8006390:	f000 f80c 	bl	80063ac <__malloc_unlock>
 8006394:	e794      	b.n	80062c0 <_malloc_r+0x20>
 8006396:	6005      	str	r5, [r0, #0]
 8006398:	e7d6      	b.n	8006348 <_malloc_r+0xa8>
 800639a:	bf00      	nop
 800639c:	20000478 	.word	0x20000478

080063a0 <__malloc_lock>:
 80063a0:	4801      	ldr	r0, [pc, #4]	@ (80063a8 <__malloc_lock+0x8>)
 80063a2:	f7ff b8ae 	b.w	8005502 <__retarget_lock_acquire_recursive>
 80063a6:	bf00      	nop
 80063a8:	20000470 	.word	0x20000470

080063ac <__malloc_unlock>:
 80063ac:	4801      	ldr	r0, [pc, #4]	@ (80063b4 <__malloc_unlock+0x8>)
 80063ae:	f7ff b8a9 	b.w	8005504 <__retarget_lock_release_recursive>
 80063b2:	bf00      	nop
 80063b4:	20000470 	.word	0x20000470

080063b8 <_Balloc>:
 80063b8:	b570      	push	{r4, r5, r6, lr}
 80063ba:	69c6      	ldr	r6, [r0, #28]
 80063bc:	4604      	mov	r4, r0
 80063be:	460d      	mov	r5, r1
 80063c0:	b976      	cbnz	r6, 80063e0 <_Balloc+0x28>
 80063c2:	2010      	movs	r0, #16
 80063c4:	f7ff ff42 	bl	800624c <malloc>
 80063c8:	4602      	mov	r2, r0
 80063ca:	61e0      	str	r0, [r4, #28]
 80063cc:	b920      	cbnz	r0, 80063d8 <_Balloc+0x20>
 80063ce:	4b18      	ldr	r3, [pc, #96]	@ (8006430 <_Balloc+0x78>)
 80063d0:	4818      	ldr	r0, [pc, #96]	@ (8006434 <_Balloc+0x7c>)
 80063d2:	216b      	movs	r1, #107	@ 0x6b
 80063d4:	f000 fe0a 	bl	8006fec <__assert_func>
 80063d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063dc:	6006      	str	r6, [r0, #0]
 80063de:	60c6      	str	r6, [r0, #12]
 80063e0:	69e6      	ldr	r6, [r4, #28]
 80063e2:	68f3      	ldr	r3, [r6, #12]
 80063e4:	b183      	cbz	r3, 8006408 <_Balloc+0x50>
 80063e6:	69e3      	ldr	r3, [r4, #28]
 80063e8:	68db      	ldr	r3, [r3, #12]
 80063ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80063ee:	b9b8      	cbnz	r0, 8006420 <_Balloc+0x68>
 80063f0:	2101      	movs	r1, #1
 80063f2:	fa01 f605 	lsl.w	r6, r1, r5
 80063f6:	1d72      	adds	r2, r6, #5
 80063f8:	0092      	lsls	r2, r2, #2
 80063fa:	4620      	mov	r0, r4
 80063fc:	f000 fe14 	bl	8007028 <_calloc_r>
 8006400:	b160      	cbz	r0, 800641c <_Balloc+0x64>
 8006402:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006406:	e00e      	b.n	8006426 <_Balloc+0x6e>
 8006408:	2221      	movs	r2, #33	@ 0x21
 800640a:	2104      	movs	r1, #4
 800640c:	4620      	mov	r0, r4
 800640e:	f000 fe0b 	bl	8007028 <_calloc_r>
 8006412:	69e3      	ldr	r3, [r4, #28]
 8006414:	60f0      	str	r0, [r6, #12]
 8006416:	68db      	ldr	r3, [r3, #12]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d1e4      	bne.n	80063e6 <_Balloc+0x2e>
 800641c:	2000      	movs	r0, #0
 800641e:	bd70      	pop	{r4, r5, r6, pc}
 8006420:	6802      	ldr	r2, [r0, #0]
 8006422:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006426:	2300      	movs	r3, #0
 8006428:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800642c:	e7f7      	b.n	800641e <_Balloc+0x66>
 800642e:	bf00      	nop
 8006430:	08007549 	.word	0x08007549
 8006434:	080075c9 	.word	0x080075c9

08006438 <_Bfree>:
 8006438:	b570      	push	{r4, r5, r6, lr}
 800643a:	69c6      	ldr	r6, [r0, #28]
 800643c:	4605      	mov	r5, r0
 800643e:	460c      	mov	r4, r1
 8006440:	b976      	cbnz	r6, 8006460 <_Bfree+0x28>
 8006442:	2010      	movs	r0, #16
 8006444:	f7ff ff02 	bl	800624c <malloc>
 8006448:	4602      	mov	r2, r0
 800644a:	61e8      	str	r0, [r5, #28]
 800644c:	b920      	cbnz	r0, 8006458 <_Bfree+0x20>
 800644e:	4b09      	ldr	r3, [pc, #36]	@ (8006474 <_Bfree+0x3c>)
 8006450:	4809      	ldr	r0, [pc, #36]	@ (8006478 <_Bfree+0x40>)
 8006452:	218f      	movs	r1, #143	@ 0x8f
 8006454:	f000 fdca 	bl	8006fec <__assert_func>
 8006458:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800645c:	6006      	str	r6, [r0, #0]
 800645e:	60c6      	str	r6, [r0, #12]
 8006460:	b13c      	cbz	r4, 8006472 <_Bfree+0x3a>
 8006462:	69eb      	ldr	r3, [r5, #28]
 8006464:	6862      	ldr	r2, [r4, #4]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800646c:	6021      	str	r1, [r4, #0]
 800646e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006472:	bd70      	pop	{r4, r5, r6, pc}
 8006474:	08007549 	.word	0x08007549
 8006478:	080075c9 	.word	0x080075c9

0800647c <__multadd>:
 800647c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006480:	690d      	ldr	r5, [r1, #16]
 8006482:	4607      	mov	r7, r0
 8006484:	460c      	mov	r4, r1
 8006486:	461e      	mov	r6, r3
 8006488:	f101 0c14 	add.w	ip, r1, #20
 800648c:	2000      	movs	r0, #0
 800648e:	f8dc 3000 	ldr.w	r3, [ip]
 8006492:	b299      	uxth	r1, r3
 8006494:	fb02 6101 	mla	r1, r2, r1, r6
 8006498:	0c1e      	lsrs	r6, r3, #16
 800649a:	0c0b      	lsrs	r3, r1, #16
 800649c:	fb02 3306 	mla	r3, r2, r6, r3
 80064a0:	b289      	uxth	r1, r1
 80064a2:	3001      	adds	r0, #1
 80064a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80064a8:	4285      	cmp	r5, r0
 80064aa:	f84c 1b04 	str.w	r1, [ip], #4
 80064ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80064b2:	dcec      	bgt.n	800648e <__multadd+0x12>
 80064b4:	b30e      	cbz	r6, 80064fa <__multadd+0x7e>
 80064b6:	68a3      	ldr	r3, [r4, #8]
 80064b8:	42ab      	cmp	r3, r5
 80064ba:	dc19      	bgt.n	80064f0 <__multadd+0x74>
 80064bc:	6861      	ldr	r1, [r4, #4]
 80064be:	4638      	mov	r0, r7
 80064c0:	3101      	adds	r1, #1
 80064c2:	f7ff ff79 	bl	80063b8 <_Balloc>
 80064c6:	4680      	mov	r8, r0
 80064c8:	b928      	cbnz	r0, 80064d6 <__multadd+0x5a>
 80064ca:	4602      	mov	r2, r0
 80064cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006500 <__multadd+0x84>)
 80064ce:	480d      	ldr	r0, [pc, #52]	@ (8006504 <__multadd+0x88>)
 80064d0:	21ba      	movs	r1, #186	@ 0xba
 80064d2:	f000 fd8b 	bl	8006fec <__assert_func>
 80064d6:	6922      	ldr	r2, [r4, #16]
 80064d8:	3202      	adds	r2, #2
 80064da:	f104 010c 	add.w	r1, r4, #12
 80064de:	0092      	lsls	r2, r2, #2
 80064e0:	300c      	adds	r0, #12
 80064e2:	f000 fd75 	bl	8006fd0 <memcpy>
 80064e6:	4621      	mov	r1, r4
 80064e8:	4638      	mov	r0, r7
 80064ea:	f7ff ffa5 	bl	8006438 <_Bfree>
 80064ee:	4644      	mov	r4, r8
 80064f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80064f4:	3501      	adds	r5, #1
 80064f6:	615e      	str	r6, [r3, #20]
 80064f8:	6125      	str	r5, [r4, #16]
 80064fa:	4620      	mov	r0, r4
 80064fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006500:	080075b8 	.word	0x080075b8
 8006504:	080075c9 	.word	0x080075c9

08006508 <__hi0bits>:
 8006508:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800650c:	4603      	mov	r3, r0
 800650e:	bf36      	itet	cc
 8006510:	0403      	lslcc	r3, r0, #16
 8006512:	2000      	movcs	r0, #0
 8006514:	2010      	movcc	r0, #16
 8006516:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800651a:	bf3c      	itt	cc
 800651c:	021b      	lslcc	r3, r3, #8
 800651e:	3008      	addcc	r0, #8
 8006520:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006524:	bf3c      	itt	cc
 8006526:	011b      	lslcc	r3, r3, #4
 8006528:	3004      	addcc	r0, #4
 800652a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800652e:	bf3c      	itt	cc
 8006530:	009b      	lslcc	r3, r3, #2
 8006532:	3002      	addcc	r0, #2
 8006534:	2b00      	cmp	r3, #0
 8006536:	db05      	blt.n	8006544 <__hi0bits+0x3c>
 8006538:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800653c:	f100 0001 	add.w	r0, r0, #1
 8006540:	bf08      	it	eq
 8006542:	2020      	moveq	r0, #32
 8006544:	4770      	bx	lr

08006546 <__lo0bits>:
 8006546:	6803      	ldr	r3, [r0, #0]
 8006548:	4602      	mov	r2, r0
 800654a:	f013 0007 	ands.w	r0, r3, #7
 800654e:	d00b      	beq.n	8006568 <__lo0bits+0x22>
 8006550:	07d9      	lsls	r1, r3, #31
 8006552:	d421      	bmi.n	8006598 <__lo0bits+0x52>
 8006554:	0798      	lsls	r0, r3, #30
 8006556:	bf49      	itett	mi
 8006558:	085b      	lsrmi	r3, r3, #1
 800655a:	089b      	lsrpl	r3, r3, #2
 800655c:	2001      	movmi	r0, #1
 800655e:	6013      	strmi	r3, [r2, #0]
 8006560:	bf5c      	itt	pl
 8006562:	6013      	strpl	r3, [r2, #0]
 8006564:	2002      	movpl	r0, #2
 8006566:	4770      	bx	lr
 8006568:	b299      	uxth	r1, r3
 800656a:	b909      	cbnz	r1, 8006570 <__lo0bits+0x2a>
 800656c:	0c1b      	lsrs	r3, r3, #16
 800656e:	2010      	movs	r0, #16
 8006570:	b2d9      	uxtb	r1, r3
 8006572:	b909      	cbnz	r1, 8006578 <__lo0bits+0x32>
 8006574:	3008      	adds	r0, #8
 8006576:	0a1b      	lsrs	r3, r3, #8
 8006578:	0719      	lsls	r1, r3, #28
 800657a:	bf04      	itt	eq
 800657c:	091b      	lsreq	r3, r3, #4
 800657e:	3004      	addeq	r0, #4
 8006580:	0799      	lsls	r1, r3, #30
 8006582:	bf04      	itt	eq
 8006584:	089b      	lsreq	r3, r3, #2
 8006586:	3002      	addeq	r0, #2
 8006588:	07d9      	lsls	r1, r3, #31
 800658a:	d403      	bmi.n	8006594 <__lo0bits+0x4e>
 800658c:	085b      	lsrs	r3, r3, #1
 800658e:	f100 0001 	add.w	r0, r0, #1
 8006592:	d003      	beq.n	800659c <__lo0bits+0x56>
 8006594:	6013      	str	r3, [r2, #0]
 8006596:	4770      	bx	lr
 8006598:	2000      	movs	r0, #0
 800659a:	4770      	bx	lr
 800659c:	2020      	movs	r0, #32
 800659e:	4770      	bx	lr

080065a0 <__i2b>:
 80065a0:	b510      	push	{r4, lr}
 80065a2:	460c      	mov	r4, r1
 80065a4:	2101      	movs	r1, #1
 80065a6:	f7ff ff07 	bl	80063b8 <_Balloc>
 80065aa:	4602      	mov	r2, r0
 80065ac:	b928      	cbnz	r0, 80065ba <__i2b+0x1a>
 80065ae:	4b05      	ldr	r3, [pc, #20]	@ (80065c4 <__i2b+0x24>)
 80065b0:	4805      	ldr	r0, [pc, #20]	@ (80065c8 <__i2b+0x28>)
 80065b2:	f240 1145 	movw	r1, #325	@ 0x145
 80065b6:	f000 fd19 	bl	8006fec <__assert_func>
 80065ba:	2301      	movs	r3, #1
 80065bc:	6144      	str	r4, [r0, #20]
 80065be:	6103      	str	r3, [r0, #16]
 80065c0:	bd10      	pop	{r4, pc}
 80065c2:	bf00      	nop
 80065c4:	080075b8 	.word	0x080075b8
 80065c8:	080075c9 	.word	0x080075c9

080065cc <__multiply>:
 80065cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065d0:	4617      	mov	r7, r2
 80065d2:	690a      	ldr	r2, [r1, #16]
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	bfa8      	it	ge
 80065da:	463b      	movge	r3, r7
 80065dc:	4689      	mov	r9, r1
 80065de:	bfa4      	itt	ge
 80065e0:	460f      	movge	r7, r1
 80065e2:	4699      	movge	r9, r3
 80065e4:	693d      	ldr	r5, [r7, #16]
 80065e6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	6879      	ldr	r1, [r7, #4]
 80065ee:	eb05 060a 	add.w	r6, r5, sl
 80065f2:	42b3      	cmp	r3, r6
 80065f4:	b085      	sub	sp, #20
 80065f6:	bfb8      	it	lt
 80065f8:	3101      	addlt	r1, #1
 80065fa:	f7ff fedd 	bl	80063b8 <_Balloc>
 80065fe:	b930      	cbnz	r0, 800660e <__multiply+0x42>
 8006600:	4602      	mov	r2, r0
 8006602:	4b41      	ldr	r3, [pc, #260]	@ (8006708 <__multiply+0x13c>)
 8006604:	4841      	ldr	r0, [pc, #260]	@ (800670c <__multiply+0x140>)
 8006606:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800660a:	f000 fcef 	bl	8006fec <__assert_func>
 800660e:	f100 0414 	add.w	r4, r0, #20
 8006612:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006616:	4623      	mov	r3, r4
 8006618:	2200      	movs	r2, #0
 800661a:	4573      	cmp	r3, lr
 800661c:	d320      	bcc.n	8006660 <__multiply+0x94>
 800661e:	f107 0814 	add.w	r8, r7, #20
 8006622:	f109 0114 	add.w	r1, r9, #20
 8006626:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800662a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800662e:	9302      	str	r3, [sp, #8]
 8006630:	1beb      	subs	r3, r5, r7
 8006632:	3b15      	subs	r3, #21
 8006634:	f023 0303 	bic.w	r3, r3, #3
 8006638:	3304      	adds	r3, #4
 800663a:	3715      	adds	r7, #21
 800663c:	42bd      	cmp	r5, r7
 800663e:	bf38      	it	cc
 8006640:	2304      	movcc	r3, #4
 8006642:	9301      	str	r3, [sp, #4]
 8006644:	9b02      	ldr	r3, [sp, #8]
 8006646:	9103      	str	r1, [sp, #12]
 8006648:	428b      	cmp	r3, r1
 800664a:	d80c      	bhi.n	8006666 <__multiply+0x9a>
 800664c:	2e00      	cmp	r6, #0
 800664e:	dd03      	ble.n	8006658 <__multiply+0x8c>
 8006650:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006654:	2b00      	cmp	r3, #0
 8006656:	d055      	beq.n	8006704 <__multiply+0x138>
 8006658:	6106      	str	r6, [r0, #16]
 800665a:	b005      	add	sp, #20
 800665c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006660:	f843 2b04 	str.w	r2, [r3], #4
 8006664:	e7d9      	b.n	800661a <__multiply+0x4e>
 8006666:	f8b1 a000 	ldrh.w	sl, [r1]
 800666a:	f1ba 0f00 	cmp.w	sl, #0
 800666e:	d01f      	beq.n	80066b0 <__multiply+0xe4>
 8006670:	46c4      	mov	ip, r8
 8006672:	46a1      	mov	r9, r4
 8006674:	2700      	movs	r7, #0
 8006676:	f85c 2b04 	ldr.w	r2, [ip], #4
 800667a:	f8d9 3000 	ldr.w	r3, [r9]
 800667e:	fa1f fb82 	uxth.w	fp, r2
 8006682:	b29b      	uxth	r3, r3
 8006684:	fb0a 330b 	mla	r3, sl, fp, r3
 8006688:	443b      	add	r3, r7
 800668a:	f8d9 7000 	ldr.w	r7, [r9]
 800668e:	0c12      	lsrs	r2, r2, #16
 8006690:	0c3f      	lsrs	r7, r7, #16
 8006692:	fb0a 7202 	mla	r2, sl, r2, r7
 8006696:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800669a:	b29b      	uxth	r3, r3
 800669c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80066a0:	4565      	cmp	r5, ip
 80066a2:	f849 3b04 	str.w	r3, [r9], #4
 80066a6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80066aa:	d8e4      	bhi.n	8006676 <__multiply+0xaa>
 80066ac:	9b01      	ldr	r3, [sp, #4]
 80066ae:	50e7      	str	r7, [r4, r3]
 80066b0:	9b03      	ldr	r3, [sp, #12]
 80066b2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80066b6:	3104      	adds	r1, #4
 80066b8:	f1b9 0f00 	cmp.w	r9, #0
 80066bc:	d020      	beq.n	8006700 <__multiply+0x134>
 80066be:	6823      	ldr	r3, [r4, #0]
 80066c0:	4647      	mov	r7, r8
 80066c2:	46a4      	mov	ip, r4
 80066c4:	f04f 0a00 	mov.w	sl, #0
 80066c8:	f8b7 b000 	ldrh.w	fp, [r7]
 80066cc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80066d0:	fb09 220b 	mla	r2, r9, fp, r2
 80066d4:	4452      	add	r2, sl
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80066dc:	f84c 3b04 	str.w	r3, [ip], #4
 80066e0:	f857 3b04 	ldr.w	r3, [r7], #4
 80066e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80066e8:	f8bc 3000 	ldrh.w	r3, [ip]
 80066ec:	fb09 330a 	mla	r3, r9, sl, r3
 80066f0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80066f4:	42bd      	cmp	r5, r7
 80066f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80066fa:	d8e5      	bhi.n	80066c8 <__multiply+0xfc>
 80066fc:	9a01      	ldr	r2, [sp, #4]
 80066fe:	50a3      	str	r3, [r4, r2]
 8006700:	3404      	adds	r4, #4
 8006702:	e79f      	b.n	8006644 <__multiply+0x78>
 8006704:	3e01      	subs	r6, #1
 8006706:	e7a1      	b.n	800664c <__multiply+0x80>
 8006708:	080075b8 	.word	0x080075b8
 800670c:	080075c9 	.word	0x080075c9

08006710 <__pow5mult>:
 8006710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006714:	4615      	mov	r5, r2
 8006716:	f012 0203 	ands.w	r2, r2, #3
 800671a:	4607      	mov	r7, r0
 800671c:	460e      	mov	r6, r1
 800671e:	d007      	beq.n	8006730 <__pow5mult+0x20>
 8006720:	4c25      	ldr	r4, [pc, #148]	@ (80067b8 <__pow5mult+0xa8>)
 8006722:	3a01      	subs	r2, #1
 8006724:	2300      	movs	r3, #0
 8006726:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800672a:	f7ff fea7 	bl	800647c <__multadd>
 800672e:	4606      	mov	r6, r0
 8006730:	10ad      	asrs	r5, r5, #2
 8006732:	d03d      	beq.n	80067b0 <__pow5mult+0xa0>
 8006734:	69fc      	ldr	r4, [r7, #28]
 8006736:	b97c      	cbnz	r4, 8006758 <__pow5mult+0x48>
 8006738:	2010      	movs	r0, #16
 800673a:	f7ff fd87 	bl	800624c <malloc>
 800673e:	4602      	mov	r2, r0
 8006740:	61f8      	str	r0, [r7, #28]
 8006742:	b928      	cbnz	r0, 8006750 <__pow5mult+0x40>
 8006744:	4b1d      	ldr	r3, [pc, #116]	@ (80067bc <__pow5mult+0xac>)
 8006746:	481e      	ldr	r0, [pc, #120]	@ (80067c0 <__pow5mult+0xb0>)
 8006748:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800674c:	f000 fc4e 	bl	8006fec <__assert_func>
 8006750:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006754:	6004      	str	r4, [r0, #0]
 8006756:	60c4      	str	r4, [r0, #12]
 8006758:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800675c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006760:	b94c      	cbnz	r4, 8006776 <__pow5mult+0x66>
 8006762:	f240 2171 	movw	r1, #625	@ 0x271
 8006766:	4638      	mov	r0, r7
 8006768:	f7ff ff1a 	bl	80065a0 <__i2b>
 800676c:	2300      	movs	r3, #0
 800676e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006772:	4604      	mov	r4, r0
 8006774:	6003      	str	r3, [r0, #0]
 8006776:	f04f 0900 	mov.w	r9, #0
 800677a:	07eb      	lsls	r3, r5, #31
 800677c:	d50a      	bpl.n	8006794 <__pow5mult+0x84>
 800677e:	4631      	mov	r1, r6
 8006780:	4622      	mov	r2, r4
 8006782:	4638      	mov	r0, r7
 8006784:	f7ff ff22 	bl	80065cc <__multiply>
 8006788:	4631      	mov	r1, r6
 800678a:	4680      	mov	r8, r0
 800678c:	4638      	mov	r0, r7
 800678e:	f7ff fe53 	bl	8006438 <_Bfree>
 8006792:	4646      	mov	r6, r8
 8006794:	106d      	asrs	r5, r5, #1
 8006796:	d00b      	beq.n	80067b0 <__pow5mult+0xa0>
 8006798:	6820      	ldr	r0, [r4, #0]
 800679a:	b938      	cbnz	r0, 80067ac <__pow5mult+0x9c>
 800679c:	4622      	mov	r2, r4
 800679e:	4621      	mov	r1, r4
 80067a0:	4638      	mov	r0, r7
 80067a2:	f7ff ff13 	bl	80065cc <__multiply>
 80067a6:	6020      	str	r0, [r4, #0]
 80067a8:	f8c0 9000 	str.w	r9, [r0]
 80067ac:	4604      	mov	r4, r0
 80067ae:	e7e4      	b.n	800677a <__pow5mult+0x6a>
 80067b0:	4630      	mov	r0, r6
 80067b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067b6:	bf00      	nop
 80067b8:	0800767c 	.word	0x0800767c
 80067bc:	08007549 	.word	0x08007549
 80067c0:	080075c9 	.word	0x080075c9

080067c4 <__lshift>:
 80067c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067c8:	460c      	mov	r4, r1
 80067ca:	6849      	ldr	r1, [r1, #4]
 80067cc:	6923      	ldr	r3, [r4, #16]
 80067ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80067d2:	68a3      	ldr	r3, [r4, #8]
 80067d4:	4607      	mov	r7, r0
 80067d6:	4691      	mov	r9, r2
 80067d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80067dc:	f108 0601 	add.w	r6, r8, #1
 80067e0:	42b3      	cmp	r3, r6
 80067e2:	db0b      	blt.n	80067fc <__lshift+0x38>
 80067e4:	4638      	mov	r0, r7
 80067e6:	f7ff fde7 	bl	80063b8 <_Balloc>
 80067ea:	4605      	mov	r5, r0
 80067ec:	b948      	cbnz	r0, 8006802 <__lshift+0x3e>
 80067ee:	4602      	mov	r2, r0
 80067f0:	4b28      	ldr	r3, [pc, #160]	@ (8006894 <__lshift+0xd0>)
 80067f2:	4829      	ldr	r0, [pc, #164]	@ (8006898 <__lshift+0xd4>)
 80067f4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80067f8:	f000 fbf8 	bl	8006fec <__assert_func>
 80067fc:	3101      	adds	r1, #1
 80067fe:	005b      	lsls	r3, r3, #1
 8006800:	e7ee      	b.n	80067e0 <__lshift+0x1c>
 8006802:	2300      	movs	r3, #0
 8006804:	f100 0114 	add.w	r1, r0, #20
 8006808:	f100 0210 	add.w	r2, r0, #16
 800680c:	4618      	mov	r0, r3
 800680e:	4553      	cmp	r3, sl
 8006810:	db33      	blt.n	800687a <__lshift+0xb6>
 8006812:	6920      	ldr	r0, [r4, #16]
 8006814:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006818:	f104 0314 	add.w	r3, r4, #20
 800681c:	f019 091f 	ands.w	r9, r9, #31
 8006820:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006824:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006828:	d02b      	beq.n	8006882 <__lshift+0xbe>
 800682a:	f1c9 0e20 	rsb	lr, r9, #32
 800682e:	468a      	mov	sl, r1
 8006830:	2200      	movs	r2, #0
 8006832:	6818      	ldr	r0, [r3, #0]
 8006834:	fa00 f009 	lsl.w	r0, r0, r9
 8006838:	4310      	orrs	r0, r2
 800683a:	f84a 0b04 	str.w	r0, [sl], #4
 800683e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006842:	459c      	cmp	ip, r3
 8006844:	fa22 f20e 	lsr.w	r2, r2, lr
 8006848:	d8f3      	bhi.n	8006832 <__lshift+0x6e>
 800684a:	ebac 0304 	sub.w	r3, ip, r4
 800684e:	3b15      	subs	r3, #21
 8006850:	f023 0303 	bic.w	r3, r3, #3
 8006854:	3304      	adds	r3, #4
 8006856:	f104 0015 	add.w	r0, r4, #21
 800685a:	4560      	cmp	r0, ip
 800685c:	bf88      	it	hi
 800685e:	2304      	movhi	r3, #4
 8006860:	50ca      	str	r2, [r1, r3]
 8006862:	b10a      	cbz	r2, 8006868 <__lshift+0xa4>
 8006864:	f108 0602 	add.w	r6, r8, #2
 8006868:	3e01      	subs	r6, #1
 800686a:	4638      	mov	r0, r7
 800686c:	612e      	str	r6, [r5, #16]
 800686e:	4621      	mov	r1, r4
 8006870:	f7ff fde2 	bl	8006438 <_Bfree>
 8006874:	4628      	mov	r0, r5
 8006876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800687a:	f842 0f04 	str.w	r0, [r2, #4]!
 800687e:	3301      	adds	r3, #1
 8006880:	e7c5      	b.n	800680e <__lshift+0x4a>
 8006882:	3904      	subs	r1, #4
 8006884:	f853 2b04 	ldr.w	r2, [r3], #4
 8006888:	f841 2f04 	str.w	r2, [r1, #4]!
 800688c:	459c      	cmp	ip, r3
 800688e:	d8f9      	bhi.n	8006884 <__lshift+0xc0>
 8006890:	e7ea      	b.n	8006868 <__lshift+0xa4>
 8006892:	bf00      	nop
 8006894:	080075b8 	.word	0x080075b8
 8006898:	080075c9 	.word	0x080075c9

0800689c <__mcmp>:
 800689c:	690a      	ldr	r2, [r1, #16]
 800689e:	4603      	mov	r3, r0
 80068a0:	6900      	ldr	r0, [r0, #16]
 80068a2:	1a80      	subs	r0, r0, r2
 80068a4:	b530      	push	{r4, r5, lr}
 80068a6:	d10e      	bne.n	80068c6 <__mcmp+0x2a>
 80068a8:	3314      	adds	r3, #20
 80068aa:	3114      	adds	r1, #20
 80068ac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80068b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80068b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80068b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80068bc:	4295      	cmp	r5, r2
 80068be:	d003      	beq.n	80068c8 <__mcmp+0x2c>
 80068c0:	d205      	bcs.n	80068ce <__mcmp+0x32>
 80068c2:	f04f 30ff 	mov.w	r0, #4294967295
 80068c6:	bd30      	pop	{r4, r5, pc}
 80068c8:	42a3      	cmp	r3, r4
 80068ca:	d3f3      	bcc.n	80068b4 <__mcmp+0x18>
 80068cc:	e7fb      	b.n	80068c6 <__mcmp+0x2a>
 80068ce:	2001      	movs	r0, #1
 80068d0:	e7f9      	b.n	80068c6 <__mcmp+0x2a>
	...

080068d4 <__mdiff>:
 80068d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068d8:	4689      	mov	r9, r1
 80068da:	4606      	mov	r6, r0
 80068dc:	4611      	mov	r1, r2
 80068de:	4648      	mov	r0, r9
 80068e0:	4614      	mov	r4, r2
 80068e2:	f7ff ffdb 	bl	800689c <__mcmp>
 80068e6:	1e05      	subs	r5, r0, #0
 80068e8:	d112      	bne.n	8006910 <__mdiff+0x3c>
 80068ea:	4629      	mov	r1, r5
 80068ec:	4630      	mov	r0, r6
 80068ee:	f7ff fd63 	bl	80063b8 <_Balloc>
 80068f2:	4602      	mov	r2, r0
 80068f4:	b928      	cbnz	r0, 8006902 <__mdiff+0x2e>
 80068f6:	4b3f      	ldr	r3, [pc, #252]	@ (80069f4 <__mdiff+0x120>)
 80068f8:	f240 2137 	movw	r1, #567	@ 0x237
 80068fc:	483e      	ldr	r0, [pc, #248]	@ (80069f8 <__mdiff+0x124>)
 80068fe:	f000 fb75 	bl	8006fec <__assert_func>
 8006902:	2301      	movs	r3, #1
 8006904:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006908:	4610      	mov	r0, r2
 800690a:	b003      	add	sp, #12
 800690c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006910:	bfbc      	itt	lt
 8006912:	464b      	movlt	r3, r9
 8006914:	46a1      	movlt	r9, r4
 8006916:	4630      	mov	r0, r6
 8006918:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800691c:	bfba      	itte	lt
 800691e:	461c      	movlt	r4, r3
 8006920:	2501      	movlt	r5, #1
 8006922:	2500      	movge	r5, #0
 8006924:	f7ff fd48 	bl	80063b8 <_Balloc>
 8006928:	4602      	mov	r2, r0
 800692a:	b918      	cbnz	r0, 8006934 <__mdiff+0x60>
 800692c:	4b31      	ldr	r3, [pc, #196]	@ (80069f4 <__mdiff+0x120>)
 800692e:	f240 2145 	movw	r1, #581	@ 0x245
 8006932:	e7e3      	b.n	80068fc <__mdiff+0x28>
 8006934:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006938:	6926      	ldr	r6, [r4, #16]
 800693a:	60c5      	str	r5, [r0, #12]
 800693c:	f109 0310 	add.w	r3, r9, #16
 8006940:	f109 0514 	add.w	r5, r9, #20
 8006944:	f104 0e14 	add.w	lr, r4, #20
 8006948:	f100 0b14 	add.w	fp, r0, #20
 800694c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006950:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006954:	9301      	str	r3, [sp, #4]
 8006956:	46d9      	mov	r9, fp
 8006958:	f04f 0c00 	mov.w	ip, #0
 800695c:	9b01      	ldr	r3, [sp, #4]
 800695e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006962:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006966:	9301      	str	r3, [sp, #4]
 8006968:	fa1f f38a 	uxth.w	r3, sl
 800696c:	4619      	mov	r1, r3
 800696e:	b283      	uxth	r3, r0
 8006970:	1acb      	subs	r3, r1, r3
 8006972:	0c00      	lsrs	r0, r0, #16
 8006974:	4463      	add	r3, ip
 8006976:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800697a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800697e:	b29b      	uxth	r3, r3
 8006980:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006984:	4576      	cmp	r6, lr
 8006986:	f849 3b04 	str.w	r3, [r9], #4
 800698a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800698e:	d8e5      	bhi.n	800695c <__mdiff+0x88>
 8006990:	1b33      	subs	r3, r6, r4
 8006992:	3b15      	subs	r3, #21
 8006994:	f023 0303 	bic.w	r3, r3, #3
 8006998:	3415      	adds	r4, #21
 800699a:	3304      	adds	r3, #4
 800699c:	42a6      	cmp	r6, r4
 800699e:	bf38      	it	cc
 80069a0:	2304      	movcc	r3, #4
 80069a2:	441d      	add	r5, r3
 80069a4:	445b      	add	r3, fp
 80069a6:	461e      	mov	r6, r3
 80069a8:	462c      	mov	r4, r5
 80069aa:	4544      	cmp	r4, r8
 80069ac:	d30e      	bcc.n	80069cc <__mdiff+0xf8>
 80069ae:	f108 0103 	add.w	r1, r8, #3
 80069b2:	1b49      	subs	r1, r1, r5
 80069b4:	f021 0103 	bic.w	r1, r1, #3
 80069b8:	3d03      	subs	r5, #3
 80069ba:	45a8      	cmp	r8, r5
 80069bc:	bf38      	it	cc
 80069be:	2100      	movcc	r1, #0
 80069c0:	440b      	add	r3, r1
 80069c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80069c6:	b191      	cbz	r1, 80069ee <__mdiff+0x11a>
 80069c8:	6117      	str	r7, [r2, #16]
 80069ca:	e79d      	b.n	8006908 <__mdiff+0x34>
 80069cc:	f854 1b04 	ldr.w	r1, [r4], #4
 80069d0:	46e6      	mov	lr, ip
 80069d2:	0c08      	lsrs	r0, r1, #16
 80069d4:	fa1c fc81 	uxtah	ip, ip, r1
 80069d8:	4471      	add	r1, lr
 80069da:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80069de:	b289      	uxth	r1, r1
 80069e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80069e4:	f846 1b04 	str.w	r1, [r6], #4
 80069e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80069ec:	e7dd      	b.n	80069aa <__mdiff+0xd6>
 80069ee:	3f01      	subs	r7, #1
 80069f0:	e7e7      	b.n	80069c2 <__mdiff+0xee>
 80069f2:	bf00      	nop
 80069f4:	080075b8 	.word	0x080075b8
 80069f8:	080075c9 	.word	0x080075c9

080069fc <__d2b>:
 80069fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006a00:	460f      	mov	r7, r1
 8006a02:	2101      	movs	r1, #1
 8006a04:	ec59 8b10 	vmov	r8, r9, d0
 8006a08:	4616      	mov	r6, r2
 8006a0a:	f7ff fcd5 	bl	80063b8 <_Balloc>
 8006a0e:	4604      	mov	r4, r0
 8006a10:	b930      	cbnz	r0, 8006a20 <__d2b+0x24>
 8006a12:	4602      	mov	r2, r0
 8006a14:	4b23      	ldr	r3, [pc, #140]	@ (8006aa4 <__d2b+0xa8>)
 8006a16:	4824      	ldr	r0, [pc, #144]	@ (8006aa8 <__d2b+0xac>)
 8006a18:	f240 310f 	movw	r1, #783	@ 0x30f
 8006a1c:	f000 fae6 	bl	8006fec <__assert_func>
 8006a20:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006a24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a28:	b10d      	cbz	r5, 8006a2e <__d2b+0x32>
 8006a2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a2e:	9301      	str	r3, [sp, #4]
 8006a30:	f1b8 0300 	subs.w	r3, r8, #0
 8006a34:	d023      	beq.n	8006a7e <__d2b+0x82>
 8006a36:	4668      	mov	r0, sp
 8006a38:	9300      	str	r3, [sp, #0]
 8006a3a:	f7ff fd84 	bl	8006546 <__lo0bits>
 8006a3e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006a42:	b1d0      	cbz	r0, 8006a7a <__d2b+0x7e>
 8006a44:	f1c0 0320 	rsb	r3, r0, #32
 8006a48:	fa02 f303 	lsl.w	r3, r2, r3
 8006a4c:	430b      	orrs	r3, r1
 8006a4e:	40c2      	lsrs	r2, r0
 8006a50:	6163      	str	r3, [r4, #20]
 8006a52:	9201      	str	r2, [sp, #4]
 8006a54:	9b01      	ldr	r3, [sp, #4]
 8006a56:	61a3      	str	r3, [r4, #24]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	bf0c      	ite	eq
 8006a5c:	2201      	moveq	r2, #1
 8006a5e:	2202      	movne	r2, #2
 8006a60:	6122      	str	r2, [r4, #16]
 8006a62:	b1a5      	cbz	r5, 8006a8e <__d2b+0x92>
 8006a64:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006a68:	4405      	add	r5, r0
 8006a6a:	603d      	str	r5, [r7, #0]
 8006a6c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006a70:	6030      	str	r0, [r6, #0]
 8006a72:	4620      	mov	r0, r4
 8006a74:	b003      	add	sp, #12
 8006a76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a7a:	6161      	str	r1, [r4, #20]
 8006a7c:	e7ea      	b.n	8006a54 <__d2b+0x58>
 8006a7e:	a801      	add	r0, sp, #4
 8006a80:	f7ff fd61 	bl	8006546 <__lo0bits>
 8006a84:	9b01      	ldr	r3, [sp, #4]
 8006a86:	6163      	str	r3, [r4, #20]
 8006a88:	3020      	adds	r0, #32
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	e7e8      	b.n	8006a60 <__d2b+0x64>
 8006a8e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006a92:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006a96:	6038      	str	r0, [r7, #0]
 8006a98:	6918      	ldr	r0, [r3, #16]
 8006a9a:	f7ff fd35 	bl	8006508 <__hi0bits>
 8006a9e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006aa2:	e7e5      	b.n	8006a70 <__d2b+0x74>
 8006aa4:	080075b8 	.word	0x080075b8
 8006aa8:	080075c9 	.word	0x080075c9

08006aac <__sfputc_r>:
 8006aac:	6893      	ldr	r3, [r2, #8]
 8006aae:	3b01      	subs	r3, #1
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	b410      	push	{r4}
 8006ab4:	6093      	str	r3, [r2, #8]
 8006ab6:	da08      	bge.n	8006aca <__sfputc_r+0x1e>
 8006ab8:	6994      	ldr	r4, [r2, #24]
 8006aba:	42a3      	cmp	r3, r4
 8006abc:	db01      	blt.n	8006ac2 <__sfputc_r+0x16>
 8006abe:	290a      	cmp	r1, #10
 8006ac0:	d103      	bne.n	8006aca <__sfputc_r+0x1e>
 8006ac2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ac6:	f000 b9df 	b.w	8006e88 <__swbuf_r>
 8006aca:	6813      	ldr	r3, [r2, #0]
 8006acc:	1c58      	adds	r0, r3, #1
 8006ace:	6010      	str	r0, [r2, #0]
 8006ad0:	7019      	strb	r1, [r3, #0]
 8006ad2:	4608      	mov	r0, r1
 8006ad4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ad8:	4770      	bx	lr

08006ada <__sfputs_r>:
 8006ada:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006adc:	4606      	mov	r6, r0
 8006ade:	460f      	mov	r7, r1
 8006ae0:	4614      	mov	r4, r2
 8006ae2:	18d5      	adds	r5, r2, r3
 8006ae4:	42ac      	cmp	r4, r5
 8006ae6:	d101      	bne.n	8006aec <__sfputs_r+0x12>
 8006ae8:	2000      	movs	r0, #0
 8006aea:	e007      	b.n	8006afc <__sfputs_r+0x22>
 8006aec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006af0:	463a      	mov	r2, r7
 8006af2:	4630      	mov	r0, r6
 8006af4:	f7ff ffda 	bl	8006aac <__sfputc_r>
 8006af8:	1c43      	adds	r3, r0, #1
 8006afa:	d1f3      	bne.n	8006ae4 <__sfputs_r+0xa>
 8006afc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006b00 <_vfiprintf_r>:
 8006b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b04:	460d      	mov	r5, r1
 8006b06:	b09d      	sub	sp, #116	@ 0x74
 8006b08:	4614      	mov	r4, r2
 8006b0a:	4698      	mov	r8, r3
 8006b0c:	4606      	mov	r6, r0
 8006b0e:	b118      	cbz	r0, 8006b18 <_vfiprintf_r+0x18>
 8006b10:	6a03      	ldr	r3, [r0, #32]
 8006b12:	b90b      	cbnz	r3, 8006b18 <_vfiprintf_r+0x18>
 8006b14:	f7fe fbec 	bl	80052f0 <__sinit>
 8006b18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b1a:	07d9      	lsls	r1, r3, #31
 8006b1c:	d405      	bmi.n	8006b2a <_vfiprintf_r+0x2a>
 8006b1e:	89ab      	ldrh	r3, [r5, #12]
 8006b20:	059a      	lsls	r2, r3, #22
 8006b22:	d402      	bmi.n	8006b2a <_vfiprintf_r+0x2a>
 8006b24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b26:	f7fe fcec 	bl	8005502 <__retarget_lock_acquire_recursive>
 8006b2a:	89ab      	ldrh	r3, [r5, #12]
 8006b2c:	071b      	lsls	r3, r3, #28
 8006b2e:	d501      	bpl.n	8006b34 <_vfiprintf_r+0x34>
 8006b30:	692b      	ldr	r3, [r5, #16]
 8006b32:	b99b      	cbnz	r3, 8006b5c <_vfiprintf_r+0x5c>
 8006b34:	4629      	mov	r1, r5
 8006b36:	4630      	mov	r0, r6
 8006b38:	f000 f9e4 	bl	8006f04 <__swsetup_r>
 8006b3c:	b170      	cbz	r0, 8006b5c <_vfiprintf_r+0x5c>
 8006b3e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b40:	07dc      	lsls	r4, r3, #31
 8006b42:	d504      	bpl.n	8006b4e <_vfiprintf_r+0x4e>
 8006b44:	f04f 30ff 	mov.w	r0, #4294967295
 8006b48:	b01d      	add	sp, #116	@ 0x74
 8006b4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b4e:	89ab      	ldrh	r3, [r5, #12]
 8006b50:	0598      	lsls	r0, r3, #22
 8006b52:	d4f7      	bmi.n	8006b44 <_vfiprintf_r+0x44>
 8006b54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b56:	f7fe fcd5 	bl	8005504 <__retarget_lock_release_recursive>
 8006b5a:	e7f3      	b.n	8006b44 <_vfiprintf_r+0x44>
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b60:	2320      	movs	r3, #32
 8006b62:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006b66:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b6a:	2330      	movs	r3, #48	@ 0x30
 8006b6c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006d1c <_vfiprintf_r+0x21c>
 8006b70:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006b74:	f04f 0901 	mov.w	r9, #1
 8006b78:	4623      	mov	r3, r4
 8006b7a:	469a      	mov	sl, r3
 8006b7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b80:	b10a      	cbz	r2, 8006b86 <_vfiprintf_r+0x86>
 8006b82:	2a25      	cmp	r2, #37	@ 0x25
 8006b84:	d1f9      	bne.n	8006b7a <_vfiprintf_r+0x7a>
 8006b86:	ebba 0b04 	subs.w	fp, sl, r4
 8006b8a:	d00b      	beq.n	8006ba4 <_vfiprintf_r+0xa4>
 8006b8c:	465b      	mov	r3, fp
 8006b8e:	4622      	mov	r2, r4
 8006b90:	4629      	mov	r1, r5
 8006b92:	4630      	mov	r0, r6
 8006b94:	f7ff ffa1 	bl	8006ada <__sfputs_r>
 8006b98:	3001      	adds	r0, #1
 8006b9a:	f000 80a7 	beq.w	8006cec <_vfiprintf_r+0x1ec>
 8006b9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ba0:	445a      	add	r2, fp
 8006ba2:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ba4:	f89a 3000 	ldrb.w	r3, [sl]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	f000 809f 	beq.w	8006cec <_vfiprintf_r+0x1ec>
 8006bae:	2300      	movs	r3, #0
 8006bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8006bb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006bb8:	f10a 0a01 	add.w	sl, sl, #1
 8006bbc:	9304      	str	r3, [sp, #16]
 8006bbe:	9307      	str	r3, [sp, #28]
 8006bc0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006bc4:	931a      	str	r3, [sp, #104]	@ 0x68
 8006bc6:	4654      	mov	r4, sl
 8006bc8:	2205      	movs	r2, #5
 8006bca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bce:	4853      	ldr	r0, [pc, #332]	@ (8006d1c <_vfiprintf_r+0x21c>)
 8006bd0:	f7f9 fb1e 	bl	8000210 <memchr>
 8006bd4:	9a04      	ldr	r2, [sp, #16]
 8006bd6:	b9d8      	cbnz	r0, 8006c10 <_vfiprintf_r+0x110>
 8006bd8:	06d1      	lsls	r1, r2, #27
 8006bda:	bf44      	itt	mi
 8006bdc:	2320      	movmi	r3, #32
 8006bde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006be2:	0713      	lsls	r3, r2, #28
 8006be4:	bf44      	itt	mi
 8006be6:	232b      	movmi	r3, #43	@ 0x2b
 8006be8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006bec:	f89a 3000 	ldrb.w	r3, [sl]
 8006bf0:	2b2a      	cmp	r3, #42	@ 0x2a
 8006bf2:	d015      	beq.n	8006c20 <_vfiprintf_r+0x120>
 8006bf4:	9a07      	ldr	r2, [sp, #28]
 8006bf6:	4654      	mov	r4, sl
 8006bf8:	2000      	movs	r0, #0
 8006bfa:	f04f 0c0a 	mov.w	ip, #10
 8006bfe:	4621      	mov	r1, r4
 8006c00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c04:	3b30      	subs	r3, #48	@ 0x30
 8006c06:	2b09      	cmp	r3, #9
 8006c08:	d94b      	bls.n	8006ca2 <_vfiprintf_r+0x1a2>
 8006c0a:	b1b0      	cbz	r0, 8006c3a <_vfiprintf_r+0x13a>
 8006c0c:	9207      	str	r2, [sp, #28]
 8006c0e:	e014      	b.n	8006c3a <_vfiprintf_r+0x13a>
 8006c10:	eba0 0308 	sub.w	r3, r0, r8
 8006c14:	fa09 f303 	lsl.w	r3, r9, r3
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	9304      	str	r3, [sp, #16]
 8006c1c:	46a2      	mov	sl, r4
 8006c1e:	e7d2      	b.n	8006bc6 <_vfiprintf_r+0xc6>
 8006c20:	9b03      	ldr	r3, [sp, #12]
 8006c22:	1d19      	adds	r1, r3, #4
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	9103      	str	r1, [sp, #12]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	bfbb      	ittet	lt
 8006c2c:	425b      	neglt	r3, r3
 8006c2e:	f042 0202 	orrlt.w	r2, r2, #2
 8006c32:	9307      	strge	r3, [sp, #28]
 8006c34:	9307      	strlt	r3, [sp, #28]
 8006c36:	bfb8      	it	lt
 8006c38:	9204      	strlt	r2, [sp, #16]
 8006c3a:	7823      	ldrb	r3, [r4, #0]
 8006c3c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c3e:	d10a      	bne.n	8006c56 <_vfiprintf_r+0x156>
 8006c40:	7863      	ldrb	r3, [r4, #1]
 8006c42:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c44:	d132      	bne.n	8006cac <_vfiprintf_r+0x1ac>
 8006c46:	9b03      	ldr	r3, [sp, #12]
 8006c48:	1d1a      	adds	r2, r3, #4
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	9203      	str	r2, [sp, #12]
 8006c4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006c52:	3402      	adds	r4, #2
 8006c54:	9305      	str	r3, [sp, #20]
 8006c56:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006d2c <_vfiprintf_r+0x22c>
 8006c5a:	7821      	ldrb	r1, [r4, #0]
 8006c5c:	2203      	movs	r2, #3
 8006c5e:	4650      	mov	r0, sl
 8006c60:	f7f9 fad6 	bl	8000210 <memchr>
 8006c64:	b138      	cbz	r0, 8006c76 <_vfiprintf_r+0x176>
 8006c66:	9b04      	ldr	r3, [sp, #16]
 8006c68:	eba0 000a 	sub.w	r0, r0, sl
 8006c6c:	2240      	movs	r2, #64	@ 0x40
 8006c6e:	4082      	lsls	r2, r0
 8006c70:	4313      	orrs	r3, r2
 8006c72:	3401      	adds	r4, #1
 8006c74:	9304      	str	r3, [sp, #16]
 8006c76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c7a:	4829      	ldr	r0, [pc, #164]	@ (8006d20 <_vfiprintf_r+0x220>)
 8006c7c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006c80:	2206      	movs	r2, #6
 8006c82:	f7f9 fac5 	bl	8000210 <memchr>
 8006c86:	2800      	cmp	r0, #0
 8006c88:	d03f      	beq.n	8006d0a <_vfiprintf_r+0x20a>
 8006c8a:	4b26      	ldr	r3, [pc, #152]	@ (8006d24 <_vfiprintf_r+0x224>)
 8006c8c:	bb1b      	cbnz	r3, 8006cd6 <_vfiprintf_r+0x1d6>
 8006c8e:	9b03      	ldr	r3, [sp, #12]
 8006c90:	3307      	adds	r3, #7
 8006c92:	f023 0307 	bic.w	r3, r3, #7
 8006c96:	3308      	adds	r3, #8
 8006c98:	9303      	str	r3, [sp, #12]
 8006c9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c9c:	443b      	add	r3, r7
 8006c9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ca0:	e76a      	b.n	8006b78 <_vfiprintf_r+0x78>
 8006ca2:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ca6:	460c      	mov	r4, r1
 8006ca8:	2001      	movs	r0, #1
 8006caa:	e7a8      	b.n	8006bfe <_vfiprintf_r+0xfe>
 8006cac:	2300      	movs	r3, #0
 8006cae:	3401      	adds	r4, #1
 8006cb0:	9305      	str	r3, [sp, #20]
 8006cb2:	4619      	mov	r1, r3
 8006cb4:	f04f 0c0a 	mov.w	ip, #10
 8006cb8:	4620      	mov	r0, r4
 8006cba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006cbe:	3a30      	subs	r2, #48	@ 0x30
 8006cc0:	2a09      	cmp	r2, #9
 8006cc2:	d903      	bls.n	8006ccc <_vfiprintf_r+0x1cc>
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d0c6      	beq.n	8006c56 <_vfiprintf_r+0x156>
 8006cc8:	9105      	str	r1, [sp, #20]
 8006cca:	e7c4      	b.n	8006c56 <_vfiprintf_r+0x156>
 8006ccc:	fb0c 2101 	mla	r1, ip, r1, r2
 8006cd0:	4604      	mov	r4, r0
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e7f0      	b.n	8006cb8 <_vfiprintf_r+0x1b8>
 8006cd6:	ab03      	add	r3, sp, #12
 8006cd8:	9300      	str	r3, [sp, #0]
 8006cda:	462a      	mov	r2, r5
 8006cdc:	4b12      	ldr	r3, [pc, #72]	@ (8006d28 <_vfiprintf_r+0x228>)
 8006cde:	a904      	add	r1, sp, #16
 8006ce0:	4630      	mov	r0, r6
 8006ce2:	f7fd fec3 	bl	8004a6c <_printf_float>
 8006ce6:	4607      	mov	r7, r0
 8006ce8:	1c78      	adds	r0, r7, #1
 8006cea:	d1d6      	bne.n	8006c9a <_vfiprintf_r+0x19a>
 8006cec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006cee:	07d9      	lsls	r1, r3, #31
 8006cf0:	d405      	bmi.n	8006cfe <_vfiprintf_r+0x1fe>
 8006cf2:	89ab      	ldrh	r3, [r5, #12]
 8006cf4:	059a      	lsls	r2, r3, #22
 8006cf6:	d402      	bmi.n	8006cfe <_vfiprintf_r+0x1fe>
 8006cf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006cfa:	f7fe fc03 	bl	8005504 <__retarget_lock_release_recursive>
 8006cfe:	89ab      	ldrh	r3, [r5, #12]
 8006d00:	065b      	lsls	r3, r3, #25
 8006d02:	f53f af1f 	bmi.w	8006b44 <_vfiprintf_r+0x44>
 8006d06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d08:	e71e      	b.n	8006b48 <_vfiprintf_r+0x48>
 8006d0a:	ab03      	add	r3, sp, #12
 8006d0c:	9300      	str	r3, [sp, #0]
 8006d0e:	462a      	mov	r2, r5
 8006d10:	4b05      	ldr	r3, [pc, #20]	@ (8006d28 <_vfiprintf_r+0x228>)
 8006d12:	a904      	add	r1, sp, #16
 8006d14:	4630      	mov	r0, r6
 8006d16:	f7fe f941 	bl	8004f9c <_printf_i>
 8006d1a:	e7e4      	b.n	8006ce6 <_vfiprintf_r+0x1e6>
 8006d1c:	08007622 	.word	0x08007622
 8006d20:	0800762c 	.word	0x0800762c
 8006d24:	08004a6d 	.word	0x08004a6d
 8006d28:	08006adb 	.word	0x08006adb
 8006d2c:	08007628 	.word	0x08007628

08006d30 <__sflush_r>:
 8006d30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d38:	0716      	lsls	r6, r2, #28
 8006d3a:	4605      	mov	r5, r0
 8006d3c:	460c      	mov	r4, r1
 8006d3e:	d454      	bmi.n	8006dea <__sflush_r+0xba>
 8006d40:	684b      	ldr	r3, [r1, #4]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	dc02      	bgt.n	8006d4c <__sflush_r+0x1c>
 8006d46:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	dd48      	ble.n	8006dde <__sflush_r+0xae>
 8006d4c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d4e:	2e00      	cmp	r6, #0
 8006d50:	d045      	beq.n	8006dde <__sflush_r+0xae>
 8006d52:	2300      	movs	r3, #0
 8006d54:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006d58:	682f      	ldr	r7, [r5, #0]
 8006d5a:	6a21      	ldr	r1, [r4, #32]
 8006d5c:	602b      	str	r3, [r5, #0]
 8006d5e:	d030      	beq.n	8006dc2 <__sflush_r+0x92>
 8006d60:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006d62:	89a3      	ldrh	r3, [r4, #12]
 8006d64:	0759      	lsls	r1, r3, #29
 8006d66:	d505      	bpl.n	8006d74 <__sflush_r+0x44>
 8006d68:	6863      	ldr	r3, [r4, #4]
 8006d6a:	1ad2      	subs	r2, r2, r3
 8006d6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006d6e:	b10b      	cbz	r3, 8006d74 <__sflush_r+0x44>
 8006d70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006d72:	1ad2      	subs	r2, r2, r3
 8006d74:	2300      	movs	r3, #0
 8006d76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d78:	6a21      	ldr	r1, [r4, #32]
 8006d7a:	4628      	mov	r0, r5
 8006d7c:	47b0      	blx	r6
 8006d7e:	1c43      	adds	r3, r0, #1
 8006d80:	89a3      	ldrh	r3, [r4, #12]
 8006d82:	d106      	bne.n	8006d92 <__sflush_r+0x62>
 8006d84:	6829      	ldr	r1, [r5, #0]
 8006d86:	291d      	cmp	r1, #29
 8006d88:	d82b      	bhi.n	8006de2 <__sflush_r+0xb2>
 8006d8a:	4a2a      	ldr	r2, [pc, #168]	@ (8006e34 <__sflush_r+0x104>)
 8006d8c:	40ca      	lsrs	r2, r1
 8006d8e:	07d6      	lsls	r6, r2, #31
 8006d90:	d527      	bpl.n	8006de2 <__sflush_r+0xb2>
 8006d92:	2200      	movs	r2, #0
 8006d94:	6062      	str	r2, [r4, #4]
 8006d96:	04d9      	lsls	r1, r3, #19
 8006d98:	6922      	ldr	r2, [r4, #16]
 8006d9a:	6022      	str	r2, [r4, #0]
 8006d9c:	d504      	bpl.n	8006da8 <__sflush_r+0x78>
 8006d9e:	1c42      	adds	r2, r0, #1
 8006da0:	d101      	bne.n	8006da6 <__sflush_r+0x76>
 8006da2:	682b      	ldr	r3, [r5, #0]
 8006da4:	b903      	cbnz	r3, 8006da8 <__sflush_r+0x78>
 8006da6:	6560      	str	r0, [r4, #84]	@ 0x54
 8006da8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006daa:	602f      	str	r7, [r5, #0]
 8006dac:	b1b9      	cbz	r1, 8006dde <__sflush_r+0xae>
 8006dae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006db2:	4299      	cmp	r1, r3
 8006db4:	d002      	beq.n	8006dbc <__sflush_r+0x8c>
 8006db6:	4628      	mov	r0, r5
 8006db8:	f7ff f9fe 	bl	80061b8 <_free_r>
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	6363      	str	r3, [r4, #52]	@ 0x34
 8006dc0:	e00d      	b.n	8006dde <__sflush_r+0xae>
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	4628      	mov	r0, r5
 8006dc6:	47b0      	blx	r6
 8006dc8:	4602      	mov	r2, r0
 8006dca:	1c50      	adds	r0, r2, #1
 8006dcc:	d1c9      	bne.n	8006d62 <__sflush_r+0x32>
 8006dce:	682b      	ldr	r3, [r5, #0]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d0c6      	beq.n	8006d62 <__sflush_r+0x32>
 8006dd4:	2b1d      	cmp	r3, #29
 8006dd6:	d001      	beq.n	8006ddc <__sflush_r+0xac>
 8006dd8:	2b16      	cmp	r3, #22
 8006dda:	d11e      	bne.n	8006e1a <__sflush_r+0xea>
 8006ddc:	602f      	str	r7, [r5, #0]
 8006dde:	2000      	movs	r0, #0
 8006de0:	e022      	b.n	8006e28 <__sflush_r+0xf8>
 8006de2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006de6:	b21b      	sxth	r3, r3
 8006de8:	e01b      	b.n	8006e22 <__sflush_r+0xf2>
 8006dea:	690f      	ldr	r7, [r1, #16]
 8006dec:	2f00      	cmp	r7, #0
 8006dee:	d0f6      	beq.n	8006dde <__sflush_r+0xae>
 8006df0:	0793      	lsls	r3, r2, #30
 8006df2:	680e      	ldr	r6, [r1, #0]
 8006df4:	bf08      	it	eq
 8006df6:	694b      	ldreq	r3, [r1, #20]
 8006df8:	600f      	str	r7, [r1, #0]
 8006dfa:	bf18      	it	ne
 8006dfc:	2300      	movne	r3, #0
 8006dfe:	eba6 0807 	sub.w	r8, r6, r7
 8006e02:	608b      	str	r3, [r1, #8]
 8006e04:	f1b8 0f00 	cmp.w	r8, #0
 8006e08:	dde9      	ble.n	8006dde <__sflush_r+0xae>
 8006e0a:	6a21      	ldr	r1, [r4, #32]
 8006e0c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006e0e:	4643      	mov	r3, r8
 8006e10:	463a      	mov	r2, r7
 8006e12:	4628      	mov	r0, r5
 8006e14:	47b0      	blx	r6
 8006e16:	2800      	cmp	r0, #0
 8006e18:	dc08      	bgt.n	8006e2c <__sflush_r+0xfc>
 8006e1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e22:	81a3      	strh	r3, [r4, #12]
 8006e24:	f04f 30ff 	mov.w	r0, #4294967295
 8006e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e2c:	4407      	add	r7, r0
 8006e2e:	eba8 0800 	sub.w	r8, r8, r0
 8006e32:	e7e7      	b.n	8006e04 <__sflush_r+0xd4>
 8006e34:	20400001 	.word	0x20400001

08006e38 <_fflush_r>:
 8006e38:	b538      	push	{r3, r4, r5, lr}
 8006e3a:	690b      	ldr	r3, [r1, #16]
 8006e3c:	4605      	mov	r5, r0
 8006e3e:	460c      	mov	r4, r1
 8006e40:	b913      	cbnz	r3, 8006e48 <_fflush_r+0x10>
 8006e42:	2500      	movs	r5, #0
 8006e44:	4628      	mov	r0, r5
 8006e46:	bd38      	pop	{r3, r4, r5, pc}
 8006e48:	b118      	cbz	r0, 8006e52 <_fflush_r+0x1a>
 8006e4a:	6a03      	ldr	r3, [r0, #32]
 8006e4c:	b90b      	cbnz	r3, 8006e52 <_fflush_r+0x1a>
 8006e4e:	f7fe fa4f 	bl	80052f0 <__sinit>
 8006e52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d0f3      	beq.n	8006e42 <_fflush_r+0xa>
 8006e5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006e5c:	07d0      	lsls	r0, r2, #31
 8006e5e:	d404      	bmi.n	8006e6a <_fflush_r+0x32>
 8006e60:	0599      	lsls	r1, r3, #22
 8006e62:	d402      	bmi.n	8006e6a <_fflush_r+0x32>
 8006e64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e66:	f7fe fb4c 	bl	8005502 <__retarget_lock_acquire_recursive>
 8006e6a:	4628      	mov	r0, r5
 8006e6c:	4621      	mov	r1, r4
 8006e6e:	f7ff ff5f 	bl	8006d30 <__sflush_r>
 8006e72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e74:	07da      	lsls	r2, r3, #31
 8006e76:	4605      	mov	r5, r0
 8006e78:	d4e4      	bmi.n	8006e44 <_fflush_r+0xc>
 8006e7a:	89a3      	ldrh	r3, [r4, #12]
 8006e7c:	059b      	lsls	r3, r3, #22
 8006e7e:	d4e1      	bmi.n	8006e44 <_fflush_r+0xc>
 8006e80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e82:	f7fe fb3f 	bl	8005504 <__retarget_lock_release_recursive>
 8006e86:	e7dd      	b.n	8006e44 <_fflush_r+0xc>

08006e88 <__swbuf_r>:
 8006e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e8a:	460e      	mov	r6, r1
 8006e8c:	4614      	mov	r4, r2
 8006e8e:	4605      	mov	r5, r0
 8006e90:	b118      	cbz	r0, 8006e9a <__swbuf_r+0x12>
 8006e92:	6a03      	ldr	r3, [r0, #32]
 8006e94:	b90b      	cbnz	r3, 8006e9a <__swbuf_r+0x12>
 8006e96:	f7fe fa2b 	bl	80052f0 <__sinit>
 8006e9a:	69a3      	ldr	r3, [r4, #24]
 8006e9c:	60a3      	str	r3, [r4, #8]
 8006e9e:	89a3      	ldrh	r3, [r4, #12]
 8006ea0:	071a      	lsls	r2, r3, #28
 8006ea2:	d501      	bpl.n	8006ea8 <__swbuf_r+0x20>
 8006ea4:	6923      	ldr	r3, [r4, #16]
 8006ea6:	b943      	cbnz	r3, 8006eba <__swbuf_r+0x32>
 8006ea8:	4621      	mov	r1, r4
 8006eaa:	4628      	mov	r0, r5
 8006eac:	f000 f82a 	bl	8006f04 <__swsetup_r>
 8006eb0:	b118      	cbz	r0, 8006eba <__swbuf_r+0x32>
 8006eb2:	f04f 37ff 	mov.w	r7, #4294967295
 8006eb6:	4638      	mov	r0, r7
 8006eb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006eba:	6823      	ldr	r3, [r4, #0]
 8006ebc:	6922      	ldr	r2, [r4, #16]
 8006ebe:	1a98      	subs	r0, r3, r2
 8006ec0:	6963      	ldr	r3, [r4, #20]
 8006ec2:	b2f6      	uxtb	r6, r6
 8006ec4:	4283      	cmp	r3, r0
 8006ec6:	4637      	mov	r7, r6
 8006ec8:	dc05      	bgt.n	8006ed6 <__swbuf_r+0x4e>
 8006eca:	4621      	mov	r1, r4
 8006ecc:	4628      	mov	r0, r5
 8006ece:	f7ff ffb3 	bl	8006e38 <_fflush_r>
 8006ed2:	2800      	cmp	r0, #0
 8006ed4:	d1ed      	bne.n	8006eb2 <__swbuf_r+0x2a>
 8006ed6:	68a3      	ldr	r3, [r4, #8]
 8006ed8:	3b01      	subs	r3, #1
 8006eda:	60a3      	str	r3, [r4, #8]
 8006edc:	6823      	ldr	r3, [r4, #0]
 8006ede:	1c5a      	adds	r2, r3, #1
 8006ee0:	6022      	str	r2, [r4, #0]
 8006ee2:	701e      	strb	r6, [r3, #0]
 8006ee4:	6962      	ldr	r2, [r4, #20]
 8006ee6:	1c43      	adds	r3, r0, #1
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d004      	beq.n	8006ef6 <__swbuf_r+0x6e>
 8006eec:	89a3      	ldrh	r3, [r4, #12]
 8006eee:	07db      	lsls	r3, r3, #31
 8006ef0:	d5e1      	bpl.n	8006eb6 <__swbuf_r+0x2e>
 8006ef2:	2e0a      	cmp	r6, #10
 8006ef4:	d1df      	bne.n	8006eb6 <__swbuf_r+0x2e>
 8006ef6:	4621      	mov	r1, r4
 8006ef8:	4628      	mov	r0, r5
 8006efa:	f7ff ff9d 	bl	8006e38 <_fflush_r>
 8006efe:	2800      	cmp	r0, #0
 8006f00:	d0d9      	beq.n	8006eb6 <__swbuf_r+0x2e>
 8006f02:	e7d6      	b.n	8006eb2 <__swbuf_r+0x2a>

08006f04 <__swsetup_r>:
 8006f04:	b538      	push	{r3, r4, r5, lr}
 8006f06:	4b29      	ldr	r3, [pc, #164]	@ (8006fac <__swsetup_r+0xa8>)
 8006f08:	4605      	mov	r5, r0
 8006f0a:	6818      	ldr	r0, [r3, #0]
 8006f0c:	460c      	mov	r4, r1
 8006f0e:	b118      	cbz	r0, 8006f18 <__swsetup_r+0x14>
 8006f10:	6a03      	ldr	r3, [r0, #32]
 8006f12:	b90b      	cbnz	r3, 8006f18 <__swsetup_r+0x14>
 8006f14:	f7fe f9ec 	bl	80052f0 <__sinit>
 8006f18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f1c:	0719      	lsls	r1, r3, #28
 8006f1e:	d422      	bmi.n	8006f66 <__swsetup_r+0x62>
 8006f20:	06da      	lsls	r2, r3, #27
 8006f22:	d407      	bmi.n	8006f34 <__swsetup_r+0x30>
 8006f24:	2209      	movs	r2, #9
 8006f26:	602a      	str	r2, [r5, #0]
 8006f28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f2c:	81a3      	strh	r3, [r4, #12]
 8006f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8006f32:	e033      	b.n	8006f9c <__swsetup_r+0x98>
 8006f34:	0758      	lsls	r0, r3, #29
 8006f36:	d512      	bpl.n	8006f5e <__swsetup_r+0x5a>
 8006f38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f3a:	b141      	cbz	r1, 8006f4e <__swsetup_r+0x4a>
 8006f3c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f40:	4299      	cmp	r1, r3
 8006f42:	d002      	beq.n	8006f4a <__swsetup_r+0x46>
 8006f44:	4628      	mov	r0, r5
 8006f46:	f7ff f937 	bl	80061b8 <_free_r>
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f4e:	89a3      	ldrh	r3, [r4, #12]
 8006f50:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006f54:	81a3      	strh	r3, [r4, #12]
 8006f56:	2300      	movs	r3, #0
 8006f58:	6063      	str	r3, [r4, #4]
 8006f5a:	6923      	ldr	r3, [r4, #16]
 8006f5c:	6023      	str	r3, [r4, #0]
 8006f5e:	89a3      	ldrh	r3, [r4, #12]
 8006f60:	f043 0308 	orr.w	r3, r3, #8
 8006f64:	81a3      	strh	r3, [r4, #12]
 8006f66:	6923      	ldr	r3, [r4, #16]
 8006f68:	b94b      	cbnz	r3, 8006f7e <__swsetup_r+0x7a>
 8006f6a:	89a3      	ldrh	r3, [r4, #12]
 8006f6c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006f70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f74:	d003      	beq.n	8006f7e <__swsetup_r+0x7a>
 8006f76:	4621      	mov	r1, r4
 8006f78:	4628      	mov	r0, r5
 8006f7a:	f000 f8c1 	bl	8007100 <__smakebuf_r>
 8006f7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f82:	f013 0201 	ands.w	r2, r3, #1
 8006f86:	d00a      	beq.n	8006f9e <__swsetup_r+0x9a>
 8006f88:	2200      	movs	r2, #0
 8006f8a:	60a2      	str	r2, [r4, #8]
 8006f8c:	6962      	ldr	r2, [r4, #20]
 8006f8e:	4252      	negs	r2, r2
 8006f90:	61a2      	str	r2, [r4, #24]
 8006f92:	6922      	ldr	r2, [r4, #16]
 8006f94:	b942      	cbnz	r2, 8006fa8 <__swsetup_r+0xa4>
 8006f96:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006f9a:	d1c5      	bne.n	8006f28 <__swsetup_r+0x24>
 8006f9c:	bd38      	pop	{r3, r4, r5, pc}
 8006f9e:	0799      	lsls	r1, r3, #30
 8006fa0:	bf58      	it	pl
 8006fa2:	6962      	ldrpl	r2, [r4, #20]
 8006fa4:	60a2      	str	r2, [r4, #8]
 8006fa6:	e7f4      	b.n	8006f92 <__swsetup_r+0x8e>
 8006fa8:	2000      	movs	r0, #0
 8006faa:	e7f7      	b.n	8006f9c <__swsetup_r+0x98>
 8006fac:	2000001c 	.word	0x2000001c

08006fb0 <_sbrk_r>:
 8006fb0:	b538      	push	{r3, r4, r5, lr}
 8006fb2:	4d06      	ldr	r5, [pc, #24]	@ (8006fcc <_sbrk_r+0x1c>)
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	4604      	mov	r4, r0
 8006fb8:	4608      	mov	r0, r1
 8006fba:	602b      	str	r3, [r5, #0]
 8006fbc:	f7fa fe1e 	bl	8001bfc <_sbrk>
 8006fc0:	1c43      	adds	r3, r0, #1
 8006fc2:	d102      	bne.n	8006fca <_sbrk_r+0x1a>
 8006fc4:	682b      	ldr	r3, [r5, #0]
 8006fc6:	b103      	cbz	r3, 8006fca <_sbrk_r+0x1a>
 8006fc8:	6023      	str	r3, [r4, #0]
 8006fca:	bd38      	pop	{r3, r4, r5, pc}
 8006fcc:	2000046c 	.word	0x2000046c

08006fd0 <memcpy>:
 8006fd0:	440a      	add	r2, r1
 8006fd2:	4291      	cmp	r1, r2
 8006fd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006fd8:	d100      	bne.n	8006fdc <memcpy+0xc>
 8006fda:	4770      	bx	lr
 8006fdc:	b510      	push	{r4, lr}
 8006fde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fe2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fe6:	4291      	cmp	r1, r2
 8006fe8:	d1f9      	bne.n	8006fde <memcpy+0xe>
 8006fea:	bd10      	pop	{r4, pc}

08006fec <__assert_func>:
 8006fec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006fee:	4614      	mov	r4, r2
 8006ff0:	461a      	mov	r2, r3
 8006ff2:	4b09      	ldr	r3, [pc, #36]	@ (8007018 <__assert_func+0x2c>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4605      	mov	r5, r0
 8006ff8:	68d8      	ldr	r0, [r3, #12]
 8006ffa:	b14c      	cbz	r4, 8007010 <__assert_func+0x24>
 8006ffc:	4b07      	ldr	r3, [pc, #28]	@ (800701c <__assert_func+0x30>)
 8006ffe:	9100      	str	r1, [sp, #0]
 8007000:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007004:	4906      	ldr	r1, [pc, #24]	@ (8007020 <__assert_func+0x34>)
 8007006:	462b      	mov	r3, r5
 8007008:	f000 f842 	bl	8007090 <fiprintf>
 800700c:	f000 f8d6 	bl	80071bc <abort>
 8007010:	4b04      	ldr	r3, [pc, #16]	@ (8007024 <__assert_func+0x38>)
 8007012:	461c      	mov	r4, r3
 8007014:	e7f3      	b.n	8006ffe <__assert_func+0x12>
 8007016:	bf00      	nop
 8007018:	2000001c 	.word	0x2000001c
 800701c:	0800763d 	.word	0x0800763d
 8007020:	0800764a 	.word	0x0800764a
 8007024:	08007678 	.word	0x08007678

08007028 <_calloc_r>:
 8007028:	b570      	push	{r4, r5, r6, lr}
 800702a:	fba1 5402 	umull	r5, r4, r1, r2
 800702e:	b934      	cbnz	r4, 800703e <_calloc_r+0x16>
 8007030:	4629      	mov	r1, r5
 8007032:	f7ff f935 	bl	80062a0 <_malloc_r>
 8007036:	4606      	mov	r6, r0
 8007038:	b928      	cbnz	r0, 8007046 <_calloc_r+0x1e>
 800703a:	4630      	mov	r0, r6
 800703c:	bd70      	pop	{r4, r5, r6, pc}
 800703e:	220c      	movs	r2, #12
 8007040:	6002      	str	r2, [r0, #0]
 8007042:	2600      	movs	r6, #0
 8007044:	e7f9      	b.n	800703a <_calloc_r+0x12>
 8007046:	462a      	mov	r2, r5
 8007048:	4621      	mov	r1, r4
 800704a:	f7fe f9dc 	bl	8005406 <memset>
 800704e:	e7f4      	b.n	800703a <_calloc_r+0x12>

08007050 <__ascii_mbtowc>:
 8007050:	b082      	sub	sp, #8
 8007052:	b901      	cbnz	r1, 8007056 <__ascii_mbtowc+0x6>
 8007054:	a901      	add	r1, sp, #4
 8007056:	b142      	cbz	r2, 800706a <__ascii_mbtowc+0x1a>
 8007058:	b14b      	cbz	r3, 800706e <__ascii_mbtowc+0x1e>
 800705a:	7813      	ldrb	r3, [r2, #0]
 800705c:	600b      	str	r3, [r1, #0]
 800705e:	7812      	ldrb	r2, [r2, #0]
 8007060:	1e10      	subs	r0, r2, #0
 8007062:	bf18      	it	ne
 8007064:	2001      	movne	r0, #1
 8007066:	b002      	add	sp, #8
 8007068:	4770      	bx	lr
 800706a:	4610      	mov	r0, r2
 800706c:	e7fb      	b.n	8007066 <__ascii_mbtowc+0x16>
 800706e:	f06f 0001 	mvn.w	r0, #1
 8007072:	e7f8      	b.n	8007066 <__ascii_mbtowc+0x16>

08007074 <__ascii_wctomb>:
 8007074:	4603      	mov	r3, r0
 8007076:	4608      	mov	r0, r1
 8007078:	b141      	cbz	r1, 800708c <__ascii_wctomb+0x18>
 800707a:	2aff      	cmp	r2, #255	@ 0xff
 800707c:	d904      	bls.n	8007088 <__ascii_wctomb+0x14>
 800707e:	228a      	movs	r2, #138	@ 0x8a
 8007080:	601a      	str	r2, [r3, #0]
 8007082:	f04f 30ff 	mov.w	r0, #4294967295
 8007086:	4770      	bx	lr
 8007088:	700a      	strb	r2, [r1, #0]
 800708a:	2001      	movs	r0, #1
 800708c:	4770      	bx	lr
	...

08007090 <fiprintf>:
 8007090:	b40e      	push	{r1, r2, r3}
 8007092:	b503      	push	{r0, r1, lr}
 8007094:	4601      	mov	r1, r0
 8007096:	ab03      	add	r3, sp, #12
 8007098:	4805      	ldr	r0, [pc, #20]	@ (80070b0 <fiprintf+0x20>)
 800709a:	f853 2b04 	ldr.w	r2, [r3], #4
 800709e:	6800      	ldr	r0, [r0, #0]
 80070a0:	9301      	str	r3, [sp, #4]
 80070a2:	f7ff fd2d 	bl	8006b00 <_vfiprintf_r>
 80070a6:	b002      	add	sp, #8
 80070a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80070ac:	b003      	add	sp, #12
 80070ae:	4770      	bx	lr
 80070b0:	2000001c 	.word	0x2000001c

080070b4 <__swhatbuf_r>:
 80070b4:	b570      	push	{r4, r5, r6, lr}
 80070b6:	460c      	mov	r4, r1
 80070b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070bc:	2900      	cmp	r1, #0
 80070be:	b096      	sub	sp, #88	@ 0x58
 80070c0:	4615      	mov	r5, r2
 80070c2:	461e      	mov	r6, r3
 80070c4:	da0d      	bge.n	80070e2 <__swhatbuf_r+0x2e>
 80070c6:	89a3      	ldrh	r3, [r4, #12]
 80070c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80070cc:	f04f 0100 	mov.w	r1, #0
 80070d0:	bf14      	ite	ne
 80070d2:	2340      	movne	r3, #64	@ 0x40
 80070d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80070d8:	2000      	movs	r0, #0
 80070da:	6031      	str	r1, [r6, #0]
 80070dc:	602b      	str	r3, [r5, #0]
 80070de:	b016      	add	sp, #88	@ 0x58
 80070e0:	bd70      	pop	{r4, r5, r6, pc}
 80070e2:	466a      	mov	r2, sp
 80070e4:	f000 f848 	bl	8007178 <_fstat_r>
 80070e8:	2800      	cmp	r0, #0
 80070ea:	dbec      	blt.n	80070c6 <__swhatbuf_r+0x12>
 80070ec:	9901      	ldr	r1, [sp, #4]
 80070ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80070f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80070f6:	4259      	negs	r1, r3
 80070f8:	4159      	adcs	r1, r3
 80070fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80070fe:	e7eb      	b.n	80070d8 <__swhatbuf_r+0x24>

08007100 <__smakebuf_r>:
 8007100:	898b      	ldrh	r3, [r1, #12]
 8007102:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007104:	079d      	lsls	r5, r3, #30
 8007106:	4606      	mov	r6, r0
 8007108:	460c      	mov	r4, r1
 800710a:	d507      	bpl.n	800711c <__smakebuf_r+0x1c>
 800710c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007110:	6023      	str	r3, [r4, #0]
 8007112:	6123      	str	r3, [r4, #16]
 8007114:	2301      	movs	r3, #1
 8007116:	6163      	str	r3, [r4, #20]
 8007118:	b003      	add	sp, #12
 800711a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800711c:	ab01      	add	r3, sp, #4
 800711e:	466a      	mov	r2, sp
 8007120:	f7ff ffc8 	bl	80070b4 <__swhatbuf_r>
 8007124:	9f00      	ldr	r7, [sp, #0]
 8007126:	4605      	mov	r5, r0
 8007128:	4639      	mov	r1, r7
 800712a:	4630      	mov	r0, r6
 800712c:	f7ff f8b8 	bl	80062a0 <_malloc_r>
 8007130:	b948      	cbnz	r0, 8007146 <__smakebuf_r+0x46>
 8007132:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007136:	059a      	lsls	r2, r3, #22
 8007138:	d4ee      	bmi.n	8007118 <__smakebuf_r+0x18>
 800713a:	f023 0303 	bic.w	r3, r3, #3
 800713e:	f043 0302 	orr.w	r3, r3, #2
 8007142:	81a3      	strh	r3, [r4, #12]
 8007144:	e7e2      	b.n	800710c <__smakebuf_r+0xc>
 8007146:	89a3      	ldrh	r3, [r4, #12]
 8007148:	6020      	str	r0, [r4, #0]
 800714a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800714e:	81a3      	strh	r3, [r4, #12]
 8007150:	9b01      	ldr	r3, [sp, #4]
 8007152:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007156:	b15b      	cbz	r3, 8007170 <__smakebuf_r+0x70>
 8007158:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800715c:	4630      	mov	r0, r6
 800715e:	f000 f81d 	bl	800719c <_isatty_r>
 8007162:	b128      	cbz	r0, 8007170 <__smakebuf_r+0x70>
 8007164:	89a3      	ldrh	r3, [r4, #12]
 8007166:	f023 0303 	bic.w	r3, r3, #3
 800716a:	f043 0301 	orr.w	r3, r3, #1
 800716e:	81a3      	strh	r3, [r4, #12]
 8007170:	89a3      	ldrh	r3, [r4, #12]
 8007172:	431d      	orrs	r5, r3
 8007174:	81a5      	strh	r5, [r4, #12]
 8007176:	e7cf      	b.n	8007118 <__smakebuf_r+0x18>

08007178 <_fstat_r>:
 8007178:	b538      	push	{r3, r4, r5, lr}
 800717a:	4d07      	ldr	r5, [pc, #28]	@ (8007198 <_fstat_r+0x20>)
 800717c:	2300      	movs	r3, #0
 800717e:	4604      	mov	r4, r0
 8007180:	4608      	mov	r0, r1
 8007182:	4611      	mov	r1, r2
 8007184:	602b      	str	r3, [r5, #0]
 8007186:	f7fa fd11 	bl	8001bac <_fstat>
 800718a:	1c43      	adds	r3, r0, #1
 800718c:	d102      	bne.n	8007194 <_fstat_r+0x1c>
 800718e:	682b      	ldr	r3, [r5, #0]
 8007190:	b103      	cbz	r3, 8007194 <_fstat_r+0x1c>
 8007192:	6023      	str	r3, [r4, #0]
 8007194:	bd38      	pop	{r3, r4, r5, pc}
 8007196:	bf00      	nop
 8007198:	2000046c 	.word	0x2000046c

0800719c <_isatty_r>:
 800719c:	b538      	push	{r3, r4, r5, lr}
 800719e:	4d06      	ldr	r5, [pc, #24]	@ (80071b8 <_isatty_r+0x1c>)
 80071a0:	2300      	movs	r3, #0
 80071a2:	4604      	mov	r4, r0
 80071a4:	4608      	mov	r0, r1
 80071a6:	602b      	str	r3, [r5, #0]
 80071a8:	f7fa fd10 	bl	8001bcc <_isatty>
 80071ac:	1c43      	adds	r3, r0, #1
 80071ae:	d102      	bne.n	80071b6 <_isatty_r+0x1a>
 80071b0:	682b      	ldr	r3, [r5, #0]
 80071b2:	b103      	cbz	r3, 80071b6 <_isatty_r+0x1a>
 80071b4:	6023      	str	r3, [r4, #0]
 80071b6:	bd38      	pop	{r3, r4, r5, pc}
 80071b8:	2000046c 	.word	0x2000046c

080071bc <abort>:
 80071bc:	b508      	push	{r3, lr}
 80071be:	2006      	movs	r0, #6
 80071c0:	f000 f82c 	bl	800721c <raise>
 80071c4:	2001      	movs	r0, #1
 80071c6:	f7fa fca1 	bl	8001b0c <_exit>

080071ca <_raise_r>:
 80071ca:	291f      	cmp	r1, #31
 80071cc:	b538      	push	{r3, r4, r5, lr}
 80071ce:	4605      	mov	r5, r0
 80071d0:	460c      	mov	r4, r1
 80071d2:	d904      	bls.n	80071de <_raise_r+0x14>
 80071d4:	2316      	movs	r3, #22
 80071d6:	6003      	str	r3, [r0, #0]
 80071d8:	f04f 30ff 	mov.w	r0, #4294967295
 80071dc:	bd38      	pop	{r3, r4, r5, pc}
 80071de:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80071e0:	b112      	cbz	r2, 80071e8 <_raise_r+0x1e>
 80071e2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80071e6:	b94b      	cbnz	r3, 80071fc <_raise_r+0x32>
 80071e8:	4628      	mov	r0, r5
 80071ea:	f000 f831 	bl	8007250 <_getpid_r>
 80071ee:	4622      	mov	r2, r4
 80071f0:	4601      	mov	r1, r0
 80071f2:	4628      	mov	r0, r5
 80071f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071f8:	f000 b818 	b.w	800722c <_kill_r>
 80071fc:	2b01      	cmp	r3, #1
 80071fe:	d00a      	beq.n	8007216 <_raise_r+0x4c>
 8007200:	1c59      	adds	r1, r3, #1
 8007202:	d103      	bne.n	800720c <_raise_r+0x42>
 8007204:	2316      	movs	r3, #22
 8007206:	6003      	str	r3, [r0, #0]
 8007208:	2001      	movs	r0, #1
 800720a:	e7e7      	b.n	80071dc <_raise_r+0x12>
 800720c:	2100      	movs	r1, #0
 800720e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007212:	4620      	mov	r0, r4
 8007214:	4798      	blx	r3
 8007216:	2000      	movs	r0, #0
 8007218:	e7e0      	b.n	80071dc <_raise_r+0x12>
	...

0800721c <raise>:
 800721c:	4b02      	ldr	r3, [pc, #8]	@ (8007228 <raise+0xc>)
 800721e:	4601      	mov	r1, r0
 8007220:	6818      	ldr	r0, [r3, #0]
 8007222:	f7ff bfd2 	b.w	80071ca <_raise_r>
 8007226:	bf00      	nop
 8007228:	2000001c 	.word	0x2000001c

0800722c <_kill_r>:
 800722c:	b538      	push	{r3, r4, r5, lr}
 800722e:	4d07      	ldr	r5, [pc, #28]	@ (800724c <_kill_r+0x20>)
 8007230:	2300      	movs	r3, #0
 8007232:	4604      	mov	r4, r0
 8007234:	4608      	mov	r0, r1
 8007236:	4611      	mov	r1, r2
 8007238:	602b      	str	r3, [r5, #0]
 800723a:	f7fa fc57 	bl	8001aec <_kill>
 800723e:	1c43      	adds	r3, r0, #1
 8007240:	d102      	bne.n	8007248 <_kill_r+0x1c>
 8007242:	682b      	ldr	r3, [r5, #0]
 8007244:	b103      	cbz	r3, 8007248 <_kill_r+0x1c>
 8007246:	6023      	str	r3, [r4, #0]
 8007248:	bd38      	pop	{r3, r4, r5, pc}
 800724a:	bf00      	nop
 800724c:	2000046c 	.word	0x2000046c

08007250 <_getpid_r>:
 8007250:	f7fa bc44 	b.w	8001adc <_getpid>

08007254 <fmod>:
 8007254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007256:	ed2d 8b02 	vpush	{d8}
 800725a:	ec57 6b10 	vmov	r6, r7, d0
 800725e:	ec55 4b11 	vmov	r4, r5, d1
 8007262:	f000 f825 	bl	80072b0 <__ieee754_fmod>
 8007266:	4622      	mov	r2, r4
 8007268:	462b      	mov	r3, r5
 800726a:	4630      	mov	r0, r6
 800726c:	4639      	mov	r1, r7
 800726e:	eeb0 8a40 	vmov.f32	s16, s0
 8007272:	eef0 8a60 	vmov.f32	s17, s1
 8007276:	f7f9 fc79 	bl	8000b6c <__aeabi_dcmpun>
 800727a:	b990      	cbnz	r0, 80072a2 <fmod+0x4e>
 800727c:	2200      	movs	r2, #0
 800727e:	2300      	movs	r3, #0
 8007280:	4620      	mov	r0, r4
 8007282:	4629      	mov	r1, r5
 8007284:	f7f9 fc40 	bl	8000b08 <__aeabi_dcmpeq>
 8007288:	b158      	cbz	r0, 80072a2 <fmod+0x4e>
 800728a:	f7fe f90f 	bl	80054ac <__errno>
 800728e:	2321      	movs	r3, #33	@ 0x21
 8007290:	6003      	str	r3, [r0, #0]
 8007292:	2200      	movs	r2, #0
 8007294:	2300      	movs	r3, #0
 8007296:	4610      	mov	r0, r2
 8007298:	4619      	mov	r1, r3
 800729a:	f7f9 faf7 	bl	800088c <__aeabi_ddiv>
 800729e:	ec41 0b18 	vmov	d8, r0, r1
 80072a2:	eeb0 0a48 	vmov.f32	s0, s16
 80072a6:	eef0 0a68 	vmov.f32	s1, s17
 80072aa:	ecbd 8b02 	vpop	{d8}
 80072ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080072b0 <__ieee754_fmod>:
 80072b0:	ec53 2b11 	vmov	r2, r3, d1
 80072b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072b8:	f023 4800 	bic.w	r8, r3, #2147483648	@ 0x80000000
 80072bc:	ea52 0408 	orrs.w	r4, r2, r8
 80072c0:	ec51 0b10 	vmov	r0, r1, d0
 80072c4:	461e      	mov	r6, r3
 80072c6:	4696      	mov	lr, r2
 80072c8:	4694      	mov	ip, r2
 80072ca:	d00c      	beq.n	80072e6 <__ieee754_fmod+0x36>
 80072cc:	4d76      	ldr	r5, [pc, #472]	@ (80074a8 <__ieee754_fmod+0x1f8>)
 80072ce:	f021 4900 	bic.w	r9, r1, #2147483648	@ 0x80000000
 80072d2:	45a9      	cmp	r9, r5
 80072d4:	460c      	mov	r4, r1
 80072d6:	d806      	bhi.n	80072e6 <__ieee754_fmod+0x36>
 80072d8:	4255      	negs	r5, r2
 80072da:	4f74      	ldr	r7, [pc, #464]	@ (80074ac <__ieee754_fmod+0x1fc>)
 80072dc:	4315      	orrs	r5, r2
 80072de:	ea48 75d5 	orr.w	r5, r8, r5, lsr #31
 80072e2:	42bd      	cmp	r5, r7
 80072e4:	d909      	bls.n	80072fa <__ieee754_fmod+0x4a>
 80072e6:	f7f9 f9a7 	bl	8000638 <__aeabi_dmul>
 80072ea:	4602      	mov	r2, r0
 80072ec:	460b      	mov	r3, r1
 80072ee:	f7f9 facd 	bl	800088c <__aeabi_ddiv>
 80072f2:	ec41 0b10 	vmov	d0, r0, r1
 80072f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072fa:	45c1      	cmp	r9, r8
 80072fc:	4682      	mov	sl, r0
 80072fe:	4607      	mov	r7, r0
 8007300:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8007304:	dc09      	bgt.n	800731a <__ieee754_fmod+0x6a>
 8007306:	dbf4      	blt.n	80072f2 <__ieee754_fmod+0x42>
 8007308:	4282      	cmp	r2, r0
 800730a:	d8f2      	bhi.n	80072f2 <__ieee754_fmod+0x42>
 800730c:	d105      	bne.n	800731a <__ieee754_fmod+0x6a>
 800730e:	4b68      	ldr	r3, [pc, #416]	@ (80074b0 <__ieee754_fmod+0x200>)
 8007310:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 8007314:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007318:	e7eb      	b.n	80072f2 <__ieee754_fmod+0x42>
 800731a:	4964      	ldr	r1, [pc, #400]	@ (80074ac <__ieee754_fmod+0x1fc>)
 800731c:	420c      	tst	r4, r1
 800731e:	d148      	bne.n	80073b2 <__ieee754_fmod+0x102>
 8007320:	f1b9 0f00 	cmp.w	r9, #0
 8007324:	d13d      	bne.n	80073a2 <__ieee754_fmod+0xf2>
 8007326:	4a63      	ldr	r2, [pc, #396]	@ (80074b4 <__ieee754_fmod+0x204>)
 8007328:	4653      	mov	r3, sl
 800732a:	2b00      	cmp	r3, #0
 800732c:	dc36      	bgt.n	800739c <__ieee754_fmod+0xec>
 800732e:	420e      	tst	r6, r1
 8007330:	d14f      	bne.n	80073d2 <__ieee754_fmod+0x122>
 8007332:	f1b8 0f00 	cmp.w	r8, #0
 8007336:	d144      	bne.n	80073c2 <__ieee754_fmod+0x112>
 8007338:	4b5e      	ldr	r3, [pc, #376]	@ (80074b4 <__ieee754_fmod+0x204>)
 800733a:	4671      	mov	r1, lr
 800733c:	2900      	cmp	r1, #0
 800733e:	dc3d      	bgt.n	80073bc <__ieee754_fmod+0x10c>
 8007340:	485d      	ldr	r0, [pc, #372]	@ (80074b8 <__ieee754_fmod+0x208>)
 8007342:	4282      	cmp	r2, r0
 8007344:	db4a      	blt.n	80073dc <__ieee754_fmod+0x12c>
 8007346:	f3c4 0113 	ubfx	r1, r4, #0, #20
 800734a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800734e:	485a      	ldr	r0, [pc, #360]	@ (80074b8 <__ieee754_fmod+0x208>)
 8007350:	4283      	cmp	r3, r0
 8007352:	db57      	blt.n	8007404 <__ieee754_fmod+0x154>
 8007354:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8007358:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 800735c:	1ad0      	subs	r0, r2, r3
 800735e:	1b8a      	subs	r2, r1, r6
 8007360:	eba7 040c 	sub.w	r4, r7, ip
 8007364:	2800      	cmp	r0, #0
 8007366:	d162      	bne.n	800742e <__ieee754_fmod+0x17e>
 8007368:	4567      	cmp	r7, ip
 800736a:	bf38      	it	cc
 800736c:	f102 32ff 	addcc.w	r2, r2, #4294967295
 8007370:	2a00      	cmp	r2, #0
 8007372:	bfbc      	itt	lt
 8007374:	463c      	movlt	r4, r7
 8007376:	460a      	movlt	r2, r1
 8007378:	ea52 0104 	orrs.w	r1, r2, r4
 800737c:	d0c7      	beq.n	800730e <__ieee754_fmod+0x5e>
 800737e:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8007382:	db69      	blt.n	8007458 <__ieee754_fmod+0x1a8>
 8007384:	494c      	ldr	r1, [pc, #304]	@ (80074b8 <__ieee754_fmod+0x208>)
 8007386:	428b      	cmp	r3, r1
 8007388:	db6c      	blt.n	8007464 <__ieee754_fmod+0x1b4>
 800738a:	f5a2 1280 	sub.w	r2, r2, #1048576	@ 0x100000
 800738e:	432a      	orrs	r2, r5
 8007390:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 8007394:	ea42 5103 	orr.w	r1, r2, r3, lsl #20
 8007398:	4620      	mov	r0, r4
 800739a:	e7aa      	b.n	80072f2 <__ieee754_fmod+0x42>
 800739c:	3a01      	subs	r2, #1
 800739e:	005b      	lsls	r3, r3, #1
 80073a0:	e7c3      	b.n	800732a <__ieee754_fmod+0x7a>
 80073a2:	4a45      	ldr	r2, [pc, #276]	@ (80074b8 <__ieee754_fmod+0x208>)
 80073a4:	ea4f 23c9 	mov.w	r3, r9, lsl #11
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	ddc0      	ble.n	800732e <__ieee754_fmod+0x7e>
 80073ac:	3a01      	subs	r2, #1
 80073ae:	005b      	lsls	r3, r3, #1
 80073b0:	e7fa      	b.n	80073a8 <__ieee754_fmod+0xf8>
 80073b2:	ea4f 5229 	mov.w	r2, r9, asr #20
 80073b6:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80073ba:	e7b8      	b.n	800732e <__ieee754_fmod+0x7e>
 80073bc:	3b01      	subs	r3, #1
 80073be:	0049      	lsls	r1, r1, #1
 80073c0:	e7bc      	b.n	800733c <__ieee754_fmod+0x8c>
 80073c2:	4b3d      	ldr	r3, [pc, #244]	@ (80074b8 <__ieee754_fmod+0x208>)
 80073c4:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 80073c8:	2900      	cmp	r1, #0
 80073ca:	ddb9      	ble.n	8007340 <__ieee754_fmod+0x90>
 80073cc:	3b01      	subs	r3, #1
 80073ce:	0049      	lsls	r1, r1, #1
 80073d0:	e7fa      	b.n	80073c8 <__ieee754_fmod+0x118>
 80073d2:	ea4f 5328 	mov.w	r3, r8, asr #20
 80073d6:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80073da:	e7b1      	b.n	8007340 <__ieee754_fmod+0x90>
 80073dc:	1a80      	subs	r0, r0, r2
 80073de:	281f      	cmp	r0, #31
 80073e0:	dc0a      	bgt.n	80073f8 <__ieee754_fmod+0x148>
 80073e2:	f202 411e 	addw	r1, r2, #1054	@ 0x41e
 80073e6:	fa09 f900 	lsl.w	r9, r9, r0
 80073ea:	fa2a f101 	lsr.w	r1, sl, r1
 80073ee:	ea41 0109 	orr.w	r1, r1, r9
 80073f2:	fa0a f700 	lsl.w	r7, sl, r0
 80073f6:	e7aa      	b.n	800734e <__ieee754_fmod+0x9e>
 80073f8:	4930      	ldr	r1, [pc, #192]	@ (80074bc <__ieee754_fmod+0x20c>)
 80073fa:	1a89      	subs	r1, r1, r2
 80073fc:	fa0a f101 	lsl.w	r1, sl, r1
 8007400:	2700      	movs	r7, #0
 8007402:	e7a4      	b.n	800734e <__ieee754_fmod+0x9e>
 8007404:	1ac0      	subs	r0, r0, r3
 8007406:	281f      	cmp	r0, #31
 8007408:	dc0a      	bgt.n	8007420 <__ieee754_fmod+0x170>
 800740a:	f203 461e 	addw	r6, r3, #1054	@ 0x41e
 800740e:	fa08 f800 	lsl.w	r8, r8, r0
 8007412:	fa2e f606 	lsr.w	r6, lr, r6
 8007416:	ea46 0608 	orr.w	r6, r6, r8
 800741a:	fa0e fc00 	lsl.w	ip, lr, r0
 800741e:	e79d      	b.n	800735c <__ieee754_fmod+0xac>
 8007420:	4e26      	ldr	r6, [pc, #152]	@ (80074bc <__ieee754_fmod+0x20c>)
 8007422:	1af6      	subs	r6, r6, r3
 8007424:	fa0e f606 	lsl.w	r6, lr, r6
 8007428:	f04f 0c00 	mov.w	ip, #0
 800742c:	e796      	b.n	800735c <__ieee754_fmod+0xac>
 800742e:	4567      	cmp	r7, ip
 8007430:	bf38      	it	cc
 8007432:	f102 32ff 	addcc.w	r2, r2, #4294967295
 8007436:	2a00      	cmp	r2, #0
 8007438:	da05      	bge.n	8007446 <__ieee754_fmod+0x196>
 800743a:	0ffa      	lsrs	r2, r7, #31
 800743c:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8007440:	007f      	lsls	r7, r7, #1
 8007442:	3801      	subs	r0, #1
 8007444:	e78b      	b.n	800735e <__ieee754_fmod+0xae>
 8007446:	ea52 0104 	orrs.w	r1, r2, r4
 800744a:	f43f af60 	beq.w	800730e <__ieee754_fmod+0x5e>
 800744e:	0fe1      	lsrs	r1, r4, #31
 8007450:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 8007454:	0067      	lsls	r7, r4, #1
 8007456:	e7f4      	b.n	8007442 <__ieee754_fmod+0x192>
 8007458:	0fe1      	lsrs	r1, r4, #31
 800745a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800745e:	0064      	lsls	r4, r4, #1
 8007460:	3b01      	subs	r3, #1
 8007462:	e78c      	b.n	800737e <__ieee754_fmod+0xce>
 8007464:	1ac9      	subs	r1, r1, r3
 8007466:	2914      	cmp	r1, #20
 8007468:	dc0a      	bgt.n	8007480 <__ieee754_fmod+0x1d0>
 800746a:	f203 431e 	addw	r3, r3, #1054	@ 0x41e
 800746e:	fa02 f303 	lsl.w	r3, r2, r3
 8007472:	40cc      	lsrs	r4, r1
 8007474:	4323      	orrs	r3, r4
 8007476:	410a      	asrs	r2, r1
 8007478:	ea42 0105 	orr.w	r1, r2, r5
 800747c:	4618      	mov	r0, r3
 800747e:	e738      	b.n	80072f2 <__ieee754_fmod+0x42>
 8007480:	291f      	cmp	r1, #31
 8007482:	dc07      	bgt.n	8007494 <__ieee754_fmod+0x1e4>
 8007484:	f203 431e 	addw	r3, r3, #1054	@ 0x41e
 8007488:	40cc      	lsrs	r4, r1
 800748a:	fa02 f303 	lsl.w	r3, r2, r3
 800748e:	4323      	orrs	r3, r4
 8007490:	462a      	mov	r2, r5
 8007492:	e7f1      	b.n	8007478 <__ieee754_fmod+0x1c8>
 8007494:	f1c3 437f 	rsb	r3, r3, #4278190080	@ 0xff000000
 8007498:	f503 037f 	add.w	r3, r3, #16711680	@ 0xff0000
 800749c:	f503 437b 	add.w	r3, r3, #64256	@ 0xfb00
 80074a0:	33e2      	adds	r3, #226	@ 0xe2
 80074a2:	fa42 f303 	asr.w	r3, r2, r3
 80074a6:	e7f3      	b.n	8007490 <__ieee754_fmod+0x1e0>
 80074a8:	7fefffff 	.word	0x7fefffff
 80074ac:	7ff00000 	.word	0x7ff00000
 80074b0:	08007880 	.word	0x08007880
 80074b4:	fffffbed 	.word	0xfffffbed
 80074b8:	fffffc02 	.word	0xfffffc02
 80074bc:	fffffbe2 	.word	0xfffffbe2

080074c0 <_init>:
 80074c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074c2:	bf00      	nop
 80074c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074c6:	bc08      	pop	{r3}
 80074c8:	469e      	mov	lr, r3
 80074ca:	4770      	bx	lr

080074cc <_fini>:
 80074cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ce:	bf00      	nop
 80074d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074d2:	bc08      	pop	{r3}
 80074d4:	469e      	mov	lr, r3
 80074d6:	4770      	bx	lr
