{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1719604054050 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "HW6 EP2AGX45CU17I3 " "Automatically selected device EP2AGX45CU17I3 for design HW6" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1719604054220 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1719604054297 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1719604054297 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a15 " "Atom \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719604054482 "|CPU|Datapath:inst|Instruction_Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_nqg1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a14 " "Atom \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719604054482 "|CPU|Datapath:inst|Instruction_Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_nqg1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a13 " "Atom \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719604054482 "|CPU|Datapath:inst|Instruction_Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_nqg1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a12 " "Atom \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719604054482 "|CPU|Datapath:inst|Instruction_Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_nqg1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a9 " "Atom \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719604054482 "|CPU|Datapath:inst|Instruction_Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_nqg1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a11 " "Atom \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719604054482 "|CPU|Datapath:inst|Instruction_Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_nqg1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a10 " "Atom \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719604054482 "|CPU|Datapath:inst|Instruction_Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_nqg1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a2 " "Atom \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719604054482 "|CPU|Datapath:inst|Instruction_Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_nqg1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a1 " "Atom \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719604054482 "|CPU|Datapath:inst|Instruction_Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_nqg1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a0 " "Atom \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719604054482 "|CPU|Datapath:inst|Instruction_Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_nqg1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a7 " "Atom \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719604054482 "|CPU|Datapath:inst|Instruction_Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_nqg1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a5 " "Atom \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719604054482 "|CPU|Datapath:inst|Instruction_Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_nqg1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a8 " "Atom \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719604054482 "|CPU|Datapath:inst|Instruction_Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_nqg1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a6 " "Atom \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719604054482 "|CPU|Datapath:inst|Instruction_Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_nqg1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a4 " "Atom \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719604054482 "|CPU|Datapath:inst|Instruction_Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_nqg1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a3 " "Atom \"Datapath:inst\|Instruction_Memory:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_nqg1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1719604054482 "|CPU|Datapath:inst|Instruction_Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_nqg1:auto_generated|ram_block1a3"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1719604054482 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1719604054568 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1719604054586 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65CU17I3 " "Device EP2AGX65CU17I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719604055063 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1719604055063 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ W12 " "Pin ~ALTERA_nCEO~ is reserved at location W12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 5910 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1719604055069 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1719604055069 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1719604055071 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1719604055074 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "77 77 " "No exact pin location assignment(s) for 77 pins of 77 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[3\] " "Pin opcode\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { opcode[3] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -72 648 824 -56 "opcode" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4275 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[2\] " "Pin opcode\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { opcode[2] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -72 648 824 -56 "opcode" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4276 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[1\] " "Pin opcode\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { opcode[1] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -72 648 824 -56 "opcode" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4277 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[0\] " "Pin opcode\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { opcode[0] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -72 648 824 -56 "opcode" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4278 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -40 648 824 -24 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4279 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -40 648 824 -24 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4280 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -40 648 824 -24 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4281 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -40 648 824 -24 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4282 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -40 648 824 -24 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4283 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -40 648 824 -24 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4284 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -40 648 824 -24 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4285 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -40 648 824 -24 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4286 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[7\] " "Pin R0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R0[7] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -16 648 824 0 "R0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4287 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[6\] " "Pin R0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R0[6] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -16 648 824 0 "R0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4288 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[5\] " "Pin R0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R0[5] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -16 648 824 0 "R0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4289 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[4\] " "Pin R0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R0[4] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -16 648 824 0 "R0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4290 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[3\] " "Pin R0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R0[3] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -16 648 824 0 "R0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4291 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[2\] " "Pin R0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R0[2] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -16 648 824 0 "R0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4292 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[1\] " "Pin R0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R0[1] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -16 648 824 0 "R0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4293 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[0\] " "Pin R0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R0[0] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { -16 648 824 0 "R0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4294 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[7\] " "Pin R1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R1[7] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 8 648 824 24 "R1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4295 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[6\] " "Pin R1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R1[6] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 8 648 824 24 "R1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4296 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[5\] " "Pin R1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R1[5] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 8 648 824 24 "R1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4297 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[4\] " "Pin R1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R1[4] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 8 648 824 24 "R1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4298 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[3\] " "Pin R1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R1[3] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 8 648 824 24 "R1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4299 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[2\] " "Pin R1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R1[2] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 8 648 824 24 "R1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4300 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[1\] " "Pin R1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R1[1] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 8 648 824 24 "R1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4301 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[0\] " "Pin R1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R1[0] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 8 648 824 24 "R1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4302 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[7\] " "Pin R2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R2[7] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 32 648 824 48 "R2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4303 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[6\] " "Pin R2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R2[6] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 32 648 824 48 "R2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4304 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[5\] " "Pin R2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R2[5] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 32 648 824 48 "R2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4305 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[4\] " "Pin R2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R2[4] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 32 648 824 48 "R2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4306 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[3\] " "Pin R2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R2[3] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 32 648 824 48 "R2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4307 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[2\] " "Pin R2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R2[2] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 32 648 824 48 "R2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4308 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[1\] " "Pin R2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R2[1] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 32 648 824 48 "R2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4309 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[0\] " "Pin R2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R2[0] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 32 648 824 48 "R2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4310 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[7\] " "Pin R3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R3[7] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 56 648 824 72 "R3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4311 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[6\] " "Pin R3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R3[6] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 56 648 824 72 "R3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4312 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[5\] " "Pin R3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R3[5] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 56 648 824 72 "R3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4313 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[4\] " "Pin R3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R3[4] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 56 648 824 72 "R3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4314 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[3\] " "Pin R3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R3[3] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 56 648 824 72 "R3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4315 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[2\] " "Pin R3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R3[2] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 56 648 824 72 "R3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4316 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[1\] " "Pin R3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R3[1] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 56 648 824 72 "R3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4317 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[0\] " "Pin R3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R3[0] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 56 648 824 72 "R3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4318 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[7\] " "Pin R4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R4[7] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 88 648 824 104 "R4" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4319 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[6\] " "Pin R4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R4[6] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 88 648 824 104 "R4" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4320 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[5\] " "Pin R4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R4[5] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 88 648 824 104 "R4" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4321 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[4\] " "Pin R4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R4[4] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 88 648 824 104 "R4" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4322 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[3\] " "Pin R4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R4[3] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 88 648 824 104 "R4" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4323 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[2\] " "Pin R4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R4[2] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 88 648 824 104 "R4" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4324 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[1\] " "Pin R4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R4[1] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 88 648 824 104 "R4" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4325 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[0\] " "Pin R4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R4[0] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 88 648 824 104 "R4" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4326 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5\[7\] " "Pin R5\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R5[7] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 112 648 824 128 "R5" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4327 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5\[6\] " "Pin R5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R5[6] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 112 648 824 128 "R5" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4328 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5\[5\] " "Pin R5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R5[5] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 112 648 824 128 "R5" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4329 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5\[4\] " "Pin R5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R5[4] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 112 648 824 128 "R5" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4330 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5\[3\] " "Pin R5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R5[3] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 112 648 824 128 "R5" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4331 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5\[2\] " "Pin R5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R5[2] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 112 648 824 128 "R5" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4332 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5\[1\] " "Pin R5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R5[1] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 112 648 824 128 "R5" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4333 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5\[0\] " "Pin R5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R5[0] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 112 648 824 128 "R5" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4334 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R6\[7\] " "Pin R6\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R6[7] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 144 648 824 160 "R6" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4335 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R6\[6\] " "Pin R6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R6[6] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 144 648 824 160 "R6" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4336 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R6\[5\] " "Pin R6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R6[5] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 144 648 824 160 "R6" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4337 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R6\[4\] " "Pin R6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R6[4] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 144 648 824 160 "R6" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4338 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R6\[3\] " "Pin R6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R6[3] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 144 648 824 160 "R6" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4339 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R6\[2\] " "Pin R6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R6[2] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 144 648 824 160 "R6" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4340 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R6\[1\] " "Pin R6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R6[1] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 144 648 824 160 "R6" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4341 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R6\[0\] " "Pin R6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R6[0] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 144 648 824 160 "R6" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4342 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R7\[7\] " "Pin R7\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R7[7] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 176 648 824 192 "R7" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4343 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R7\[6\] " "Pin R7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R7[6] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 176 648 824 192 "R7" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4344 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R7\[5\] " "Pin R7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R7[5] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 176 648 824 192 "R7" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4345 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R7\[4\] " "Pin R7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R7[4] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 176 648 824 192 "R7" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4346 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R7\[3\] " "Pin R7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R7[3] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 176 648 824 192 "R7" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4347 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R7\[2\] " "Pin R7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R7[2] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 176 648 824 192 "R7" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4348 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R7\[1\] " "Pin R7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R7[1] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 176 648 824 192 "R7" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4349 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R7\[0\] " "Pin R7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R7[0] } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 176 648 824 192 "R7" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4350 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 912 80 256 928 "clk" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 4351 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719604056046 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1719604056046 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HW6.sdc " "Synopsys Design Constraints File file not found: 'HW6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1719604057337 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1719604057339 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1719604057351 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1719604057351 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1719604057353 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T10 (CLK6, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN T10 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719604057450 ""}  } { { "CPU.bdf" "" { Schematic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/CPU.bdf" { { 912 80 256 928 "clk" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 0 { 0 ""} 0 5905 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719604057450 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1719604061457 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719604061459 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719604061459 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719604061462 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719604061464 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1719604061465 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1719604061466 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1719604061467 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1719604061516 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1719604061518 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1719604061518 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "76 unused 2.5V 0 76 0 " "Number of I/O pins in group: 76 (unused VREF, 2.5V VCCIO, 0 input, 76 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1719604061522 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1719604061522 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1719604061522 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719604061524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719604061524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719604061524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 19 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719604061524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 36 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719604061524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 16 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719604061524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 16 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719604061524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 36 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719604061524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 20 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719604061524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 0 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719604061524 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1719604061524 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1719604061524 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719604061658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1719604065407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719604065763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1719604065779 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1719604071924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719604071924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1719604074703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X24_Y34 X35_Y44 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X24_Y34 to location X35_Y44" {  } { { "loc" "" { Generic "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X24_Y34 to location X35_Y44"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X24_Y34 to location X35_Y44"} 24 34 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1719604078030 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1719604078030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719604082096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1719604082098 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1719604082098 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1719604085026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719604085106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719604087303 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719604087378 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719604091344 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719604093016 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/output_files/HW6.fit.smsg " "Generated suppressed messages file D:/semester4/ComputerArchitecture/Project/NewProj/Processor/Processor/output_files/HW6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1719604094563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5943 " "Peak virtual memory: 5943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719604095393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 23:18:15 2024 " "Processing ended: Fri Jun 28 23:18:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719604095393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719604095393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719604095393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1719604095393 ""}
