

================================================================
== Vivado HLS Report for 'invntt_tomont'
================================================================
* Date:           Tue Apr  4 22:25:19 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 us | 31.143 ns |   1.25 us  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |        ?|        ?|         ?|          -|          -|     8|    no    |
        | + Loop 1.1      |        ?|        ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |        ?|        ?|         4|          -|          -|     ?|    no    |
        |- Loop 2         |      512|      512|         2|          -|          -|   256|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 2 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 
10 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k_4 = alloca i32"   --->   Operation 11 'alloca' 'k_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %a_offset)" [ntt.c:87]   --->   Operation 12 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %a_offset_read, i8 0)" [ntt.c:87]   --->   Operation 13 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i11 %tmp to i12" [ntt.c:77]   --->   Operation 14 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.35ns)   --->   "store i32 256, i32* %k_4" [ntt.c:83]   --->   Operation 15 'store' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 16 [1/1] (1.35ns)   --->   "br label %1" [ntt.c:83]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%len_0 = phi i9 [ 1, %0 ], [ %len, %6 ]"   --->   Operation 17 'phi' 'len_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i9 %len_0 to i10" [ntt.c:83]   --->   Operation 18 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %len_0, i32 8)" [ntt.c:83]   --->   Operation 19 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %.preheader.preheader, label %.preheader1.preheader" [ntt.c:83]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.35ns)   --->   "br label %.preheader1" [ntt.c:84]   --->   Operation 22 'br' <Predicate = (!tmp_11)> <Delay = 1.35>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "br label %.preheader" [ntt.c:95]   --->   Operation 23 'br' <Predicate = (tmp_11)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.95>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j = phi i10 [ %add_ln84, %5 ], [ 0, %.preheader1.preheader ]" [ntt.c:84]   --->   Operation 24 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i10 %j to i32" [ntt.c:84]   --->   Operation 25 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_12 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %j, i32 8, i32 9)" [ntt.c:84]   --->   Operation 26 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln84 = icmp eq i2 %tmp_12, 0" [ntt.c:84]   --->   Operation 27 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %2, label %6" [ntt.c:84]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%k_4_load = load i32* %k_4" [ntt.c:85]   --->   Operation 29 'load' 'k_4_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.18ns)   --->   "%k = add i32 -1, %k_4_load" [ntt.c:85]   --->   Operation 30 'add' 'k' <Predicate = (icmp_ln84)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i32 %k to i64" [ntt.c:85]   --->   Operation 31 'zext' 'zext_ln85' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zetas_addr = getelementptr [256 x i23]* @zetas, i64 0, i64 %zext_ln85" [ntt.c:85]   --->   Operation 32 'getelementptr' 'zetas_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.77ns)   --->   "%zetas_load = load i23* %zetas_addr, align 4" [ntt.c:85]   --->   Operation 33 'load' 'zetas_load' <Predicate = (icmp_ln84)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%len = shl i9 %len_0, 1" [ntt.c:83]   --->   Operation 34 'shl' 'len' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [ntt.c:83]   --->   Operation 35 'br' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.76>
ST_4 : Operation 36 [1/2] (2.77ns)   --->   "%zetas_load = load i23* %zetas_addr, align 4" [ntt.c:85]   --->   Operation 36 'load' 'zetas_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_4 : Operation 37 [1/1] (1.98ns)   --->   "%zeta = sub i23 0, %zetas_load" [ntt.c:85]   --->   Operation 37 'sub' 'zeta' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.74ns)   --->   "%add_ln86 = add i10 %zext_ln83, %j" [ntt.c:86]   --->   Operation 38 'add' 'add_ln86' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i10 %add_ln86 to i32" [ntt.c:86]   --->   Operation 39 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.43ns)   --->   "%empty_80 = icmp ugt i10 %j, %add_ln86" [ntt.c:84]   --->   Operation 40 'icmp' 'empty_80' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i10 %j to i9" [ntt.c:84]   --->   Operation 41 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln84_1 = add i9 %trunc_ln84, %len_0" [ntt.c:84]   --->   Operation 42 'add' 'add_ln84_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.07ns)   --->   "%start = select i1 %empty_80, i9 %trunc_ln84, i9 %add_ln84_1" [ntt.c:84]   --->   Operation 43 'select' 'start' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i9 %start to i10" [ntt.c:84]   --->   Operation 44 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i23 %zeta to i54" [ntt.c:86]   --->   Operation 45 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.35ns)   --->   "br label %3" [ntt.c:86]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 5.94>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%j_0 = phi i32 [ %zext_ln84, %2 ], [ %j_4, %4 ]"   --->   Operation 47 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.11ns)   --->   "%icmp_ln86 = icmp ult i32 %j_0, %zext_ln86" [ntt.c:86]   --->   Operation 48 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %4, label %5" [ntt.c:86]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %j_0 to i12" [ntt.c:87]   --->   Operation 50 'trunc' 'trunc_ln87' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.77ns)   --->   "%add_ln87 = add i12 %zext_ln77, %trunc_ln87" [ntt.c:87]   --->   Operation 51 'add' 'add_ln87' <Predicate = (icmp_ln86)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i12 %add_ln87 to i64" [ntt.c:87]   --->   Operation 52 'zext' 'zext_ln87' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1024 x i32]* %a, i64 0, i64 %zext_ln87" [ntt.c:87]   --->   Operation 53 'getelementptr' 'a_addr' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (2.77ns)   --->   "%t = load i32* %a_addr, align 4" [ntt.c:87]   --->   Operation 54 'load' 't' <Predicate = (icmp_ln86)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i32 %j_0 to i12" [ntt.c:88]   --->   Operation 55 'trunc' 'trunc_ln88' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i9 %len_0 to i12" [ntt.c:88]   --->   Operation 56 'zext' 'zext_ln88' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln88 = add i12 %zext_ln88, %trunc_ln88" [ntt.c:88]   --->   Operation 57 'add' 'add_ln88' <Predicate = (icmp_ln86)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 58 [1/1] (3.16ns) (root node of TernaryAdder)   --->   "%add_ln88_2 = add i12 %zext_ln77, %add_ln88" [ntt.c:88]   --->   Operation 58 'add' 'add_ln88_2' <Predicate = (icmp_ln86)> <Delay = 3.16> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln88_3 = zext i12 %add_ln88_2 to i64" [ntt.c:88]   --->   Operation 59 'zext' 'zext_ln88_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr [1024 x i32]* %a, i64 0, i64 %zext_ln88_3" [ntt.c:88]   --->   Operation 60 'getelementptr' 'a_addr_15' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (2.77ns)   --->   "%a_load_20 = load i32* %a_addr_15, align 4" [ntt.c:88]   --->   Operation 61 'load' 'a_load_20' <Predicate = (icmp_ln86)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 62 [1/1] (2.18ns)   --->   "%j_4 = add i32 1, %j_0" [ntt.c:86]   --->   Operation 62 'add' 'j_4' <Predicate = (icmp_ln86)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.73ns)   --->   "%add_ln84 = add i10 %zext_ln84_1, %zext_ln83" [ntt.c:84]   --->   Operation 63 'add' 'add_ln84' <Predicate = (!icmp_ln86)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.35ns)   --->   "store i32 %k, i32* %k_4" [ntt.c:84]   --->   Operation 64 'store' <Predicate = (!icmp_ln86)> <Delay = 1.35>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader1" [ntt.c:84]   --->   Operation 65 'br' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.72>
ST_6 : Operation 66 [1/2] (2.77ns)   --->   "%t = load i32* %a_addr, align 4" [ntt.c:87]   --->   Operation 66 'load' 't' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 67 [1/2] (2.77ns)   --->   "%a_load_20 = load i32* %a_addr_15, align 4" [ntt.c:88]   --->   Operation 67 'load' 'a_load_20' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 68 [1/1] (2.18ns)   --->   "%add_ln88_1 = add nsw i32 %t, %a_load_20" [ntt.c:88]   --->   Operation 68 'add' 'add_ln88_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (2.77ns)   --->   "store i32 %add_ln88_1, i32* %a_addr, align 4" [ntt.c:88]   --->   Operation 69 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 70 [2/2] (2.77ns)   --->   "%a_load_21 = load i32* %a_addr_15, align 4" [ntt.c:89]   --->   Operation 70 'load' 'a_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 31.1>
ST_8 : Operation 71 [1/2] (2.77ns)   --->   "%a_load_21 = load i32* %a_addr_15, align 4" [ntt.c:89]   --->   Operation 71 'load' 'a_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 72 [1/1] (2.18ns)   --->   "%sub_ln89 = sub nsw i32 %t, %a_load_21" [ntt.c:89]   --->   Operation 72 'sub' 'sub_ln89' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i32 %sub_ln89 to i54" [ntt.c:90]   --->   Operation 73 'sext' 'sext_ln90' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (6.88ns)   --->   "%mul_ln90 = mul i54 %sext_ln86, %sext_ln90" [ntt.c:90]   --->   Operation 74 'mul' 'mul_ln90' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln90_1 = sext i54 %mul_ln90 to i56" [ntt.c:90]   --->   Operation 75 'sext' 'sext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln18_3 = trunc i54 %mul_ln90 to i32" [reduce.c:18->ntt.c:90]   --->   Operation 76 'trunc' 'trunc_ln18_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (6.88ns)   --->   "%t_11 = mul nsw i32 58728449, %trunc_ln18_3" [reduce.c:18->ntt.c:90]   --->   Operation 77 'mul' 't_11' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln19_11 = sext i32 %t_11 to i55" [reduce.c:19->ntt.c:90]   --->   Operation 78 'sext' 'sext_ln19_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (6.88ns)   --->   "%mul_ln19_2 = mul i55 -8380417, %sext_ln19_11" [reduce.c:19->ntt.c:90]   --->   Operation 79 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln19_12 = sext i55 %mul_ln19_2 to i56" [reduce.c:19->ntt.c:90]   --->   Operation 80 'sext' 'sext_ln19_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (2.77ns)   --->   "%add_ln19_2 = add i56 %sext_ln90_1, %sext_ln19_12" [reduce.c:19->ntt.c:90]   --->   Operation 81 'add' 'add_ln19_2' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %add_ln19_2, i32 32, i32 55)" [reduce.c:19->ntt.c:90]   --->   Operation 82 'partselect' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%t_12 = sext i24 %trunc_ln19_1 to i32" [reduce.c:19->ntt.c:90]   --->   Operation 83 'sext' 't_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (2.77ns)   --->   "store i32 %t_12, i32* %a_addr_15, align 4" [ntt.c:90]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br label %3" [ntt.c:86]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 4.53>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%j_1 = phi i9 [ %j_3, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 86 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (1.34ns)   --->   "%icmp_ln95 = icmp eq i9 %j_1, -256" [ntt.c:95]   --->   Operation 87 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 88 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (1.73ns)   --->   "%j_3 = add i9 %j_1, 1" [ntt.c:95]   --->   Operation 89 'add' 'j_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %8, label %7" [ntt.c:95]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i9 %j_1 to i12" [ntt.c:96]   --->   Operation 91 'zext' 'zext_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (1.76ns)   --->   "%add_ln96 = add i12 %zext_ln96, %zext_ln77" [ntt.c:96]   --->   Operation 92 'add' 'add_ln96' <Predicate = (!icmp_ln95)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i12 %add_ln96 to i64" [ntt.c:96]   --->   Operation 93 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%a_addr55 = getelementptr [1024 x i32]* %a, i64 0, i64 %zext_ln96_1" [ntt.c:96]   --->   Operation 94 'getelementptr' 'a_addr55' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 95 [2/2] (2.77ns)   --->   "%a_load = load i32* %a_addr55, align 4" [ntt.c:96]   --->   Operation 95 'load' 'a_load' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "ret void" [ntt.c:98]   --->   Operation 96 'ret' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 28.9>
ST_10 : Operation 97 [1/2] (2.77ns)   --->   "%a_load = load i32* %a_addr55, align 4" [ntt.c:96]   --->   Operation 97 'load' 'a_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i32 %a_load to i49" [ntt.c:96]   --->   Operation 98 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (6.88ns)   --->   "%mul_ln96 = mul i49 41978, %sext_ln96" [ntt.c:96]   --->   Operation 99 'mul' 'mul_ln96' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln96_1 = sext i49 %mul_ln96 to i56" [ntt.c:96]   --->   Operation 100 'sext' 'sext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i49 %mul_ln96 to i32" [reduce.c:18->ntt.c:96]   --->   Operation 101 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (6.88ns)   --->   "%t_9 = mul nsw i32 58728449, %trunc_ln18" [reduce.c:18->ntt.c:96]   --->   Operation 102 'mul' 't_9' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %t_9 to i55" [reduce.c:19->ntt.c:96]   --->   Operation 103 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (6.88ns)   --->   "%mul_ln19 = mul i55 -8380417, %sext_ln19" [reduce.c:19->ntt.c:96]   --->   Operation 104 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln19_9 = sext i55 %mul_ln19 to i56" [reduce.c:19->ntt.c:96]   --->   Operation 105 'sext' 'sext_ln19_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (2.77ns)   --->   "%add_ln19 = add i56 %sext_ln19_9, %sext_ln96_1" [reduce.c:19->ntt.c:96]   --->   Operation 106 'add' 'add_ln19' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %add_ln19, i32 32, i32 55)" [reduce.c:19->ntt.c:96]   --->   Operation 107 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%t_10 = sext i24 %trunc_ln to i32" [reduce.c:19->ntt.c:96]   --->   Operation 108 'sext' 't_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (2.77ns)   --->   "store i32 %t_10, i32* %a_addr55, align 4" [ntt.c:96]   --->   Operation 109 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "br label %.preheader" [ntt.c:95]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zetas]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_4           (alloca           ) [ 01111111100]
a_offset_read (read             ) [ 00000000000]
tmp           (bitconcatenate   ) [ 00000000000]
zext_ln77     (zext             ) [ 00111111111]
store_ln83    (store            ) [ 00000000000]
br_ln83       (br               ) [ 01111111100]
len_0         (phi              ) [ 00111111100]
zext_ln83     (zext             ) [ 00011111100]
tmp_11        (bitselect        ) [ 00111111100]
empty         (speclooptripcount) [ 00000000000]
br_ln83       (br               ) [ 00000000000]
br_ln84       (br               ) [ 00111111100]
br_ln95       (br               ) [ 00111111111]
j             (phi              ) [ 00011000000]
zext_ln84     (zext             ) [ 00001111100]
tmp_12        (partselect       ) [ 00000000000]
icmp_ln84     (icmp             ) [ 00111111100]
br_ln84       (br               ) [ 00000000000]
k_4_load      (load             ) [ 00000000000]
k             (add              ) [ 00001111100]
zext_ln85     (zext             ) [ 00000000000]
zetas_addr    (getelementptr    ) [ 00001000000]
len           (shl              ) [ 01111111100]
br_ln83       (br               ) [ 01111111100]
zetas_load    (load             ) [ 00000000000]
zeta          (sub              ) [ 00000000000]
add_ln86      (add              ) [ 00000000000]
zext_ln86     (zext             ) [ 00000111100]
empty_80      (icmp             ) [ 00000000000]
trunc_ln84    (trunc            ) [ 00000000000]
add_ln84_1    (add              ) [ 00000000000]
start         (select           ) [ 00000000000]
zext_ln84_1   (zext             ) [ 00000111100]
sext_ln86     (sext             ) [ 00000111100]
br_ln86       (br               ) [ 00111111100]
j_0           (phi              ) [ 00000100000]
icmp_ln86     (icmp             ) [ 00111111100]
br_ln86       (br               ) [ 00000000000]
trunc_ln87    (trunc            ) [ 00000000000]
add_ln87      (add              ) [ 00000000000]
zext_ln87     (zext             ) [ 00000000000]
a_addr        (getelementptr    ) [ 00000010000]
trunc_ln88    (trunc            ) [ 00000000000]
zext_ln88     (zext             ) [ 00000000000]
add_ln88      (add              ) [ 00000000000]
add_ln88_2    (add              ) [ 00000000000]
zext_ln88_3   (zext             ) [ 00000000000]
a_addr_15     (getelementptr    ) [ 00000011100]
j_4           (add              ) [ 00111111100]
add_ln84      (add              ) [ 00111111100]
store_ln84    (store            ) [ 00000000000]
br_ln84       (br               ) [ 00111111100]
t             (load             ) [ 00000001100]
a_load_20     (load             ) [ 00000000000]
add_ln88_1    (add              ) [ 00000000000]
store_ln88    (store            ) [ 00000000000]
a_load_21     (load             ) [ 00000000000]
sub_ln89      (sub              ) [ 00000000000]
sext_ln90     (sext             ) [ 00000000000]
mul_ln90      (mul              ) [ 00000000000]
sext_ln90_1   (sext             ) [ 00000000000]
trunc_ln18_3  (trunc            ) [ 00000000000]
t_11          (mul              ) [ 00000000000]
sext_ln19_11  (sext             ) [ 00000000000]
mul_ln19_2    (mul              ) [ 00000000000]
sext_ln19_12  (sext             ) [ 00000000000]
add_ln19_2    (add              ) [ 00000000000]
trunc_ln19_1  (partselect       ) [ 00000000000]
t_12          (sext             ) [ 00000000000]
store_ln90    (store            ) [ 00000000000]
br_ln86       (br               ) [ 00111111100]
j_1           (phi              ) [ 00000000010]
icmp_ln95     (icmp             ) [ 00000000011]
empty_81      (speclooptripcount) [ 00000000000]
j_3           (add              ) [ 00100000011]
br_ln95       (br               ) [ 00000000000]
zext_ln96     (zext             ) [ 00000000000]
add_ln96      (add              ) [ 00000000000]
zext_ln96_1   (zext             ) [ 00000000000]
a_addr55      (getelementptr    ) [ 00000000001]
ret_ln98      (ret              ) [ 00000000000]
a_load        (load             ) [ 00000000000]
sext_ln96     (sext             ) [ 00000000000]
mul_ln96      (mul              ) [ 00000000000]
sext_ln96_1   (sext             ) [ 00000000000]
trunc_ln18    (trunc            ) [ 00000000000]
t_9           (mul              ) [ 00000000000]
sext_ln19     (sext             ) [ 00000000000]
mul_ln19      (mul              ) [ 00000000000]
sext_ln19_9   (sext             ) [ 00000000000]
add_ln19      (add              ) [ 00000000000]
trunc_ln      (partselect       ) [ 00000000000]
t_10          (sext             ) [ 00000000000]
store_ln96    (store            ) [ 00000000000]
br_ln95       (br               ) [ 00100000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zetas">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zetas"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="k_4_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_4/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="a_offset_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="0" index="1" bw="3" slack="0"/>
<pin id="65" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="zetas_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="23" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="zetas_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="zetas_load/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="a_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="12" slack="0"/>
<pin id="85" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="101" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="102" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="0"/>
<pin id="104" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="t/5 a_load_20/5 store_ln88/6 a_load_21/7 store_ln90/8 a_load/9 store_ln96/10 "/>
</bind>
</comp>

<comp id="94" class="1004" name="a_addr_15_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="12" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_15/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="a_addr55_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="12" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr55/9 "/>
</bind>
</comp>

<comp id="114" class="1005" name="len_0_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="1"/>
<pin id="116" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="len_0 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="len_0_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="9" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="len_0/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="j_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="1"/>
<pin id="128" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="j_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="j_0_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="2"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/5 "/>
</bind>
</comp>

<comp id="147" class="1005" name="j_1_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="1"/>
<pin id="149" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="j_1_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="3" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln77_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="0"/>
<pin id="168" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln83_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln83_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_11_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="9" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln84_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_12_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="0" index="1" bw="10" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="0" index="3" bw="5" slack="0"/>
<pin id="196" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln84_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="k_4_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="2"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_4_load/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="k_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln85_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="len_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="1"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="len/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zeta_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="23" slack="0"/>
<pin id="230" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="zeta/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln86_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="2"/>
<pin id="235" dir="0" index="1" bw="10" slack="1"/>
<pin id="236" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln86_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="empty_80_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="1"/>
<pin id="244" dir="0" index="1" bw="10" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_80/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln84_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="1"/>
<pin id="250" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln84_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="0" index="1" bw="9" slack="2"/>
<pin id="255" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="start_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="9" slack="0"/>
<pin id="261" dir="0" index="2" bw="9" slack="0"/>
<pin id="262" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="start/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln84_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="0"/>
<pin id="268" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_1/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sext_ln86_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="23" slack="0"/>
<pin id="272" dir="1" index="1" bw="54" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln86_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="10" slack="1"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln87_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln87_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="4"/>
<pin id="285" dir="0" index="1" bw="12" slack="0"/>
<pin id="286" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln87_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln88_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln88/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln88_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="3"/>
<pin id="299" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln88_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="0" index="1" bw="12" slack="0"/>
<pin id="304" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln88_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="4"/>
<pin id="309" dir="0" index="1" bw="12" slack="0"/>
<pin id="310" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_2/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln88_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="12" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_3/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="j_4_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln84_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="1"/>
<pin id="325" dir="0" index="1" bw="9" slack="3"/>
<pin id="326" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln84_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="2"/>
<pin id="329" dir="0" index="1" bw="32" slack="4"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln88_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sub_ln89_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln89/8 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln90_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="mul_ln90_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="23" slack="4"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln90/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln90_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="54" slack="0"/>
<pin id="354" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90_1/8 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln18_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="54" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18_3/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="t_11_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="27" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t_11/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln19_11_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_11/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="mul_ln19_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="24" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19_2/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln19_12_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="55" slack="0"/>
<pin id="378" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_12/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln19_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="54" slack="0"/>
<pin id="382" dir="0" index="1" bw="55" slack="0"/>
<pin id="383" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_2/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln19_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="24" slack="0"/>
<pin id="388" dir="0" index="1" bw="56" slack="0"/>
<pin id="389" dir="0" index="2" bw="7" slack="0"/>
<pin id="390" dir="0" index="3" bw="7" slack="0"/>
<pin id="391" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_1/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="t_12_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="24" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="t_12/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln95_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="0" index="1" bw="9" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/9 "/>
</bind>
</comp>

<comp id="407" class="1004" name="j_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln96_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/9 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln96_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="9" slack="0"/>
<pin id="419" dir="0" index="1" bw="11" slack="2"/>
<pin id="420" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln96_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="12" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln96_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96/10 "/>
</bind>
</comp>

<comp id="431" class="1004" name="mul_ln96_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="17" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln96/10 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_ln96_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="49" slack="0"/>
<pin id="439" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96_1/10 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln18_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="49" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/10 "/>
</bind>
</comp>

<comp id="445" class="1004" name="t_9_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="27" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t_9/10 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sext_ln19_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/10 "/>
</bind>
</comp>

<comp id="455" class="1004" name="mul_ln19_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="24" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/10 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sext_ln19_9_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="55" slack="0"/>
<pin id="463" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_9/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln19_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="55" slack="0"/>
<pin id="467" dir="0" index="1" bw="49" slack="0"/>
<pin id="468" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/10 "/>
</bind>
</comp>

<comp id="471" class="1004" name="trunc_ln_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="24" slack="0"/>
<pin id="473" dir="0" index="1" bw="56" slack="0"/>
<pin id="474" dir="0" index="2" bw="7" slack="0"/>
<pin id="475" dir="0" index="3" bw="7" slack="0"/>
<pin id="476" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="481" class="1004" name="t_10_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="24" slack="0"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="t_10/10 "/>
</bind>
</comp>

<comp id="486" class="1005" name="k_4_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="493" class="1005" name="zext_ln77_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="12" slack="2"/>
<pin id="495" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln77 "/>
</bind>
</comp>

<comp id="500" class="1005" name="zext_ln83_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="2"/>
<pin id="502" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln83 "/>
</bind>
</comp>

<comp id="509" class="1005" name="zext_ln84_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="2"/>
<pin id="511" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln84 "/>
</bind>
</comp>

<comp id="517" class="1005" name="k_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="2"/>
<pin id="519" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="522" class="1005" name="zetas_addr_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="1"/>
<pin id="524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zetas_addr "/>
</bind>
</comp>

<comp id="527" class="1005" name="len_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="9" slack="1"/>
<pin id="529" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="len "/>
</bind>
</comp>

<comp id="532" class="1005" name="zext_ln86_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln86 "/>
</bind>
</comp>

<comp id="537" class="1005" name="zext_ln84_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="1"/>
<pin id="539" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln84_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="sext_ln86_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="54" slack="4"/>
<pin id="544" dir="1" index="1" bw="54" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln86 "/>
</bind>
</comp>

<comp id="550" class="1005" name="a_addr_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="1"/>
<pin id="552" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="555" class="1005" name="a_addr_15_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="1"/>
<pin id="557" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_15 "/>
</bind>
</comp>

<comp id="561" class="1005" name="j_4_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="566" class="1005" name="add_ln84_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="10" slack="1"/>
<pin id="568" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="571" class="1005" name="t_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="2"/>
<pin id="573" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="579" class="1005" name="j_3_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="0"/>
<pin id="581" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="584" class="1005" name="a_addr55_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="10" slack="1"/>
<pin id="586" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_addr55 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="36" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="62" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="118" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="118" pin="4"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="130" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="130" pin="4"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="205"><net_src comp="191" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="225"><net_src comp="114" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="75" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="126" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="233" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="126" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="233" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="126" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="114" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="242" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="248" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="252" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="227" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="141" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="141" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="283" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="296"><net_src comp="141" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="114" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="293" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="321"><net_src comp="6" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="141" pin="4"/><net_sink comp="317" pin=1"/></net>

<net id="335"><net_src comp="88" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="88" pin="7"/><net_sink comp="331" pin=1"/></net>

<net id="337"><net_src comp="331" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="342"><net_src comp="88" pin="7"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="338" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="347" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="40" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="42" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="352" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="376" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="44" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="46" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="48" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="399"><net_src comp="386" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="405"><net_src comp="151" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="151" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="16" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="151" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="430"><net_src comp="88" pin="7"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="56" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="431" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="40" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="42" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="437" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="44" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="46" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="48" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="484"><net_src comp="471" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="489"><net_src comp="58" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="496"><net_src comp="166" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="503"><net_src comp="175" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="512"><net_src comp="187" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="520"><net_src comp="210" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="525"><net_src comp="68" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="530"><net_src comp="221" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="535"><net_src comp="238" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="540"><net_src comp="266" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="545"><net_src comp="270" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="553"><net_src comp="81" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="558"><net_src comp="94" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="564"><net_src comp="317" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="569"><net_src comp="323" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="574"><net_src comp="88" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="582"><net_src comp="407" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="587"><net_src comp="106" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="88" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {6 8 10 }
 - Input state : 
	Port: invntt_tomont : a | {5 6 7 8 9 10 }
	Port: invntt_tomont : a_offset | {1 }
	Port: invntt_tomont : zetas | {3 4 }
  - Chain level:
	State 1
		zext_ln77 : 1
		store_ln83 : 1
	State 2
		zext_ln83 : 1
		tmp_11 : 1
		br_ln83 : 2
	State 3
		zext_ln84 : 1
		tmp_12 : 1
		icmp_ln84 : 2
		br_ln84 : 3
		k : 1
		zext_ln85 : 2
		zetas_addr : 3
		zetas_load : 4
	State 4
		zeta : 1
		zext_ln86 : 1
		empty_80 : 1
		add_ln84_1 : 1
		start : 2
		zext_ln84_1 : 3
		sext_ln86 : 2
	State 5
		icmp_ln86 : 1
		br_ln86 : 2
		trunc_ln87 : 1
		add_ln87 : 2
		zext_ln87 : 3
		a_addr : 4
		t : 5
		trunc_ln88 : 1
		add_ln88 : 2
		add_ln88_2 : 3
		zext_ln88_3 : 4
		a_addr_15 : 5
		a_load_20 : 6
		j_4 : 1
	State 6
		add_ln88_1 : 1
		store_ln88 : 2
	State 7
	State 8
		sub_ln89 : 1
		sext_ln90 : 2
		mul_ln90 : 3
		sext_ln90_1 : 4
		trunc_ln18_3 : 4
		t_11 : 5
		sext_ln19_11 : 6
		mul_ln19_2 : 7
		sext_ln19_12 : 8
		add_ln19_2 : 9
		trunc_ln19_1 : 10
		t_12 : 11
		store_ln90 : 12
	State 9
		icmp_ln95 : 1
		j_3 : 1
		br_ln95 : 2
		zext_ln96 : 1
		add_ln96 : 2
		zext_ln96_1 : 3
		a_addr55 : 4
		a_load : 5
	State 10
		sext_ln96 : 1
		mul_ln96 : 2
		sext_ln96_1 : 3
		trunc_ln18 : 3
		t_9 : 4
		sext_ln19 : 5
		mul_ln19 : 6
		sext_ln19_9 : 7
		add_ln19 : 8
		trunc_ln : 9
		t_10 : 10
		store_ln96 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |         k_fu_210         |    0    |    0    |    39   |
|          |      add_ln86_fu_233     |    0    |    0    |    17   |
|          |     add_ln84_1_fu_252    |    0    |    0    |    16   |
|          |      add_ln87_fu_283     |    0    |    0    |    19   |
|          |      add_ln88_fu_301     |    0    |    0    |    12   |
|          |     add_ln88_2_fu_307    |    0    |    0    |    12   |
|    add   |        j_4_fu_317        |    0    |    0    |    39   |
|          |      add_ln84_fu_323     |    0    |    0    |    16   |
|          |     add_ln88_1_fu_331    |    0    |    0    |    39   |
|          |     add_ln19_2_fu_380    |    0    |    0    |    62   |
|          |        j_3_fu_407        |    0    |    0    |    16   |
|          |      add_ln96_fu_417     |    0    |    0    |    18   |
|          |      add_ln19_fu_465     |    0    |    0    |    62   |
|----------|--------------------------|---------|---------|---------|
|          |      mul_ln90_fu_347     |    2    |    0    |    21   |
|          |        t_11_fu_360       |    4    |    0    |    21   |
|    mul   |     mul_ln19_2_fu_370    |    2    |    0    |    21   |
|          |      mul_ln96_fu_431     |    2    |    0    |    21   |
|          |        t_9_fu_445        |    4    |    0    |    21   |
|          |      mul_ln19_fu_455     |    2    |    0    |    21   |
|----------|--------------------------|---------|---------|---------|
|    sub   |        zeta_fu_227       |    0    |    0    |    30   |
|          |      sub_ln89_fu_338     |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln84_fu_201     |    0    |    0    |    8    |
|   icmp   |      empty_80_fu_242     |    0    |    0    |    13   |
|          |     icmp_ln86_fu_274     |    0    |    0    |    18   |
|          |     icmp_ln95_fu_401     |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|  select  |       start_fu_258       |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
|   read   | a_offset_read_read_fu_62 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|        tmp_fu_158        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln77_fu_166     |    0    |    0    |    0    |
|          |     zext_ln83_fu_175     |    0    |    0    |    0    |
|          |     zext_ln84_fu_187     |    0    |    0    |    0    |
|          |     zext_ln85_fu_216     |    0    |    0    |    0    |
|          |     zext_ln86_fu_238     |    0    |    0    |    0    |
|   zext   |    zext_ln84_1_fu_266    |    0    |    0    |    0    |
|          |     zext_ln87_fu_288     |    0    |    0    |    0    |
|          |     zext_ln88_fu_297     |    0    |    0    |    0    |
|          |    zext_ln88_3_fu_312    |    0    |    0    |    0    |
|          |     zext_ln96_fu_413     |    0    |    0    |    0    |
|          |    zext_ln96_1_fu_422    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|       tmp_11_fu_179      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_12_fu_191      |    0    |    0    |    0    |
|partselect|    trunc_ln19_1_fu_386   |    0    |    0    |    0    |
|          |      trunc_ln_fu_471     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    shl   |        len_fu_221        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     trunc_ln84_fu_248    |    0    |    0    |    0    |
|          |     trunc_ln87_fu_279    |    0    |    0    |    0    |
|   trunc  |     trunc_ln88_fu_293    |    0    |    0    |    0    |
|          |    trunc_ln18_3_fu_356   |    0    |    0    |    0    |
|          |     trunc_ln18_fu_441    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln86_fu_270     |    0    |    0    |    0    |
|          |     sext_ln90_fu_343     |    0    |    0    |    0    |
|          |    sext_ln90_1_fu_352    |    0    |    0    |    0    |
|          |    sext_ln19_11_fu_366   |    0    |    0    |    0    |
|          |    sext_ln19_12_fu_376   |    0    |    0    |    0    |
|   sext   |        t_12_fu_396       |    0    |    0    |    0    |
|          |     sext_ln96_fu_427     |    0    |    0    |    0    |
|          |    sext_ln96_1_fu_437    |    0    |    0    |    0    |
|          |     sext_ln19_fu_451     |    0    |    0    |    0    |
|          |    sext_ln19_9_fu_461    |    0    |    0    |    0    |
|          |        t_10_fu_481       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    16   |    0    |   623   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  a_addr55_reg_584 |   10   |
| a_addr_15_reg_555 |   10   |
|   a_addr_reg_550  |   10   |
|  add_ln84_reg_566 |   10   |
|    j_0_reg_138    |   32   |
|    j_1_reg_147    |    9   |
|    j_3_reg_579    |    9   |
|    j_4_reg_561    |   32   |
|     j_reg_126     |   10   |
|    k_4_reg_486    |   32   |
|     k_reg_517     |   32   |
|   len_0_reg_114   |    9   |
|    len_reg_527    |    9   |
| sext_ln86_reg_542 |   54   |
|     t_reg_571     |   32   |
| zetas_addr_reg_522|    8   |
| zext_ln77_reg_493 |   12   |
| zext_ln83_reg_500 |   10   |
|zext_ln84_1_reg_537|   10   |
| zext_ln84_reg_509 |   32   |
| zext_ln86_reg_532 |   32   |
+-------------------+--------+
|       Total       |   404  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_88 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_88 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_88 |  p2  |   4  |   0  |    0   ||    21   |
|   len_0_reg_114  |  p0  |   2  |   9  |   18   ||    9    |
|     j_reg_126    |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   190  || 8.60875 ||    84   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |   623  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   84   |
|  Register |    -   |    -   |   404  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    8   |   404  |   707  |
+-----------+--------+--------+--------+--------+
