<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>XBEGIN — Transactional Begin</title>
</head>
<body>
<h1 id="xbegin-transactional-begin">XBEGIN — Transactional Begin</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32bit Mode Support</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>C7 F8 XBEGIN rel16</td>
	<td>A</td>
	<td>V/V</td>
	<td>RTM</td>
	<td>Specifies the start of an RTM region. Provides a 16-bit relative offset to compute the address of the fallback instruction address at which execution resumes following an RTM abort.</td>
</tr>
<tr>
	<td>C7 F8 XBEGIN rel32</td>
	<td>A</td>
	<td>V/V</td>
	<td>RTM</td>
	<td>Specifies the start of an RTM region. Provides a 32-bit relative offset to compute the address of the fallback instruction address at which execution resumes following an RTM abort.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand2</td>
	<td>Operand3</td>
	<td>Operand4</td>
</tr>
<tr>
	<td>A</td>
	<td>Offset</td>
	<td>NA</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>The XBEGIN instruction specifies the start of an RTM code region. If the logical processor was not already in transactional execution, then the XBEGIN instruction causes the logical processor to transition into transactional execution. The XBEGIN instruction that transitions the logical processor into transactional execution is referred to as the outermost XBEGIN instruction. The instruction also specifies a relative offset to compute the address of the fallback code path following a transactional abort. On an RTM abort, the logical processor discards all architectural register and memory updates performed during the RTM execution and restores architectural state to that corresponding to the outermost XBEGIN instruction. The fallback address following an abort is computed from the outermost XBEGIN instruction.</p>
<h2 id="operation">Operation</h2>
<pre>XBEGIN
IF RTM_NEST_COUNT &lt; MAX_RTM_NEST_COUNT
  THEN
     RTM_NEST_COUNT++
     IF RTM_NEST_COUNT = 1 THEN
       IF 64-bit Mode
          THEN
               fallbackRIP ← RIP + SignExtend64(IMM)
                       (* RIP is instruction following XBEGIN instruction *)
             ELSE
               fallbackEIP ← EIP + SignExtend32(IMM)
                       (* EIP is instruction following XBEGIN instruction *)
       FI;
       IF (64-bit mode)
          THEN IF (fallbackRIP is not canonical)
             THEN #GP(0)
          FI;
          ELSE IF (fallbackEIP outside code segment limit)
             THEN #GP(0)
          FI;
       FI;
       RTM_ACTIVE ← 1
       Enter RTM Execution (* record register state, start tracking memory state*)
     FI; (* RTM_NEST_COUNT = 1 *)
  ELSE (* RTM_NEST_COUNT = MAX_RTM_NEST_COUNT *)
     GOTO RTM_ABORT_PROCESSING
FI;
(* For any RTM abort condition encountered during RTM execution *)
RTM_ABORT_PROCESSING:
  Restore architectural register state
  Discard memory updates performed in transaction
  Update EAX with status
  RTM_NEST_COUNT ← 0
  RTM_ACTIVE ← 0
  IF 64-bit mode
     THEN
       RIP ← fallbackRIP
     ELSE
       EIP ← fallbackEIP
  FI;
END
</pre>
<h2 id="flags-affected">Flags Affected</h2>
<p>None</p>
<h2 id="intel-c-c-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>XBEGIN:</td>
	<td>unsigned int _xbegin( void );</td>
</tr>
</table>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None</p>
<h2 id="protected-mode-exceptions">Protected Mode Exceptions</h2>
<table>
<tr>
	<td>#UD</td>
	<td>CPUID.(EAX=7, ECX=0):RTM[bit 11]=0. If LOCK prefix is used.</td>
</tr>
<tr>
	<td>#GP(0)</td>
	<td>If the fallback address is outside the CS segment.</td>
</tr>
</table>
<h2 id="real-address-mode-exceptions">Real-Address Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If the fallback address is outside the address space 0000H and FFFFH.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>CPUID.(EAX=7, ECX=0):RTM[bit 11]=0. If LOCK prefix is used.</td>
</tr>
</table>
<h2 id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If the fallback address is outside the address space 0000H and FFFFH.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>CPUID.(EAX=7, ECX=0):RTM[bit 11]=0. If LOCK prefix is used.</td>
</tr>
</table>
<h2 id="compatibility-mode-exceptions">Compatibility Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
<h2 id="64-bit-mode-exceptions">64-bit Mode Exceptions</h2>
<table>
<tr>
	<td>#UD</td>
	<td>CPUID.(EAX=7, ECX=0):RTM[bit 11] = 0. If LOCK prefix is used.</td>
</tr>
<tr>
	<td>#GP(0)</td>
	<td>If the fallback address is non-canonical.</td>
</tr>
</table>
</body>
</html>
