----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: 0
IF.PC: 4
IF.halt: 0
ID.nop: 0
ID.Instr: 00000000000000000000000010000011
ID.halt: 0
EX.nop: 1
EX.Read_data1: 0
EX.Read_data2: 0
EX.Rd: 0
EX.Store_data: 0
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.wrt_enable: 0
EX.instruction_ob: None
EX.halt: 0
MEM.nop: 1
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.instruction_ob: None
MEM.halt: 0
WB.nop: 1
WB.Wrt_data: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.instruction_ob: None
WB.halt: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: 0
IF.PC: 8
IF.halt: 0
ID.nop: 0
ID.Instr: 00000000010000000000000100000011
ID.halt: 0
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Rd: 1
EX.Store_data: 0
EX.Wrt_reg_addr: 0
EX.rd_mem: 1
EX.wrt_mem: 0
EX.wrt_enable: 1
EX.instruction_ob: <__main__.LW object at 0x000001E04A832C10>
EX.halt: 0
MEM.nop: 1
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.instruction_ob: None
MEM.halt: 0
WB.nop: 1
WB.Wrt_data: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.instruction_ob: None
WB.halt: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: 0
IF.PC: 12
IF.halt: 0
ID.nop: 0
ID.Instr: 00000000001000001000000110110011
ID.halt: 0
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 4
EX.Rd: 2
EX.Store_data: 0
EX.Wrt_reg_addr: 0
EX.rd_mem: 1
EX.wrt_mem: 0
EX.wrt_enable: 1
EX.instruction_ob: <__main__.LW object at 0x000001E04A832D00>
EX.halt: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
MEM.instruction_ob: <__main__.LW object at 0x000001E04A832970>
MEM.halt: 0
MEM.data_address: 0
WB.nop: 1
WB.Wrt_data: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.instruction_ob: None
WB.halt: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: 0
IF.PC: 12
IF.halt: 0
ID.nop: 0
ID.Instr: 00000000001000001000000110110011
ID.halt: 0
EX.nop: 1
EX.Read_data1: 0
EX.Read_data2: 0
EX.Rd: 3
EX.Store_data: 0
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.wrt_enable: 1
EX.instruction_ob: <__main__.ADD object at 0x000001E04A832A90>
EX.halt: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
MEM.instruction_ob: <__main__.LW object at 0x000001E04A832C70>
MEM.halt: 0
MEM.data_address: 4
WB.nop: 0
WB.Wrt_data: 1431655765
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1
WB.instruction_ob: <__main__.LW object at 0x000001E04A848430>
WB.halt: 0
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: 0
IF.PC: 16
IF.halt: 0
ID.nop: 0
ID.Instr: 00000000001100000010010000100011
ID.halt: 0
EX.nop: 0
EX.Read_data1: 1431655765
EX.Read_data2: 858993459
EX.Rd: 3
EX.Store_data: 0
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.wrt_enable: 1
EX.instruction_ob: <__main__.ADD object at 0x000001E04A7E0700>
EX.halt: 0
MEM.nop: 1
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
MEM.instruction_ob: <__main__.LW object at 0x000001E04A832C70>
MEM.halt: 0
MEM.data_address: 4
WB.nop: 0
WB.Wrt_data: 858993459
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
WB.instruction_ob: <__main__.LW object at 0x000001E04A848700>
WB.halt: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: 1
IF.PC: 16
IF.halt: 0
ID.nop: 1
ID.Instr: 11111111111111111111111111111111
ID.halt: 0
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 8
EX.Rd: 3
EX.Store_data: 2290649224
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.wrt_enable: 0
EX.instruction_ob: <__main__.SW object at 0x000001E04A832A90>
EX.halt: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 2290649224
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
MEM.instruction_ob: <__main__.ADD object at 0x000001E04A8488E0>
MEM.halt: 0
WB.nop: 1
WB.Wrt_data: 858993459
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
WB.instruction_ob: <__main__.LW object at 0x000001E04A848700>
WB.halt: 0
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: 1
IF.PC: 16
IF.halt: 0
ID.nop: 1
ID.Instr: 11111111111111111111111111111111
ID.halt: 0
EX.nop: 1
EX.Read_data1: 0
EX.Read_data2: 8
EX.Rd: 3
EX.Store_data: 2290649224
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.wrt_enable: 0
EX.instruction_ob: <__main__.SW object at 0x000001E04A832A90>
EX.halt: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 2290649224
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
MEM.instruction_ob: <__main__.SW object at 0x000001E04A852250>
MEM.halt: 0
MEM.data_address: 8
WB.nop: 0
WB.Wrt_data: 2290649224
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
WB.instruction_ob: <__main__.ADD object at 0x000001E04A852550>
WB.halt: 0
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: 1
IF.PC: 16
IF.halt: 0
ID.nop: 1
ID.Instr: 11111111111111111111111111111111
ID.halt: 0
EX.nop: 1
EX.Read_data1: 0
EX.Read_data2: 8
EX.Rd: 3
EX.Store_data: 2290649224
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.wrt_enable: 0
EX.instruction_ob: <__main__.SW object at 0x000001E04A832A90>
EX.halt: 0
MEM.nop: 1
MEM.ALUresult: 0
MEM.Store_data: 2290649224
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
MEM.instruction_ob: <__main__.SW object at 0x000001E04A852250>
MEM.halt: 0
MEM.data_address: 8
WB.nop: 0
WB.Wrt_data: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.instruction_ob: <__main__.SW object at 0x000001E04A852E80>
WB.halt: 0
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: 1
IF.PC: 16
IF.halt: 0
ID.nop: 1
ID.Instr: 11111111111111111111111111111111
ID.halt: 0
EX.nop: 1
EX.Read_data1: 0
EX.Read_data2: 8
EX.Rd: 3
EX.Store_data: 2290649224
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.wrt_enable: 0
EX.instruction_ob: <__main__.SW object at 0x000001E04A832A90>
EX.halt: 0
MEM.nop: 1
MEM.ALUresult: 0
MEM.Store_data: 2290649224
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
MEM.instruction_ob: <__main__.SW object at 0x000001E04A852250>
MEM.halt: 0
MEM.data_address: 8
WB.nop: 1
WB.Wrt_data: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.instruction_ob: <__main__.SW object at 0x000001E04A852E80>
WB.halt: 0
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: 1
IF.PC: 16
IF.halt: 0
ID.nop: 1
ID.Instr: 11111111111111111111111111111111
ID.halt: 0
EX.nop: 1
EX.Read_data1: 0
EX.Read_data2: 8
EX.Rd: 3
EX.Store_data: 2290649224
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.wrt_enable: 0
EX.instruction_ob: <__main__.SW object at 0x000001E04A832A90>
EX.halt: 0
MEM.nop: 1
MEM.ALUresult: 0
MEM.Store_data: 2290649224
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
MEM.instruction_ob: <__main__.SW object at 0x000001E04A852250>
MEM.halt: 0
MEM.data_address: 8
WB.nop: 1
WB.Wrt_data: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.instruction_ob: <__main__.SW object at 0x000001E04A852E80>
WB.halt: 0
