Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun  2 11:13:53 2025
| Host         : fpgalab215 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 97 register/latch pins with no clock driven by root clock pin: trx_clkc/clk_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 267 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.025        0.000                      0                  705        0.071        0.000                      0                  705        3.750        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.025        0.000                      0                  705        0.071        0.000                      0                  705        3.750        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 wr_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.732     5.334    clk_i_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  wr_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      5.515    10.849 r  wr_addr2/PCOUT[0]
                         net (fo=1, routed)           0.002    10.851    wr_addr2_n_153
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.614    15.036    clk_i_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/CLK
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.276    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.876    wr_addr_reg
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 wr_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.732     5.334    clk_i_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  wr_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      5.515    10.849 r  wr_addr2/PCOUT[10]
                         net (fo=1, routed)           0.002    10.851    wr_addr2_n_143
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.614    15.036    clk_i_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/CLK
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.276    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.876    wr_addr_reg
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 wr_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.732     5.334    clk_i_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  wr_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      5.515    10.849 r  wr_addr2/PCOUT[11]
                         net (fo=1, routed)           0.002    10.851    wr_addr2_n_142
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.614    15.036    clk_i_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/CLK
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.276    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.876    wr_addr_reg
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 wr_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.732     5.334    clk_i_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  wr_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      5.515    10.849 r  wr_addr2/PCOUT[12]
                         net (fo=1, routed)           0.002    10.851    wr_addr2_n_141
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.614    15.036    clk_i_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/CLK
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.276    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.876    wr_addr_reg
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 wr_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.732     5.334    clk_i_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  wr_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      5.515    10.849 r  wr_addr2/PCOUT[13]
                         net (fo=1, routed)           0.002    10.851    wr_addr2_n_140
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.614    15.036    clk_i_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/CLK
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.276    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.876    wr_addr_reg
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 wr_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.732     5.334    clk_i_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  wr_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      5.515    10.849 r  wr_addr2/PCOUT[14]
                         net (fo=1, routed)           0.002    10.851    wr_addr2_n_139
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.614    15.036    clk_i_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/CLK
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.276    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.876    wr_addr_reg
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 wr_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.732     5.334    clk_i_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  wr_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      5.515    10.849 r  wr_addr2/PCOUT[15]
                         net (fo=1, routed)           0.002    10.851    wr_addr2_n_138
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.614    15.036    clk_i_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/CLK
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.276    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.876    wr_addr_reg
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 wr_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.732     5.334    clk_i_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  wr_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      5.515    10.849 r  wr_addr2/PCOUT[16]
                         net (fo=1, routed)           0.002    10.851    wr_addr2_n_137
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.614    15.036    clk_i_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/CLK
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.276    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.876    wr_addr_reg
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 wr_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.732     5.334    clk_i_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  wr_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      5.515    10.849 r  wr_addr2/PCOUT[17]
                         net (fo=1, routed)           0.002    10.851    wr_addr2_n_136
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.614    15.036    clk_i_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/CLK
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.276    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    13.876    wr_addr_reg
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 wr_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.732     5.334    clk_i_IBUF_BUFG
    DSP48_X0Y34          DSP48E1                                      r  wr_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      5.515    10.849 r  wr_addr2/PCOUT[18]
                         net (fo=1, routed)           0.002    10.851    wr_addr2_n_135
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.614    15.036    clk_i_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  wr_addr_reg/CLK
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.276    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    13.876    wr_addr_reg
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  3.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.600     1.519    generatorc/dds_gen/U0/i_synth/aclk
    SLICE_X3Y84          FDRE                                         r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/Q
                         net (fo=51, routed)          0.253     1.913    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/ADDRD0
    SLICE_X2Y84          RAMD32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.871     2.036    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/WCLK
    SLICE_X2Y84          RAMD32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y84          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.842    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.600     1.519    generatorc/dds_gen/U0/i_synth/aclk
    SLICE_X3Y84          FDRE                                         r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/Q
                         net (fo=51, routed)          0.253     1.913    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/ADDRD0
    SLICE_X2Y84          RAMD32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.871     2.036    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/WCLK
    SLICE_X2Y84          RAMD32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y84          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.842    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.600     1.519    generatorc/dds_gen/U0/i_synth/aclk
    SLICE_X3Y84          FDRE                                         r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/Q
                         net (fo=51, routed)          0.253     1.913    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/ADDRD0
    SLICE_X2Y84          RAMD32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.871     2.036    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/WCLK
    SLICE_X2Y84          RAMD32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y84          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.842    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.600     1.519    generatorc/dds_gen/U0/i_synth/aclk
    SLICE_X3Y84          FDRE                                         r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/Q
                         net (fo=51, routed)          0.253     1.913    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/ADDRD0
    SLICE_X2Y84          RAMD32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.871     2.036    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/WCLK
    SLICE_X2Y84          RAMD32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y84          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.842    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.600     1.519    generatorc/dds_gen/U0/i_synth/aclk
    SLICE_X3Y84          FDRE                                         r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/Q
                         net (fo=51, routed)          0.253     1.913    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/ADDRD0
    SLICE_X2Y84          RAMD32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.871     2.036    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/WCLK
    SLICE_X2Y84          RAMD32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y84          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.842    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.600     1.519    generatorc/dds_gen/U0/i_synth/aclk
    SLICE_X3Y84          FDRE                                         r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/Q
                         net (fo=51, routed)          0.253     1.913    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/ADDRD0
    SLICE_X2Y84          RAMD32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.871     2.036    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/WCLK
    SLICE_X2Y84          RAMD32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y84          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.842    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.600     1.519    generatorc/dds_gen/U0/i_synth/aclk
    SLICE_X3Y84          FDRE                                         r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/Q
                         net (fo=51, routed)          0.253     1.913    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/ADDRD0
    SLICE_X2Y84          RAMS32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.871     2.036    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/WCLK
    SLICE_X2Y84          RAMS32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMD/CLK
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y84          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.842    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.600     1.519    generatorc/dds_gen/U0/i_synth/aclk
    SLICE_X3Y84          FDRE                                         r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_config_multichan.config_chan_expected_reg[0]/Q
                         net (fo=51, routed)          0.253     1.913    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/ADDRD0
    SLICE_X2Y84          RAMS32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.871     2.036    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/WCLK
    SLICE_X2Y84          RAMS32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMD_D1/CLK
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y84          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.842    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 generatorc/settings_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_poff.i_inc_ram/the_ram_reg_0_3_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.600     1.519    generatorc/clk_i_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  generatorc/settings_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  generatorc/settings_reg[28]/Q
                         net (fo=1, routed)           0.115     1.776    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_poff.i_inc_ram/the_ram_reg_0_3_12_15/DIA0
    SLICE_X2Y85          RAMD32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_poff.i_inc_ram/the_ram_reg_0_3_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.872     2.037    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_poff.i_inc_ram/the_ram_reg_0_3_12_15/WCLK
    SLICE_X2Y85          RAMD32                                       r  generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_poff.i_inc_ram/the_ram_reg_0_3_12_15/RAMA/CLK
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.681    generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_poff.i_inc_ram/the_ram_reg_0_3_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 trx_clkc/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trx_clkc/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.566     1.485    trx_clkc/clk_i_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  trx_clkc/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  trx_clkc/counter_reg[24]/Q
                         net (fo=2, routed)           0.119     1.746    trx_clkc/counter[24]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  trx_clkc/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    trx_clkc/counter_reg[24]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  trx_clkc/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    trx_clkc/data0[25]
    SLICE_X51Y100        FDRE                                         r  trx_clkc/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.830     1.995    trx_clkc/clk_i_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  trx_clkc/counter_reg[25]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    trx_clkc/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17  memoryc/video_memc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17  memoryc/video_memc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y18  memoryc/video_memc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y18  memoryc/video_memc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y19  memoryc/video_memc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y19  memoryc/video_memc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y20  memoryc/video_memc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y20  memoryc/video_memc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32  generatorc/dds_gen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33  memoryc/video_memc/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y84   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y84   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y84   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y84   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y84   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y84   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y84   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y84   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y81   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_poff.i_inc_ram/the_ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y81   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_poff.i_inc_ram/the_ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y83   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y83   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y83   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y83   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y83   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y83   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y83   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y83   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y84   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y84   generatorc/dds_gen/U0/i_synth/i_pinc_poff_in.i_mult_channel_prog_pinc.i_inc_ram/the_ram_reg_0_3_6_11/RAMA_D1/CLK



