INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:48:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 buffer16/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            lsq4/handshake_lsq_lsq4_core/stq_data_6_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 1.418ns (18.331%)  route 6.318ns (81.669%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3641, unset)         0.508     0.508    buffer16/clk
    SLICE_X49Y201        FDRE                                         r  buffer16/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y201        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer16/outs_reg[3]/Q
                         net (fo=6, routed)           0.457     1.163    buffer16/control/Q[3]
    SLICE_X48Y201        LUT5 (Prop_lut5_I3_O)        0.119     1.282 f  buffer16/control/transmitValue_i_2__87/O
                         net (fo=33, routed)          0.560     1.842    buffer17/control/outs_reg[5]
    SLICE_X41Y197        LUT6 (Prop_lut6_I4_O)        0.043     1.885 f  buffer17/control/transmitValue_i_4__19/O
                         net (fo=4, routed)           1.526     3.411    control_merge5/tehb/control/dataReg_reg[0]_4
    SLICE_X47Y139        LUT6 (Prop_lut6_I3_O)        0.043     3.454 f  control_merge5/tehb/control/dataReg[0]_i_2__6/O
                         net (fo=7, routed)           0.233     3.687    control_merge5/tehb/control/fullReg_reg_3
    SLICE_X46Y139        LUT4 (Prop_lut4_I0_O)        0.045     3.732 f  control_merge5/tehb/control/fullReg_i_2__19/O
                         net (fo=4, routed)           0.313     4.044    control_merge5/tehb/control/transmitValue_reg_0
    SLICE_X44Y139        LUT2 (Prop_lut2_I0_O)        0.133     4.177 f  control_merge5/tehb/control/outputValid_i_4__4/O
                         net (fo=5, routed)           0.335     4.513    control_merge7/tehb/control/transmitValue_reg_11
    SLICE_X42Y139        LUT5 (Prop_lut5_I4_O)        0.127     4.640 f  control_merge7/tehb/control/C_loadEn_INST_0_i_5/O
                         net (fo=27, routed)          0.707     5.347    lsq4/handshake_lsq_lsq4_core/stq_data_6_q_reg[0]_0
    SLICE_X38Y118        LUT6 (Prop_lut6_I0_O)        0.043     5.390 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q[31]_i_8__0/O
                         net (fo=3, routed)           0.216     5.606    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/entry_port_options_0_0
    SLICE_X39Y117        LUT4 (Prop_lut4_I0_O)        0.043     5.649 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q[31]_i_17__0/O
                         net (fo=1, routed)           0.000     5.649    lsq4/handshake_lsq_lsq4_core/stq_data_0_q[31]_i_17__0_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.900 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     5.900    lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_5__0_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.949 r  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     5.949    lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_4__0_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.998 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.998    lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_9__0_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     6.105 f  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_8__0/O[2]
                         net (fo=1, routed)           0.444     6.548    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/TEMP_11_double_out_01[14]
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.118     6.666 r  lsq4/handshake_lsq_lsq4_core/stq_data_6_q[31]_i_2__0/O
                         net (fo=34, routed)          0.349     7.016    lsq4/handshake_lsq_lsq4_core/stq_data_wen_6
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.050     7.066 r  lsq4/handshake_lsq_lsq4_core/stq_data_6_q[31]_i_1__0/O
                         net (fo=32, routed)          1.178     8.244    lsq4/handshake_lsq_lsq4_core/stq_data_6_q[31]_i_1__0_n_0
    SLICE_X71Y107        FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_6_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=3641, unset)         0.483    10.683    lsq4/handshake_lsq_lsq4_core/clk
    SLICE_X71Y107        FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_6_q_reg[11]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
    SLICE_X71Y107        FDRE (Setup_fdre_C_R)       -0.378    10.269    lsq4/handshake_lsq_lsq4_core/stq_data_6_q_reg[11]
  -------------------------------------------------------------------
                         required time                         10.269    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  2.026    




