
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     3    0.087715    0.204675    1.649512    2.128109 v cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.208149    0.021844    2.149952 v cell3/config_data_in (fpgacell)
                                              2.149952   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
                                  0.250000    0.732526   clock uncertainty
                                  0.000000    0.732526   clock reconvergence pessimism
                                  0.336310    1.068836   library hold time
                                              1.068836   data required time
---------------------------------------------------------------------------------------------
                                              1.068836   data required time
                                             -2.149952   data arrival time
---------------------------------------------------------------------------------------------
                                              1.081116   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     3    0.115187    0.264769    1.685442    2.163389 v cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.269944    0.030493    2.193882 v cell1/config_data_in (fpgacell)
                                              2.193882   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
                                  0.250000    0.745481   clock uncertainty
                                  0.000000    0.745481   clock reconvergence pessimism
                                  0.336310    1.081792   library hold time
                                              1.081792   data required time
---------------------------------------------------------------------------------------------
                                              1.081792   data required time
                                             -2.193882   data arrival time
---------------------------------------------------------------------------------------------
                                              1.112091   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     3    0.107826    0.243963    1.692573    2.188054 v cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.244513    0.005727    2.193781 v cell2/config_data_in (fpgacell)
                                              2.193781   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
                                  0.250000    0.728597   clock uncertainty
                                  0.000000    0.728597   clock reconvergence pessimism
                                  0.336310    1.064907   library hold time
                                              1.064907   data required time
---------------------------------------------------------------------------------------------
                                              1.064907   data required time
                                             -2.193781   data arrival time
---------------------------------------------------------------------------------------------
                                              1.128874   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003529    0.022891    0.012960 2000.013062 ^ config_data_in (in)
                                                         config_data_in (net)
                      0.022891    0.000000 2000.013062 ^ input1/A (sky130_fd_sc_hd__buf_2)
     1    0.037735    0.186266    0.200316 2000.213379 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.186289    0.001819 2000.215088 ^ cell0/config_data_in (fpgacell)
                                           2000.215088   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
                                  0.250000    0.727947   clock uncertainty
                                  0.000000    0.727947   clock reconvergence pessimism
                                  0.438870    1.166817   library hold time
                                              1.166817   data required time
---------------------------------------------------------------------------------------------
                                              1.166817   data required time
                                           -2000.215088   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.048218   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.139034    0.002956 2000.216553 ^ cell3/nrst (fpgacell)
                                           2000.216553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
                                  0.250000    0.732526   clock uncertainty
                                  0.000000    0.732526   clock reconvergence pessimism
                                  0.077920    0.810446   library hold time
                                              0.810446   data required time
---------------------------------------------------------------------------------------------
                                              0.810446   data required time
                                           -2000.216553   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.406128   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.140633    0.012278 2000.225830 ^ cell2/nrst (fpgacell)
                                           2000.225830   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
                                  0.250000    0.728597   clock uncertainty
                                  0.000000    0.728597   clock reconvergence pessimism
                                  0.077920    0.806517   library hold time
                                              0.806517   data required time
---------------------------------------------------------------------------------------------
                                              0.806517   data required time
                                           -2000.225830   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.419312   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011060    0.026827    0.017963 2000.018066 v en (in)
                                                         en (net)
                      0.026828    0.000000 2000.018066 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120355    0.072522    0.155751 2000.173706 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.072786    0.003638 2000.177368 v cell3/en (fpgacell)
                                           2000.177368   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
                                  0.250000    0.732526   clock uncertainty
                                  0.000000    0.732526   clock reconvergence pessimism
                                 -0.070010    0.662516   library hold time
                                              0.662516   data required time
---------------------------------------------------------------------------------------------
                                              0.662516   data required time
                                           -2000.177368   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.514893   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011060    0.026827    0.017963 2000.018066 v en (in)
                                                         en (net)
                      0.026828    0.000000 2000.018066 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120355    0.072522    0.155751 2000.173706 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.076533    0.013188 2000.187012 v cell2/en (fpgacell)
                                           2000.187012   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
                                  0.250000    0.728597   clock uncertainty
                                  0.000000    0.728597   clock reconvergence pessimism
                                 -0.070010    0.658587   library hold time
                                              0.658587   data required time
---------------------------------------------------------------------------------------------
                                              0.658587   data required time
                                           -2000.187012   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.528442   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.226138    0.058890 2000.474365 ^ cell1/nrst (fpgacell)
                                           2000.474365   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
                                  0.250000    0.745481   clock uncertainty
                                  0.000000    0.745481   clock reconvergence pessimism
                                  0.077920    0.823402   library hold time
                                              0.823402   data required time
---------------------------------------------------------------------------------------------
                                              0.823402   data required time
                                           -2000.474365   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.651001   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
                                           2000.482788   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
                                  0.250000    0.727947   clock uncertainty
                                  0.000000    0.727947   clock reconvergence pessimism
                                  0.077920    0.805867   library hold time
                                              0.805867   data required time
---------------------------------------------------------------------------------------------
                                              0.805867   data required time
                                           -2000.482788   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.677002   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011060    0.026827    0.017963 2000.018066 v en (in)
                                                         en (net)
                      0.026828    0.000000 2000.018066 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120355    0.072522    0.155751 2000.173706 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.072651    0.002728 2000.176514 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.196271    0.100750    0.168711 2000.345215 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.170738    0.068212 2000.413452 v cell1/en (fpgacell)
                                           2000.413452   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
                                  0.250000    0.745481   clock uncertainty
                                  0.000000    0.745481   clock reconvergence pessimism
                                 -0.070010    0.675471   library hold time
                                              0.675471   data required time
---------------------------------------------------------------------------------------------
                                              0.675471   data required time
                                           -2000.413452   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.737915   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011060    0.026827    0.017963 2000.018066 v en (in)
                                                         en (net)
                      0.026828    0.000000 2000.018066 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120355    0.072522    0.155751 2000.173706 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.072651    0.002728 2000.176514 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.196271    0.100750    0.168711 2000.345215 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.183789    0.077534 2000.422729 v cell0/en (fpgacell)
                                           2000.422729   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
                                  0.250000    0.727947   clock uncertainty
                                  0.000000    0.727947   clock reconvergence pessimism
                                 -0.070010    0.657937   library hold time
                                              0.657937   data required time
---------------------------------------------------------------------------------------------
                                              0.657937   data required time
                                           -2000.422729   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.764771   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011157    0.027042    0.018190 2000.018188 v config_en (in)
                                                         config_en (net)
                      0.027043    0.000000 2000.018188 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124747    0.074645    0.156660 2000.174927 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.074896    0.003638 2000.178589 v cell3/config_en (fpgacell)
                                           2000.178589   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
                                  0.250000    0.732526   clock uncertainty
                                  0.000000    0.732526   clock reconvergence pessimism
                                 -1.064420   -0.331894   library hold time
                                             -0.331894   data required time
---------------------------------------------------------------------------------------------
                                             -0.331894   data required time
                                           -2000.178589   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.510498   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011157    0.027042    0.018190 2000.018188 v config_en (in)
                                                         config_en (net)
                      0.027043    0.000000 2000.018188 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124747    0.074645    0.156660 2000.174927 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.079519    0.014779 2000.189697 v cell2/config_en (fpgacell)
                                           2000.189697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
                                  0.250000    0.728597   clock uncertainty
                                  0.000000    0.728597   clock reconvergence pessimism
                                 -1.064420   -0.335823   library hold time
                                             -0.335823   data required time
---------------------------------------------------------------------------------------------
                                             -0.335823   data required time
                                           -2000.189697   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.525513   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011157    0.027042    0.018190 2000.018188 v config_en (in)
                                                         config_en (net)
                      0.027043    0.000000 2000.018188 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124747    0.074645    0.156660 2000.174927 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.074706    0.001819 2000.176758 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.191288    0.097711    0.169393 2000.346069 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.164930    0.065256 2000.411377 v cell1/config_en (fpgacell)
                                           2000.411377   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
                                  0.250000    0.745481   clock uncertainty
                                  0.000000    0.745481   clock reconvergence pessimism
                                 -1.064420   -0.318939   library hold time
                                             -0.318939   data required time
---------------------------------------------------------------------------------------------
                                             -0.318939   data required time
                                           -2000.411377   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.730347   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011157    0.027042    0.018190 2000.018188 v config_en (in)
                                                         config_en (net)
                      0.027043    0.000000 2000.018188 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124747    0.074645    0.156660 2000.174927 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.074706    0.001819 2000.176758 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.191288    0.097711    0.169393 2000.346069 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.179310    0.075488 2000.421631 v cell0/config_en (fpgacell)
                                           2000.421631   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
                                  0.250000    0.727947   clock uncertainty
                                  0.000000    0.727947   clock reconvergence pessimism
                                 -1.064420   -0.336473   library hold time
                                             -0.336473   data required time
---------------------------------------------------------------------------------------------
                                             -0.336473   data required time
                                           -2000.421631   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.758057   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     3    0.036513    0.093272    1.576429    2.058954 v cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.093439    0.004651    2.063606 v output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034290    0.089413    0.202215    2.265821 v output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.089414    0.000366    2.266187 v config_data_out (out)
                                              2.266187   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                             -2.266187   data arrival time
---------------------------------------------------------------------------------------------
                                           2002.016113   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.006107    0.021783   10.696486   11.174434 v cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.021783    0.000079   11.174512 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089625    0.170463   11.344975 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.089625    0.000356   11.345331 v io_south_out[13] (out)
                                             11.345331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.345331   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.095215   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.006128    0.021835   10.703155   11.181102 v cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.021835    0.000100   11.181202 v output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.089110    0.170172   11.351375 v output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.089110    0.000242   11.351617 v io_west_out[13] (out)
                                             11.351617   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.351617   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.101562   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.006163    0.021858   10.703195   11.181791 v cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.021858    0.000103   11.181894 v output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034110    0.089131    0.170200   11.352094 v output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.089131    0.000242   11.352336 v io_west_out[29] (out)
                                             11.352336   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.352336   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.102295   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.006053    0.021747   10.696424   11.191905 v cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.021747    0.000076   11.191982 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089625    0.170449   11.362431 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.089625    0.000356   11.362786 v io_south_out[29] (out)
                                             11.362786   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.362786   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.112671   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.005531    0.021408   10.748816   11.226763 v cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.021408    0.000075   11.226838 v output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.089481    0.170203   11.397042 v output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.089482    0.000345   11.397387 v io_south_out[7] (out)
                                             11.397387   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.397387   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.147217   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.005448    0.021351   10.748720   11.244203 v cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.021351    0.000074   11.244276 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.089481    0.170180   11.414456 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.089481    0.000345   11.414801 v io_south_out[23] (out)
                                             11.414801   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.414801   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.164795   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.005544    0.021431   10.787764   11.265712 v cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.021431    0.000072   11.265783 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089622    0.170321   11.436104 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.089622    0.000356   11.436460 v io_south_out[11] (out)
                                             11.436460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.436460   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.186401   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.005601    0.021469   10.787828   11.283311 v cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.021469    0.000075   11.283385 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.089482    0.170228   11.453613 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.089482    0.000345   11.453959 v io_south_out[27] (out)
                                             11.453959   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.453959   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.203857   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.006403    0.022175   10.812889   11.291486 v cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.022175    0.000102   11.291588 v output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.088989    0.170202   11.461789 v output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.088989    0.000242   11.462031 v io_west_out[23] (out)
                                             11.462031   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.462031   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.212036   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.006588    0.022297   10.813099   11.291047 v cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.022297    0.000105   11.291151 v output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.089268    0.170473   11.461624 v output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.089268    0.000260   11.461884 v io_west_out[7] (out)
                                             11.461884   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.461884   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.211792   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.006034    0.021736   10.815578   11.293525 v cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.021736    0.000100   11.293625 v output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034047    0.088995    0.170033   11.463658 v output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.088995    0.000242   11.463901 v io_west_out[11] (out)
                                             11.463901   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.463901   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.213867   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.006076    0.021764   10.815624   11.294221 v cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.021764    0.000102   11.294323 v output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034164    0.089253    0.170249   11.464572 v output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.089253    0.000260   11.464832 v io_west_out[27] (out)
                                             11.464832   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.464832   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.214844   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.005144    0.021170   10.846500   11.324448 v cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.021170    0.000072   11.324519 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089619    0.170215   11.494735 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.089620    0.000356   11.495090 v io_south_out[4] (out)
                                             11.495090   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.495090   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.244995   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.005201    0.021208   10.846565   11.342047 v cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.021208    0.000075   11.342121 v output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.089479    0.170123   11.512244 v output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.089480    0.000345   11.512589 v io_south_out[20] (out)
                                             11.512589   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.512589   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.262573   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.005131    0.021161   10.867595   11.345542 v cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.021161    0.000075   11.345617 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089619    0.170211   11.515829 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.089620    0.000356   11.516185 v io_south_out[5] (out)
                                             11.516185   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.516185   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.266235   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.005780    0.021583   10.880518   11.359115 v cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.021583    0.000035   11.359150 v output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034245    0.089439    0.170306   11.529456 v output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.089440    0.000286   11.529742 v io_west_out[20] (out)
                                             11.529742   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.529742   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.279663   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.005734    0.021557   10.880457   11.358404 v cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.021557    0.000100   11.358504 v output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.089085    0.170042   11.528546 v output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.089085    0.000242   11.528789 v io_west_out[4] (out)
                                             11.528789   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.528789   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.278687   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.005048    0.021104   10.867499   11.362981 v cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.021104    0.000074   11.363055 v output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089619    0.170189   11.533244 v output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.089619    0.000356   11.533600 v io_south_out[21] (out)
                                             11.533600   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.533600   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.283447   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005767    0.022323   10.890919   11.373445 v cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.022323    0.000031   11.373476 v output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033937    0.088727    0.170126   11.543602 v output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.088727    0.000165   11.543767 v io_east_out[29] (out)
                                             11.543767   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.543767   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.293701   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.005585    0.022093   10.890633   11.386114 v cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.022093    0.000033   11.386147 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034172    0.089263    0.170417   11.556565 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.089263    0.000235   11.556800 v io_east_out[13] (out)
                                             11.556800   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.556800   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.306641   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.005193    0.021601   10.908010   11.385959 v cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.021601    0.000074   11.386032 v output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.089483    0.170282   11.556314 v output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.089484    0.000345   11.556658 v io_south_out[3] (out)
                                             11.556658   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.556658   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.306641   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.007193    0.022527   10.918600   11.396547 v cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.022527    0.000074   11.396621 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.089492    0.170655   11.567276 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.089492    0.000345   11.567621 v io_south_out[10] (out)
                                             11.567621   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.567621   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.317627   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.008095    0.022994   10.923148   11.401095 v cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.022994    0.000099   11.401195 v output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034096    0.089112    0.170632   11.571827 v output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.089112    0.000242   11.572070 v io_west_out[8] (out)
                                             11.572070   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.572070   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.322144   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.005305    0.021737   10.908185   11.403666 v cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.021737    0.000078   11.403745 v output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089625    0.170444   11.574189 v output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.089625    0.000356   11.574545 v io_south_out[19] (out)
                                             11.574545   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.574545   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.324341   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.008139    0.023012   10.923199   11.401795 v cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.023012    0.000102   11.401897 v output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034103    0.089127    0.170653   11.572551 v output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.089127    0.000242   11.572793 v io_west_out[24] (out)
                                             11.572793   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.572793   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.322754   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.005136    0.021543   10.929941   11.408538 v cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.021543    0.000058   11.408595 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089542    0.170275   11.578871 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.089543    0.000374   11.579245 v io_north_out[13] (out)
                                             11.579245   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.579245   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.329224   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005604    0.022106   10.932463   11.414989 v cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.022106    0.000030   11.415019 v output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034064    0.089015    0.170249   11.585267 v output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.089015    0.000200   11.585467 v io_east_out[23] (out)
                                             11.585467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.585467   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.335327   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005099    0.021499   10.929884   11.412410 v cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.021499    0.000057   11.412467 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034485    0.090007    0.170630   11.583097 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.090008    0.000401   11.583498 v io_north_out[29] (out)
                                             11.583498   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.583498   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.333496   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.006087    0.021768   10.934487   11.412435 v cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.021768    0.000036   11.412471 v output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.089094    0.170131   11.582602 v output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.089094    0.000242   11.582845 v io_west_out[5] (out)
                                             11.582845   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.582845   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.332764   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.007305    0.022601   10.918727   11.414208 v cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.022601    0.000078   11.414287 v output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034329    0.089661    0.170818   11.585105 v output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.089662    0.000357   11.585462 v io_south_out[26] (out)
                                             11.585462   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.585462   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.335327   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.006093    0.021787   10.936250   11.414197 v cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.021787    0.000074   11.414270 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089625    0.170465   11.584735 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.089626    0.000356   11.585092 v io_south_out[8] (out)
                                             11.585092   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.585092   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.335083   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.006063    0.021756   10.934451   11.413048 v cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.021756    0.000103   11.413151 v output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034144    0.089208    0.170216   11.583366 v output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.089208    0.000251   11.583618 v io_west_out[21] (out)
                                             11.583618   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.583618   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.333496   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.005414    0.021869   10.932165   11.427647 v cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.021869    0.000024   11.427670 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034082    0.089055    0.170179   11.597849 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.089055    0.000209   11.598058 v io_east_out[7] (out)
                                             11.598058   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.598058   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.348022   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.006063    0.022090   10.946954   11.425550 v cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.022090    0.000103   11.425653 v output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034103    0.089118    0.170281   11.595934 v output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.089118    0.000242   11.596177 v io_west_out[19] (out)
                                             11.596177   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.596177   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.346191   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.006034    0.022070   10.946921   11.424869 v cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.022070    0.000100   11.424969 v output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.089122    0.170276   11.595245 v output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.089122    0.000242   11.595488 v io_west_out[3] (out)
                                             11.595488   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.595488   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.345337   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.006048    0.021757   10.936197   11.431679 v cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.021757    0.000074   11.431753 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089625    0.170452   11.602205 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.089625    0.000356   11.602561 v io_south_out[24] (out)
                                             11.602561   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.602561   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.352539   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.006072    0.021757   10.982604   11.460552 v cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.021757    0.000036   11.460588 v output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.089118    0.170149   11.630736 v output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.089118    0.000242   11.630980 v io_west_out[10] (out)
                                             11.630980   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.630980   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.380981   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.006063    0.021755   10.982584   11.461181 v cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.021755    0.000103   11.461284 v output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034142    0.089203    0.170211   11.631495 v output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.089203    0.000251   11.631746 v io_west_out[26] (out)
                                             11.631746   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.631746   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.381714   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.006034    0.022533   10.991606   11.469554 v cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.022533    0.000100   11.469654 v output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034128    0.089180    0.170500   11.640154 v output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.089180    0.000251   11.640406 v io_west_out[14] (out)
                                             11.640406   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.640406   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.390381   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.006111    0.022589   10.991692   11.470288 v cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.022589    0.000102   11.470390 v output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.089101    0.170464   11.640854 v output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.089101    0.000242   11.641096 v io_west_out[30] (out)
                                             11.641096   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.641096   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.390991   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.006031    0.022539   10.996688   11.474636 v cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.022539    0.000075   11.474711 v output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089632    0.170768   11.645479 v output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.089633    0.000356   11.645836 v io_south_out[12] (out)
                                             11.645836   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.645836   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.395752   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.005994    0.022502   11.014038   11.492635 v cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.022502    0.000062   11.492697 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089551    0.170663   11.663360 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.089552    0.000374   11.663733 v io_north_out[11] (out)
                                             11.663733   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.663733   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.413696   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.005948    0.022479   10.996595   11.492077 v cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.022479    0.000074   11.492150 v output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089632    0.170744   11.662895 v output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.089632    0.000356   11.663251 v io_south_out[28] (out)
                                             11.663251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.663251   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.413330   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005874    0.022415   11.013906   11.496431 v cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.022415    0.000060   11.496491 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089551    0.170627   11.667118 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.089551    0.000374   11.667492 v io_north_out[27] (out)
                                             11.667492   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.667492   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.417358   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.006331    0.022746   11.021242   11.499189 v cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.022746    0.000075   11.499265 v output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.089494    0.170743   11.670009 v output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.089494    0.000345   11.670353 v io_south_out[14] (out)
                                             11.670353   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.670353   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.420410   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005495    0.021969   11.026512   11.509039 v cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.021969    0.000024   11.509063 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033914    0.088675    0.169941   11.679003 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.088675    0.000165   11.679168 v io_east_out[27] (out)
                                             11.679168   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.679168   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.429199   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005703    0.022242   11.024967   11.507493 v cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.022242    0.000030   11.507524 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034143    0.089198    0.170430   11.677953 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.089198    0.000226   11.678180 v io_east_out[31] (out)
                                             11.678180   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.678180   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.428101   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.005193    0.022289   11.028269   11.506217 v cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.022289    0.000074   11.506290 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089630    0.170667   11.676957 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.089630    0.000356   11.677314 v io_south_out[15] (out)
                                             11.677314   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.677314   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.427124   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.005264    0.021700   11.035943   11.514540 v cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.021700    0.000061   11.514601 v output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034496    0.090033    0.170731   11.685332 v output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.090034    0.000402   11.685735 v io_north_out[7] (out)
                                             11.685735   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.685735   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.435547   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.006569    0.022113   11.035758   11.513706 v cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.022113    0.000077   11.513783 v output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089628    0.170596   11.684380 v output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.089629    0.000356   11.684735 v io_south_out[9] (out)
                                             11.684735   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.684735   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.434692   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.005575    0.022080   11.024767   11.520249 v cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.022080    0.000024   11.520273 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033895    0.088635    0.169950   11.690224 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.088635    0.000165   11.690389 v io_east_out[15] (out)
                                             11.690389   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.690389   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.440308   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005136    0.021545   11.035744   11.518270 v cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.021545    0.000058   11.518327 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089542    0.170276   11.688603 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.089543    0.000374   11.688977 v io_north_out[23] (out)
                                             11.688977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.688977   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.438965   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.006248    0.022685   11.021149   11.516630 v cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.022685    0.000074   11.516705 v output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.089493    0.170719   11.687424 v output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.089494    0.000345   11.687768 v io_south_out[30] (out)
                                             11.687768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.687768   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.437622   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.005692    0.022216   11.026819   11.522301 v cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.022216    0.000036   11.522336 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.033983    0.088834    0.170155   11.692492 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.088834    0.000183   11.692675 v io_east_out[11] (out)
                                             11.692675   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.692675   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.442627   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.005148    0.022236   11.028195   11.523678 v cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.022236    0.000074   11.523751 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089629    0.170646   11.694397 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.089630    0.000356   11.694753 v io_south_out[31] (out)
                                             11.694753   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.694753   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.444702   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.005560    0.030641   11.041008   11.518955 v cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.030641    0.000080   11.519035 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034326    0.089605    0.174264   11.693299 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.089606    0.000357   11.693656 v io_south_out[6] (out)
                                             11.693656   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.693656   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.443481   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.006303    0.022720   11.046156   11.524753 v cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.022720    0.000102   11.524856 v output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.089246    0.170621   11.695476 v output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.089246    0.000260   11.695736 v io_west_out[22] (out)
                                             11.695736   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.695736   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.445557   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.006208    0.022651   11.046051   11.523998 v cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.022651    0.000099   11.524097 v output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034049    0.089007    0.170406   11.694504 v output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.089007    0.000242   11.694746 v io_west_out[6] (out)
                                             11.694746   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.694746   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.444702   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.006936    0.022356   11.036177   11.531658 v cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.022356    0.000088   11.531747 v output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034434    0.089920    0.170859   11.702605 v output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.089921    0.000430   11.703035 v io_south_out[25] (out)
                                             11.703035   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.703035   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.452881   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.005453    0.030476   11.040783   11.536264 v cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.030476    0.000076   11.536341 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089584    0.174174   11.710515 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.089584    0.000356   11.710871 v io_south_out[22] (out)
                                             11.710871   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.710871   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.460815   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.005893    0.022440   11.071884   11.549831 v cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.022440    0.000074   11.549906 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089631    0.170728   11.720634 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.089632    0.000356   11.720990 v io_south_out[1] (out)
                                             11.720990   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.720990   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.470825   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.006111    0.021787   11.081154   11.559751 v cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.021787    0.000102   11.559853 v output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.089119    0.170161   11.730014 v output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.089119    0.000242   11.730256 v io_west_out[25] (out)
                                             11.730256   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.730256   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.480103   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.006007    0.021718   11.081036   11.558984 v cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.021718    0.000099   11.559083 v output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.089087    0.170107   11.729190 v output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.089087    0.000242   11.729432 v io_west_out[9] (out)
                                             11.729432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.729432   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.479492   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.005848    0.022407   11.071834   11.567315 v cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.022407    0.000074   11.567389 v output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089631    0.170715   11.738104 v output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.089631    0.000356   11.738461 v io_south_out[17] (out)
                                             11.738461   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.738461   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.488281   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.006072    0.024854   11.113050   11.590997 v cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.024854    0.000036   11.591032 v output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.089103    0.171435   11.762467 v output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.089103    0.000242   11.762711 v io_west_out[15] (out)
                                             11.762711   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.762711   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.512695   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.006039    0.024835   11.113004   11.591600 v cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.024835    0.000102   11.591702 v output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034135    0.089187    0.171490   11.763192 v output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.089187    0.000251   11.763444 v io_west_out[31] (out)
                                             11.763444   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.763444   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.513306   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.006011    0.022527   11.120648   11.599245 v cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.022527    0.000102   11.599347 v output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.089244    0.170543   11.769890 v output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.089244    0.000260   11.770150 v io_west_out[17] (out)
                                             11.770150   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.770150   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.520142   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.005907    0.022452   11.120534   11.598481 v cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.022452    0.000099   11.598581 v output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034040    0.088986    0.170308   11.768889 v output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.088986    0.000242   11.769132 v io_west_out[1] (out)
                                             11.769132   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.769132   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.519043   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.006195    0.022653   11.124216   11.606743 v cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.022653    0.000024   11.606767 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.033953    0.088769    0.170282   11.777049 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.088769    0.000174   11.777223 v io_east_out[20] (out)
                                             11.777223   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.777223   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.527222   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.006198    0.022655   11.137078   11.619604 v cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.022655    0.000030   11.619635 v output150/A (sky130_fd_sc_hd__buf_2)
     1    0.033993    0.088858    0.170350   11.789985 v output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.088858    0.000183   11.790168 v io_east_out[21] (out)
                                             11.790168   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.790168   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.540161   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.006275    0.022710   11.124306   11.619787 v cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.022710    0.000024   11.619811 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.033973    0.088817    0.170336   11.790147 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.088817    0.000183   11.790330 v io_east_out[4] (out)
                                             11.790330   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.790330   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.540161   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.005774    0.022332   11.149674   11.628271 v cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.022332    0.000059   11.628329 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.089464    0.170533   11.798862 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.089464    0.000361   11.799224 v io_north_out[5] (out)
                                             11.799224   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.799224   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.549316   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.006795    0.023073   11.149436   11.631963 v cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.023073    0.000030   11.631992 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034019    0.088923    0.170561   11.802554 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.088923    0.000192   11.802746 v io_east_out[26] (out)
                                             11.802746   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.802746   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.552734   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.006075    0.022566   11.136942   11.632424 v cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.022566    0.000024   11.632448 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033895    0.088640    0.170146   11.802594 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.088640    0.000165   11.802759 v io_east_out[5] (out)
                                             11.802759   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.802759   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.552734   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005699    0.022239   11.149558   11.632084 v cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.022239    0.000057   11.632141 v output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034240    0.089470    0.170501   11.802642 v output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.089470    0.000361   11.803003 v io_north_out[21] (out)
                                             11.803003   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.803003   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.552856   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.004926    0.021302   11.152318   11.630915 v cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.021302    0.000057   11.630971 v output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034240    0.089461    0.170123   11.801095 v output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.089462    0.000361   11.801456 v io_north_out[8] (out)
                                             11.801456   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.801456   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.551270   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005012    0.021403   11.152452   11.634978 v cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.021403    0.000060   11.635039 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089541    0.170219   11.805258 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.089542    0.000374   11.805632 v io_north_out[24] (out)
                                             11.805632   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.805632   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.555664   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.006675    0.022986   11.149303   11.644785 v cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.022986    0.000024   11.644809 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033902    0.088658    0.170328   11.815137 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.088658    0.000165   11.815302 v io_east_out[10] (out)
                                             11.815302   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.815302   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.565186   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005685    0.022219   11.163010   11.645535 v cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.022219    0.000030   11.645566 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.088692    0.170053   11.815619 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.088692    0.000165   11.815784 v io_east_out[24] (out)
                                             11.815784   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.815784   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.565674   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.007274    0.023424   11.168454   11.647051 v cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.023424    0.000059   11.647109 v output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089554    0.171045   11.818154 v output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.089554    0.000374   11.818528 v io_north_out[10] (out)
                                             11.818528   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.818528   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.568359   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.007199    0.023371   11.168371   11.650897 v cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.023371    0.000057   11.650954 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089554    0.171021   11.821976 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.089555    0.000374   11.822350 v io_north_out[26] (out)
                                             11.822350   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.822350   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.572266   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.005692    0.022228   11.163020   11.658502 v cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.022228    0.000036   11.658538 v output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.088992    0.170277   11.828815 v output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.088992    0.000200   11.829015 v io_east_out[8] (out)
                                             11.829015   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.829015   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.579102   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.005418    0.021882   11.181745   11.660341 v cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.021882    0.000060   11.660401 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034500    0.090045    0.170813   11.831214 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.090046    0.000402   11.831616 v io_north_out[3] (out)
                                             11.831616   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.831616   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.581543   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005299    0.021738   11.181560   11.664086 v cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.021738    0.000057   11.664143 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089544    0.170354   11.834496 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.089545    0.000374   11.834870 v io_north_out[19] (out)
                                             11.834870   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.834870   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.584717   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.005336    0.021788   11.184477   11.663074 v cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.021788    0.000058   11.663131 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089545    0.170374   11.833506 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.089545    0.000374   11.833879 v io_north_out[6] (out)
                                             11.833879   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.833879   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.583862   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005299    0.021744   11.184420   11.666946 v cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.021744    0.000057   11.667003 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089544    0.170356   11.837359 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.089545    0.000374   11.837733 v io_north_out[22] (out)
                                             11.837733   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.837733   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.587646   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.006297    0.022720   11.192446   11.671042 v cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.022720    0.000062   11.671104 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089553    0.170751   11.841855 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.089554    0.000374   11.842229 v io_north_out[4] (out)
                                             11.842229   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.842229   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.592285   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.008611    0.030368   11.188973   11.667570 v cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.030368    0.000102   11.667672 v output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.088945    0.173707   11.841380 v output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.088945    0.000242   11.841622 v io_west_out[18] (out)
                                             11.841622   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.841622   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.591553   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.008562    0.030367   11.188905   11.666852 v cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.030367    0.000036   11.666887 v output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034223    0.089357    0.174002   11.840890 v output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.089357    0.000295   11.841185 v io_west_out[2] (out)
                                             11.841185   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.841185   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.591064   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.006217    0.022662   11.192357   11.674883 v cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.022662    0.000060   11.674943 v output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034492    0.090034    0.171113   11.846056 v output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.090035    0.000402   11.846458 v io_north_out[20] (out)
                                             11.846458   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.846458   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.596313   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.012985    0.027165   11.199652   11.682178 v cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.027165    0.000030   11.682207 v output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033918    0.088665    0.172157   11.854365 v output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.088665    0.000165   11.854530 v io_east_out[19] (out)
                                             11.854530   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.854530   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.604492   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.006492    0.022867   11.199366   11.681891 v cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.022867    0.000030   11.681922 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034081    0.089057    0.170586   11.852508 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.089057    0.000200   11.852708 v io_east_out[28] (out)
                                             11.852708   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.852708   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.602661   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.006383    0.022789   11.200885   11.683411 v cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.022789    0.000025   11.683435 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.033949    0.088761    0.170330   11.853765 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.088761    0.000174   11.853939 v io_east_out[30] (out)
                                             11.853939   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.853939   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.603882   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.006275    0.022712   11.199124   11.694607 v cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.022712    0.000024   11.694631 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.088696    0.170252   11.864882 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.088696    0.000165   11.865048 v io_east_out[12] (out)
                                             11.865048   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.865048   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.614990   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.006382    0.022788   11.200884   11.696366 v cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.022788    0.000024   11.696390 v output142/A (sky130_fd_sc_hd__buf_2)
     1    0.033980    0.088831    0.170379   11.866769 v output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.088831    0.000183   11.866952 v io_east_out[14] (out)
                                             11.866952   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.866952   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.616821   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.006982    0.025672   11.214989   11.692936 v cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.025672    0.000105   11.693041 v output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034159    0.089237    0.171888   11.864929 v output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.089237    0.000260   11.865190 v io_west_out[12] (out)
                                             11.865190   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.865190   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.615234   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.006783    0.025532   11.214766   11.693362 v cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.025532    0.000035   11.693397 v output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034050    0.088996    0.171638   11.865035 v output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.088996    0.000242   11.865277 v io_west_out[28] (out)
                                             11.865277   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.865277   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.615234   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.012992    0.027163   11.199658   11.695140 v cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.027163    0.000036   11.695176 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.088971    0.172380   11.867557 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.088971    0.000200   11.867756 v io_east_out[3] (out)
                                             11.867756   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.867756   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.617676   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.005736    0.022275   11.221173   11.699770 v cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.022275    0.000058   11.699828 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.089463    0.170510   11.870337 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.089464    0.000361   11.870700 v io_north_out[15] (out)
                                             11.870700   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.870700   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.620605   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.005412    0.021883   11.227196   11.705792 v cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.021883    0.000060   11.705853 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089546    0.170412   11.876265 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.089546    0.000374   11.876638 v io_north_out[14] (out)
                                             11.876638   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.876638   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.626587   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005812    0.022369   11.221294   11.703820 v cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.022369    0.000060   11.703881 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034327    0.089666    0.170705   11.874586 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.089666    0.000377   11.874964 v io_north_out[31] (out)
                                             11.874964   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.874964   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.625000   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005336    0.021791   11.227077   11.709603 v cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.021791    0.000058   11.709661 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034357    0.089724    0.170527   11.880188 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.089725    0.000377   11.880566 v io_north_out[30] (out)
                                             11.880566   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.880566   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.630493   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     1    0.007769    0.029616   11.240606   11.718554 v cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.029616    0.000077   11.718631 v output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089590    0.173803   11.892434 v output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.089590    0.000356   11.892790 v io_south_out[2] (out)
                                             11.892790   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.892790   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.642700   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.006995    0.023225   11.244308   11.726835 v cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.023225    0.000024   11.726859 v output154/A (sky130_fd_sc_hd__buf_2)
     1    0.033949    0.088763    0.170510   11.897368 v output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.088763    0.000174   11.897543 v io_east_out[25] (out)
                                             11.897543   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.897543   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.647461   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.007075    0.023282   11.244397   11.739879 v cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.023282    0.000024   11.739902 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.033980    0.088833    0.170585   11.910488 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.088833    0.000183   11.910671 v io_east_out[9] (out)
                                             11.910671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.910671   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.660645   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.007701    0.029558   11.240494   11.735975 v cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.029558    0.000075   11.736050 v output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089590    0.173778   11.909828 v output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.089591    0.000356   11.910184 v io_south_out[18] (out)
                                             11.910184   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.910184   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.660278   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.005974    0.022487   11.298467   11.777063 v cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.022487    0.000059   11.777122 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.089465    0.170595   11.947717 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.089466    0.000361   11.948078 v io_north_out[12] (out)
                                             11.948078   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.948078   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.697998   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.005277    0.021712   11.297190   11.775786 v cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.021712    0.000056   11.775842 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089544    0.170344   11.946186 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.089545    0.000374   11.946560 v io_north_out[9] (out)
                                             11.946560   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.946560   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.696655   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005336    0.021783   11.297282   11.779809 v cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.021783    0.000058   11.779866 v output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.089459    0.170312   11.950178 v output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.089459    0.000361   11.950540 v io_north_out[25] (out)
                                             11.950540   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.950540   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.700439   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005899    0.022433   11.298384   11.780910 v cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.022433    0.000057   11.780967 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.089465    0.170574   11.951541 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.089465    0.000361   11.951902 v io_north_out[28] (out)
                                             11.951902   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.951902   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.701782   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.004736    0.021103   11.346375   11.824972 v cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.021103    0.000058   11.825030 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.089452    0.170036   11.995067 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.089453    0.000361   11.995428 v io_north_out[1] (out)
                                             11.995428   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.995428   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.745239   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.004812    0.021171   11.346497   11.829022 v cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.021171    0.000060   11.829082 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089539    0.170125   11.999208 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.089540    0.000374   11.999582 v io_north_out[17] (out)
                                             11.999582   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.999582   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.749634   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     1    0.006086    0.022568   11.360062   11.838658 v cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.022568    0.000056   11.838715 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089552    0.170689   12.009403 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.089553    0.000374   12.009777 v io_north_out[2] (out)
                                             12.009777   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.009777   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.759766   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.006136    0.022604   11.360118   11.842644 v cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.022604    0.000058   11.842701 v output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.089466    0.170643   12.013345 v output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.089467    0.000361   12.013706 v io_north_out[18] (out)
                                             12.013706   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.013706   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.763672   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.005295    0.028786   11.377728   11.860254 v cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.028786    0.000024   11.860278 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.088659    0.172860   12.033138 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.088659    0.000165   12.033303 v io_east_out[22] (out)
                                             12.033303   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.033303   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.783203   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.005482    0.029112   11.378199   11.873680 v cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.029112    0.000036   11.873715 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.033983    0.088799    0.173104   12.046820 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.088799    0.000183   12.047003 v io_east_out[6] (out)
                                             12.047003   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.047003   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.796875   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.013995    0.027973   11.478131   11.960658 v cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.027973    0.000024   11.960682 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033918    0.088659    0.172506   12.133187 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.088659    0.000165   12.133352 v io_east_out[17] (out)
                                             12.133352   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.133352   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.883301   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.014192    0.028114   11.478350   11.973831 v cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.028114    0.000036   11.973866 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.033977    0.088792    0.172662   12.146528 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.088792    0.000183   12.146711 v io_east_out[1] (out)
                                             12.146711   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.146711   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.896729   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.007498    0.022727   11.495773   11.978299 v cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.022727    0.000030   11.978330 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034062    0.089016    0.170495   12.148825 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.089016    0.000200   12.149024 v io_east_out[18] (out)
                                             12.149024   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.149024   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.898926   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.007377    0.022646   11.495636   11.991117 v cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.022646    0.000024   11.991141 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.089038    0.170472   12.161613 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.089038    0.000209   12.161822 v io_east_out[2] (out)
                                             12.161822   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.161822   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.911743   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.321825 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.321825 v cell0/CBeast_in[7] (fpgacell)
     1    0.007631    0.023680    9.438498   20.760323 v cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.023680    0.000076   20.760399 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.089492    0.171138   20.931536 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.089493    0.000345   20.931881 v io_south_out[0] (out)
                                             20.931881   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.931881   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.681763   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.308868 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.308868 v cell2/CBeast_in[7] (fpgacell)
     1    0.005963    0.022473    9.486117   20.794987 v cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.022473    0.000103   20.795090 v output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034134    0.089192    0.170486   20.965574 v output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.089192    0.000250   20.965826 v io_west_out[16] (out)
                                             20.965826   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.965826   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.715820   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.321825 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.321825 v cell0/CBeast_in[7] (fpgacell)
     1    0.006221    0.022660    9.486403   20.808228 v cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.022660    0.000105   20.808332 v output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.089102    0.170493   20.978825 v output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.089102    0.000242   20.979067 v io_west_out[0] (out)
                                             20.979067   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.979067   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.729004   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.308868 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.308868 v cell2/CBeast_in[7] (fpgacell)
     1    0.005015    0.021404    9.821561   21.130430 v cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.021404    0.000060   21.130489 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089541    0.170219   21.300709 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.089542    0.000373   21.301083 v io_north_out[0] (out)
                                             21.301083   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.301083   data arrival time
---------------------------------------------------------------------------------------------
                                           2021.051025   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.308868 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.308868 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726021   21.034889 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   21.034889 v cell3/SBwest_in[0] (fpgacell)
     1    0.013598    0.027642    2.137387   23.172277 v cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.027642    0.000030   23.172308 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.033979    0.088801    0.172463   23.344770 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.088801    0.000183   23.344954 v io_east_out[16] (out)
                                             23.344954   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.344954   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.094849   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129225   11.624707 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   11.624707 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735843   21.360550 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.360550 v cell1/SBwest_in[0] (fpgacell)
     1    0.007548    0.023621    1.817696   23.178246 v cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.023621    0.000073   23.178318 v output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.089493    0.171113   23.349432 v output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.089493    0.000345   23.349775 v io_south_out[16] (out)
                                             23.349775   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.349775   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.099609   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.308868 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.308868 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726021   21.034889 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   21.034889 v cell3/SBwest_in[0] (fpgacell)
     1    0.004936    0.021312    2.250479   23.285370 v cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.021312    0.000059   23.285427 v output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089540    0.170182   23.455610 v output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.089541    0.000373   23.455982 v io_north_out[16] (out)
                                             23.455982   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.455982   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.206055   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129225   11.624707 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   11.624707 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735843   21.360550 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.360550 v cell1/SBwest_in[0] (fpgacell)
     1    0.013475    0.027554    2.137252   23.497801 v cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.027554    0.000025   23.497826 v output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033902    0.088627    0.172294   23.670120 v output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.088627    0.000165   23.670286 v io_east_out[0] (out)
                                             23.670286   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.670286   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.420166   slack (MET)



