# do ex6_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6 {/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/clktick.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6" /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/clktick.v 
# -- Compiling module clktick
# 
# Top level modules:
# 	clktick
# End time: 11:37:02 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib {/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib" /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v 
# -- Compiling module bin2bcd_16
# 
# Top level modules:
# 	bin2bcd_16
# End time: 11:37:02 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib {/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/add3_ge5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib" /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/add3_ge5.v 
# -- Compiling module add3_ge5
# 
# Top level modules:
# 	add3_ge5
# End time: 11:37:02 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib {/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib" /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v 
# -- Compiling module hex_to_7seg
# 
# Top level modules:
# 	hex_to_7seg
# End time: 11:37:02 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6 {/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6" /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v 
# -- Compiling module ex6_top
# 
# Top level modules:
# 	ex6_top
# End time: 11:37:02 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6 {/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/counter_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 23,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6" /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/counter_16.v 
# -- Compiling module counter_16
# 
# Top level modules:
# 	counter_16
# End time: 11:37:02 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim -i -l msim_transcript rtl_work.ex6_top
# vsim -i -l msim_transcript rtl_work.ex6_top 
# Start time: 11:37:11 on Nov 23,2018
# Loading rtl_work.ex6_top
# Loading rtl_work.clktick
# Loading rtl_work.counter_16
# Loading rtl_work.bin2bcd_16
# Loading rtl_work.add3_ge5
# Loading rtl_work.hex_to_7seg
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(29): [PCDPC] - Port size (4) does not match connection size (6) for port 'BCD_0'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/BCDDecoder File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(29): [PCDPC] - Port size (4) does not match connection size (6) for port 'BCD_1'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/BCDDecoder File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(29): [PCDPC] - Port size (4) does not match connection size (6) for port 'BCD_2'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/BCDDecoder File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(29): [PCDPC] - Port size (4) does not match connection size (6) for port 'BCD_3'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/BCDDecoder File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(29): [PCDPC] - Port size (4) does not match connection size (6) for port 'BCD_4'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/BCDDecoder File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(31): [PCDPC] - Port size (4) does not match connection size (6) for port 'in'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/Display0 File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(32): [PCDPC] - Port size (4) does not match connection size (6) for port 'in'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/Display1 File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(33): [PCDPC] - Port size (4) does not match connection size (6) for port 'in'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/Display2 File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(34): [PCDPC] - Port size (4) does not match connection size (6) for port 'in'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/Display3 File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(35): [PCDPC] - Port size (4) does not match connection size (6) for port 'in'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/Display4 File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v
add wave -position insertpoint  \
sim:/ex6_top/CLOCK_50
add wave -position insertpoint  \
sim:/ex6_top/KEY
add wave -position insertpoint  \
sim:/ex6_top/count


force CLOCK_50 0 0, 1 10ns -repeat 20ns
run 10000ns
add wave -position insertpoint  \
sim:/ex6_top/mills_clock

add wave -position insertpoint  \
sim:/ex6_top/mills_clock
run 10000ns
add wave -position insertpoint  \
sim:/ex6_top/ClockDivider/tick



run 10000ns






restart
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(29): [PCDPC] - Port size (4) does not match connection size (6) for port 'BCD_0'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/BCDDecoder File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(29): [PCDPC] - Port size (4) does not match connection size (6) for port 'BCD_1'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/BCDDecoder File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(29): [PCDPC] - Port size (4) does not match connection size (6) for port 'BCD_2'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/BCDDecoder File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(29): [PCDPC] - Port size (4) does not match connection size (6) for port 'BCD_3'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/BCDDecoder File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(29): [PCDPC] - Port size (4) does not match connection size (6) for port 'BCD_4'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/BCDDecoder File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(31): [PCDPC] - Port size (4) does not match connection size (6) for port 'in'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/Display0 File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(32): [PCDPC] - Port size (4) does not match connection size (6) for port 'in'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/Display1 File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(33): [PCDPC] - Port size (4) does not match connection size (6) for port 'in'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/Display2 File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(34): [PCDPC] - Port size (4) does not match connection size (6) for port 'in'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/Display3 File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v
# ** Warning: (vsim-3015) /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v(35): [PCDPC] - Port size (4) does not match connection size (6) for port 'in'. The port definition is at: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ex6_top/Display4 File: /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v


force CLOCK_50 0 0, 1 10ns -repeat 20ns
force KEY 10
run 100ns
# WARNING: No extended dataflow license exists
force -freeze sim:/ex6_top/CLOCK_50 1 0, 0 {50 ps} -r 100
# ** Warning: (vsim-168) The time value, 50 ps, is smaller than the simulator resolution so no run occurred.
# End time: 11:45:31 on Nov 23,2018, Elapsed time: 0:08:20
# Errors: 1, Warnings: 21, Suppressed Warnings: 16
