library ieee;
use ieee.std_logic_1164.all;
use work.ogpu_data_record_pkg.all;

entity ogpu_setup is
	port(clock: in std_logic;
		  reset: in std_logic;
		  clip_rect: in ogpu_box;
		  tile: in ogpu_tile;
		  end_tile: out std_logic;
		  quad_ready: out std_logic;
		  quad: out ogpu_quad);
end ogpu_setup;

architecture setup_1 of ogpu_setup is
begin
end setup_1;
ogpu_quad_generator(generator_1) port map(
									-- IN
									clock=>clock,reset=>reset,
									clip_rect=>clip_rect,tile=>tile,next_quad=>next_quad,
									-- OUT
									end_tile=>end_tile,quad_ready=>quad_ready,
									quad=>quad);