verilog xil_defaultlib --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/ec67/hdl" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/c923" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/8713/hdl" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/1b7e/hdl/verilog" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/122e/hdl/verilog" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/6887/hdl/verilog" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/9623/hdl/verilog" \
"../../../bd/top_level/ip/top_level_lmb_bram_1/sim/top_level_lmb_bram_1.v" \
"../../../bd/top_level/ip/top_level_xbar_1/sim/top_level_xbar_1.v" \
"../../../bd/top_level/ip/top_level_clk_wiz_1_1/top_level_clk_wiz_1_1_clk_wiz.v" \
"../../../bd/top_level/ip/top_level_clk_wiz_1_1/top_level_clk_wiz_1_1.v" \
"../../../bd/top_level/ip/top_level_util_vector_logic_0_1/sim/top_level_util_vector_logic_0_1.v" \
"../../../bd/top_level/ip/top_level_axis_data_fifo_0_1/sim/top_level_axis_data_fifo_0_1.v" \
"../../../bd/top_level/ip/top_level_axis_dwidth_converter_0_1/sim/top_level_axis_dwidth_converter_0_1.v" \
"../../../bd/top_level/ip/top_level_axis_data_fifo_1_1/sim/top_level_axis_data_fifo_1_1.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_block.v" \

sv xil_defaultlib --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/ec67/hdl" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/c923" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/8713/hdl" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/1b7e/hdl/verilog" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/122e/hdl/verilog" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/6887/hdl/verilog" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/9623/hdl/verilog" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_por_fsm_top.sv" \

verilog xil_defaultlib --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/ec67/hdl" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/c923" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/8713/hdl" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/1b7e/hdl/verilog" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/122e/hdl/verilog" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/6887/hdl/verilog" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/9623/hdl/verilog" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_bgt_fsm.v" \

sv xil_defaultlib --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/ec67/hdl" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/c923" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/8713/hdl" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/1b7e/hdl/verilog" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/122e/hdl/verilog" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/6887/hdl/verilog" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/9623/hdl/verilog" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_device_rom.sv" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_por_fsm.sv" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_por_fsm_disabled.sv" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_tile_config.sv" \

verilog xil_defaultlib --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/ec67/hdl" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/c923" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/8713/hdl" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/1b7e/hdl/verilog" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/122e/hdl/verilog" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/6887/hdl/verilog" --include "../../../../microblaze_stream_test.srcs/sources_1/bd/top_level/ipshared/9623/hdl/verilog" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_drp_arbiter.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_register_decode.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_address_decoder.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_axi_lite_ipif.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_counter_f.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_pselect_f.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_slave_attachment.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_rf_wrapper.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_drp_control_top.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_drp_control.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_drp_access_ctrl.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_irq_req_ack.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_irq_sync.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1bufg_gt_ctrl.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_overvol_irq.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_powerup_state_irq.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1_rst_cnt.v" \
"../../../bd/top_level/ip/top_level_usp_rf_data_converter_0_1/synth/top_level_usp_rf_data_converter_0_1.v" \
"../../../bd/top_level/ip/top_level_axis_tready_slice_0_0/sim/top_level_axis_tready_slice_0_0.v" \
"../../../bd/top_level/ip/top_level_axis_data_fifo_0_2/sim/top_level_axis_data_fifo_0_2.v" \
"../../../bd/top_level/ip/top_level_axis_dwidth_converter_0_2/sim/top_level_axis_dwidth_converter_0_2.v" \
"../../../bd/top_level/ip/top_level_axis_data_fifo_1_2/sim/top_level_axis_data_fifo_1_2.v" \
"../../../bd/top_level/ip/top_level_axis_tready_slice_0_1/sim/top_level_axis_tready_slice_0_1.v" \
"../../../bd/top_level/ip/top_level_system_ila_0_0/bd_0/ip/ip_0/sim/bd_9bbd_ila_lib_0.v" \
"../../../bd/top_level/ip/top_level_system_ila_0_0/bd_0/ip/ip_1/bd_9bbd_g_inst_0_gigantic_mux.v" \
"../../../bd/top_level/ip/top_level_system_ila_0_0/bd_0/ip/ip_1/sim/bd_9bbd_g_inst_0.v" \
"../../../bd/top_level/ip/top_level_system_ila_0_0/bd_0/sim/bd_9bbd.v" \
"../../../bd/top_level/ip/top_level_system_ila_0_0/sim/top_level_system_ila_0_0.v" \
"../../../bd/top_level/ip/top_level_system_ila_1_0/bd_0/ip/ip_0/sim/bd_5bec_ila_lib_0.v" \
"../../../bd/top_level/ip/top_level_system_ila_1_0/bd_0/ip/ip_1/bd_5bec_g_inst_0_gigantic_mux.v" \
"../../../bd/top_level/ip/top_level_system_ila_1_0/bd_0/ip/ip_1/sim/bd_5bec_g_inst_0.v" \
"../../../bd/top_level/ip/top_level_system_ila_1_0/bd_0/sim/bd_5bec.v" \
"../../../bd/top_level/ip/top_level_system_ila_1_0/sim/top_level_system_ila_1_0.v" \
"../../../bd/top_level/ip/top_level_trigger_buffer_0_0/sim/top_level_trigger_buffer_0_0.v" \
"../../../bd/top_level/sim/top_level.v" \

verilog xil_defaultlib "glbl.v"

nosort
