set_property IOSTANDARD LVCMOS33 [get_ports CLK]
set_property IOSTANDARD LVCMOS33 [get_ports RST]
set_property IOSTANDARD LVCMOS33 [get_ports {DIS1[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIS1[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIS1[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIS1[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIS1[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIS1[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIS1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIS0[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIS0[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIS0[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIS0[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIS0[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIS0[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIS0[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an1[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an1[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an1[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an0[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an0[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an0[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an0[3]}]
set_property PACKAGE_PIN F14 [get_ports CLK]
set_property PACKAGE_PIN V2 [get_ports RST]
set_property PACKAGE_PIN B5 [get_ports {DIS1[6]}]
set_property PACKAGE_PIN D6 [get_ports {DIS1[5]}]
set_property PACKAGE_PIN A7 [get_ports {DIS1[4]}]
set_property PACKAGE_PIN B7 [get_ports {DIS1[3]}]
set_property PACKAGE_PIN A5 [get_ports {DIS1[2]}]
set_property PACKAGE_PIN C5 [get_ports {DIS1[1]}]
set_property PACKAGE_PIN D7 [get_ports {DIS1[0]}]
set_property PACKAGE_PIN D1 [get_ports {DIS0[6]}]
set_property PACKAGE_PIN H4 [get_ports {DIS0[5]}]
set_property PACKAGE_PIN B1 [get_ports {DIS0[4]}]
set_property PACKAGE_PIN C2 [get_ports {DIS0[3]}]
set_property PACKAGE_PIN D2 [get_ports {DIS0[2]}]
set_property PACKAGE_PIN J3 [get_ports {DIS0[1]}]
set_property PACKAGE_PIN F4 [get_ports {DIS0[0]}]
set_property PACKAGE_PIN A8 [get_ports {an1[0]}]
set_property PACKAGE_PIN C7 [get_ports {an1[1]}]
set_property PACKAGE_PIN C4 [get_ports {an1[2]}]
set_property PACKAGE_PIN D5 [get_ports {an1[3]}]
set_property PACKAGE_PIN E4 [get_ports {an0[0]}]
set_property PACKAGE_PIN F3 [get_ports {an0[1]}]
set_property PACKAGE_PIN J4 [get_ports {an0[2]}]
set_property PACKAGE_PIN H3 [get_ports {an0[3]}]
