*Day One*

Openlane Directory Structure:
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/77dce345-cd42-4fc3-9a33-628eb09050d9)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/d11bf32c-d6e8-456d-bc89-d3447b1a7637)


![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/5ea5e5a2-b5d8-4caf-a332-d60fbc75c147)

Design Preparation step:

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/3b5650c1-dc43-41af-9933-e06c9213852b)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/c772d5fe-584a-4e24-a92c-71448d935c1b)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/b10b68f1-e3ea-4261-9944-718959a4519f)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/a029f6bf-2a0a-455f-ad84-cba763949ed7)


![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/b9b6de80-4ead-4150-9f2c-1457f4bb59d3)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/6c0cc9d4-49fb-4958-8d35-61ef5f1787c7)



![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/bd530206-ae3a-44ce-a7d5-d26910ca3f1d)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/a7a5ca3f-275f-4679-b85e-ffa3f078bda1)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/d67afefc-537c-4403-8db8-552338fd25ce)

config.tcl
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/20a5fff0-d311-4c33-bcbe-cd24d4867a84)

cmd.log file
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/44f10d0a-f7f4-40c9-b6cb-09aa9ff3701f)

run_synthesis
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/a668bb85-9034-44dd-960e-4fc8d7277f5a)


synthesis

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/f8a87cb7-2d99-45c9-81e3-e5dbcd651c7c)

STA
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/2aed362e-c07c-4e9b-8a5f-3c3e94763eb3)

ABC run the show the chip area
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/e07bb627-76f3-4af0-9d89-00f82bfbb62b)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/fe585896-3571-4856-a4b6-a0444f35eb1d)
Flop Ratio = Total no. of D FFs / Total no. of cells
Flop Ratio = 1613/18036 = 0.0894
Flop Ratio Percentage = 8.9 %


picorv32a.synthesis.v file opned
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/9d585b92-b3c6-4275-9f74-de85318ba1c8)

