// Seed: 4292660912
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4
);
  assign id_1 = 1;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output logic id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    output tri1 id_7,
    output tri0 id_8,
    input tri id_9,
    input supply1 id_10
    , id_12
);
  initial id_2 <= 1;
  wire id_13;
  wire id_14;
  module_0(
      id_8, id_8, id_6, id_9, id_5
  );
endmodule
