<?xml version="1.0" encoding="UTF-8"?>
<templates>
<template 
	autoinsert="false" 
	context="com.elphel.vdt.veditor.verilogOutModule" 
	deleted="false" 
	description="Defines a module" 
	enabled="true" 
	id="com.elphel.vdt.veditor.verilog.module"
	name="module">module  ${name}(
	
);
	
endmodule
</template>

<template 
	autoinsert="false" 
	context="com.elphel.vdt.veditor.verilogInModule" 
	deleted="false" 
	description="Always block" 
	enabled="true" 
	id="com.elphel.vdt.veditor.verilog.always"
	name="always">always @(${name}) begin
	${cursor}
end
</template>

<template 
	autoinsert="false" 
	context="com.elphel.vdt.veditor.verilogInModule" 
	deleted="false" 
	description="Always block with posedge clk" 
	enabled="true" 
	id="com.elphel.vdt.veditor.verilog.alwaysWithClock"
	name="always">always @(posedge clk) begin
	${cursor}
end
</template>

<template 
	autoinsert="false" 
	context="com.elphel.vdt.veditor.verilogInModule" 
	deleted="false" 
	description="Initial block" 
	enabled="true" 
	id="com.elphel.vdt.veditor.verilog.initial"
	name="initial">initial begin
	${cursor}
end
</template>

<template 
	autoinsert="false" 
	context="com.elphel.vdt.veditor.verilogInModule" 
	deleted="false" 
	description="Function" 
	enabled="true" 
	id="com.elphel.vdt.veditor.verilog.function"
	name="function">function[${bit_range}] ${name};
begin
	${cursor}
end
endfunction
</template>

<template 
	autoinsert="false" 
	context="com.elphel.vdt.veditor.verilogInModule" 
	deleted="false" 
	description="Task" 
	enabled="true" 
	id="com.elphel.vdt.veditor.verilog.task"
	name="task">task ${name};
begin
	${cursor}
end
endtask
</template>

<template 
	autoinsert="false" 
	context="com.elphel.vdt.veditor.verilogInModule" 
	deleted="false" 
	description="Generate" 
	enabled="true" 
	id="com.elphel.vdt.veditor.verilog.generate"
	name="generate">generate
	${cursor}
endgenerate
</template>

<template 
	autoinsert="false" 
	context="com.elphel.vdt.veditor.verilogInModule" 
	deleted="false" 
	description="Generate with for" 
	enabled="true" 
	id="com.elphel.vdt.veditor.verilog.generateWithFor"
	name="generate">genvar ${var};
generate
	for (${var} = 0; ${var} &lt; ${nloop}; ${var} = ${var} + 1) begin : ${block}
		${cursor}
	end
endgenerate
</template>

<template 
	autoinsert="false" 
	context="com.elphel.vdt.veditor.verilogInStatement" 
	deleted="false" 
	description="block" 
	enabled="true" 
	id="com.elphel.vdt.veditor.verilog.block"
	name="begin/end">begin
	${cursor}
end
</template>

<template
    autoinsert="false"
    context="com.elphel.vdt.veditor.templates.verilog.context.newfile"
    deleted="false"
    description="This is a special template that is used to create new files."
    enabled="true"
    id="com.elphel.vdt.veditor.templates.verilog.newFile"
    name="Verilog NewFile"
>/**************************************
* Module: ${modulename}
* Date:${year}-${month}-${day}  
* Author: ${user}     
*
* Description: ${brief}
***************************************/
module  ${modulename}(
);


endmodule

</template>

<template
    autoinsert="false"
    context="com.elphel.vdt.veditor.templates.verilog.context.newfile"
    deleted="false"
    description="This is a special template that is used to create new files."
    enabled="true"
    id="com.elphel.vdt.veditor.templates.verilog.newFile.GPL"
    name="Verilog GPL File"
>/*!
 * &lt;b&gt;Module:&lt;/b&gt; ${modulename}
 * @file ${modulename}.v
 * @date ${year}-${month}-${day}  
 * @author ${user}
 *     
 * @brief ${brief}
 *
 * @copyright Copyright (c) ${year} &lt;set up in Preferences-Verilog/VHDL Editor-Templates&gt; .
 *
 * &lt;b&gt;License &lt;/b&gt;
 *
 * ${modulename}.v is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * ${modulename}.v is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see &lt;http://www.gnu.org/licenses/&gt; .
 *
 * Additional permission under GNU GPL version 3 section 7:
 * If you modify this Program, or any covered work, by linking or combining it
 * with independent modules provided by the FPGA vendor only (this permission
 * does not extend to any 3-rd party modules, "soft cores" or macros) under
 * different license terms solely for the purpose of generating binary "bitstream"
 * files and/or simulating the code, the copyright holders of this Program give
 * you the right to distribute the covered work without those independent modules
 * as long as the source code for them is available from the FPGA vendor free of
 * charge, and there is no dependence on any encrypted modules for simulating of
 * the combined code. This permission applies to you if the distributed code
 * contains all the components and scripts required to completely simulate it
 * with at least one of the Free Software programs.
 */
`timescale 1ns/1ps

module  ${modulename}(
);


endmodule

</template>


</templates>
