Analysis & Synthesis report for music_tools
Wed Nov 28 01:12:43 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |music_tools|tuner:tuner1|fft_fsm:c1|current_state
 12. State Machine - |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_s2_cur
 13. State Machine - |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_s1_cur
 14. State Machine - |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|sdetd
 15. State Machine - |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrengen:sel_we|wc_state
 16. State Machine - |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl|k_state
 17. State Machine - |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state
 18. State Machine - |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state
 19. State Machine - |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state
 20. State Machine - |music_tools|vga:vgaData|controlVGA:ctrl|currentState
 21. State Machine - |music_tools|avconf:avc|mSetup_ST
 22. Registers Protected by Synthesis
 23. User-Specified and Inferred Latches
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Registers Packed Into Inferred Megafunctions
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay
 31. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[31]
 32. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[30]
 33. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[29]
 34. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[28]
 35. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[27]
 36. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[26]
 37. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[25]
 38. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[24]
 39. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[23]
 40. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[22]
 41. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[21]
 42. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[20]
 43. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[19]
 44. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[18]
 45. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[17]
 46. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[16]
 47. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]
 48. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]
 49. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]
 50. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]
 51. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]
 52. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
 53. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 54. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 55. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 56. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 57. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 58. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 59. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 60. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 61. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 62. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 63. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[31]
 64. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[30]
 65. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[29]
 66. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[28]
 67. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[27]
 68. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[26]
 69. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[25]
 70. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[24]
 71. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[23]
 72. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[22]
 73. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[21]
 74. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[20]
 75. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[19]
 76. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[18]
 77. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[17]
 78. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[16]
 79. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]
 80. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]
 81. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]
 82. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]
 83. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]
 84. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
 85. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
 86. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
 87. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
 88. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
 89. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
 90. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
 91. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
 92. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
 93. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
 94. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
 95. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
 96. Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
 97. Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component
 98. Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated
 99. Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|a_graycounter_sv6:rdptr_g1p
100. Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|a_graycounter_odc:wrptr_g1p
101. Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|altsyncram_s8d1:fifo_ram
102. Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|dffpipe_3dc:rdaclr
103. Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp
104. Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16
105. Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|dffpipe_3dc:wraclr
106. Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp
107. Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19
108. Source assignments for Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
109. Source assignments for Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
110. Source assignments for Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
111. Source assignments for Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
112. Source assignments for vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated
113. Source assignments for vga:vgaData|datapathVGA:data|metronome240:met|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated
114. Source assignments for vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated
115. Source assignments for vga:vgaData|datapathVGA:data|noteX:nX|altsyncram:altsyncram_component|altsyncram_69o1:auto_generated
116. Source assignments for vga:vgaData|datapathVGA:data|noteY:nY|altsyncram:altsyncram_component|altsyncram_79o1:auto_generated
117. Source assignments for vga:vgaData|datapathVGA:data|sharpX:sX|altsyncram:altsyncram_component|altsyncram_nco1:auto_generated
118. Source assignments for vga:vgaData|datapathVGA:data|sharpY:sY|altsyncram:altsyncram_component|altsyncram_oco1:auto_generated
119. Source assignments for vga:vgaData|datapathVGA:data|octave0:o0|altsyncram:altsyncram_component|altsyncram_bdo1:auto_generated
120. Source assignments for vga:vgaData|datapathVGA:data|octave1:o1|altsyncram:altsyncram_component|altsyncram_cdo1:auto_generated
121. Source assignments for vga:vgaData|datapathVGA:data|octave2:o2|altsyncram:altsyncram_component|altsyncram_ddo1:auto_generated
122. Source assignments for vga:vgaData|datapathVGA:data|octave3:o3|altsyncram:altsyncram_component|altsyncram_edo1:auto_generated
123. Source assignments for vga:vgaData|datapathVGA:data|octave4:o4|altsyncram:altsyncram_component|altsyncram_fdo1:auto_generated
124. Source assignments for vga:vgaData|datapathVGA:data|octave5:o5|altsyncram:altsyncram_component|altsyncram_gdo1:auto_generated
125. Source assignments for vga:vgaData|datapathVGA:data|octave6:o6|altsyncram:altsyncram_component|altsyncram_hdo1:auto_generated
126. Source assignments for vga:vgaData|datapathVGA:data|octave7:o7|altsyncram:altsyncram_component|altsyncram_ido1:auto_generated
127. Source assignments for vga:vgaData|datapathVGA:data|octave8:o8|altsyncram:altsyncram_component|altsyncram_jdo1:auto_generated
128. Source assignments for vga:vgaData|datapathVGA:data|noteC:nC|altsyncram:altsyncram_component|altsyncram_1ao1:auto_generated
129. Source assignments for vga:vgaData|datapathVGA:data|noteCHDb:nCHDb|altsyncram:altsyncram_component|altsyncram_fjo1:auto_generated
130. Source assignments for vga:vgaData|datapathVGA:data|noteD:nD|altsyncram:altsyncram_component|altsyncram_2ao1:auto_generated
131. Source assignments for vga:vgaData|datapathVGA:data|noteDHEb:nDHEb|altsyncram:altsyncram_component|altsyncram_hjo1:auto_generated
132. Source assignments for vga:vgaData|datapathVGA:data|noteE:nE|altsyncram:altsyncram_component|altsyncram_3ao1:auto_generated
133. Source assignments for vga:vgaData|datapathVGA:data|noteF:nF|altsyncram:altsyncram_component|altsyncram_4ao1:auto_generated
134. Source assignments for vga:vgaData|datapathVGA:data|noteFHGb:nFHGb|altsyncram:altsyncram_component|altsyncram_4ao1:auto_generated
135. Source assignments for vga:vgaData|datapathVGA:data|noteG:nG|altsyncram:altsyncram_component|altsyncram_5ao1:auto_generated
136. Source assignments for vga:vgaData|datapathVGA:data|noteGHAb:nGHAb|altsyncram:altsyncram_component|altsyncram_gjo1:auto_generated
137. Source assignments for vga:vgaData|datapathVGA:data|noteA:nA|altsyncram:altsyncram_component|altsyncram_v9o1:auto_generated
138. Source assignments for vga:vgaData|datapathVGA:data|noteAHBb:nAHBb|altsyncram:altsyncram_component|altsyncram_bjo1:auto_generated
139. Source assignments for vga:vgaData|datapathVGA:data|noteB:nB|altsyncram:altsyncram_component|altsyncram_0ao1:auto_generated
140. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_dcm1:auto_generated
141. Parameter Settings for User Entity Instance: tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component
142. Parameter Settings for User Entity Instance: tuner:tuner1|clock_768k:clk0|clock_768k_audio_pll_0:audio_pll_0|clock_768k_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
143. Parameter Settings for User Entity Instance: tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component
144. Parameter Settings for User Entity Instance: tuner:tuner1|max:max_amplitude
145. Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
146. Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
147. Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
148. Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
149. Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
150. Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
151. Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
152. Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
153. Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
154. Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
155. Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
156. Parameter Settings for User Entity Instance: Audio_Controller:controller|Audio_Clock:Audio_Clock|altpll:altpll_component
157. Parameter Settings for User Entity Instance: avconf:avc
158. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component
159. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|metronome240:met|altsyncram:altsyncram_component
160. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component
161. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteX:nX|altsyncram:altsyncram_component
162. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteY:nY|altsyncram:altsyncram_component
163. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|sharpX:sX|altsyncram:altsyncram_component
164. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|sharpY:sY|altsyncram:altsyncram_component
165. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave0:o0|altsyncram:altsyncram_component
166. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave1:o1|altsyncram:altsyncram_component
167. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave2:o2|altsyncram:altsyncram_component
168. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave3:o3|altsyncram:altsyncram_component
169. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave4:o4|altsyncram:altsyncram_component
170. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave5:o5|altsyncram:altsyncram_component
171. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave6:o6|altsyncram:altsyncram_component
172. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave7:o7|altsyncram:altsyncram_component
173. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave8:o8|altsyncram:altsyncram_component
174. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteC:nC|altsyncram:altsyncram_component
175. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteCHDb:nCHDb|altsyncram:altsyncram_component
176. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteD:nD|altsyncram:altsyncram_component
177. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteDHEb:nDHEb|altsyncram:altsyncram_component
178. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteE:nE|altsyncram:altsyncram_component
179. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteF:nF|altsyncram:altsyncram_component
180. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteFHGb:nFHGb|altsyncram:altsyncram_component
181. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteG:nG|altsyncram:altsyncram_component
182. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteGHAb:nGHAb|altsyncram:altsyncram_component
183. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteA:nA|altsyncram:altsyncram_component
184. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteAHBb:nAHBb|altsyncram:altsyncram_component
185. Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteB:nB|altsyncram:altsyncram_component
186. Parameter Settings for User Entity Instance: vga_adapter:VGA
187. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
188. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
189. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
190. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
191. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
192. Parameter Settings for Inferred Entity Instance: vga:vgaData|datapathVGA:data|lpm_divide:Div0
193. Parameter Settings for Inferred Entity Instance: vga:vgaData|datapathVGA:data|lpm_divide:Mod0
194. Parameter Settings for Inferred Entity Instance: sevenSegment:ssd|lpm_divide:Div1
195. Parameter Settings for Inferred Entity Instance: sevenSegment:ssd|lpm_divide:Div0
196. Parameter Settings for Inferred Entity Instance: tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0
197. Parameter Settings for Inferred Entity Instance: metronome:metronome1|lpm_divide:Div1
198. dcfifo Parameter Settings by Entity Instance
199. scfifo Parameter Settings by Entity Instance
200. altpll Parameter Settings by Entity Instance
201. altsyncram Parameter Settings by Entity Instance
202. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
203. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteB:nB"
204. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteAHBb:nAHBb"
205. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteA:nA"
206. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteGHAb:nGHAb"
207. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteG:nG"
208. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteFHGb:nFHGb"
209. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteF:nF"
210. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteE:nE"
211. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteDHEb:nDHEb"
212. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteD:nD"
213. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteCHDb:nCHDb"
214. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteC:nC"
215. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave8:o8"
216. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave7:o7"
217. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave6:o6"
218. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave5:o5"
219. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave4:o4"
220. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave3:o3"
221. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave2:o2"
222. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave1:o1"
223. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave0:o0"
224. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|sharpY:sY"
225. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|sharpX:sX"
226. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteY:nY"
227. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteX:nX"
228. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|tuner240:tun"
229. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|metronome240:met"
230. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|staff240:staff"
231. Port Connectivity Checks: "vga:vgaData|datapathVGA:data|frequency_lut:lut"
232. Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"
233. Port Connectivity Checks: "Audio_Controller:controller|Audio_Clock:Audio_Clock"
234. Port Connectivity Checks: "Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
235. Port Connectivity Checks: "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
236. Port Connectivity Checks: "Audio_Controller:controller"
237. Port Connectivity Checks: "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst"
238. Port Connectivity Checks: "tuner:tuner1|fft:fft0"
239. Port Connectivity Checks: "tuner:tuner1|clock_768k:clk0|clock_768k_audio_pll_0:audio_pll_0|clock_768k_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"
240. Port Connectivity Checks: "tuner:tuner1|clock_768k:clk0"
241. Port Connectivity Checks: "tuner:tuner1|sqrt:sqrt0"
242. Port Connectivity Checks: "tone_generator:tone_generator1|tuning_lut:tuning_lut0"
243. Post-Synthesis Netlist Statistics for Top Partition
244. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
245. Elapsed Time Per Partition
246. Analysis & Synthesis Messages
247. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 28 01:12:40 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; music_tools                                 ;
; Top-level Entity Name           ; music_tools                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 8344                                        ;
; Total pins                      ; 97                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,071,175                                   ;
; Total DSP Blocks                ; 35                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; music_tools        ; music_tools        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                      ; Library     ;
+-----------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; sharpY.v                                                                    ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/sharpY.v                                                                    ;             ;
; sharpX.v                                                                    ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/sharpX.v                                                                    ;             ;
; noteY.v                                                                     ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/noteY.v                                                                     ;             ;
; noteX.v                                                                     ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/noteX.v                                                                     ;             ;
; fft/synthesis/fft.v                                                         ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/fft/synthesis/fft.v                                                         ; fft         ;
; fft/synthesis/submodules/fft_fft_ii_0_2n16384cos.hex                        ; yes             ; User Hexadecimal (Intel-Format) File         ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/fft_fft_ii_0_2n16384cos.hex                        ; fft         ;
; fft/synthesis/submodules/fft_fft_ii_0_1n16384sin.hex                        ; yes             ; User Hexadecimal (Intel-Format) File         ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/fft_fft_ii_0_1n16384sin.hex                        ; fft         ;
; fft/synthesis/submodules/fft_fft_ii_0_2n16384sin.hex                        ; yes             ; User Hexadecimal (Intel-Format) File         ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/fft_fft_ii_0_2n16384sin.hex                        ; fft         ;
; fft/synthesis/submodules/fft_fft_ii_0_3n16384cos.hex                        ; yes             ; User Hexadecimal (Intel-Format) File         ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/fft_fft_ii_0_3n16384cos.hex                        ; fft         ;
; fft/synthesis/submodules/fft_fft_ii_0_3n16384sin.hex                        ; yes             ; User Hexadecimal (Intel-Format) File         ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/fft_fft_ii_0_3n16384sin.hex                        ; fft         ;
; fft/synthesis/submodules/fft_fft_ii_0_1n16384cos.hex                        ; yes             ; User Hexadecimal (Intel-Format) File         ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/fft_fft_ii_0_1n16384cos.hex                        ; fft         ;
; fft/synthesis/submodules/auk_dspip_math_pkg.vhd                             ; yes             ; User VHDL File                               ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_math_pkg.vhd                             ; fft         ;
; fft/synthesis/submodules/auk_dspip_lib_pkg.vhd                              ; yes             ; User VHDL File                               ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_lib_pkg.vhd                              ; fft         ;
; fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd                ; yes             ; User VHDL File                               ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd                ; fft         ;
; fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd              ; yes             ; User VHDL File                               ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd              ; fft         ;
; fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd          ; yes             ; User VHDL File                               ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd          ; fft         ;
; fft/synthesis/submodules/altera_fft_dual_port_ram.vhd                       ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd                       ; fft         ;
; fft/synthesis/submodules/altera_fft_single_port_rom.vhd                     ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_single_port_rom.vhd                     ; fft         ;
; fft/synthesis/submodules/fft_pack.vhd                                       ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/fft_pack.vhd                                       ; fft         ;
; fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd                             ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd                             ; fft         ;
; fft/synthesis/submodules/apn_fft_mult_can.vhd                               ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/apn_fft_mult_can.vhd                               ; fft         ;
; fft/synthesis/submodules/asj_fft_3dp_rom.vhd                                ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_3dp_rom.vhd                                ; fft         ;
; fft/synthesis/submodules/asj_fft_4dp_ram.vhd                                ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_4dp_ram.vhd                                ; fft         ;
; fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd                               ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd                               ; fft         ;
; fft/synthesis/submodules/asj_fft_bfp_i.vhd                                  ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_bfp_i.vhd                                  ; fft         ;
; fft/synthesis/submodules/asj_fft_bfp_o.vhd                                  ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_bfp_o.vhd                                  ; fft         ;
; fft/synthesis/submodules/asj_fft_cxb_addr.vhd                               ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cxb_addr.vhd                               ; fft         ;
; fft/synthesis/submodules/asj_fft_cxb_data.vhd                               ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cxb_data.vhd                               ; fft         ;
; fft/synthesis/submodules/asj_fft_cxb_data_r.vhd                             ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cxb_data_r.vhd                             ; fft         ;
; fft/synthesis/submodules/asj_fft_dataadgen.vhd                              ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dataadgen.vhd                              ; fft         ;
; fft/synthesis/submodules/asj_fft_data_ram.vhd                               ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_data_ram.vhd                               ; fft         ;
; fft/synthesis/submodules/asj_fft_dft_bfp.vhd                                ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dft_bfp.vhd                                ; fft         ;
; fft/synthesis/submodules/asj_fft_in_write_sgl.vhd                           ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd                           ; fft         ;
; fft/synthesis/submodules/asj_fft_lpprdadgen.vhd                             ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lpprdadgen.vhd                             ; fft         ;
; fft/synthesis/submodules/asj_fft_lpp_serial.vhd                             ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lpp_serial.vhd                             ; fft         ;
; fft/synthesis/submodules/asj_fft_m_k_counter.vhd                            ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_m_k_counter.vhd                            ; fft         ;
; fft/synthesis/submodules/asj_fft_pround.vhd                                 ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_pround.vhd                                 ; fft         ;
; fft/synthesis/submodules/asj_fft_si_se_so_b.vhd                             ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd                             ; fft         ;
; fft/synthesis/submodules/asj_fft_tdl.vhd                                    ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_tdl.vhd                                    ; fft         ;
; fft/synthesis/submodules/asj_fft_tdl_bit.vhd                                ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_tdl_bit.vhd                                ; fft         ;
; fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd                            ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd                            ; fft         ;
; fft/synthesis/submodules/asj_fft_tdl_rst.vhd                                ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_tdl_rst.vhd                                ; fft         ;
; fft/synthesis/submodules/asj_fft_twadgen.vhd                                ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_twadgen.vhd                                ; fft         ;
; fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd                          ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd                          ; fft         ;
; fft/synthesis/submodules/asj_fft_wrengen.vhd                                ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_wrengen.vhd                                ; fft         ;
; fft/synthesis/submodules/asj_fft_wrswgen.vhd                                ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_wrswgen.vhd                                ; fft         ;
; fft/synthesis/submodules/twid_rom.vhd                                       ; yes             ; Encrypted User VHDL File                     ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/twid_rom.vhd                                       ; fft         ;
; fft/synthesis/submodules/fft_fft_ii_0.sv                                    ; yes             ; User SystemVerilog HDL File                  ; E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/fft_fft_ii_0.sv                                    ; fft         ;
; clock_768k/synthesis/clock_768k.v                                           ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/clock_768k/synthesis/clock_768k.v                                           ; clock_768k  ;
; clock_768k/synthesis/submodules/clock_768k_audio_pll_0.v                    ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/clock_768k/synthesis/submodules/clock_768k_audio_pll_0.v                    ; clock_768k  ;
; clock_768k/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/clock_768k/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; clock_768k  ;
; clock_768k/synthesis/submodules/clock_768k_audio_pll_0_audio_pll.v          ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/clock_768k/synthesis/submodules/clock_768k_audio_pll_0_audio_pll.v          ; clock_768k  ;
; vga_adapter/vga_pll.v                                                       ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/vga_adapter/vga_pll.v                                                       ;             ;
; vga_adapter/vga_controller.v                                                ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/vga_adapter/vga_controller.v                                                ;             ;
; vga_adapter/vga_address_translator.v                                        ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/vga_adapter/vga_address_translator.v                                        ;             ;
; vga_adapter/vga_adapter.v                                                   ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/vga_adapter/vga_adapter.v                                                   ;             ;
; avconf/I2C_Controller.v                                                     ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/avconf/I2C_Controller.v                                                     ;             ;
; avconf/avconf.v                                                             ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/avconf/avconf.v                                                             ;             ;
; Audio_Controller/Audio_Controller.v                                         ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/Audio_Controller/Audio_Controller.v                                         ;             ;
; Audio_Controller/Audio_Clock.v                                              ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/Audio_Controller/Audio_Clock.v                                              ;             ;
; Audio_Controller/Altera_UP_SYNC_FIFO.v                                      ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/Audio_Controller/Altera_UP_SYNC_FIFO.v                                      ;             ;
; Audio_Controller/Altera_UP_Clock_Edge.v                                     ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/Audio_Controller/Altera_UP_Clock_Edge.v                                     ;             ;
; Audio_Controller/Altera_UP_Audio_Out_Serializer.v                           ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/Audio_Controller/Altera_UP_Audio_Out_Serializer.v                           ;             ;
; Audio_Controller/Altera_UP_Audio_In_Deserializer.v                          ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/Audio_Controller/Altera_UP_Audio_In_Deserializer.v                          ;             ;
; Audio_Controller/Altera_UP_Audio_Bit_Counter.v                              ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/Audio_Controller/Altera_UP_Audio_Bit_Counter.v                              ;             ;
; vga.v                                                                       ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/vga.v                                                                       ;             ;
; tuning_lut.v                                                                ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/tuning_lut.v                                                                ;             ;
; tuner_control.v                                                             ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/tuner_control.v                                                             ;             ;
; tuner.v                                                                     ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/tuner.v                                                                     ;             ;
; tone_generator.v                                                            ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/tone_generator.v                                                            ;             ;
; seven_segment.v                                                             ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/seven_segment.v                                                             ;             ;
; rate_divider.v                                                              ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/rate_divider.v                                                              ;             ;
; music_tools.v                                                               ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/music_tools.v                                                               ;             ;
; metronome.v                                                                 ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/metronome.v                                                                 ;             ;
; max.v                                                                       ; yes             ; User Verilog HDL File                        ; E:/University2/ECE241/Project/Cadence/max.v                                                                       ;             ;
; tuner240.v                                                                  ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/tuner240.v                                                                  ;             ;
; staff240.v                                                                  ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/staff240.v                                                                  ;             ;
; metronome240.v                                                              ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/metronome240.v                                                              ;             ;
; noteC.v                                                                     ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/noteC.v                                                                     ;             ;
; noteCHDb.v                                                                  ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/noteCHDb.v                                                                  ;             ;
; noteD.v                                                                     ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/noteD.v                                                                     ;             ;
; noteDHEb.v                                                                  ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/noteDHEb.v                                                                  ;             ;
; noteE.v                                                                     ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/noteE.v                                                                     ;             ;
; noteF.v                                                                     ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/noteF.v                                                                     ;             ;
; noteFHGb.v                                                                  ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/noteFHGb.v                                                                  ;             ;
; noteG.v                                                                     ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/noteG.v                                                                     ;             ;
; noteGHAb.v                                                                  ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/noteGHAb.v                                                                  ;             ;
; noteA.v                                                                     ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/noteA.v                                                                     ;             ;
; noteAHBb.v                                                                  ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/noteAHBb.v                                                                  ;             ;
; noteB.v                                                                     ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/noteB.v                                                                     ;             ;
; octave0.v                                                                   ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/octave0.v                                                                   ;             ;
; octave1.v                                                                   ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/octave1.v                                                                   ;             ;
; octave2.v                                                                   ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/octave2.v                                                                   ;             ;
; octave3.v                                                                   ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/octave3.v                                                                   ;             ;
; octave4.v                                                                   ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/octave4.v                                                                   ;             ;
; octave5.v                                                                   ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/octave5.v                                                                   ;             ;
; octave6.v                                                                   ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/octave6.v                                                                   ;             ;
; octave7.v                                                                   ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/octave7.v                                                                   ;             ;
; octave8.v                                                                   ; yes             ; User Wizard-Generated File                   ; E:/University2/ECE241/Project/Cadence/octave8.v                                                                   ;             ;
; frequency_lut.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; E:/University2/ECE241/Project/Cadence/frequency_lut.v                                                             ;             ;
; fifo/fifo.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; E:/University2/ECE241/Project/Cadence/fifo/fifo.v                                                                 ;             ;
; sqrt/sqrt.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; E:/University2/ECE241/Project/Cadence/sqrt/sqrt.v                                                                 ;             ;
; altsqrt.tdf                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf                                                ;             ;
; lpm_add_sub.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;             ;
; dffpipe.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc                                                ;             ;
; lpm_add_sub.tdf                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                            ;             ;
; addcore.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/addcore.inc                                                ;             ;
; look_add.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/look_add.inc                                               ;             ;
; bypassff.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                               ;             ;
; altshift.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                               ;             ;
; alt_stratix_add_sub.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                    ;             ;
; aglobal180.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                             ;             ;
; db/add_sub_fjc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_fjc.tdf                                                          ;             ;
; db/add_sub_ejc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_ejc.tdf                                                          ;             ;
; db/add_sub_djc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_djc.tdf                                                          ;             ;
; db/add_sub_cjc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_cjc.tdf                                                          ;             ;
; db/add_sub_bjc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_bjc.tdf                                                          ;             ;
; db/add_sub_jjc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_jjc.tdf                                                          ;             ;
; db/add_sub_ijc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_ijc.tdf                                                          ;             ;
; db/add_sub_hjc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_hjc.tdf                                                          ;             ;
; db/add_sub_gjc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_gjc.tdf                                                          ;             ;
; db/add_sub_kjc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_kjc.tdf                                                          ;             ;
; db/add_sub_ljc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_ljc.tdf                                                          ;             ;
; db/add_sub_mjc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_mjc.tdf                                                          ;             ;
; db/add_sub_njc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_njc.tdf                                                          ;             ;
; db/add_sub_ojc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_ojc.tdf                                                          ;             ;
; db/add_sub_ajc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_ajc.tdf                                                          ;             ;
; db/add_sub_pjc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_pjc.tdf                                                          ;             ;
; db/add_sub_qjc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_qjc.tdf                                                          ;             ;
; db/add_sub_rjc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_rjc.tdf                                                          ;             ;
; db/add_sub_sjc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_sjc.tdf                                                          ;             ;
; db/add_sub_tjc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_tjc.tdf                                                          ;             ;
; db/add_sub_ujc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_ujc.tdf                                                          ;             ;
; db/add_sub_vjc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_vjc.tdf                                                          ;             ;
; db/add_sub_0kc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_0kc.tdf                                                          ;             ;
; db/add_sub_1kc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_1kc.tdf                                                          ;             ;
; db/add_sub_9jc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_9jc.tdf                                                          ;             ;
; db/add_sub_1ic.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_1ic.tdf                                                          ;             ;
; db/add_sub_0ic.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_0ic.tdf                                                          ;             ;
; db/add_sub_vhc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_vhc.tdf                                                          ;             ;
; db/add_sub_uhc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_uhc.tdf                                                          ;             ;
; db/add_sub_thc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_thc.tdf                                                          ;             ;
; db/add_sub_shc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_shc.tdf                                                          ;             ;
; db/add_sub_qhc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_qhc.tdf                                                          ;             ;
; dffpipe.tdf                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.tdf                                                ;             ;
; altera_pll.v                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v                                               ;             ;
; dcfifo.tdf                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf                                                 ;             ;
; lpm_counter.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                            ;             ;
; altdpram.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                               ;             ;
; a_graycounter.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_graycounter.inc                                          ;             ;
; a_fefifo.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fefifo.inc                                               ;             ;
; a_gray2bin.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_gray2bin.inc                                             ;             ;
; alt_sync_fifo.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                          ;             ;
; lpm_compare.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                            ;             ;
; altsyncram_fifo.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                        ;             ;
; db/dcfifo_07q1.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/dcfifo_07q1.tdf                                                          ;             ;
; db/a_graycounter_sv6.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/a_graycounter_sv6.tdf                                                    ;             ;
; db/a_graycounter_odc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/a_graycounter_odc.tdf                                                    ;             ;
; db/altsyncram_s8d1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_s8d1.tdf                                                      ;             ;
; db/decode_s07.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/decode_s07.tdf                                                           ;             ;
; db/mux_ps7.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/mux_ps7.tdf                                                              ;             ;
; db/dffpipe_3dc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/dffpipe_3dc.tdf                                                          ;             ;
; db/alt_synch_pipe_dpl.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/alt_synch_pipe_dpl.tdf                                                   ;             ;
; db/dffpipe_ue9.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/dffpipe_ue9.tdf                                                          ;             ;
; db/alt_synch_pipe_epl.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/alt_synch_pipe_epl.tdf                                                   ;             ;
; db/dffpipe_ve9.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/dffpipe_ve9.tdf                                                          ;             ;
; db/cmpr_e06.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/cmpr_e06.tdf                                                             ;             ;
; scfifo.tdf                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                                 ;             ;
; a_regfifo.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                              ;             ;
; a_dpfifo.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                               ;             ;
; a_i2fifo.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                               ;             ;
; a_fffifo.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                               ;             ;
; a_f2fifo.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                               ;             ;
; db/scfifo_g9p1.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/scfifo_g9p1.tdf                                                          ;             ;
; db/a_dpfifo_4je1.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/a_dpfifo_4je1.tdf                                                        ;             ;
; db/altsyncram_gfp1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_gfp1.tdf                                                      ;             ;
; db/cmpr_2l8.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/cmpr_2l8.tdf                                                             ;             ;
; db/cntr_fgb.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/cntr_fgb.tdf                                                             ;             ;
; db/cntr_sg7.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/cntr_sg7.tdf                                                             ;             ;
; db/cntr_ggb.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/cntr_ggb.tdf                                                             ;             ;
; altsyncram.tdf                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                             ;             ;
; stratix_ram_block.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;             ;
; lpm_mux.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                ;             ;
; lpm_decode.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                             ;             ;
; a_rdenreg.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;             ;
; altrom.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                 ;             ;
; altram.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                 ;             ;
; db/altsyncram_fd04.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_fd04.tdf                                                      ;             ;
; db/add_sub_8gj.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_8gj.tdf                                                          ;             ;
; db/add_sub_bgj.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/add_sub_bgj.tdf                                                          ;             ;
; db/altsyncram_4m34.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_4m34.tdf                                                      ;             ;
; db/altsyncram_5m34.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_5m34.tdf                                                      ;             ;
; db/altsyncram_6m34.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_6m34.tdf                                                      ;             ;
; db/altsyncram_vl34.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_vl34.tdf                                                      ;             ;
; db/altsyncram_0m34.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_0m34.tdf                                                      ;             ;
; db/altsyncram_1m34.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_1m34.tdf                                                      ;             ;
; db/scfifo_7ba1.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/scfifo_7ba1.tdf                                                          ;             ;
; db/a_dpfifo_q2a1.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/a_dpfifo_q2a1.tdf                                                        ;             ;
; db/altsyncram_n3i1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf                                                      ;             ;
; db/cmpr_6l8.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/cmpr_6l8.tdf                                                             ;             ;
; db/cntr_h2b.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/cntr_h2b.tdf                                                             ;             ;
; db/cntr_u27.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/cntr_u27.tdf                                                             ;             ;
; db/cntr_i2b.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/cntr_i2b.tdf                                                             ;             ;
; altpll.tdf                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                                 ;             ;
; stratix_pll.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                            ;             ;
; stratixii_pll.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                          ;             ;
; cycloneii_pll.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                          ;             ;
; db/audio_clock_altpll.v                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/audio_clock_altpll.v                                                     ;             ;
; db/altsyncram_ijo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_ijo1.tdf                                                      ;             ;
; staff240.mif                                                                ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/staff240.mif                                                                ;             ;
; db/decode_nma.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/decode_nma.tdf                                                           ;             ;
; db/decode_g2a.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/decode_g2a.tdf                                                           ;             ;
; db/mux_2hb.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/mux_2hb.tdf                                                              ;             ;
; db/altsyncram_k1p1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_k1p1.tdf                                                      ;             ;
; metronome240.mif                                                            ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/metronome240.mif                                                            ;             ;
; db/altsyncram_noo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_noo1.tdf                                                      ;             ;
; ../tuner240.mif                                                             ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/tuner240.mif                                                                ;             ;
; db/decode_bra.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/decode_bra.tdf                                                           ;             ;
; db/mux_mlb.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/mux_mlb.tdf                                                              ;             ;
; db/altsyncram_69o1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_69o1.tdf                                                      ;             ;
; noteX.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/noteX.mif                                                                   ;             ;
; db/altsyncram_79o1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_79o1.tdf                                                      ;             ;
; noteY.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/noteY.mif                                                                   ;             ;
; db/altsyncram_nco1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_nco1.tdf                                                      ;             ;
; sharpX.mif                                                                  ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/sharpX.mif                                                                  ;             ;
; db/altsyncram_oco1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_oco1.tdf                                                      ;             ;
; sharpY.mif                                                                  ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/sharpY.mif                                                                  ;             ;
; db/altsyncram_bdo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_bdo1.tdf                                                      ;             ;
; octave0.mif                                                                 ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/octave0.mif                                                                 ;             ;
; db/altsyncram_cdo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_cdo1.tdf                                                      ;             ;
; octave1.mif                                                                 ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/octave1.mif                                                                 ;             ;
; db/altsyncram_ddo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_ddo1.tdf                                                      ;             ;
; octave2.mif                                                                 ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/octave2.mif                                                                 ;             ;
; db/altsyncram_edo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_edo1.tdf                                                      ;             ;
; octave3.mif                                                                 ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/octave3.mif                                                                 ;             ;
; db/altsyncram_fdo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_fdo1.tdf                                                      ;             ;
; octave4.mif                                                                 ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/octave4.mif                                                                 ;             ;
; db/altsyncram_gdo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_gdo1.tdf                                                      ;             ;
; octave5.mif                                                                 ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/octave5.mif                                                                 ;             ;
; db/altsyncram_hdo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_hdo1.tdf                                                      ;             ;
; octave6.mif                                                                 ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/octave6.mif                                                                 ;             ;
; db/altsyncram_ido1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_ido1.tdf                                                      ;             ;
; octave7.mif                                                                 ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/octave7.mif                                                                 ;             ;
; db/altsyncram_jdo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_jdo1.tdf                                                      ;             ;
; octave8.mif                                                                 ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/octave8.mif                                                                 ;             ;
; db/altsyncram_1ao1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_1ao1.tdf                                                      ;             ;
; noteC.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/noteC.mif                                                                   ;             ;
; db/altsyncram_fjo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_fjo1.tdf                                                      ;             ;
; noteCHDb.mif                                                                ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/noteCHDb.mif                                                                ;             ;
; db/altsyncram_2ao1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_2ao1.tdf                                                      ;             ;
; noteD.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/noteD.mif                                                                   ;             ;
; db/altsyncram_hjo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_hjo1.tdf                                                      ;             ;
; noteDHEb.mif                                                                ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/noteDHEb.mif                                                                ;             ;
; db/altsyncram_3ao1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_3ao1.tdf                                                      ;             ;
; noteE.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/noteE.mif                                                                   ;             ;
; db/altsyncram_4ao1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_4ao1.tdf                                                      ;             ;
; noteF.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/noteF.mif                                                                   ;             ;
; db/altsyncram_5ao1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_5ao1.tdf                                                      ;             ;
; noteG.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/noteG.mif                                                                   ;             ;
; db/altsyncram_gjo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_gjo1.tdf                                                      ;             ;
; noteGHAb.mif                                                                ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/noteGHAb.mif                                                                ;             ;
; db/altsyncram_v9o1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_v9o1.tdf                                                      ;             ;
; noteA.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/noteA.mif                                                                   ;             ;
; db/altsyncram_bjo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_bjo1.tdf                                                      ;             ;
; noteAHBb.mif                                                                ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/noteAHBb.mif                                                                ;             ;
; db/altsyncram_0ao1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_0ao1.tdf                                                      ;             ;
; noteB.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/noteB.mif                                                                   ;             ;
; db/altsyncram_dcm1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_dcm1.tdf                                                      ;             ;
; blank240.mif                                                                ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/blank240.mif                                                                ;             ;
; db/altpll_80u.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altpll_80u.tdf                                                           ;             ;
; pzdyqx.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/pzdyqx.vhd                                                 ;             ;
; sld_hub.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                ; altera_sld  ;
; db/ip/sld7226280a/alt_sld_fab.v                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/University2/ECE241/Project/Cadence/db/ip/sld7226280a/alt_sld_fab.v                                             ; alt_sld_fab ;
; db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab.v                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/University2/ECE241/Project/Cadence/db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab.v                      ; alt_sld_fab ;
; db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_ident.sv               ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/University2/ECE241/Project/Cadence/db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_ident.sv               ; alt_sld_fab ;
; db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/University2/ECE241/Project/Cadence/db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv            ; alt_sld_fab ;
; db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd          ; yes             ; Encrypted Auto-Found VHDL File               ; E:/University2/ECE241/Project/Cadence/db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd          ; alt_sld_fab ;
; db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/University2/ECE241/Project/Cadence/db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv            ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;             ;
; sld_rom_sr.vhd                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;             ;
; altshift_taps.tdf                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf                                          ;             ;
; lpm_constant.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                           ;             ;
; db/shift_taps_rev.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/shift_taps_rev.tdf                                                       ;             ;
; db/altsyncram_po91.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_po91.tdf                                                      ;             ;
; db/cntr_uhf.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/cntr_uhf.tdf                                                             ;             ;
; db/shift_taps_bgv.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/shift_taps_bgv.tdf                                                       ;             ;
; db/altsyncram_rr91.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_rr91.tdf                                                      ;             ;
; db/cntr_hjf.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/cntr_hjf.tdf                                                             ;             ;
; db/cmpr_d9c.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/cmpr_d9c.tdf                                                             ;             ;
; db/shift_taps_agv.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/shift_taps_agv.tdf                                                       ;             ;
; db/altsyncram_pr91.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_pr91.tdf                                                      ;             ;
; db/cntr_gjf.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/cntr_gjf.tdf                                                             ;             ;
; db/shift_taps_qhv.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/shift_taps_qhv.tdf                                                       ;             ;
; db/altsyncram_nu91.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_nu91.tdf                                                      ;             ;
; db/cntr_ejf.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/cntr_ejf.tdf                                                             ;             ;
; db/shift_taps_9gv.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/shift_taps_9gv.tdf                                                       ;             ;
; db/altsyncram_jr91.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_jr91.tdf                                                      ;             ;
; lpm_divide.tdf                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                             ;             ;
; abs_divider.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc                                            ;             ;
; sign_div_unsign.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                        ;             ;
; db/lpm_divide_rbm.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/lpm_divide_rbm.tdf                                                       ;             ;
; db/sign_div_unsign_1mh.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/sign_div_unsign_1mh.tdf                                                  ;             ;
; db/alt_u_div_70f.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/alt_u_div_70f.tdf                                                        ;             ;
; db/lpm_divide_t3m.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/lpm_divide_t3m.tdf                                                       ;             ;
; db/lpm_divide_6am.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/lpm_divide_6am.tdf                                                       ;             ;
; db/sign_div_unsign_ckh.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/sign_div_unsign_ckh.tdf                                                  ;             ;
; db/alt_u_div_use.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/alt_u_div_use.tdf                                                        ;             ;
; db/lpm_divide_9am.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/lpm_divide_9am.tdf                                                       ;             ;
; db/sign_div_unsign_fkh.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/sign_div_unsign_fkh.tdf                                                  ;             ;
; db/alt_u_div_4te.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/alt_u_div_4te.tdf                                                        ;             ;
; db/lpm_divide_5dm.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/lpm_divide_5dm.tdf                                                       ;             ;
; db/sign_div_unsign_bnh.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/sign_div_unsign_bnh.tdf                                                  ;             ;
; db/alt_u_div_s2f.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/alt_u_div_s2f.tdf                                                        ;             ;
; db/lpm_divide_qbm.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/lpm_divide_qbm.tdf                                                       ;             ;
; db/sign_div_unsign_0mh.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/sign_div_unsign_0mh.tdf                                                  ;             ;
; db/alt_u_div_60f.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/alt_u_div_60f.tdf                                                        ;             ;
; db/altsyncram_tno1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_tno1.tdf                                                      ;             ;
; db/altsyncram_v5p1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_v5p1.tdf                                                      ;             ;
; db/altsyncram_gmo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_gmo1.tdf                                                      ;             ;
; db/altsyncram_hmo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_hmo1.tdf                                                      ;             ;
; db/altsyncram_imo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_imo1.tdf                                                      ;             ;
; db/altsyncram_jmo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_jmo1.tdf                                                      ;             ;
; db/altsyncram_9io1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_9io1.tdf                                                      ;             ;
; db/altsyncram_aio1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_aio1.tdf                                                      ;             ;
; db/altsyncram_bio1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_bio1.tdf                                                      ;             ;
; db/altsyncram_cio1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_cio1.tdf                                                      ;             ;
; db/altsyncram_omo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_omo1.tdf                                                      ;             ;
; db/altsyncram_0do1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_0do1.tdf                                                      ;             ;
; db/altsyncram_emo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_emo1.tdf                                                      ;             ;
; db/altsyncram_1do1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_1do1.tdf                                                      ;             ;
; db/altsyncram_kmo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_kmo1.tdf                                                      ;             ;
; db/altsyncram_2do1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_2do1.tdf                                                      ;             ;
; db/altsyncram_3do1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_3do1.tdf                                                      ;             ;
; db/altsyncram_lmo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_lmo1.tdf                                                      ;             ;
; noteFHGb.mif                                                                ; yes             ; Auto-Found Memory Initialization File        ; E:/University2/ECE241/Project/Cadence/noteFHGb.mif                                                                ;             ;
; db/altsyncram_4do1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_4do1.tdf                                                      ;             ;
; db/altsyncram_fmo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_fmo1.tdf                                                      ;             ;
; db/altsyncram_uco1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_uco1.tdf                                                      ;             ;
; db/altsyncram_amo1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_amo1.tdf                                                      ;             ;
; db/altsyncram_vco1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/University2/ECE241/Project/Cadence/db/altsyncram_vco1.tdf                                                      ;             ;
+-----------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 11995          ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 13812          ;
;     -- 7 input functions                    ; 24             ;
;     -- 6 input functions                    ; 4418           ;
;     -- 5 input functions                    ; 1228           ;
;     -- 4 input functions                    ; 1504           ;
;     -- <=3 input functions                  ; 6638           ;
; Memory ALUT usage                           ; 7200           ;
;     -- 64-address deep                      ; 0              ;
;     -- 32-address deep                      ; 7200           ;
;                                             ;                ;
; Dedicated logic registers                   ; 8344           ;
;                                             ;                ;
; I/O pins                                    ; 97             ;
; Total MLAB memory bits                      ; 230400         ;
; Total block memory bits                     ; 3071175        ;
;                                             ;                ;
; Total DSP Blocks                            ; 35             ;
;                                             ;                ;
; Total PLLs                                  ; 3              ;
;     -- PLLs                                 ; 3              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 8925           ;
; Total fan-out                               ; 141685         ;
; Average fan-out                             ; 4.64           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |music_tools                                                                                                                            ; 13812 (24)          ; 8344 (14)                 ; 3071175           ; 35         ; 97   ; 0            ; |music_tools                                                                                                                                                                                                                                                                                                                                            ; music_tools                           ; work         ;
;    |Audio_Controller:controller|                                                                                                        ; 249 (5)             ; 201 (4)                   ; 12288             ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller                                                                                                                                                                                                                                                                                                                ; Audio_Controller                      ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|                                                                           ; 85 (9)              ; 87 (36)                   ; 4096              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                          ; Altera_UP_Audio_In_Deserializer       ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|                                                                            ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                                                                                                                                        ; Altera_UP_Audio_Bit_Counter           ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|                                                                               ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                           ; Altera_UP_SYNC_FIFO                   ; work         ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                          ; scfifo                                ; work         ;
;                |scfifo_7ba1:auto_generated|                                                                                             ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                               ; scfifo_7ba1                           ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                                                                                                ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                          ; a_dpfifo_q2a1                         ; work         ;
;                      |altsyncram_n3i1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                  ; altsyncram_n3i1                       ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                                                                                              ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                      ; cntr_h2b                              ; work         ;
;                      |cntr_i2b:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                          ; cntr_i2b                              ; work         ;
;                      |cntr_u27:usedw_counter|                                                                                           ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                   ; cntr_u27                              ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|                                                                              ; 18 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                          ; Altera_UP_SYNC_FIFO                   ; work         ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 18 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                         ; scfifo                                ; work         ;
;                |scfifo_7ba1:auto_generated|                                                                                             ; 18 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                              ; scfifo_7ba1                           ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                                                                                                ; 18 (10)             ; 12 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                         ; a_dpfifo_q2a1                         ; work         ;
;                      |cntr_u27:usedw_counter|                                                                                           ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                  ; cntr_u27                              ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|                                                                             ; 158 (61)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                            ; Altera_UP_Audio_Out_Serializer        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|                                                                              ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                            ; Altera_UP_SYNC_FIFO                   ; work         ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                           ; scfifo                                ; work         ;
;                |scfifo_7ba1:auto_generated|                                                                                             ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                ; scfifo_7ba1                           ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                                                                                                ; 48 (26)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                           ; a_dpfifo_q2a1                         ; work         ;
;                      |altsyncram_n3i1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                   ; altsyncram_n3i1                       ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                                                                                              ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                       ; cntr_h2b                              ; work         ;
;                      |cntr_i2b:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                           ; cntr_i2b                              ; work         ;
;                      |cntr_u27:usedw_counter|                                                                                           ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                    ; cntr_u27                              ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|                                                                             ; 49 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                           ; Altera_UP_SYNC_FIFO                   ; work         ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 49 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                          ; scfifo                                ; work         ;
;                |scfifo_7ba1:auto_generated|                                                                                             ; 49 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                               ; scfifo_7ba1                           ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                                                                                                ; 49 (26)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                          ; a_dpfifo_q2a1                         ; work         ;
;                      |altsyncram_n3i1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                  ; altsyncram_n3i1                       ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                                                                                              ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                      ; cntr_h2b                              ; work         ;
;                      |cntr_i2b:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                          ; cntr_i2b                              ; work         ;
;                      |cntr_u27:usedw_counter|                                                                                           ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                   ; cntr_u27                              ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|                                                                                 ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                ; Altera_UP_Clock_Edge                  ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                                                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                           ; Altera_UP_Clock_Edge                  ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|                                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                ; Altera_UP_Clock_Edge                  ; work         ;
;       |Audio_Clock:Audio_Clock|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Audio_Clock:Audio_Clock                                                                                                                                                                                                                                                                                        ; Audio_Clock                           ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                                                                                                                                ; altpll                                ; work         ;
;             |Audio_Clock_altpll:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|Audio_Controller:controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                                                                                                                                              ; Audio_Clock_altpll                    ; work         ;
;    |avconf:avc|                                                                                                                         ; 96 (53)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|avconf:avc                                                                                                                                                                                                                                                                                                                                 ; avconf                                ; work         ;
;       |I2C_Controller:u0|                                                                                                               ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                                                                                                                               ; I2C_Controller                        ; work         ;
;    |metronome:metronome1|                                                                                                               ; 618 (136)           ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1                                                                                                                                                                                                                                                                                                                       ; metronome                             ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 482 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1                                                                                                                                                                                                                                                                                                       ; lpm_divide                            ; work         ;
;          |lpm_divide_qbm:auto_generated|                                                                                                ; 482 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_qbm                        ; work         ;
;             |sign_div_unsign_0mh:divider|                                                                                               ; 482 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_0mh                   ; work         ;
;                |alt_u_div_60f:divider|                                                                                                  ; 482 (237)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider                                                                                                                                                                                                                       ; alt_u_div_60f                         ; work         ;
;                   |add_sub_0ic:add_sub_7|                                                                                               ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_0ic:add_sub_7                                                                                                                                                                                                 ; add_sub_0ic                           ; work         ;
;                   |add_sub_1ic:add_sub_8|                                                                                               ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_1ic:add_sub_8                                                                                                                                                                                                 ; add_sub_1ic                           ; work         ;
;                   |add_sub_9jc:add_sub_10|                                                                                              ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_10                                                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                   |add_sub_9jc:add_sub_11|                                                                                              ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_11                                                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                   |add_sub_9jc:add_sub_12|                                                                                              ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_12                                                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                   |add_sub_9jc:add_sub_13|                                                                                              ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_13                                                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                   |add_sub_9jc:add_sub_14|                                                                                              ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_14                                                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                   |add_sub_9jc:add_sub_15|                                                                                              ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_15                                                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                   |add_sub_9jc:add_sub_16|                                                                                              ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_16                                                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                   |add_sub_9jc:add_sub_17|                                                                                              ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_17                                                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                   |add_sub_9jc:add_sub_18|                                                                                              ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_18                                                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                   |add_sub_9jc:add_sub_19|                                                                                              ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_19                                                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                   |add_sub_9jc:add_sub_20|                                                                                              ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_20                                                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                   |add_sub_9jc:add_sub_21|                                                                                              ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_21                                                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                   |add_sub_9jc:add_sub_22|                                                                                              ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_22                                                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                   |add_sub_9jc:add_sub_23|                                                                                              ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_23                                                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                   |add_sub_9jc:add_sub_24|                                                                                              ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_24                                                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                   |add_sub_9jc:add_sub_25|                                                                                              ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_25                                                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                   |add_sub_9jc:add_sub_9|                                                                                               ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_9jc:add_sub_9                                                                                                                                                                                                 ; add_sub_9jc                           ; work         ;
;                   |add_sub_qhc:add_sub_1|                                                                                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_qhc:add_sub_1                                                                                                                                                                                                 ; add_sub_qhc                           ; work         ;
;                   |add_sub_shc:add_sub_3|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_shc:add_sub_3                                                                                                                                                                                                 ; add_sub_shc                           ; work         ;
;                   |add_sub_thc:add_sub_4|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_thc:add_sub_4                                                                                                                                                                                                 ; add_sub_thc                           ; work         ;
;                   |add_sub_uhc:add_sub_5|                                                                                               ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_uhc:add_sub_5                                                                                                                                                                                                 ; add_sub_uhc                           ; work         ;
;                   |add_sub_vhc:add_sub_6|                                                                                               ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|metronome:metronome1|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider|add_sub_vhc:add_sub_6                                                                                                                                                                                                 ; add_sub_vhc                           ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 91 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 91 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                           ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                              ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                              ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                              ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                              ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                              ; work         ;
;    |sevenSegment:ssd|                                                                                                                   ; 359 (139)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |music_tools|sevenSegment:ssd                                                                                                                                                                                                                                                                                                                           ; sevenSegment                          ; work         ;
;       |binary_to_bcd:b0|                                                                                                                ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|binary_to_bcd:b0                                                                                                                                                                                                                                                                                                          ; binary_to_bcd                         ; work         ;
;       |decimal:d0|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|decimal:d0                                                                                                                                                                                                                                                                                                                ; decimal                               ; work         ;
;       |decimal:d1|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|decimal:d1                                                                                                                                                                                                                                                                                                                ; decimal                               ; work         ;
;       |decimal:d2|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|decimal:d2                                                                                                                                                                                                                                                                                                                ; decimal                               ; work         ;
;       |decimal:d3|                                                                                                                      ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|decimal:d3                                                                                                                                                                                                                                                                                                                ; decimal                               ; work         ;
;       |decimal:d4|                                                                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|decimal:d4                                                                                                                                                                                                                                                                                                                ; decimal                               ; work         ;
;       |decimal:d5|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|decimal:d5                                                                                                                                                                                                                                                                                                                ; decimal                               ; work         ;
;       |decimal:d6|                                                                                                                      ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|decimal:d6                                                                                                                                                                                                                                                                                                                ; decimal                               ; work         ;
;       |decimal:d7|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|decimal:d7                                                                                                                                                                                                                                                                                                                ; decimal                               ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 43 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div0                                                                                                                                                                                                                                                                                                           ; lpm_divide                            ; work         ;
;          |lpm_divide_9am:auto_generated|                                                                                                ; 43 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div0|lpm_divide_9am:auto_generated                                                                                                                                                                                                                                                                             ; lpm_divide_9am                        ; work         ;
;             |sign_div_unsign_fkh:divider|                                                                                               ; 43 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                                 ; sign_div_unsign_fkh                   ; work         ;
;                |alt_u_div_4te:divider|                                                                                                  ; 43 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider                                                                                                                                                                                                                           ; alt_u_div_4te                         ; work         ;
;                   |add_sub_0ic:add_sub_7|                                                                                               ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|add_sub_0ic:add_sub_7                                                                                                                                                                                                     ; add_sub_0ic                           ; work         ;
;                   |add_sub_0ic:add_sub_8|                                                                                               ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|add_sub_0ic:add_sub_8                                                                                                                                                                                                     ; add_sub_0ic                           ; work         ;
;                   |add_sub_vhc:add_sub_6|                                                                                               ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|add_sub_vhc:add_sub_6                                                                                                                                                                                                     ; add_sub_vhc                           ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 68 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div1                                                                                                                                                                                                                                                                                                           ; lpm_divide                            ; work         ;
;          |lpm_divide_6am:auto_generated|                                                                                                ; 68 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div1|lpm_divide_6am:auto_generated                                                                                                                                                                                                                                                                             ; lpm_divide_6am                        ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 68 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div1|lpm_divide_6am:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                                 ; sign_div_unsign_ckh                   ; work         ;
;                |alt_u_div_use:divider|                                                                                                  ; 68 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div1|lpm_divide_6am:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_use:divider                                                                                                                                                                                                                           ; alt_u_div_use                         ; work         ;
;                   |add_sub_shc:add_sub_3|                                                                                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div1|lpm_divide_6am:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_use:divider|add_sub_shc:add_sub_3                                                                                                                                                                                                     ; add_sub_shc                           ; work         ;
;                   |add_sub_thc:add_sub_4|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div1|lpm_divide_6am:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_use:divider|add_sub_thc:add_sub_4                                                                                                                                                                                                     ; add_sub_thc                           ; work         ;
;                   |add_sub_thc:add_sub_5|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div1|lpm_divide_6am:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_use:divider|add_sub_thc:add_sub_5                                                                                                                                                                                                     ; add_sub_thc                           ; work         ;
;                   |add_sub_thc:add_sub_6|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div1|lpm_divide_6am:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_use:divider|add_sub_thc:add_sub_6                                                                                                                                                                                                     ; add_sub_thc                           ; work         ;
;                   |add_sub_thc:add_sub_7|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div1|lpm_divide_6am:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_use:divider|add_sub_thc:add_sub_7                                                                                                                                                                                                     ; add_sub_thc                           ; work         ;
;                   |add_sub_thc:add_sub_8|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sevenSegment:ssd|lpm_divide:Div1|lpm_divide_6am:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_use:divider|add_sub_thc:add_sub_8                                                                                                                                                                                                     ; add_sub_thc                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 89 (1)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 88 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 88 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 88 (1)              ; 77 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab               ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 87 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric     ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 87 (55)             ; 72 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                        ; altera_sld   ;
;    |tone_generator:tone_generator1|                                                                                                     ; 748 (57)            ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1                                                                                                                                                                                                                                                                                                             ; tone_generator                        ; work         ;
;       |tuning_lut:tuning_lut0|                                                                                                          ; 691 (75)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0                                                                                                                                                                                                                                                                                      ; tuning_lut                            ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 616 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0                                                                                                                                                                                                                                                                      ; lpm_divide                            ; work         ;
;             |lpm_divide_5dm:auto_generated|                                                                                             ; 616 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated                                                                                                                                                                                                                                        ; lpm_divide_5dm                        ; work         ;
;                |sign_div_unsign_bnh:divider|                                                                                            ; 616 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider                                                                                                                                                                                                            ; sign_div_unsign_bnh                   ; work         ;
;                   |alt_u_div_s2f:divider|                                                                                               ; 616 (313)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider                                                                                                                                                                                      ; alt_u_div_s2f                         ; work         ;
;                      |add_sub_0ic:add_sub_7|                                                                                            ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_0ic:add_sub_7                                                                                                                                                                ; add_sub_0ic                           ; work         ;
;                      |add_sub_0kc:add_sub_11|                                                                                           ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_0kc:add_sub_11                                                                                                                                                               ; add_sub_0kc                           ; work         ;
;                      |add_sub_1ic:add_sub_8|                                                                                            ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_1ic:add_sub_8                                                                                                                                                                ; add_sub_1ic                           ; work         ;
;                      |add_sub_1kc:add_sub_10|                                                                                           ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_1kc:add_sub_10                                                                                                                                                               ; add_sub_1kc                           ; work         ;
;                      |add_sub_9jc:add_sub_9|                                                                                            ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_9jc:add_sub_9                                                                                                                                                                ; add_sub_9jc                           ; work         ;
;                      |add_sub_qhc:add_sub_1|                                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_qhc:add_sub_1                                                                                                                                                                ; add_sub_qhc                           ; work         ;
;                      |add_sub_shc:add_sub_3|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_shc:add_sub_3                                                                                                                                                                ; add_sub_shc                           ; work         ;
;                      |add_sub_thc:add_sub_4|                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_thc:add_sub_4                                                                                                                                                                ; add_sub_thc                           ; work         ;
;                      |add_sub_uhc:add_sub_5|                                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_uhc:add_sub_5                                                                                                                                                                ; add_sub_uhc                           ; work         ;
;                      |add_sub_ujc:add_sub_13|                                                                                           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_ujc:add_sub_13                                                                                                                                                               ; add_sub_ujc                           ; work         ;
;                      |add_sub_ujc:add_sub_14|                                                                                           ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_ujc:add_sub_14                                                                                                                                                               ; add_sub_ujc                           ; work         ;
;                      |add_sub_ujc:add_sub_15|                                                                                           ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_ujc:add_sub_15                                                                                                                                                               ; add_sub_ujc                           ; work         ;
;                      |add_sub_ujc:add_sub_16|                                                                                           ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_ujc:add_sub_16                                                                                                                                                               ; add_sub_ujc                           ; work         ;
;                      |add_sub_ujc:add_sub_17|                                                                                           ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_ujc:add_sub_17                                                                                                                                                               ; add_sub_ujc                           ; work         ;
;                      |add_sub_ujc:add_sub_18|                                                                                           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_ujc:add_sub_18                                                                                                                                                               ; add_sub_ujc                           ; work         ;
;                      |add_sub_ujc:add_sub_19|                                                                                           ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_ujc:add_sub_19                                                                                                                                                               ; add_sub_ujc                           ; work         ;
;                      |add_sub_ujc:add_sub_20|                                                                                           ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_ujc:add_sub_20                                                                                                                                                               ; add_sub_ujc                           ; work         ;
;                      |add_sub_ujc:add_sub_21|                                                                                           ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_ujc:add_sub_21                                                                                                                                                               ; add_sub_ujc                           ; work         ;
;                      |add_sub_ujc:add_sub_22|                                                                                           ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_ujc:add_sub_22                                                                                                                                                               ; add_sub_ujc                           ; work         ;
;                      |add_sub_ujc:add_sub_23|                                                                                           ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_ujc:add_sub_23                                                                                                                                                               ; add_sub_ujc                           ; work         ;
;                      |add_sub_ujc:add_sub_24|                                                                                           ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_ujc:add_sub_24                                                                                                                                                               ; add_sub_ujc                           ; work         ;
;                      |add_sub_ujc:add_sub_25|                                                                                           ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_ujc:add_sub_25                                                                                                                                                               ; add_sub_ujc                           ; work         ;
;                      |add_sub_vhc:add_sub_6|                                                                                            ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_vhc:add_sub_6                                                                                                                                                                ; add_sub_vhc                           ; work         ;
;                      |add_sub_vjc:add_sub_12|                                                                                           ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|add_sub_vjc:add_sub_12                                                                                                                                                               ; add_sub_vjc                           ; work         ;
;    |tuner:tuner1|                                                                                                                       ; 5495 (110)          ; 7730 (0)                  ; 2360470           ; 34         ; 0    ; 0            ; |music_tools|tuner:tuner1                                                                                                                                                                                                                                                                                                                               ; tuner                                 ; work         ;
;       |clock_768k:clk0|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|clock_768k:clk0                                                                                                                                                                                                                                                                                                               ; clock_768k                            ; clock_768k   ;
;          |clock_768k_audio_pll_0:audio_pll_0|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|clock_768k:clk0|clock_768k_audio_pll_0:audio_pll_0                                                                                                                                                                                                                                                                            ; clock_768k_audio_pll_0                ; clock_768k   ;
;             |clock_768k_audio_pll_0_audio_pll:audio_pll|                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|clock_768k:clk0|clock_768k_audio_pll_0:audio_pll_0|clock_768k_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                                                                                 ; clock_768k_audio_pll_0_audio_pll      ; clock_768k   ;
;                |altera_pll:altera_pll_i|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|clock_768k:clk0|clock_768k_audio_pll_0:audio_pll_0|clock_768k_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                                                                                                         ; altera_pll                            ; work         ;
;       |fft:fft0|                                                                                                                        ; 4098 (0)            ; 7506 (0)                  ; 1836182           ; 27         ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0                                                                                                                                                                                                                                                                                                                      ; fft                                   ; fft          ;
;          |fft_fft_ii_0:fft_ii_0|                                                                                                        ; 4098 (64)           ; 7506 (0)                  ; 1836182           ; 27         ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0                                                                                                                                                                                                                                                                                                ; fft_fft_ii_0                          ; fft          ;
;             |asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|                                                                                ; 4034 (154)          ; 7506 (768)                ; 1836182           ; 27         ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst                                                                                                                                                                                                                                                     ; asj_fft_si_se_so_b                    ; fft          ;
;                |asj_fft_3dp_rom:twrom|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom                                                                                                                                                                                                                               ; asj_fft_3dp_rom                       ; fft          ;
;                   |twid_rom:\gen_M4K:cos_1n|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n                                                                                                                                                                                                      ; twid_rom                              ; fft          ;
;                      |altera_fft_single_port_rom:\gen_auto:rom_component|                                                               ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                   ; altera_fft_single_port_rom            ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                         ; altsyncram                            ; work         ;
;                            |altsyncram_vl34:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vl34:auto_generated                                                                          ; altsyncram_vl34                       ; work         ;
;                   |twid_rom:\gen_M4K:cos_2n|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n                                                                                                                                                                                                      ; twid_rom                              ; fft          ;
;                      |altera_fft_single_port_rom:\gen_auto:rom_component|                                                               ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                   ; altera_fft_single_port_rom            ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                         ; altsyncram                            ; work         ;
;                            |altsyncram_0m34:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0m34:auto_generated                                                                          ; altsyncram_0m34                       ; work         ;
;                   |twid_rom:\gen_M4K:cos_3n|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n                                                                                                                                                                                                      ; twid_rom                              ; fft          ;
;                      |altera_fft_single_port_rom:\gen_auto:rom_component|                                                               ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                   ; altera_fft_single_port_rom            ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                         ; altsyncram                            ; work         ;
;                            |altsyncram_1m34:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1m34:auto_generated                                                                          ; altsyncram_1m34                       ; work         ;
;                   |twid_rom:\gen_M4K:sin_1n|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n                                                                                                                                                                                                      ; twid_rom                              ; fft          ;
;                      |altera_fft_single_port_rom:\gen_auto:rom_component|                                                               ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                   ; altera_fft_single_port_rom            ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                         ; altsyncram                            ; work         ;
;                            |altsyncram_4m34:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4m34:auto_generated                                                                          ; altsyncram_4m34                       ; work         ;
;                   |twid_rom:\gen_M4K:sin_2n|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n                                                                                                                                                                                                      ; twid_rom                              ; fft          ;
;                      |altera_fft_single_port_rom:\gen_auto:rom_component|                                                               ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                   ; altera_fft_single_port_rom            ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                         ; altsyncram                            ; work         ;
;                            |altsyncram_5m34:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5m34:auto_generated                                                                          ; altsyncram_5m34                       ; work         ;
;                   |twid_rom:\gen_M4K:sin_3n|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n                                                                                                                                                                                                      ; twid_rom                              ; fft          ;
;                      |altera_fft_single_port_rom:\gen_auto:rom_component|                                                               ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                   ; altera_fft_single_port_rom            ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                         ; altsyncram                            ; work         ;
;                            |altsyncram_6m34:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6m34:auto_generated                                                                          ; altsyncram_6m34                       ; work         ;
;                |asj_fft_4dp_ram:dat_A|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A                                                                                                                                                                                                                               ; asj_fft_4dp_ram                       ; fft          ;
;                   |asj_fft_data_ram:\gen_rams:0:dat_A|                                                                                  ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                                                            ; asj_fft_data_ram                      ; fft          ;
;                      |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                            ; altera_fft_dual_port_ram              ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                  ; altsyncram                            ; work         ;
;                            |altsyncram_fd04:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_fd04:auto_generated                                                                   ; altsyncram_fd04                       ; work         ;
;                   |asj_fft_data_ram:\gen_rams:1:dat_A|                                                                                  ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                                                            ; asj_fft_data_ram                      ; fft          ;
;                      |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                            ; altera_fft_dual_port_ram              ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                  ; altsyncram                            ; work         ;
;                            |altsyncram_fd04:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_fd04:auto_generated                                                                   ; altsyncram_fd04                       ; work         ;
;                   |asj_fft_data_ram:\gen_rams:2:dat_A|                                                                                  ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                                                            ; asj_fft_data_ram                      ; fft          ;
;                      |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                            ; altera_fft_dual_port_ram              ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                  ; altsyncram                            ; work         ;
;                            |altsyncram_fd04:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_fd04:auto_generated                                                                   ; altsyncram_fd04                       ; work         ;
;                   |asj_fft_data_ram:\gen_rams:3:dat_A|                                                                                  ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                                                            ; asj_fft_data_ram                      ; fft          ;
;                      |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                            ; altera_fft_dual_port_ram              ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                  ; altsyncram                            ; work         ;
;                            |altsyncram_fd04:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_fd04:auto_generated                                                                   ; altsyncram_fd04                       ; work         ;
;                |asj_fft_bfp_ctrl:bfpc|                                                                                                  ; 4 (4)               ; 13 (3)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc                                                                                                                                                                                                                               ; asj_fft_bfp_ctrl                      ; fft          ;
;                   |asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|                                  ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass                                                                                                                                            ; asj_fft_tdl_bit_rst                   ; fft          ;
;                |asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|                                                                 ; 6 (6)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp                                                                                                                                                                                              ; asj_fft_cxb_addr                      ; fft          ;
;                |asj_fft_cxb_addr:ram_cxb_rd|                                                                                            ; 10 (10)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd                                                                                                                                                                                                                         ; asj_fft_cxb_addr                      ; fft          ;
;                |asj_fft_cxb_addr:ram_cxb_wr|                                                                                            ; 46 (20)             ; 48 (30)                   ; 514               ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr                                                                                                                                                                                                                         ; asj_fft_cxb_addr                      ; fft          ;
;                   |altshift_taps:sw_0_arr_rtl_0|                                                                                        ; 16 (0)              ; 10 (0)                    ; 34                ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0                                                                                                                                                                                            ; altshift_taps                         ; work         ;
;                      |shift_taps_agv:auto_generated|                                                                                    ; 16 (9)              ; 10 (5)                    ; 34                ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated                                                                                                                                                              ; shift_taps_agv                        ; work         ;
;                         |altsyncram_pr91:altsyncram5|                                                                                   ; 0 (0)               ; 0 (0)                     ; 34                ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|altsyncram_pr91:altsyncram5                                                                                                                                  ; altsyncram_pr91                       ; work         ;
;                         |cntr_gjf:cntr1|                                                                                                ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|cntr_gjf:cntr1                                                                                                                                               ; cntr_gjf                              ; work         ;
;                   |altshift_taps:sw_3_arr_rtl_0|                                                                                        ; 10 (0)              ; 8 (0)                     ; 480               ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0                                                                                                                                                                                            ; altshift_taps                         ; work         ;
;                      |shift_taps_qhv:auto_generated|                                                                                    ; 10 (6)              ; 8 (4)                     ; 480               ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0|shift_taps_qhv:auto_generated                                                                                                                                                              ; shift_taps_qhv                        ; work         ;
;                         |altsyncram_nu91:altsyncram4|                                                                                   ; 0 (0)               ; 0 (0)                     ; 480               ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0|shift_taps_qhv:auto_generated|altsyncram_nu91:altsyncram4                                                                                                                                  ; altsyncram_nu91                       ; work         ;
;                         |cntr_ejf:cntr1|                                                                                                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0|shift_taps_qhv:auto_generated|cntr_ejf:cntr1                                                                                                                                               ; cntr_ejf                              ; work         ;
;                |asj_fft_cxb_data:ram_cxb_wr_data|                                                                                       ; 256 (256)           ; 256 (256)                 ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data:ram_cxb_wr_data                                                                                                                                                                                                                    ; asj_fft_cxb_data                      ; fft          ;
;                |asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data|                                                             ; 256 (256)           ; 256 (256)                 ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                                                                                                          ; asj_fft_cxb_data_r                    ; fft          ;
;                |asj_fft_cxb_data_r:ram_cxb_bfp_data|                                                                                    ; 256 (256)           ; 256 (256)                 ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data                                                                                                                                                                                                                 ; asj_fft_cxb_data_r                    ; fft          ;
;                |asj_fft_dataadgen:rd_adgen|                                                                                             ; 25 (25)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen                                                                                                                                                                                                                          ; asj_fft_dataadgen                     ; fft          ;
;                |asj_fft_dft_bfp:bfpdft|                                                                                                 ; 2418 (600)          ; 4130 (984)                ; 0                 ; 27         ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft                                                                                                                                                                                                                              ; asj_fft_dft_bfp                       ; fft          ;
;                   |apn_fft_cmult_cpx2:\gen_da2:cm1|                                                                                     ; 403 (0)             ; 870 (128)                 ; 0                 ; 9          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1                                                                                                                                                                                              ; apn_fft_cmult_cpx2                    ; fft          ;
;                      |apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|                                                                   ; 273 (273)           ; 550 (550)                 ; 0                 ; 9          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx                                                                                                                                               ; apn_fft_mult_can                      ; fft          ;
;                      |asj_fft_pround:u0|                                                                                                ; 65 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0                                                                                                                                                                            ; asj_fft_pround                        ; fft          ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                               ; 65 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                            ; lpm_add_sub                           ; work         ;
;                            |add_sub_bgj:auto_generated|                                                                                 ; 65 (65)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_bgj:auto_generated                                                                                                 ; add_sub_bgj                           ; work         ;
;                      |asj_fft_pround:u1|                                                                                                ; 65 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1                                                                                                                                                                            ; asj_fft_pround                        ; fft          ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                               ; 65 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                            ; lpm_add_sub                           ; work         ;
;                            |add_sub_bgj:auto_generated|                                                                                 ; 65 (65)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_bgj:auto_generated                                                                                                 ; add_sub_bgj                           ; work         ;
;                      |asj_fft_tdl:imag_delay|                                                                                           ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay                                                                                                                                                                       ; asj_fft_tdl                           ; fft          ;
;                      |asj_fft_tdl:real_delay|                                                                                           ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay                                                                                                                                                                       ; asj_fft_tdl                           ; fft          ;
;                   |apn_fft_cmult_cpx2:\gen_da2:cm2|                                                                                     ; 403 (0)             ; 870 (128)                 ; 0                 ; 9          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2                                                                                                                                                                                              ; apn_fft_cmult_cpx2                    ; fft          ;
;                      |apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|                                                                   ; 273 (273)           ; 550 (550)                 ; 0                 ; 9          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx                                                                                                                                               ; apn_fft_mult_can                      ; fft          ;
;                      |asj_fft_pround:u0|                                                                                                ; 65 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0                                                                                                                                                                            ; asj_fft_pround                        ; fft          ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                               ; 65 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                            ; lpm_add_sub                           ; work         ;
;                            |add_sub_bgj:auto_generated|                                                                                 ; 65 (65)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_bgj:auto_generated                                                                                                 ; add_sub_bgj                           ; work         ;
;                      |asj_fft_pround:u1|                                                                                                ; 65 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1                                                                                                                                                                            ; asj_fft_pround                        ; fft          ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                               ; 65 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                            ; lpm_add_sub                           ; work         ;
;                            |add_sub_bgj:auto_generated|                                                                                 ; 65 (65)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_bgj:auto_generated                                                                                                 ; add_sub_bgj                           ; work         ;
;                      |asj_fft_tdl:imag_delay|                                                                                           ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay                                                                                                                                                                       ; asj_fft_tdl                           ; fft          ;
;                      |asj_fft_tdl:real_delay|                                                                                           ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay                                                                                                                                                                       ; asj_fft_tdl                           ; fft          ;
;                   |apn_fft_cmult_cpx2:\gen_da2:cm3|                                                                                     ; 403 (0)             ; 870 (128)                 ; 0                 ; 9          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3                                                                                                                                                                                              ; apn_fft_cmult_cpx2                    ; fft          ;
;                      |apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|                                                                   ; 273 (273)           ; 550 (550)                 ; 0                 ; 9          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx                                                                                                                                               ; apn_fft_mult_can                      ; fft          ;
;                      |asj_fft_pround:u0|                                                                                                ; 65 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0                                                                                                                                                                            ; asj_fft_pround                        ; fft          ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                               ; 65 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                            ; lpm_add_sub                           ; work         ;
;                            |add_sub_bgj:auto_generated|                                                                                 ; 65 (65)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_bgj:auto_generated                                                                                                 ; add_sub_bgj                           ; work         ;
;                      |asj_fft_pround:u1|                                                                                                ; 65 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1                                                                                                                                                                            ; asj_fft_pround                        ; fft          ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                               ; 65 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                            ; lpm_add_sub                           ; work         ;
;                            |add_sub_bgj:auto_generated|                                                                                 ; 65 (65)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_bgj:auto_generated                                                                                                 ; add_sub_bgj                           ; work         ;
;                      |asj_fft_tdl:imag_delay|                                                                                           ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay                                                                                                                                                                       ; asj_fft_tdl                           ; fft          ;
;                      |asj_fft_tdl:real_delay|                                                                                           ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay                                                                                                                                                                       ; asj_fft_tdl                           ; fft          ;
;                   |asj_fft_bfp_i:\gen_disc:bfp_scale|                                                                                   ; 282 (282)           ; 256 (256)                 ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale                                                                                                                                                                                            ; asj_fft_bfp_i                         ; fft          ;
;                   |asj_fft_bfp_o:\gen_disc:bfp_detect|                                                                                  ; 47 (47)             ; 24 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect                                                                                                                                                                                           ; asj_fft_bfp_o                         ; fft          ;
;                      |asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_blk|                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_blk                                                                                                                                   ; asj_fft_tdl_bit_rst                   ; fft          ;
;                   |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                                                                                           ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                           ; lpm_add_sub                           ; work         ;
;                         |add_sub_8gj:auto_generated|                                                                                    ; 35 (35)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated                                                                                                ; add_sub_8gj                           ; work         ;
;                   |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                                                                                           ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                           ; lpm_add_sub                           ; work         ;
;                         |add_sub_8gj:auto_generated|                                                                                    ; 35 (35)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated                                                                                                ; add_sub_8gj                           ; work         ;
;                   |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                                                                                           ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                           ; lpm_add_sub                           ; work         ;
;                         |add_sub_8gj:auto_generated|                                                                                    ; 35 (35)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated                                                                                                ; add_sub_8gj                           ; work         ;
;                   |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                                                                                           ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                           ; lpm_add_sub                           ; work         ;
;                         |add_sub_8gj:auto_generated|                                                                                    ; 35 (35)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated                                                                                                ; add_sub_8gj                           ; work         ;
;                   |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                                                                                           ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                           ; lpm_add_sub                           ; work         ;
;                         |add_sub_8gj:auto_generated|                                                                                    ; 35 (35)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated                                                                                                ; add_sub_8gj                           ; work         ;
;                   |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                                                                                           ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                           ; lpm_add_sub                           ; work         ;
;                         |add_sub_8gj:auto_generated|                                                                                    ; 35 (35)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated                                                                                                ; add_sub_8gj                           ; work         ;
;                   |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                                                                                           ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                           ; lpm_add_sub                           ; work         ;
;                         |add_sub_8gj:auto_generated|                                                                                    ; 35 (35)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated                                                                                                ; add_sub_8gj                           ; work         ;
;                   |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                                                                                           ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                           ; lpm_add_sub                           ; work         ;
;                         |add_sub_8gj:auto_generated|                                                                                    ; 35 (35)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated                                                                                                ; add_sub_8gj                           ; work         ;
;                |asj_fft_in_write_sgl:writer|                                                                                            ; 29 (29)             ; 113 (112)                 ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_in_write_sgl:writer                                                                                                                                                                                                                         ; asj_fft_in_write_sgl                  ; fft          ;
;                   |asj_fft_tdl_bit_rst:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd|                                                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd                                                                                                                                                     ; asj_fft_tdl_bit_rst                   ; fft          ;
;                |asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|                                                                          ; 343 (273)           ; 611 (542)                 ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp                                                                                                                                                                                                       ; asj_fft_lpp_serial                    ; fft          ;
;                   |asj_fft_pround:\gen_full_rnd:u0|                                                                                     ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0                                                                                                                                                                       ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                       ; lpm_add_sub                           ; work         ;
;                         |add_sub_8gj:auto_generated|                                                                                    ; 35 (35)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated                                                                                            ; add_sub_8gj                           ; work         ;
;                   |asj_fft_pround:\gen_full_rnd:u1|                                                                                     ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1                                                                                                                                                                       ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 35 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                       ; lpm_add_sub                           ; work         ;
;                         |add_sub_8gj:auto_generated|                                                                                    ; 35 (35)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated                                                                                            ; add_sub_8gj                           ; work         ;
;                   |asj_fft_tdl_bit:\gen_burst_val:delay_val|                                                                            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_burst_val:delay_val                                                                                                                                                              ; asj_fft_tdl_bit                       ; fft          ;
;                |asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|                                                                 ; 18 (18)             ; 41 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                                                                                                              ; asj_fft_lpprdadgen                    ; fft          ;
;                   |asj_fft_tdl_bit_rst:delay_en|                                                                                        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en                                                                                                                                                                 ; asj_fft_tdl_bit_rst                   ; fft          ;
;                   |asj_fft_tdl_rst:\gen_M4K:delay_swd|                                                                                  ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd                                                                                                                                                           ; asj_fft_tdl_rst                       ; fft          ;
;                |asj_fft_m_k_counter:ctrl|                                                                                               ; 36 (36)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl                                                                                                                                                                                                                            ; asj_fft_m_k_counter                   ; fft          ;
;                |asj_fft_tdl_bit:\del_input_blk_indicator:delay_next_block|                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit:\del_input_blk_indicator:delay_next_block                                                                                                                                                                                           ; asj_fft_tdl_bit                       ; fft          ;
;                |asj_fft_tdl_bit:delay_blk_done|                                                                                         ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit:delay_blk_done                                                                                                                                                                                                                      ; asj_fft_tdl_bit                       ; fft          ;
;                |asj_fft_tdl_bit_rst:delay_np|                                                                                           ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit_rst:delay_np                                                                                                                                                                                                                        ; asj_fft_tdl_bit_rst                   ; fft          ;
;                |asj_fft_tdl_bit_rst:delay_sop|                                                                                          ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit_rst:delay_sop                                                                                                                                                                                                                       ; asj_fft_tdl_bit_rst                   ; fft          ;
;                |asj_fft_twadgen:twid_factors|                                                                                           ; 33 (17)             ; 12 (0)                    ; 112               ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors                                                                                                                                                                                                                        ; asj_fft_twadgen                       ; fft          ;
;                   |altshift_taps:twad_temp_rtl_0|                                                                                       ; 8 (0)               ; 6 (0)                     ; 32                ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0                                                                                                                                                                                          ; altshift_taps                         ; work         ;
;                      |shift_taps_rev:auto_generated|                                                                                    ; 8 (5)               ; 6 (3)                     ; 32                ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_rev:auto_generated                                                                                                                                                            ; shift_taps_rev                        ; work         ;
;                         |altsyncram_po91:altsyncram4|                                                                                   ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_rev:auto_generated|altsyncram_po91:altsyncram4                                                                                                                                ; altsyncram_po91                       ; work         ;
;                         |cntr_uhf:cntr1|                                                                                                ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_rev:auto_generated|cntr_uhf:cntr1                                                                                                                                             ; cntr_uhf                              ; work         ;
;                   |altshift_taps:twad_temp_rtl_1|                                                                                       ; 8 (0)               ; 6 (0)                     ; 80                ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_1                                                                                                                                                                                          ; altshift_taps                         ; work         ;
;                      |shift_taps_9gv:auto_generated|                                                                                    ; 8 (5)               ; 6 (3)                     ; 80                ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_1|shift_taps_9gv:auto_generated                                                                                                                                                            ; shift_taps_9gv                        ; work         ;
;                         |altsyncram_jr91:altsyncram4|                                                                                   ; 0 (0)               ; 0 (0)                     ; 80                ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_1|shift_taps_9gv:auto_generated|altsyncram_jr91:altsyncram4                                                                                                                                ; altsyncram_jr91                       ; work         ;
;                         |cntr_uhf:cntr1|                                                                                                ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_1|shift_taps_9gv:auto_generated|cntr_uhf:cntr1                                                                                                                                             ; cntr_uhf                              ; work         ;
;                |asj_fft_unbburst_ctrl:ccc|                                                                                              ; 0 (0)               ; 580 (580)                 ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc                                                                                                                                                                                                                           ; asj_fft_unbburst_ctrl                 ; fft          ;
;                |asj_fft_wrengen:sel_we|                                                                                                 ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrengen:sel_we                                                                                                                                                                                                                              ; asj_fft_wrengen                       ; fft          ;
;                |asj_fft_wrswgen:get_wr_swtiches|                                                                                        ; 30 (15)             ; 14 (4)                    ; 36                ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches                                                                                                                                                                                                                     ; asj_fft_wrswgen                       ; fft          ;
;                   |altshift_taps:swd_rtl_0|                                                                                             ; 15 (0)              ; 10 (0)                    ; 36                ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0                                                                                                                                                                                             ; altshift_taps                         ; work         ;
;                      |shift_taps_bgv:auto_generated|                                                                                    ; 15 (8)              ; 10 (5)                    ; 36                ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated                                                                                                                                                               ; shift_taps_bgv                        ; work         ;
;                         |altsyncram_rr91:altsyncram5|                                                                                   ; 0 (0)               ; 0 (0)                     ; 36                ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated|altsyncram_rr91:altsyncram5                                                                                                                                   ; altsyncram_rr91                       ; work         ;
;                         |cntr_hjf:cntr1|                                                                                                ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated|cntr_hjf:cntr1                                                                                                                                                ; cntr_hjf                              ; work         ;
;                |auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|                                                   ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1                                                                                                                                                                                ; auk_dspip_avalon_streaming_controller ; fft          ;
;                |auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|                                                                ; 82 (64)             ; 90 (74)                   ; 512               ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1                                                                                                                                                                                             ; auk_dspip_avalon_streaming_sink       ; fft          ;
;                   |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                                             ; 18 (0)              ; 16 (0)                    ; 512               ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                     ; scfifo                                ; work         ;
;                      |scfifo_g9p1:auto_generated|                                                                                       ; 18 (1)              ; 16 (1)                    ; 512               ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated                                                                                                                          ; scfifo_g9p1                           ; work         ;
;                         |a_dpfifo_4je1:dpfifo|                                                                                          ; 17 (9)              ; 15 (7)                    ; 512               ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated|a_dpfifo_4je1:dpfifo                                                                                                     ; a_dpfifo_4je1                         ; work         ;
;                            |altsyncram_gfp1:FIFOram|                                                                                    ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated|a_dpfifo_4je1:dpfifo|altsyncram_gfp1:FIFOram                                                                             ; altsyncram_gfp1                       ; work         ;
;                            |cntr_fgb:rd_ptr_msb|                                                                                        ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated|a_dpfifo_4je1:dpfifo|cntr_fgb:rd_ptr_msb                                                                                 ; cntr_fgb                              ; work         ;
;                            |cntr_ggb:wr_ptr|                                                                                            ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated|a_dpfifo_4je1:dpfifo|cntr_ggb:wr_ptr                                                                                     ; cntr_ggb                              ; work         ;
;                            |cntr_sg7:usedw_counter|                                                                                     ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated|a_dpfifo_4je1:dpfifo|cntr_sg7:usedw_counter                                                                              ; cntr_sg7                              ; work         ;
;                |auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|                                                            ; 19 (19)             ; 150 (150)                 ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1                                                                                                                                                                                         ; auk_dspip_avalon_streaming_source     ; fft          ;
;       |fft_fsm:c1|                                                                                                                      ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fft_fsm:c1                                                                                                                                                                                                                                                                                                                    ; fft_fsm                               ; work         ;
;       |fifo:fifo0|                                                                                                                      ; 110 (0)             ; 150 (0)                   ; 524288            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo:fifo0                                                                                                                                                                                                                                                                                                                    ; fifo                                  ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 110 (0)             ; 150 (0)                   ; 524288            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                            ; dcfifo                                ; work         ;
;             |dcfifo_07q1:auto_generated|                                                                                                ; 110 (7)             ; 150 (45)                  ; 524288            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated                                                                                                                                                                                                                                                                 ; dcfifo_07q1                           ; work         ;
;                |a_graycounter_odc:wrptr_g1p|                                                                                            ; 26 (26)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|a_graycounter_odc:wrptr_g1p                                                                                                                                                                                                                                     ; a_graycounter_odc                     ; work         ;
;                |a_graycounter_sv6:rdptr_g1p|                                                                                            ; 29 (29)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|a_graycounter_sv6:rdptr_g1p                                                                                                                                                                                                                                     ; a_graycounter_sv6                     ; work         ;
;                |alt_synch_pipe_dpl:rs_dgwp|                                                                                             ; 0 (0)               ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp                                                                                                                                                                                                                                      ; alt_synch_pipe_dpl                    ; work         ;
;                   |dffpipe_ue9:dffpipe16|                                                                                               ; 0 (0)               ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16                                                                                                                                                                                                                ; dffpipe_ue9                           ; work         ;
;                |alt_synch_pipe_epl:ws_dgrp|                                                                                             ; 0 (0)               ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp                                                                                                                                                                                                                                      ; alt_synch_pipe_epl                    ; work         ;
;                   |dffpipe_ve9:dffpipe19|                                                                                               ; 0 (0)               ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19                                                                                                                                                                                                                ; dffpipe_ve9                           ; work         ;
;                |altsyncram_s8d1:fifo_ram|                                                                                               ; 37 (1)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|altsyncram_s8d1:fifo_ram                                                                                                                                                                                                                                        ; altsyncram_s8d1                       ; work         ;
;                   |decode_s07:wren_decode_a|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|altsyncram_s8d1:fifo_ram|decode_s07:wren_decode_a                                                                                                                                                                                                               ; decode_s07                            ; work         ;
;                   |mux_ps7:mux13|                                                                                                       ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|altsyncram_s8d1:fifo_ram|mux_ps7:mux13                                                                                                                                                                                                                          ; mux_ps7                               ; work         ;
;                |cmpr_e06:rdempty_eq_comp|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|cmpr_e06:rdempty_eq_comp                                                                                                                                                                                                                                        ; cmpr_e06                              ; work         ;
;                |cmpr_e06:wrfull_eq_comp|                                                                                                ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|cmpr_e06:wrfull_eq_comp                                                                                                                                                                                                                                         ; cmpr_e06                              ; work         ;
;                |dffpipe_3dc:rdaclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                              ; dffpipe_3dc                           ; work         ;
;                |dffpipe_3dc:wraclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                              ; dffpipe_3dc                           ; work         ;
;       |fifo_fsm:c0|                                                                                                                     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|fifo_fsm:c0                                                                                                                                                                                                                                                                                                                   ; fifo_fsm                              ; work         ;
;       |max:max_amplitude|                                                                                                               ; 54 (54)             ; 62 (62)                   ; 0                 ; 1          ; 0    ; 0            ; |music_tools|tuner:tuner1|max:max_amplitude                                                                                                                                                                                                                                                                                                             ; max                                   ; work         ;
;       |rate_divider_16:divider0|                                                                                                        ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|rate_divider_16:divider0                                                                                                                                                                                                                                                                                                      ; rate_divider_16                       ; work         ;
;       |sqrt:sqrt0|                                                                                                                      ; 1111 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0                                                                                                                                                                                                                                                                                                                    ; sqrt                                  ; work         ;
;          |altsqrt:ALTSQRT_component|                                                                                                    ; 1111 (463)          ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component                                                                                                                                                                                                                                                                                          ; altsqrt                               ; work         ;
;             |lpm_add_sub:subtractors[0]|                                                                                                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]                                                                                                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                |add_sub_qhc:auto_generated|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_qhc:auto_generated                                                                                                                                                                                                                                    ; add_sub_qhc                           ; work         ;
;             |lpm_add_sub:subtractors[10]|                                                                                               ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_vjc:auto_generated|                                                                                             ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_vjc:auto_generated                                                                                                                                                                                                                                   ; add_sub_vjc                           ; work         ;
;             |lpm_add_sub:subtractors[11]|                                                                                               ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_ujc:auto_generated|                                                                                             ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_ujc:auto_generated                                                                                                                                                                                                                                   ; add_sub_ujc                           ; work         ;
;             |lpm_add_sub:subtractors[12]|                                                                                               ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_tjc:auto_generated|                                                                                             ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_tjc:auto_generated                                                                                                                                                                                                                                   ; add_sub_tjc                           ; work         ;
;             |lpm_add_sub:subtractors[13]|                                                                                               ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_sjc:auto_generated|                                                                                             ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_sjc:auto_generated                                                                                                                                                                                                                                   ; add_sub_sjc                           ; work         ;
;             |lpm_add_sub:subtractors[14]|                                                                                               ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_rjc:auto_generated|                                                                                             ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_rjc:auto_generated                                                                                                                                                                                                                                   ; add_sub_rjc                           ; work         ;
;             |lpm_add_sub:subtractors[15]|                                                                                               ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_qjc:auto_generated|                                                                                             ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_qjc:auto_generated                                                                                                                                                                                                                                   ; add_sub_qjc                           ; work         ;
;             |lpm_add_sub:subtractors[16]|                                                                                               ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[16]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_pjc:auto_generated|                                                                                             ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[16]|add_sub_pjc:auto_generated                                                                                                                                                                                                                                   ; add_sub_pjc                           ; work         ;
;             |lpm_add_sub:subtractors[17]|                                                                                               ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[17]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_ajc:auto_generated|                                                                                             ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[17]|add_sub_ajc:auto_generated                                                                                                                                                                                                                                   ; add_sub_ajc                           ; work         ;
;             |lpm_add_sub:subtractors[18]|                                                                                               ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[18]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_ojc:auto_generated|                                                                                             ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[18]|add_sub_ojc:auto_generated                                                                                                                                                                                                                                   ; add_sub_ojc                           ; work         ;
;             |lpm_add_sub:subtractors[19]|                                                                                               ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[19]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_njc:auto_generated|                                                                                             ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[19]|add_sub_njc:auto_generated                                                                                                                                                                                                                                   ; add_sub_njc                           ; work         ;
;             |lpm_add_sub:subtractors[1]|                                                                                                ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                |add_sub_shc:auto_generated|                                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_shc:auto_generated                                                                                                                                                                                                                                    ; add_sub_shc                           ; work         ;
;             |lpm_add_sub:subtractors[20]|                                                                                               ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[20]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_mjc:auto_generated|                                                                                             ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[20]|add_sub_mjc:auto_generated                                                                                                                                                                                                                                   ; add_sub_mjc                           ; work         ;
;             |lpm_add_sub:subtractors[21]|                                                                                               ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[21]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_ljc:auto_generated|                                                                                             ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[21]|add_sub_ljc:auto_generated                                                                                                                                                                                                                                   ; add_sub_ljc                           ; work         ;
;             |lpm_add_sub:subtractors[22]|                                                                                               ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[22]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_kjc:auto_generated|                                                                                             ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[22]|add_sub_kjc:auto_generated                                                                                                                                                                                                                                   ; add_sub_kjc                           ; work         ;
;             |lpm_add_sub:subtractors[23]|                                                                                               ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[23]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_gjc:auto_generated|                                                                                             ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[23]|add_sub_gjc:auto_generated                                                                                                                                                                                                                                   ; add_sub_gjc                           ; work         ;
;             |lpm_add_sub:subtractors[24]|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[24]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_hjc:auto_generated|                                                                                             ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[24]|add_sub_hjc:auto_generated                                                                                                                                                                                                                                   ; add_sub_hjc                           ; work         ;
;             |lpm_add_sub:subtractors[25]|                                                                                               ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[25]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_ijc:auto_generated|                                                                                             ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[25]|add_sub_ijc:auto_generated                                                                                                                                                                                                                                   ; add_sub_ijc                           ; work         ;
;             |lpm_add_sub:subtractors[26]|                                                                                               ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[26]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_jjc:auto_generated|                                                                                             ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[26]|add_sub_jjc:auto_generated                                                                                                                                                                                                                                   ; add_sub_jjc                           ; work         ;
;             |lpm_add_sub:subtractors[27]|                                                                                               ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[27]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_bjc:auto_generated|                                                                                             ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[27]|add_sub_bjc:auto_generated                                                                                                                                                                                                                                   ; add_sub_bjc                           ; work         ;
;             |lpm_add_sub:subtractors[28]|                                                                                               ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[28]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_cjc:auto_generated|                                                                                             ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[28]|add_sub_cjc:auto_generated                                                                                                                                                                                                                                   ; add_sub_cjc                           ; work         ;
;             |lpm_add_sub:subtractors[29]|                                                                                               ; 34 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[29]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_djc:auto_generated|                                                                                             ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[29]|add_sub_djc:auto_generated                                                                                                                                                                                                                                   ; add_sub_djc                           ; work         ;
;             |lpm_add_sub:subtractors[2]|                                                                                                ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                |add_sub_thc:auto_generated|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_thc:auto_generated                                                                                                                                                                                                                                    ; add_sub_thc                           ; work         ;
;             |lpm_add_sub:subtractors[30]|                                                                                               ; 35 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[30]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_ejc:auto_generated|                                                                                             ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[30]|add_sub_ejc:auto_generated                                                                                                                                                                                                                                   ; add_sub_ejc                           ; work         ;
;             |lpm_add_sub:subtractors[31]|                                                                                               ; 36 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[31]                                                                                                                                                                                                                                                              ; lpm_add_sub                           ; work         ;
;                |add_sub_fjc:auto_generated|                                                                                             ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[31]|add_sub_fjc:auto_generated                                                                                                                                                                                                                                   ; add_sub_fjc                           ; work         ;
;             |lpm_add_sub:subtractors[3]|                                                                                                ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                |add_sub_uhc:auto_generated|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_uhc:auto_generated                                                                                                                                                                                                                                    ; add_sub_uhc                           ; work         ;
;             |lpm_add_sub:subtractors[4]|                                                                                                ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                |add_sub_vhc:auto_generated|                                                                                             ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_vhc:auto_generated                                                                                                                                                                                                                                    ; add_sub_vhc                           ; work         ;
;             |lpm_add_sub:subtractors[5]|                                                                                                ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                |add_sub_0ic:auto_generated|                                                                                             ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_0ic:auto_generated                                                                                                                                                                                                                                    ; add_sub_0ic                           ; work         ;
;             |lpm_add_sub:subtractors[6]|                                                                                                ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                |add_sub_1ic:auto_generated|                                                                                             ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_1ic:auto_generated                                                                                                                                                                                                                                    ; add_sub_1ic                           ; work         ;
;             |lpm_add_sub:subtractors[7]|                                                                                                ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                |add_sub_9jc:auto_generated|                                                                                             ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_9jc:auto_generated                                                                                                                                                                                                                                    ; add_sub_9jc                           ; work         ;
;             |lpm_add_sub:subtractors[8]|                                                                                                ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                |add_sub_1kc:auto_generated|                                                                                             ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_1kc:auto_generated                                                                                                                                                                                                                                    ; add_sub_1kc                           ; work         ;
;             |lpm_add_sub:subtractors[9]|                                                                                                ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                                                                                                                                                                               ; lpm_add_sub                           ; work         ;
;                |add_sub_0kc:auto_generated|                                                                                             ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_0kc:auto_generated                                                                                                                                                                                                                                    ; add_sub_0kc                           ; work         ;
;    |vga:vgaData|                                                                                                                        ; 5954 (0)            ; 65 (0)                    ; 468017            ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData                                                                                                                                                                                                                                                                                                                                ; vga                                   ; work         ;
;       |addressCounter:addrCount|                                                                                                        ; 23 (23)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|addressCounter:addrCount                                                                                                                                                                                                                                                                                                       ; addressCounter                        ; work         ;
;       |controlVGA:ctrl|                                                                                                                 ; 23 (23)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|controlVGA:ctrl                                                                                                                                                                                                                                                                                                                ; controlVGA                            ; work         ;
;       |datapathVGA:data|                                                                                                                ; 5908 (2413)         ; 41 (20)                   ; 468017            ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data                                                                                                                                                                                                                                                                                                               ; datapathVGA                           ; work         ;
;          |frequency_lut:lut|                                                                                                            ; 2711 (2711)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|frequency_lut:lut                                                                                                                                                                                                                                                                                             ; frequency_lut                         ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 210 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Div0                                                                                                                                                                                                                                                                                               ; lpm_divide                            ; work         ;
;             |lpm_divide_rbm:auto_generated|                                                                                             ; 210 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Div0|lpm_divide_rbm:auto_generated                                                                                                                                                                                                                                                                 ; lpm_divide_rbm                        ; work         ;
;                |sign_div_unsign_1mh:divider|                                                                                            ; 210 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Div0|lpm_divide_rbm:auto_generated|sign_div_unsign_1mh:divider                                                                                                                                                                                                                                     ; sign_div_unsign_1mh                   ; work         ;
;                   |alt_u_div_70f:divider|                                                                                               ; 210 (104)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Div0|lpm_divide_rbm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider                                                                                                                                                                                                               ; alt_u_div_70f                         ; work         ;
;                      |add_sub_1ic:add_sub_8|                                                                                            ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Div0|lpm_divide_rbm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_1ic:add_sub_8                                                                                                                                                                                         ; add_sub_1ic                           ; work         ;
;                      |add_sub_9jc:add_sub_10|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Div0|lpm_divide_rbm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_9jc:add_sub_10                                                                                                                                                                                        ; add_sub_9jc                           ; work         ;
;                      |add_sub_9jc:add_sub_11|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Div0|lpm_divide_rbm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_9jc:add_sub_11                                                                                                                                                                                        ; add_sub_9jc                           ; work         ;
;                      |add_sub_9jc:add_sub_12|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Div0|lpm_divide_rbm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_9jc:add_sub_12                                                                                                                                                                                        ; add_sub_9jc                           ; work         ;
;                      |add_sub_9jc:add_sub_13|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Div0|lpm_divide_rbm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_9jc:add_sub_13                                                                                                                                                                                        ; add_sub_9jc                           ; work         ;
;                      |add_sub_9jc:add_sub_14|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Div0|lpm_divide_rbm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_9jc:add_sub_14                                                                                                                                                                                        ; add_sub_9jc                           ; work         ;
;                      |add_sub_9jc:add_sub_15|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Div0|lpm_divide_rbm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_9jc:add_sub_15                                                                                                                                                                                        ; add_sub_9jc                           ; work         ;
;                      |add_sub_9jc:add_sub_16|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Div0|lpm_divide_rbm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_9jc:add_sub_16                                                                                                                                                                                        ; add_sub_9jc                           ; work         ;
;                      |add_sub_9jc:add_sub_9|                                                                                            ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Div0|lpm_divide_rbm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_9jc:add_sub_9                                                                                                                                                                                         ; add_sub_9jc                           ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 210 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Mod0                                                                                                                                                                                                                                                                                               ; lpm_divide                            ; work         ;
;             |lpm_divide_t3m:auto_generated|                                                                                             ; 210 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Mod0|lpm_divide_t3m:auto_generated                                                                                                                                                                                                                                                                 ; lpm_divide_t3m                        ; work         ;
;                |sign_div_unsign_1mh:divider|                                                                                            ; 210 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Mod0|lpm_divide_t3m:auto_generated|sign_div_unsign_1mh:divider                                                                                                                                                                                                                                     ; sign_div_unsign_1mh                   ; work         ;
;                   |alt_u_div_70f:divider|                                                                                               ; 210 (104)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Mod0|lpm_divide_t3m:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider                                                                                                                                                                                                               ; alt_u_div_70f                         ; work         ;
;                      |add_sub_1ic:add_sub_8|                                                                                            ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Mod0|lpm_divide_t3m:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_1ic:add_sub_8                                                                                                                                                                                         ; add_sub_1ic                           ; work         ;
;                      |add_sub_9jc:add_sub_10|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Mod0|lpm_divide_t3m:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_9jc:add_sub_10                                                                                                                                                                                        ; add_sub_9jc                           ; work         ;
;                      |add_sub_9jc:add_sub_11|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Mod0|lpm_divide_t3m:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_9jc:add_sub_11                                                                                                                                                                                        ; add_sub_9jc                           ; work         ;
;                      |add_sub_9jc:add_sub_12|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Mod0|lpm_divide_t3m:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_9jc:add_sub_12                                                                                                                                                                                        ; add_sub_9jc                           ; work         ;
;                      |add_sub_9jc:add_sub_13|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Mod0|lpm_divide_t3m:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_9jc:add_sub_13                                                                                                                                                                                        ; add_sub_9jc                           ; work         ;
;                      |add_sub_9jc:add_sub_14|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Mod0|lpm_divide_t3m:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_9jc:add_sub_14                                                                                                                                                                                        ; add_sub_9jc                           ; work         ;
;                      |add_sub_9jc:add_sub_15|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Mod0|lpm_divide_t3m:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_9jc:add_sub_15                                                                                                                                                                                        ; add_sub_9jc                           ; work         ;
;                      |add_sub_9jc:add_sub_16|                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Mod0|lpm_divide_t3m:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_9jc:add_sub_16                                                                                                                                                                                        ; add_sub_9jc                           ; work         ;
;                      |add_sub_9jc:add_sub_9|                                                                                            ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|lpm_divide:Mod0|lpm_divide_t3m:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_70f:divider|add_sub_9jc:add_sub_9                                                                                                                                                                                         ; add_sub_9jc                           ; work         ;
;          |metronome240:met|                                                                                                             ; 0 (0)               ; 4 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|metronome240:met                                                                                                                                                                                                                                                                                              ; metronome240                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 4 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|metronome240:met|altsyncram:altsyncram_component                                                                                                                                                                                                                                                              ; altsyncram                            ; work         ;
;                |altsyncram_k1p1:auto_generated|                                                                                         ; 0 (0)               ; 4 (4)                     ; 230400            ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|metronome240:met|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated                                                                                                                                                                                                                               ; altsyncram_k1p1                       ; work         ;
;          |noteA:nA|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteA:nA                                                                                                                                                                                                                                                                                                      ; noteA                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteA:nA|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                            ; work         ;
;                |altsyncram_v9o1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteA:nA|altsyncram:altsyncram_component|altsyncram_v9o1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_v9o1                       ; work         ;
;          |noteAHBb:nAHBb|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteAHBb:nAHBb                                                                                                                                                                                                                                                                                                ; noteAHBb                              ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteAHBb:nAHBb|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                            ; work         ;
;                |altsyncram_bjo1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteAHBb:nAHBb|altsyncram:altsyncram_component|altsyncram_bjo1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_bjo1                       ; work         ;
;          |noteB:nB|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteB:nB                                                                                                                                                                                                                                                                                                      ; noteB                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteB:nB|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                            ; work         ;
;                |altsyncram_0ao1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteB:nB|altsyncram:altsyncram_component|altsyncram_0ao1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_0ao1                       ; work         ;
;          |noteC:nC|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteC:nC                                                                                                                                                                                                                                                                                                      ; noteC                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteC:nC|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                            ; work         ;
;                |altsyncram_1ao1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteC:nC|altsyncram:altsyncram_component|altsyncram_1ao1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_1ao1                       ; work         ;
;          |noteCHDb:nCHDb|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteCHDb:nCHDb                                                                                                                                                                                                                                                                                                ; noteCHDb                              ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteCHDb:nCHDb|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                            ; work         ;
;                |altsyncram_fjo1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteCHDb:nCHDb|altsyncram:altsyncram_component|altsyncram_fjo1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_fjo1                       ; work         ;
;          |noteD:nD|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteD:nD                                                                                                                                                                                                                                                                                                      ; noteD                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteD:nD|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                            ; work         ;
;                |altsyncram_2ao1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteD:nD|altsyncram:altsyncram_component|altsyncram_2ao1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_2ao1                       ; work         ;
;          |noteDHEb:nDHEb|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteDHEb:nDHEb                                                                                                                                                                                                                                                                                                ; noteDHEb                              ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteDHEb:nDHEb|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                            ; work         ;
;                |altsyncram_hjo1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteDHEb:nDHEb|altsyncram:altsyncram_component|altsyncram_hjo1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_hjo1                       ; work         ;
;          |noteE:nE|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteE:nE                                                                                                                                                                                                                                                                                                      ; noteE                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteE:nE|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                            ; work         ;
;                |altsyncram_3ao1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteE:nE|altsyncram:altsyncram_component|altsyncram_3ao1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_3ao1                       ; work         ;
;          |noteF:nF|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteF:nF                                                                                                                                                                                                                                                                                                      ; noteF                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteF:nF|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                            ; work         ;
;                |altsyncram_4ao1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteF:nF|altsyncram:altsyncram_component|altsyncram_4ao1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_4ao1                       ; work         ;
;          |noteFHGb:nFHGb|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteFHGb:nFHGb                                                                                                                                                                                                                                                                                                ; noteFHGb                              ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteFHGb:nFHGb|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                            ; work         ;
;                |altsyncram_4ao1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteFHGb:nFHGb|altsyncram:altsyncram_component|altsyncram_4ao1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_4ao1                       ; work         ;
;          |noteG:nG|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteG:nG                                                                                                                                                                                                                                                                                                      ; noteG                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteG:nG|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                            ; work         ;
;                |altsyncram_5ao1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteG:nG|altsyncram:altsyncram_component|altsyncram_5ao1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_5ao1                       ; work         ;
;          |noteGHAb:nGHAb|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteGHAb:nGHAb                                                                                                                                                                                                                                                                                                ; noteGHAb                              ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteGHAb:nGHAb|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                            ; work         ;
;                |altsyncram_gjo1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteGHAb:nGHAb|altsyncram:altsyncram_component|altsyncram_gjo1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_gjo1                       ; work         ;
;          |noteX:nX|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 240               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteX:nX                                                                                                                                                                                                                                                                                                      ; noteX                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 240               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteX:nX|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                            ; work         ;
;                |altsyncram_69o1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 240               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteX:nX|altsyncram:altsyncram_component|altsyncram_69o1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_69o1                       ; work         ;
;          |noteY:nY|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 240               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteY:nY                                                                                                                                                                                                                                                                                                      ; noteY                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 240               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteY:nY|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                            ; work         ;
;                |altsyncram_79o1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 240               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|noteY:nY|altsyncram:altsyncram_component|altsyncram_79o1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_79o1                       ; work         ;
;          |octave0:o0|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave0:o0                                                                                                                                                                                                                                                                                                    ; octave0                               ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave0:o0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                            ; work         ;
;                |altsyncram_bdo1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave0:o0|altsyncram:altsyncram_component|altsyncram_bdo1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_bdo1                       ; work         ;
;          |octave1:o1|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave1:o1                                                                                                                                                                                                                                                                                                    ; octave1                               ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave1:o1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                            ; work         ;
;                |altsyncram_cdo1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave1:o1|altsyncram:altsyncram_component|altsyncram_cdo1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_cdo1                       ; work         ;
;          |octave2:o2|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave2:o2                                                                                                                                                                                                                                                                                                    ; octave2                               ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave2:o2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                            ; work         ;
;                |altsyncram_ddo1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave2:o2|altsyncram:altsyncram_component|altsyncram_ddo1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_ddo1                       ; work         ;
;          |octave3:o3|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave3:o3                                                                                                                                                                                                                                                                                                    ; octave3                               ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave3:o3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                            ; work         ;
;                |altsyncram_edo1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave3:o3|altsyncram:altsyncram_component|altsyncram_edo1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_edo1                       ; work         ;
;          |octave4:o4|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave4:o4                                                                                                                                                                                                                                                                                                    ; octave4                               ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave4:o4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                            ; work         ;
;                |altsyncram_fdo1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave4:o4|altsyncram:altsyncram_component|altsyncram_fdo1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_fdo1                       ; work         ;
;          |octave5:o5|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave5:o5                                                                                                                                                                                                                                                                                                    ; octave5                               ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave5:o5|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                            ; work         ;
;                |altsyncram_gdo1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave5:o5|altsyncram:altsyncram_component|altsyncram_gdo1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_gdo1                       ; work         ;
;          |octave6:o6|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave6:o6                                                                                                                                                                                                                                                                                                    ; octave6                               ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave6:o6|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                            ; work         ;
;                |altsyncram_hdo1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave6:o6|altsyncram:altsyncram_component|altsyncram_hdo1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_hdo1                       ; work         ;
;          |octave7:o7|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave7:o7                                                                                                                                                                                                                                                                                                    ; octave7                               ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave7:o7|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                            ; work         ;
;                |altsyncram_ido1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave7:o7|altsyncram:altsyncram_component|altsyncram_ido1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_ido1                       ; work         ;
;          |octave8:o8|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave8:o8                                                                                                                                                                                                                                                                                                    ; octave8                               ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave8:o8|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                            ; work         ;
;                |altsyncram_jdo1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|octave8:o8|altsyncram:altsyncram_component|altsyncram_jdo1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_jdo1                       ; work         ;
;          |sharpX:sX|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 376               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|sharpX:sX                                                                                                                                                                                                                                                                                                     ; sharpX                                ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 376               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|sharpX:sX|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; altsyncram                            ; work         ;
;                |altsyncram_nco1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 376               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|sharpX:sX|altsyncram:altsyncram_component|altsyncram_nco1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_nco1                       ; work         ;
;          |sharpY:sY|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 376               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|sharpY:sY                                                                                                                                                                                                                                                                                                     ; sharpY                                ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 376               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|sharpY:sY|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; altsyncram                            ; work         ;
;                |altsyncram_oco1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 376               ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|sharpY:sY|altsyncram:altsyncram_component|altsyncram_oco1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_oco1                       ; work         ;
;          |staff240:staff|                                                                                                               ; 10 (0)              ; 0 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|staff240:staff                                                                                                                                                                                                                                                                                                ; staff240                              ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 10 (0)              ; 0 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                            ; work         ;
;                |altsyncram_ijo1:auto_generated|                                                                                         ; 10 (0)              ; 0 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_ijo1                       ; work         ;
;                   |decode_g2a:rden_decode|                                                                                              ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated|decode_g2a:rden_decode                                                                                                                                                                                                          ; decode_g2a                            ; work         ;
;          |tuner240:tun|                                                                                                                 ; 354 (0)             ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|tuner240:tun                                                                                                                                                                                                                                                                                                  ; tuner240                              ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 354 (0)             ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                            ; work         ;
;                |altsyncram_noo1:auto_generated|                                                                                         ; 354 (0)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_noo1                       ; work         ;
;                   |mux_mlb:rd_mux|                                                                                                      ; 354 (354)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|mux_mlb:rd_mux                                                                                                                                                                                                                    ; mux_mlb                               ; work         ;
;    |vga_adapter:VGA|                                                                                                                    ; 89 (3)              ; 34 (0)                    ; 230400            ; 0          ; 0    ; 0            ; |music_tools|vga_adapter:VGA                                                                                                                                                                                                                                                                                                                            ; vga_adapter                           ; work         ;
;       |altsyncram:VideoMemory|                                                                                                          ; 32 (0)              ; 8 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |music_tools|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                                                                                                                                     ; altsyncram                            ; work         ;
;          |altsyncram_dcm1:auto_generated|                                                                                               ; 32 (0)              ; 8 (8)                     ; 230400            ; 0          ; 0    ; 0            ; |music_tools|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_dcm1:auto_generated                                                                                                                                                                                                                                                                      ; altsyncram_dcm1                       ; work         ;
;             |decode_g2a:rden_decode_b|                                                                                                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_dcm1:auto_generated|decode_g2a:rden_decode_b                                                                                                                                                                                                                                             ; decode_g2a                            ; work         ;
;             |decode_nma:decode2|                                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_dcm1:auto_generated|decode_nma:decode2                                                                                                                                                                                                                                                   ; decode_nma                            ; work         ;
;             |mux_2hb:mux3|                                                                                                              ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_dcm1:auto_generated|mux_2hb:mux3                                                                                                                                                                                                                                                         ; mux_2hb                               ; work         ;
;       |vga_address_translator:user_input_translator|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                                                                                                                                               ; vga_address_translator                ; work         ;
;       |vga_controller:controller|                                                                                                       ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                                                                                                                                  ; vga_controller                        ; work         ;
;          |vga_address_translator:controller_translator|                                                                                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                                                                                                                                     ; vga_address_translator                ; work         ;
;       |vga_pll:mypll|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                                                                                                                              ; vga_pll                               ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                                                                                                                                      ; altpll                                ; work         ;
;             |altpll_80u:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |music_tools|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                                                                                                                            ; altpll_80u                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                        ;
; Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                        ;
; Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vl34:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 4096         ; 32           ; --           ; --           ; 131072 ; fft_fft_ii_0_1n16384cos.hex ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0m34:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 4096         ; 32           ; --           ; --           ; 131072 ; fft_fft_ii_0_2n16384cos.hex ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1m34:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 4096         ; 32           ; --           ; --           ; 131072 ; fft_fft_ii_0_3n16384cos.hex ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4m34:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 4096         ; 32           ; --           ; --           ; 131072 ; fft_fft_ii_0_1n16384sin.hex ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5m34:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 4096         ; 32           ; --           ; --           ; 131072 ; fft_fft_ii_0_2n16384sin.hex ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6m34:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 4096         ; 32           ; --           ; --           ; 131072 ; fft_fft_ii_0_3n16384sin.hex ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_fd04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 64           ; 4096         ; 64           ; 262144 ; None                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_fd04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 64           ; 4096         ; 64           ; 262144 ; None                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_fd04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 64           ; 4096         ; 64           ; 262144 ; None                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_fd04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 64           ; 4096         ; 64           ; 262144 ; None                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0|shift_taps_agv:auto_generated|altsyncram_pr91:altsyncram5|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 17           ; 2            ; 17           ; 2            ; 34     ; None                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0|shift_taps_qhv:auto_generated|altsyncram_nu91:altsyncram4|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 16           ; 30           ; 16           ; 30           ; 480    ; None                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_rev:auto_generated|altsyncram_po91:altsyncram4|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 8            ; 4            ; 8            ; 4            ; 32     ; None                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_1|shift_taps_9gv:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 8            ; 10           ; 8            ; 10           ; 80     ; None                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0|shift_taps_bgv:auto_generated|altsyncram_rr91:altsyncram5|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 18           ; 2            ; 18           ; 2            ; 36     ; None                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated|a_dpfifo_4je1:dpfifo|altsyncram_gfp1:FIFOram|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 8            ; 66           ; 8            ; 66           ; 528    ; None                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|altsyncram_s8d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; None                        ;
; vga:vgaData|datapathVGA:data|metronome240:met|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Single Port      ; 76800        ; 3            ; --           ; --           ; 230400 ; metronome240.mif            ;
; vga:vgaData|datapathVGA:data|noteA:nA|altsyncram:altsyncram_component|altsyncram_v9o1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Single Port      ; 140          ; 3            ; --           ; --           ; 420    ; noteA.mif                   ;
; vga:vgaData|datapathVGA:data|noteAHBb:nAHBb|altsyncram:altsyncram_component|altsyncram_bjo1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Single Port      ; 140          ; 3            ; --           ; --           ; 420    ; noteAHBb.mif                ;
; vga:vgaData|datapathVGA:data|noteB:nB|altsyncram:altsyncram_component|altsyncram_0ao1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Single Port      ; 140          ; 3            ; --           ; --           ; 420    ; noteB.mif                   ;
; vga:vgaData|datapathVGA:data|noteC:nC|altsyncram:altsyncram_component|altsyncram_1ao1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Single Port      ; 140          ; 3            ; --           ; --           ; 420    ; noteC.mif                   ;
; vga:vgaData|datapathVGA:data|noteCHDb:nCHDb|altsyncram:altsyncram_component|altsyncram_fjo1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Single Port      ; 140          ; 3            ; --           ; --           ; 420    ; noteCHDb.mif                ;
; vga:vgaData|datapathVGA:data|noteD:nD|altsyncram:altsyncram_component|altsyncram_2ao1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Single Port      ; 140          ; 3            ; --           ; --           ; 420    ; noteD.mif                   ;
; vga:vgaData|datapathVGA:data|noteDHEb:nDHEb|altsyncram:altsyncram_component|altsyncram_hjo1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Single Port      ; 140          ; 3            ; --           ; --           ; 420    ; noteDHEb.mif                ;
; vga:vgaData|datapathVGA:data|noteE:nE|altsyncram:altsyncram_component|altsyncram_3ao1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Single Port      ; 140          ; 3            ; --           ; --           ; 420    ; noteE.mif                   ;
; vga:vgaData|datapathVGA:data|noteF:nF|altsyncram:altsyncram_component|altsyncram_4ao1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Single Port      ; 140          ; 3            ; --           ; --           ; 420    ; noteF.mif                   ;
; vga:vgaData|datapathVGA:data|noteFHGb:nFHGb|altsyncram:altsyncram_component|altsyncram_4ao1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Single Port      ; 140          ; 3            ; --           ; --           ; 420    ; noteF.mif                   ;
; vga:vgaData|datapathVGA:data|noteG:nG|altsyncram:altsyncram_component|altsyncram_5ao1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Single Port      ; 140          ; 3            ; --           ; --           ; 420    ; noteG.mif                   ;
; vga:vgaData|datapathVGA:data|noteGHAb:nGHAb|altsyncram:altsyncram_component|altsyncram_gjo1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Single Port      ; 140          ; 3            ; --           ; --           ; 420    ; noteGHAb.mif                ;
; vga:vgaData|datapathVGA:data|noteX:nX|altsyncram:altsyncram_component|altsyncram_69o1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Single Port      ; 30           ; 8            ; --           ; --           ; 240    ; noteX.mif                   ;
; vga:vgaData|datapathVGA:data|noteY:nY|altsyncram:altsyncram_component|altsyncram_79o1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Single Port      ; 30           ; 8            ; --           ; --           ; 240    ; noteY.mif                   ;
; vga:vgaData|datapathVGA:data|octave0:o0|altsyncram:altsyncram_component|altsyncram_bdo1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Single Port      ; 35           ; 3            ; --           ; --           ; 105    ; octave0.mif                 ;
; vga:vgaData|datapathVGA:data|octave1:o1|altsyncram:altsyncram_component|altsyncram_cdo1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Single Port      ; 35           ; 3            ; --           ; --           ; 105    ; octave1.mif                 ;
; vga:vgaData|datapathVGA:data|octave2:o2|altsyncram:altsyncram_component|altsyncram_ddo1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Single Port      ; 35           ; 3            ; --           ; --           ; 105    ; octave2.mif                 ;
; vga:vgaData|datapathVGA:data|octave3:o3|altsyncram:altsyncram_component|altsyncram_edo1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Single Port      ; 35           ; 3            ; --           ; --           ; 105    ; octave3.mif                 ;
; vga:vgaData|datapathVGA:data|octave4:o4|altsyncram:altsyncram_component|altsyncram_fdo1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Single Port      ; 35           ; 3            ; --           ; --           ; 105    ; octave4.mif                 ;
; vga:vgaData|datapathVGA:data|octave5:o5|altsyncram:altsyncram_component|altsyncram_gdo1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Single Port      ; 35           ; 3            ; --           ; --           ; 105    ; octave5.mif                 ;
; vga:vgaData|datapathVGA:data|octave6:o6|altsyncram:altsyncram_component|altsyncram_hdo1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Single Port      ; 35           ; 3            ; --           ; --           ; 105    ; octave6.mif                 ;
; vga:vgaData|datapathVGA:data|octave7:o7|altsyncram:altsyncram_component|altsyncram_ido1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Single Port      ; 35           ; 3            ; --           ; --           ; 105    ; octave7.mif                 ;
; vga:vgaData|datapathVGA:data|octave8:o8|altsyncram:altsyncram_component|altsyncram_jdo1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Single Port      ; 35           ; 3            ; --           ; --           ; 105    ; octave8.mif                 ;
; vga:vgaData|datapathVGA:data|sharpX:sX|altsyncram:altsyncram_component|altsyncram_nco1:auto_generated|ALTSYNCRAM                                                                                                                                                                    ; AUTO ; Single Port      ; 47           ; 8            ; --           ; --           ; 376    ; sharpX.mif                  ;
; vga:vgaData|datapathVGA:data|sharpY:sY|altsyncram:altsyncram_component|altsyncram_oco1:auto_generated|ALTSYNCRAM                                                                                                                                                                    ; AUTO ; Single Port      ; 47           ; 8            ; --           ; --           ; 376    ; sharpY.mif                  ;
; vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Single Port      ; 76800        ; 3            ; --           ; --           ; 230400 ; staff240.mif                ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                          ; MLAB ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; ../tuner240.mif             ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_dcm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; blank240.mif                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 23          ;
; Independent 18x18 plus 36         ; 1           ;
; Sum of two 18x18                  ; 11          ;
; Total number of DSP blocks        ; 35          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 11          ;
; Fixed Point Unsigned Multiplier   ; 13          ;
; Fixed Point Mixed Sign Multiplier ; 22          ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File            ;
+--------+---------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |music_tools|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                            ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |music_tools|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                            ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |music_tools|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                            ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |music_tools|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                            ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |music_tools|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                            ;
; N/A    ; altera_pll    ; 18.0    ; N/A          ; N/A           ; |music_tools|tuner:tuner1|clock_768k:clk0                                                                                                                                                                                                                                        ; clock_768k/clock_768k.qsys ;
; N/A    ; altera_fft_ii ; 18.0    ; N/A          ; N/A           ; |music_tools|tuner:tuner1|fft:fft0                                                                                                                                                                                                                                               ; fft/fft.qsys               ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst                                                                                                                                                                              ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit:\del_input_blk_indicator:delay_next_block                                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                                       ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en                                                                                          ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp                                                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_burst_val:delay_val                                                                                       ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                                   ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp                                                                                                                       ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc                                                                                                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft                                                                                                                                                       ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1                                                                                                                       ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0                                                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1                                                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2                                                                                                                       ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0                                                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1                                                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3                                                                                                                       ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0                                                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1                                                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect                                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_blk                                                            ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass                                                           ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale                                                                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_tdl_bit:\gen_disc:delay_next_pass                                                                                                             ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc                                                                                                                                                    ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl                                                                                                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A                                                                                                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                     ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit:delay_blk_done                                                                                                                                               ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit_rst:delay_np                                                                                                                                                 ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit_rst:delay_sop                                                                                                                                                ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches                                                                                                                                              ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data                                                                                                                                          ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd                                                                                                                                                  ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr                                                                                                                                                  ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data:ram_cxb_wr_data                                                                                                                                             ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen                                                                                                                                                   ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrengen:sel_we                                                                                                                                                       ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors                                                                                                                                                 ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom                                                                                                                                                        ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n                                                                                                                               ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                            ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n                                                                                                                               ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                            ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n                                                                                                                               ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                            ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n                                                                                                                               ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                            ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n                                                                                                                               ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                            ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n                                                                                                                               ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                            ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_in_write_sgl:writer                                                                                                                                                  ;                            ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd                                                                              ;                            ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|metronome240:met                                                                                                                                                                                                                       ; metronome240.v             ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|noteA:nA                                                                                                                                                                                                                               ; noteA.v                    ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|noteAHBb:nAHBb                                                                                                                                                                                                                         ; noteAHBb.v                 ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|noteB:nB                                                                                                                                                                                                                               ; noteB.v                    ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|noteC:nC                                                                                                                                                                                                                               ; noteC.v                    ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|noteCHDb:nCHDb                                                                                                                                                                                                                         ; noteCHDb.v                 ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|noteD:nD                                                                                                                                                                                                                               ; noteD.v                    ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|noteDHEb:nDHEb                                                                                                                                                                                                                         ; noteDHEb.v                 ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|noteE:nE                                                                                                                                                                                                                               ; noteE.v                    ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|noteF:nF                                                                                                                                                                                                                               ; noteF.v                    ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|noteFHGb:nFHGb                                                                                                                                                                                                                         ; noteFHGb.v                 ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|noteG:nG                                                                                                                                                                                                                               ; noteG.v                    ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|noteGHAb:nGHAb                                                                                                                                                                                                                         ; noteGHAb.v                 ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|noteX:nX                                                                                                                                                                                                                               ; noteX.v                    ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|noteY:nY                                                                                                                                                                                                                               ; noteY.v                    ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|octave0:o0                                                                                                                                                                                                                             ; octave0.v                  ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|octave1:o1                                                                                                                                                                                                                             ; octave1.v                  ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|octave2:o2                                                                                                                                                                                                                             ; octave2.v                  ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|octave3:o3                                                                                                                                                                                                                             ; octave3.v                  ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|octave4:o4                                                                                                                                                                                                                             ; octave4.v                  ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|octave5:o5                                                                                                                                                                                                                             ; octave5.v                  ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|octave6:o6                                                                                                                                                                                                                             ; octave6.v                  ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|octave7:o7                                                                                                                                                                                                                             ; octave7.v                  ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|octave8:o8                                                                                                                                                                                                                             ; octave8.v                  ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|sharpX:sX                                                                                                                                                                                                                              ; sharpX.v                   ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|sharpY:sY                                                                                                                                                                                                                              ; sharpY.v                   ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|staff240:staff                                                                                                                                                                                                                         ; staff240.v                 ;
; Altera ; RAM: 1-PORT   ; 18.0    ; N/A          ; N/A           ; |music_tools|vga:vgaData|datapathVGA:data|tuner240:tun                                                                                                                                                                                                                           ; tuner240.v                 ;
+--------+---------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |music_tools|tuner:tuner1|fft_fsm:c1|current_state                                                                                                           ;
+------------------------------+------------------------------+------------------------+--------------------+--------------------+---------------------+-----------------------+
; Name                         ; current_state.WAIT_FFT_STILL ; current_state.WAIT_FFT ; current_state.STOP ; current_state.READ ; current_state.START ; current_state.WAIT_GO ;
+------------------------------+------------------------------+------------------------+--------------------+--------------------+---------------------+-----------------------+
; current_state.WAIT_GO        ; 0                            ; 0                      ; 0                  ; 0                  ; 0                   ; 0                     ;
; current_state.START          ; 0                            ; 0                      ; 0                  ; 0                  ; 1                   ; 1                     ;
; current_state.READ           ; 0                            ; 0                      ; 0                  ; 1                  ; 0                   ; 1                     ;
; current_state.STOP           ; 0                            ; 0                      ; 1                  ; 0                  ; 0                   ; 1                     ;
; current_state.WAIT_FFT       ; 0                            ; 1                      ; 0                  ; 0                  ; 0                   ; 1                     ;
; current_state.WAIT_FFT_STILL ; 1                            ; 0                      ; 0                  ; 0                  ; 0                   ; 1                     ;
+------------------------------+------------------------------+------------------------+--------------------+--------------------+---------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_s2_cur                           ;
+-------------------------------+---------------------+---------------------------+----------------------+-------------------------------+-----------------+
; Name                          ; fft_s2_cur.LPP_DONE ; fft_s2_cur.LPP_OUTPUT_RDY ; fft_s2_cur.START_LPP ; fft_s2_cur.WAIT_FOR_LPP_INPUT ; fft_s2_cur.IDLE ;
+-------------------------------+---------------------+---------------------------+----------------------+-------------------------------+-----------------+
; fft_s2_cur.IDLE               ; 0                   ; 0                         ; 0                    ; 0                             ; 0               ;
; fft_s2_cur.WAIT_FOR_LPP_INPUT ; 0                   ; 0                         ; 0                    ; 1                             ; 1               ;
; fft_s2_cur.START_LPP          ; 0                   ; 0                         ; 1                    ; 0                             ; 1               ;
; fft_s2_cur.LPP_OUTPUT_RDY     ; 0                   ; 1                         ; 0                    ; 0                             ; 1               ;
; fft_s2_cur.LPP_DONE           ; 1                   ; 0                         ; 0                    ; 0                             ; 1               ;
+-------------------------------+---------------------+---------------------------+----------------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_s1_cur                                                                      ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+
; Name                      ; fft_s1_cur.FFT_PROCESS_A ; fft_s1_cur.NO_WRITE ; fft_s1_cur.DONE_WRITING ; fft_s1_cur.EARLY_DONE ; fft_s1_cur.WRITE_INPUT ; fft_s1_cur.WAIT_FOR_INPUT ; fft_s1_cur.IDLE ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+
; fft_s1_cur.IDLE           ; 0                        ; 0                   ; 0                       ; 0                     ; 0                      ; 0                         ; 0               ;
; fft_s1_cur.WAIT_FOR_INPUT ; 0                        ; 0                   ; 0                       ; 0                     ; 0                      ; 1                         ; 1               ;
; fft_s1_cur.WRITE_INPUT    ; 0                        ; 0                   ; 0                       ; 0                     ; 1                      ; 0                         ; 1               ;
; fft_s1_cur.EARLY_DONE     ; 0                        ; 0                   ; 0                       ; 1                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.DONE_WRITING   ; 0                        ; 0                   ; 1                       ; 0                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.NO_WRITE       ; 0                        ; 1                   ; 0                       ; 0                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.FFT_PROCESS_A  ; 1                        ; 0                   ; 0                       ; 0                     ; 0                      ; 0                         ; 1               ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|sdetd ;
+-------------------+---------------+------------+------------+--------------+-------------------+------------------------------------------------------------------------------------+
; Name              ; sdetd.DISABLE ; sdetd.SLBI ; sdetd.GBLK ; sdetd.ENABLE ; sdetd.BLOCK_READY ; sdetd.IDLE                                                                         ;
+-------------------+---------------+------------+------------+--------------+-------------------+------------------------------------------------------------------------------------+
; sdetd.IDLE        ; 0             ; 0          ; 0          ; 0            ; 0                 ; 0                                                                                  ;
; sdetd.BLOCK_READY ; 0             ; 0          ; 0          ; 0            ; 1                 ; 1                                                                                  ;
; sdetd.ENABLE      ; 0             ; 0          ; 0          ; 1            ; 0                 ; 1                                                                                  ;
; sdetd.GBLK        ; 0             ; 0          ; 1          ; 0            ; 0                 ; 1                                                                                  ;
; sdetd.SLBI        ; 0             ; 1          ; 0          ; 0            ; 0                 ; 1                                                                                  ;
; sdetd.DISABLE     ; 1             ; 0          ; 0          ; 0            ; 0                 ; 1                                                                                  ;
+-------------------+---------------+------------+------------+--------------+-------------------+------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrengen:sel_we|wc_state ;
+-------------------+-----------------+-------------------+-------------------------------------------------------------------------------------------+
; Name              ; wc_state.ENABLE ; wc_state.WAIT_LAT ; wc_state.IDLE                                                                             ;
+-------------------+-----------------+-------------------+-------------------------------------------------------------------------------------------+
; wc_state.IDLE     ; 0               ; 0                 ; 0                                                                                         ;
; wc_state.WAIT_LAT ; 0               ; 1                 ; 1                                                                                         ;
; wc_state.ENABLE   ; 1               ; 0                 ; 1                                                                                         ;
+-------------------+-----------------+-------------------+-------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl|k_state ;
+-----------------------+--------------+-----------------------+-----------------+---------------------------------------------------------------------+
; Name                  ; k_state.HOLD ; k_state.NEXT_PASS_UPD ; k_state.RUN_CNT ; k_state.IDLE                                                        ;
+-----------------------+--------------+-----------------------+-----------------+---------------------------------------------------------------------+
; k_state.IDLE          ; 0            ; 0                     ; 0               ; 0                                                                   ;
; k_state.RUN_CNT       ; 0            ; 0                     ; 1               ; 1                                                                   ;
; k_state.NEXT_PASS_UPD ; 0            ; 1                     ; 0               ; 1                                                                   ;
; k_state.HOLD          ; 1            ; 0                     ; 0               ; 1                                                                   ;
+-----------------------+--------------+-----------------------+-----------------+---------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                        ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                       ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                       ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                       ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                       ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                       ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state    ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+----------------------------------+
; Name                              ; \packet_multi:source_state.end1 ; \packet_multi:source_state.st_err ; \packet_multi:source_state.run1 ; \packet_multi:source_state.sop ; \packet_multi:source_state.start ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+----------------------------------+
; \packet_multi:source_state.start  ; 0                               ; 0                                 ; 0                               ; 0                              ; 0                                ;
; \packet_multi:source_state.sop    ; 0                               ; 0                                 ; 0                               ; 1                              ; 1                                ;
; \packet_multi:source_state.run1   ; 0                               ; 0                                 ; 1                               ; 0                              ; 1                                ;
; \packet_multi:source_state.st_err ; 0                               ; 1                                 ; 0                               ; 0                              ; 1                                ;
; \packet_multi:source_state.end1   ; 1                               ; 0                                 ; 0                               ; 0                              ; 1                                ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+---------------------------------------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                                                           ;
+------------------------------------+--------------------------------+------------------------------------+---------------------------------------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                                               ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                                               ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                                               ;
+------------------------------------+--------------------------------+------------------------------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |music_tools|vga:vgaData|controlVGA:ctrl|currentState                                                                                                         ;
+-------------------------+--------------------+--------------------+--------------------+-------------------+--------------------+-------------------+-------------------------+
; Name                    ; currentState.HOLD1 ; currentState.SHARP ; currentState.WAIT2 ; currentState.NOTE ; currentState.WAIT1 ; currentState.DONE ; currentState.BACKGROUND ;
+-------------------------+--------------------+--------------------+--------------------+-------------------+--------------------+-------------------+-------------------------+
; currentState.BACKGROUND ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0                       ;
; currentState.DONE       ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 1                 ; 1                       ;
; currentState.WAIT1      ; 0                  ; 0                  ; 0                  ; 0                 ; 1                  ; 0                 ; 1                       ;
; currentState.NOTE       ; 0                  ; 0                  ; 0                  ; 1                 ; 0                  ; 0                 ; 1                       ;
; currentState.WAIT2      ; 0                  ; 0                  ; 1                  ; 0                 ; 0                  ; 0                 ; 1                       ;
; currentState.SHARP      ; 0                  ; 1                  ; 0                  ; 0                 ; 0                  ; 0                 ; 1                       ;
; currentState.HOLD1      ; 1                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 1                       ;
+-------------------------+--------------------+--------------------+--------------------+-------------------+--------------------+-------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |music_tools|avconf:avc|mSetup_ST                 ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[15]                                               ; yes                                                              ; yes                                        ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[14]                                               ; yes                                                              ; yes                                        ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[16]                                               ; yes                                                              ; yes                                        ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[13]                                               ; yes                                                              ; yes                                        ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[12]                                               ; yes                                                              ; yes                                        ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[11]                                               ; yes                                                              ; yes                                        ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[9]                                                ; yes                                                              ; yes                                        ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[10]                                               ; yes                                                              ; yes                                        ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[5]                                                ; yes                                                              ; yes                                        ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[6]                                                ; yes                                                              ; yes                                        ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[7]                                                ; yes                                                              ; yes                                        ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[8]                                                ; yes                                                              ; yes                                        ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[0]                                                ; yes                                                              ; yes                                        ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[1]                                                ; yes                                                              ; yes                                        ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[2]                                                ; yes                                                              ; yes                                        ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[3]                                                ; yes                                                              ; yes                                        ;
; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|rdaddr_reg[4]                                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|stall_reg ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[14]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[13]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[9]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[7]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[5]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[3]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[0]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[1]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe18a[14]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe18a[12]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe18a[13]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe18a[10]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe18a[11]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe18a[8]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe18a[9]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe18a[6]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe18a[7]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe18a[4]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe18a[5]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe18a[2]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe18a[3]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe18a[0]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe18a[1]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[14]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[13]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[7]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe17a[14]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe17a[12]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe17a[13]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe17a[10]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe17a[11]                               ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe17a[8]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe17a[9]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe17a[6]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe17a[7]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe17a[4]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe17a[5]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe17a[2]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe17a[3]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe17a[0]                                ; yes                                                              ; yes                                        ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16|dffe17a[1]                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 78                                                                                                                             ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+-----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal          ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------+------------------------+
; mode[1]                                             ; GND                          ; yes                    ;
; mode[0]                                             ; GND                          ; yes                    ;
; sevenSegment:ssd|digit_t4[0]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t4[1]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t4[2]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t4[3]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t3[0]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t3[1]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t3[2]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t3[3]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_m2[0]                        ; sevenSegment:ssd|digit_m0[0] ; yes                    ;
; sevenSegment:ssd|digit_m2[1]                        ; sevenSegment:ssd|digit_m0[0] ; yes                    ;
; sevenSegment:ssd|digit_m2[2]                        ; sevenSegment:ssd|digit_m0[0] ; yes                    ;
; sevenSegment:ssd|digit_m2[3]                        ; sevenSegment:ssd|digit_m0[0] ; yes                    ;
; sevenSegment:ssd|digit_t2[0]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t2[1]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t2[2]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t2[3]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t1[0]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t1[1]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t1[2]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t1[3]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_m1[0]                        ; sevenSegment:ssd|digit_m0[0] ; yes                    ;
; sevenSegment:ssd|digit_m1[1]                        ; sevenSegment:ssd|digit_m0[0] ; yes                    ;
; sevenSegment:ssd|digit_m1[2]                        ; sevenSegment:ssd|digit_m0[0] ; yes                    ;
; sevenSegment:ssd|digit_m1[3]                        ; sevenSegment:ssd|digit_m0[0] ; yes                    ;
; sevenSegment:ssd|digit_m0[0]                        ; sevenSegment:ssd|digit_m0[0] ; yes                    ;
; sevenSegment:ssd|digit_m0[1]                        ; sevenSegment:ssd|digit_m0[0] ; yes                    ;
; sevenSegment:ssd|digit_m0[2]                        ; sevenSegment:ssd|digit_m0[0] ; yes                    ;
; sevenSegment:ssd|digit_m0[3]                        ; sevenSegment:ssd|digit_m0[0] ; yes                    ;
; sevenSegment:ssd|digit_t0[0]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t0[1]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t0[2]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; sevenSegment:ssd|digit_t0[3]                        ; sevenSegment:ssd|digit_t1[2] ; yes                    ;
; Number of user-specified and inferred latches = 34  ;                              ;                        ;
+-----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|inv_i                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|p_cd_en[0]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[10,11]                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[10]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[11]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[10]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[11]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[10,11]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[0..31]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_sop_int                                                                               ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_eop_int                                                                               ; Lost fanout                                                                                                                                                                                                            ;
; Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                        ; Lost fanout                                                                                                                                                                                                            ;
; Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                ; Lost fanout                                                                                                                                                                                                            ;
; Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]     ; Lost fanout                                                                                                                                                                                                            ;
; Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                                                            ;
; avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; tuner:tuner1|max:max_amplitude|frequency[15]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_dirn                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_ll_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_ll_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_ll_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][32]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][32]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][32]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][32]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][32]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][32]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_lh_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hl_pl[0][32]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_lh_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hl_pl[0][32]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][0]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][1]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][2]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][3]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][4]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][5]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][6]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][7]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][8]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][9]                          ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][10]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][11]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][12]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][13]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][14]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][15]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][16]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][17]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][18]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][19]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][20]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][21]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][22]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][23]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][24]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][25]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][26]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][27]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][29]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][30]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_lh_pl[0][31]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hl_pl[0][32]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~add_lh_hlmac_pl[0][34]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~add_lh_hlmac_pl[0][35]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~add_lh_hlmac_pl[0][36]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~add_lh_hlmac_pl[0][37]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~add_lh_hlmac_pl[0][34]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~add_lh_hlmac_pl[0][35]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~add_lh_hlmac_pl[0][36]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~add_lh_hlmac_pl[0][37]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~add_lh_hlmac_pl[0][34]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~add_lh_hlmac_pl[0][35]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~add_lh_hlmac_pl[0][36]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~add_lh_hlmac_pl[0][37]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~add_lh_hlmac_pl[0][34]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~add_lh_hlmac_pl[0][35]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~add_lh_hlmac_pl[0][36]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~add_lh_hlmac_pl[0][37]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~add_lh_hlmac_pl[0][34]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~add_lh_hlmac_pl[0][35]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~add_lh_hlmac_pl[0][36]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~add_lh_hlmac_pl[0][37]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~add_lh_hlmac_pl[0][34]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~add_lh_hlmac_pl[0][35]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~add_lh_hlmac_pl[0][36]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~add_lh_hlmac_pl[0][37]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~add_lh_hlmac_pl[0][34]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~add_lh_hlmac_pl[0][35]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~add_lh_hlmac_pl[0][36]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~add_lh_hlmac_pl[0][37]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~add_lh_hlmac_pl[0][34]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~add_lh_hlmac_pl[0][35]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~add_lh_hlmac_pl[0][36]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~add_lh_hlmac_pl[0][37]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~add_lh_hlmac_pl[0][34]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~add_lh_hlmac_pl[0][35]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~add_lh_hlmac_pl[0][36]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~add_lh_hlmac_pl[0][37]                    ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult2~mult_hh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult1~mult_hh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|Mult0~mult_hh_pl[0][28]                         ; Lost fanout                                                                                                                                                                                                            ;
; vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated|address_reg_a[3]                                                                                                                  ; Merged with vga:vgaData|datapathVGA:data|metronome240:met|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|address_reg_a[3]                                                                              ;
; vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated|address_reg_a[2]                                                                                                                  ; Merged with vga:vgaData|datapathVGA:data|metronome240:met|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|address_reg_a[2]                                                                              ;
; vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated|address_reg_a[1]                                                                                                                  ; Merged with vga:vgaData|datapathVGA:data|metronome240:met|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|address_reg_a[1]                                                                              ;
; vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated|address_reg_a[0]                                                                                                                  ; Merged with vga:vgaData|datapathVGA:data|metronome240:met|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|address_reg_a[0]                                                                              ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|source_stall_int_d                                                                        ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|source_stall_d                                                                                                      ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|p_cd_en[2]                                                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|p_cd_en[1]                                                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl|next_block_d                                                                                                                 ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit:\del_input_blk_indicator:delay_next_block|tdl_arr[0]                                                ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_b[32]                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_b[31]                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_a[32]                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_a[31]                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_b[32]                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_b[31]                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_a[32]                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_a[31]                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_d[32]                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_d[31]                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_c[32]                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_c[31]                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_d[32]                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_d[31]                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_c[32]                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_c[31]                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[0]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[0]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[0]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[1]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[1]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[1]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[2]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[2]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[2]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[3]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[3]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[3]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[4]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[4]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[4]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[5]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[5]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[5]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[6]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[6]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[6]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[6]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[6]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[6]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[7]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[7]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[7]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[7]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[7]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[7]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[8]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[8]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[8]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[8]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[8]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[8]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[9]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[9]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[9]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[9]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[9]                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[9]                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[0]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[0]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[1]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[1]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[2]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[2]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[3]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[3]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[4]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[4]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[5]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[5]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[6]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[6]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[7]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[7]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[8]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[8]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[9]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[9]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[10]                                                                                                              ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[10]                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[10]                                                                                                              ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[10]                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[10]                                                                                                              ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[10]                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[11]                                                                                                              ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[11]                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[11]                                                                                                              ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[11]                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[11]                                                                                                              ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[11]                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[0]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[0]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[2]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[2]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[4]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[4]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[6]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[6]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[8]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[8]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[1]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[1]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[3]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[3]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[5]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[5]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[7]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[7]                                                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[9]                                                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[9]                                                                             ;
; avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                       ; Merged with avconf:avc|I2C_Controller:u0|SD[18]                                                                                                                                                                        ;
; avconf:avc|mI2C_DATA[20,21]                                                                                                                                                                                                                  ; Merged with avconf:avc|mI2C_DATA[18]                                                                                                                                                                                   ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|lpp_c_en_vec[0]                                                                                                                                       ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|en_d                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|wc_vec[0]                                                                                                                                             ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrengen:sel_we|wc_i_d                                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[36]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[12]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[38]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[14]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[40]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[16]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[42]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[18]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[44]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[20]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[22,34,46]                                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[10]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[23,35,47]                                                                                                   ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[11]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[36]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[12]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[38]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[14]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[40]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[16]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[42]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[18]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[44]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[20]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[46]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[22]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][0]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][0]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][0]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][0]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][0]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][0]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][0]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][1]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][1]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][1]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][2]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][2]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][2]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][2]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][2]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][3]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][3]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][3]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][4]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][4]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][4]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][4]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][4]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][4]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][4]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][4]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][5]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][5]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][5]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][5]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][5]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][5]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][6]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][6]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][6]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][6]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][6]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][6]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][6]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][6]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][7]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][7]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][7]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][7]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][7]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][7]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][8]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][8]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][8]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][8]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][8]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][8]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][8]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][8]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][9]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][9]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][9]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][9]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][9]                                                                               ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][9]                                             ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][10]                                                                              ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][10]                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][10]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][10]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][10]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][10]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][10]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][10]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][11]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][11]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][11]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][11]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][11]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][11]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][0]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][0]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][0]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][0]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][0]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][0]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][0]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][0]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][0]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][0]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][0]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][0]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][2]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][2]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][4]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][4]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][6]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][6]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][8]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][8]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][10]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[10][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[10][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[9][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[9][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[8][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[8][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[7][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[7][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[6][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[6][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[6][0]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[6][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[6][1]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[6][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[5][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[5][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[5][0]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[5][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[5][1]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[5][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[4][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[4][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[4][0]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[4][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[4][1]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[4][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[3][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[3][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[3][0]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[3][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[3][1]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[3][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[2][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[2][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[2][0]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[2][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[2][1]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[2][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[1][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[1][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[1][0]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[1][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[1][1]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[1][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][10]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][10]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][11]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0][11]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[0][0]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[0][10]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[0][1]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[0][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa[0]                                                                                                                ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp[10]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa[1]                                                                                                                ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp[11]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][10]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][10]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][10]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][10]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][10]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][10]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][0]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][0]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][2]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][2]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][4]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][4]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][6]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][6]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][8]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][8]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][10]                                                                              ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][10]                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][2]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][2]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][4]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][4]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][6]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][6]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[11][8]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[11][8]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[24]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[0]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[2]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[26]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[4]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[28]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[6]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[30]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[8]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[32]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[34]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|rdaddress_a_bus[10]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][2]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][2]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][4]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][4]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][6]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][6]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[12][8]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[12][8]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[0]                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[0] ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[1][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[1][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][2]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][2]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][4]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][4]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][6]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][6]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[13][8]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[13][8]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[1]                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[1] ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[2][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[2][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][11]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][11]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][2]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][2]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][4]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][4]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][6]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][6]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[14][8]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[14][8]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[2]                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[2] ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[3][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[3][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][11]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][11]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][11]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][11]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][11]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][11]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][2]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][2]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][4]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][4]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][6]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][6]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[15][8]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[15][8]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[3]                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[3] ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[4][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[4][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][2]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][2]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][4]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][4]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][6]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][6]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[2][8]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][8]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[4]                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[4] ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[5][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[5][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[5]                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[5] ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[6][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[6][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass|tdl_arr[6]                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[6] ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[7][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[7][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[8][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[8][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][0]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][0]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][2]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][2]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][4]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][4]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][6]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][6]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[9][8]                                                                                                            ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[9][8]                                                                          ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][0]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][0]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][2]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][2]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][4]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][4]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][6]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][6]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[10][8]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[10][8]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][0]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][0]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][2]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][2]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][4]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][4]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][6]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][6]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[11][8]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[11][8]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][0]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][0]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][2]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][2]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][4]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][4]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][6]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][6]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[12][8]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[12][8]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][0]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][0]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][2]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][2]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][4]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][4]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][6]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][6]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[13][8]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[13][8]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][0]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][0]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][2]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][2]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][4]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][4]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][6]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][6]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[14][8]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[14][8]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][0]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][0]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][2]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][2]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][4]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][4]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][6]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][6]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[15][8]                                                                                                           ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[15][8]                                                                         ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][0]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][0]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][2]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][2]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][4]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][4]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][6]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][6]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][8]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[1][8]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[24]                                                                                                         ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[0]                                                                        ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[2]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[26]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[4]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[28]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[6]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[30]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[8]                                                                                                          ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc|wraddress_a_bus[32]                                                                       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[0..13]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[6..69]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][11]                                                                              ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][11]                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][10]                                                                              ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][10]                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][11]                                                                              ; Merged with tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][11]                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|valid_ctrl_int1                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|first_data                                                                                ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|source_stall_d                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl|k[12,13]                                                                                                                     ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.end1                                                                               ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft_fsm:c1|current_state~2                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft_fsm:c1|current_state~3                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft_fsm:c1|current_state~4                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                            ;
; vga:vgaData|controlVGA:ctrl|currentState~2                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                            ;
; vga:vgaData|controlVGA:ctrl|currentState~3                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                            ;
; vga:vgaData|controlVGA:ctrl|currentState~4                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                            ;
; vga:vgaData|controlVGA:ctrl|currentState~5                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                            ;
; avconf:avc|mSetup_ST~9                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                            ;
; avconf:avc|mSetup_ST~10                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                            ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_not_ready                                                            ; Lost fanout                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 1412                                                                                                                                                                                                     ;                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                          ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|inv_i                                                                           ; Stuck at GND                   ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_dirn                                                               ;
;                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                               ;
; avconf:avc|mI2C_DATA[23]                                                                                                                                               ; Stuck at GND                   ; avconf:avc|I2C_Controller:u0|SD[23]                                                                                                                           ;
;                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                               ;
; avconf:avc|mI2C_DATA[19]                                                                                                                                               ; Stuck at GND                   ; avconf:avc|I2C_Controller:u0|SD[19]                                                                                                                           ;
;                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                               ;
; avconf:avc|mI2C_DATA[17]                                                                                                                                               ; Stuck at GND                   ; avconf:avc|I2C_Controller:u0|SD[17]                                                                                                                           ;
;                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                               ;
; avconf:avc|mI2C_DATA[16]                                                                                                                                               ; Stuck at GND                   ; avconf:avc|I2C_Controller:u0|SD[16]                                                                                                                           ;
;                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                               ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[13] ; Stuck at GND                   ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|first_data ;
;                                                                                                                                                                        ; due to stuck port clock_enable ;                                                                                                                                                               ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|valid_ctrl_int1     ; Stuck at GND                   ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|source_stall_d                                                         ;
;                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                               ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl|k[13]                                                  ; Lost Fanouts                   ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl|k[12]                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8344  ;
; Number of registers using Synchronous Clear  ; 2264  ;
; Number of registers using Synchronous Load   ; 719   ;
; Number of registers using Asynchronous Clear ; 2578  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7809  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; avconf:avc|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                                                               ; 3       ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                                                      ; 17      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                                                      ; 17      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                                                      ; 24      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                                                      ; 22      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                                                      ; 18      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                                                      ; 25      ;
; avconf:avc|I2C_Controller:u0|END                                                                                                                                                                                                                                                                                                ; 5       ;
; avconf:avc|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                                                                ; 2       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|source_stall_reg                                                                                                                                                    ; 3       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|sop                                                                                                                                                                                                                                      ; 3       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|sink_stall_reg                                                                                                                                                      ; 2       ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|stall_reg                                                                                                                                                           ; 1       ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a0                                                                                                                                                                                                               ; 8       ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a0                                                                                                                                                                                                               ; 9       ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|a_graycounter_odc:wrptr_g1p|parity9                                                                                                                                                                                                                  ; 6       ;
; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|a_graycounter_sv6:rdptr_g1p|parity6                                                                                                                                                                                                                  ; 6       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 19                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                 ; Megafunction                                                                                                                        ; Type       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swd_tdl[0..16][0,1]    ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swd_rtl_0    ; SHIFT_TAPS ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swd[0,1]               ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swd_rtl_0    ; SHIFT_TAPS ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[0][10,11]       ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr_rtl_0   ; SHIFT_TAPS ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0..15][10,11]     ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr_rtl_0   ; SHIFT_TAPS ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr[0..15][1,3,5,7,9] ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr_rtl_0   ; SHIFT_TAPS ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_2_arr[0..15][1,3,5,7,9] ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr_rtl_0   ; SHIFT_TAPS ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_1_arr[0..15][0..9]      ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr_rtl_0   ; SHIFT_TAPS ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr[0..15][0..9]      ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr_rtl_0   ; SHIFT_TAPS ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swa_tdl[7..14][0,1]    ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_0 ; SHIFT_TAPS ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[0..6][10,11]     ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_0 ; SHIFT_TAPS ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp[10,11]          ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_0 ; SHIFT_TAPS ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_tdl[0..6][0..9]      ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_1 ; SHIFT_TAPS ;
; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp[0..9]           ; tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_1 ; SHIFT_TAPS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |music_tools|vga:vgaData|datapathVGA:data|y[6]                                                                                                                                   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |music_tools|vga:vgaData|datapathVGA:data|y[1]                                                                                                                                   ;
; 2171:1             ; 3 bits    ; 4341 LEs      ; 4182 LEs             ; 159 LEs                ; Yes        ; |music_tools|vga:vgaData|datapathVGA:data|colour[0]                                                                                                                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |music_tools|vga:vgaData|datapathVGA:data|noteOffset[4]                                                                                                                          ;
; 32:1               ; 3 bits    ; 63 LEs        ; 63 LEs               ; 0 LEs                  ; No         ; |music_tools|vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|mux_mlb:rd_mux|l5_w2_n74_mux_dataout                       ;
; 65:1               ; 3 bits    ; 129 LEs       ; 129 LEs              ; 0 LEs                  ; No         ; |music_tools|vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|mux_mlb:rd_mux|l7_w1_n18_mux_dataout                       ;
; 257:1              ; 3 bits    ; 513 LEs       ; 513 LEs              ; 0 LEs                  ; No         ; |music_tools|vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|mux_mlb:rd_mux|l9_w1_n4_mux_dataout                        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|offset_counter[0]              ;
; 3:1                ; 256 bits  ; 512 LEs       ; 0 LEs                ; 512 LEs                ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|lpp_ram_data_out[3][44]                                                      ;
; 3:1                ; 66 bits   ; 132 LEs       ; 0 LEs                ; 132 LEs                ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_real_out[31]                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|slb_i[0]           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|count[11]            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc|slb_last[2]                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl|p[0]                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl|k_state.IDLE                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_next_state      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_next_state      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_s2_cur.START_LPP                                                         ;
; 15:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; No         ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|fft_s1_cur.EARLY_DONE                                                        ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|Selector2            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|wren_a[2]                                                                    ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|ram_in_reg[3][9]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[0][1]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[0][2]   ;
; 3:1                ; 104 bits  ; 208 LEs       ; 208 LEs              ; 0 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[3][9]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|r_array_out[1][30]  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_in_write_sgl:writer|count[11]                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|data_count_sig[13]                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|eop_out                                                                      ;
; 4:1                ; 256 bits  ; 512 LEs       ; 512 LEs              ; 0 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[7][0]                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[5]                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[6]                                      ;
; 4:1                ; 256 bits  ; 512 LEs       ; 512 LEs              ; 0 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data|ram_in_reg[3][7]                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl|k[11]                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[3]                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[1]                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[7]                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[5]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|i_array_out[3][0]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|i_array_out[1][3]   ;
; 3:1                ; 104 bits  ; 208 LEs       ; 208 LEs              ; 0 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|i_array_out[2][27]  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen|sw[1]                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale|i_array_out[1][31]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|Mux9                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|Mux7                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|Mux5                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|Mux2                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|Mux1                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|Mux1                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |music_tools|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                                                               ;
; 4:1                ; 256 bits  ; 512 LEs       ; 512 LEs              ; 0 LEs                  ; Yes        ; |music_tools|tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][26] ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |music_tools|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_dcm1:auto_generated|mux_2hb:mux3|l4_w2_n0_mux_dataout                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |music_tools|tuner:tuner1|max:max_amplitude|max_amplitude[24]                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0]                  ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |music_tools|Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                              ;
; 8:1                ; 17 bits   ; 85 LEs        ; 0 LEs                ; 85 LEs                 ; Yes        ; |music_tools|vga:vgaData|addressCounter:addrCount|address[2]                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |music_tools|sound[18]                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |music_tools|sevenSegment:ssd|hex0[0]                                                                                                                                            ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |music_tools|sevenSegment:ssd|hex2[5]                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |music_tools|vga:vgaData|controlVGA:ctrl|currentState                                                                                                                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |music_tools|sevenSegment:ssd|hex4[0]                                                                                                                                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |music_tools|sevenSegment:ssd|hex3[5]                                                                                                                                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |music_tools|sevenSegment:ssd|hex1[0]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |music_tools|sevenSegment:ssd|hex1[3]                                                                                                                                            ;
; 14:1               ; 4 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; No         ; |music_tools|tone_generator:tone_generator1|tuning_lut:tuning_lut0|Mux4                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |music_tools|avconf:avc|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                          ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |music_tools|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[31] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[30] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[29] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[28] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[27] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[26] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[25] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[24] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[23] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[22] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[21] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[20] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[19] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[18] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[17] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[16] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[31] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[30] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[29] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[28] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[27] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[26] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[25] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[24] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[23] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[22] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[21] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[20] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[19] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[18] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[17] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[16] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------+
; Assignment                      ; Value ; From ; To                    ;
+---------------------------------+-------+------+-----------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                     ;
+---------------------------------+-------+------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------+
; Assignment                            ; Value ; From ; To                                         ;
+---------------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                    ;
+---------------------------------------+-------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|a_graycounter_sv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|a_graycounter_odc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|altsyncram_s8d1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|metronome240:met|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|noteX:nX|altsyncram:altsyncram_component|altsyncram_69o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|noteY:nY|altsyncram:altsyncram_component|altsyncram_79o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|sharpX:sX|altsyncram:altsyncram_component|altsyncram_nco1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|sharpY:sY|altsyncram:altsyncram_component|altsyncram_oco1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|octave0:o0|altsyncram:altsyncram_component|altsyncram_bdo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|octave1:o1|altsyncram:altsyncram_component|altsyncram_cdo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|octave2:o2|altsyncram:altsyncram_component|altsyncram_ddo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|octave3:o3|altsyncram:altsyncram_component|altsyncram_edo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|octave4:o4|altsyncram:altsyncram_component|altsyncram_fdo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|octave5:o5|altsyncram:altsyncram_component|altsyncram_gdo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|octave6:o6|altsyncram:altsyncram_component|altsyncram_hdo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|octave7:o7|altsyncram:altsyncram_component|altsyncram_ido1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|octave8:o8|altsyncram:altsyncram_component|altsyncram_jdo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|noteC:nC|altsyncram:altsyncram_component|altsyncram_1ao1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|noteCHDb:nCHDb|altsyncram:altsyncram_component|altsyncram_fjo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|noteD:nD|altsyncram:altsyncram_component|altsyncram_2ao1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|noteDHEb:nDHEb|altsyncram:altsyncram_component|altsyncram_hjo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|noteE:nE|altsyncram:altsyncram_component|altsyncram_3ao1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|noteF:nF|altsyncram:altsyncram_component|altsyncram_4ao1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|noteFHGb:nFHGb|altsyncram:altsyncram_component|altsyncram_4ao1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|noteG:nG|altsyncram:altsyncram_component|altsyncram_5ao1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|noteGHAb:nGHAb|altsyncram:altsyncram_component|altsyncram_gjo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|noteA:nA|altsyncram:altsyncram_component|altsyncram_v9o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|noteAHBb:nAHBb|altsyncram:altsyncram_component|altsyncram_bjo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vgaData|datapathVGA:data|noteB:nB|altsyncram:altsyncram_component|altsyncram_0ao1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_dcm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 64    ; Signed Integer                                                        ;
; Q_PORT_WIDTH   ; 32    ; Signed Integer                                                        ;
; R_PORT_WIDTH   ; 33    ; Signed Integer                                                        ;
; PIPELINE       ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tuner:tuner1|clock_768k:clk0|clock_768k_audio_pll_0:audio_pll_0|clock_768k_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                            ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                                                                                          ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                          ;
; pll_type                             ; General                ; String                                                                                                          ;
; pll_subtype                          ; General                ; String                                                                                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                                                  ;
; operation_mode                       ; direct                 ; String                                                                                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                  ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                  ;
; output_clock_frequency0              ; 1.535988 MHz           ; String                                                                                                          ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                                          ;
; phase_shift1                         ; 0 ps                   ; String                                                                                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                          ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                          ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                          ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                          ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                          ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                          ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                          ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                          ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                          ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                          ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                          ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                          ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                          ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                          ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                          ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                          ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                  ;
; clock_name_0                         ;                        ; String                                                                                                          ;
; clock_name_1                         ;                        ; String                                                                                                          ;
; clock_name_2                         ;                        ; String                                                                                                          ;
; clock_name_3                         ;                        ; String                                                                                                          ;
; clock_name_4                         ;                        ; String                                                                                                          ;
; clock_name_5                         ;                        ; String                                                                                                          ;
; clock_name_6                         ;                        ; String                                                                                                          ;
; clock_name_7                         ;                        ; String                                                                                                          ;
; clock_name_8                         ;                        ; String                                                                                                          ;
; clock_name_global_0                  ; false                  ; String                                                                                                          ;
; clock_name_global_1                  ; false                  ; String                                                                                                          ;
; clock_name_global_2                  ; false                  ; String                                                                                                          ;
; clock_name_global_3                  ; false                  ; String                                                                                                          ;
; clock_name_global_4                  ; false                  ; String                                                                                                          ;
; clock_name_global_5                  ; false                  ; String                                                                                                          ;
; clock_name_global_6                  ; false                  ; String                                                                                                          ;
; clock_name_global_7                  ; false                  ; String                                                                                                          ;
; clock_name_global_8                  ; false                  ; String                                                                                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                  ;
; pll_slf_rst                          ; false                  ; String                                                                                                          ;
; pll_bw_sel                           ; low                    ; String                                                                                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                          ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                 ;
+-------------------------+-------------+------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                       ;
; LPM_WIDTH               ; 32          ; Signed Integer                                       ;
; LPM_NUMWORDS            ; 16384       ; Signed Integer                                       ;
; LPM_WIDTHU              ; 14          ; Signed Integer                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                              ;
; USE_EAB                 ; ON          ; Untyped                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                              ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                       ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                              ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                              ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                              ;
; CBXI_PARAMETER          ; dcfifo_07q1 ; Untyped                                              ;
+-------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tuner:tuner1|max:max_amplitude ;
+-----------------+------------------+----------------------------------------+
; Parameter Name  ; Value            ; Type                                   ;
+-----------------+------------------+----------------------------------------+
; FFT_WIDTH       ; 0100000000000000 ; Unsigned Binary                        ;
; FFT_WIDTH_LOG_2 ; 1111             ; Unsigned Binary                        ;
+-----------------+------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                ;
+------------------+-------+-----------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                      ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                     ;
+------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                  ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                       ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                       ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                        ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                        ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                          ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                  ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                               ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                       ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+----------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                     ;
+-------------------------------+-------------------------------+----------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                  ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                  ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                  ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                  ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                  ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                  ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                  ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                  ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                  ;
; LOCK_LOW                      ; 1                             ; Untyped                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                  ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                  ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                  ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                  ;
; BANDWIDTH                     ; 0                             ; Untyped                                                  ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                  ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                  ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                  ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                  ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                  ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                  ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                  ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                  ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                  ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                  ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                  ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                  ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                           ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                  ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                  ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                  ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                  ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                  ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                  ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                  ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                  ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                  ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                           ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                  ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                  ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                  ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                  ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                  ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                  ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                  ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                  ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                  ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                  ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                  ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                  ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                  ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                  ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                  ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                  ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                  ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                  ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                  ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                  ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                  ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                  ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                  ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                  ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                  ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                  ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                  ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                  ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                  ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                  ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                  ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                  ;
; VCO_MIN                       ; 0                             ; Untyped                                                  ;
; VCO_MAX                       ; 0                             ; Untyped                                                  ;
; VCO_CENTER                    ; 0                             ; Untyped                                                  ;
; PFD_MIN                       ; 0                             ; Untyped                                                  ;
; PFD_MAX                       ; 0                             ; Untyped                                                  ;
; M_INITIAL                     ; 0                             ; Untyped                                                  ;
; M                             ; 0                             ; Untyped                                                  ;
; N                             ; 1                             ; Untyped                                                  ;
; M2                            ; 1                             ; Untyped                                                  ;
; N2                            ; 1                             ; Untyped                                                  ;
; SS                            ; 1                             ; Untyped                                                  ;
; C0_HIGH                       ; 0                             ; Untyped                                                  ;
; C1_HIGH                       ; 0                             ; Untyped                                                  ;
; C2_HIGH                       ; 0                             ; Untyped                                                  ;
; C3_HIGH                       ; 0                             ; Untyped                                                  ;
; C4_HIGH                       ; 0                             ; Untyped                                                  ;
; C5_HIGH                       ; 0                             ; Untyped                                                  ;
; C6_HIGH                       ; 0                             ; Untyped                                                  ;
; C7_HIGH                       ; 0                             ; Untyped                                                  ;
; C8_HIGH                       ; 0                             ; Untyped                                                  ;
; C9_HIGH                       ; 0                             ; Untyped                                                  ;
; C0_LOW                        ; 0                             ; Untyped                                                  ;
; C1_LOW                        ; 0                             ; Untyped                                                  ;
; C2_LOW                        ; 0                             ; Untyped                                                  ;
; C3_LOW                        ; 0                             ; Untyped                                                  ;
; C4_LOW                        ; 0                             ; Untyped                                                  ;
; C5_LOW                        ; 0                             ; Untyped                                                  ;
; C6_LOW                        ; 0                             ; Untyped                                                  ;
; C7_LOW                        ; 0                             ; Untyped                                                  ;
; C8_LOW                        ; 0                             ; Untyped                                                  ;
; C9_LOW                        ; 0                             ; Untyped                                                  ;
; C0_INITIAL                    ; 0                             ; Untyped                                                  ;
; C1_INITIAL                    ; 0                             ; Untyped                                                  ;
; C2_INITIAL                    ; 0                             ; Untyped                                                  ;
; C3_INITIAL                    ; 0                             ; Untyped                                                  ;
; C4_INITIAL                    ; 0                             ; Untyped                                                  ;
; C5_INITIAL                    ; 0                             ; Untyped                                                  ;
; C6_INITIAL                    ; 0                             ; Untyped                                                  ;
; C7_INITIAL                    ; 0                             ; Untyped                                                  ;
; C8_INITIAL                    ; 0                             ; Untyped                                                  ;
; C9_INITIAL                    ; 0                             ; Untyped                                                  ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                  ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                  ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                  ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                  ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                  ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                  ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                  ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                  ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                  ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                  ;
; C0_PH                         ; 0                             ; Untyped                                                  ;
; C1_PH                         ; 0                             ; Untyped                                                  ;
; C2_PH                         ; 0                             ; Untyped                                                  ;
; C3_PH                         ; 0                             ; Untyped                                                  ;
; C4_PH                         ; 0                             ; Untyped                                                  ;
; C5_PH                         ; 0                             ; Untyped                                                  ;
; C6_PH                         ; 0                             ; Untyped                                                  ;
; C7_PH                         ; 0                             ; Untyped                                                  ;
; C8_PH                         ; 0                             ; Untyped                                                  ;
; C9_PH                         ; 0                             ; Untyped                                                  ;
; L0_HIGH                       ; 1                             ; Untyped                                                  ;
; L1_HIGH                       ; 1                             ; Untyped                                                  ;
; G0_HIGH                       ; 1                             ; Untyped                                                  ;
; G1_HIGH                       ; 1                             ; Untyped                                                  ;
; G2_HIGH                       ; 1                             ; Untyped                                                  ;
; G3_HIGH                       ; 1                             ; Untyped                                                  ;
; E0_HIGH                       ; 1                             ; Untyped                                                  ;
; E1_HIGH                       ; 1                             ; Untyped                                                  ;
; E2_HIGH                       ; 1                             ; Untyped                                                  ;
; E3_HIGH                       ; 1                             ; Untyped                                                  ;
; L0_LOW                        ; 1                             ; Untyped                                                  ;
; L1_LOW                        ; 1                             ; Untyped                                                  ;
; G0_LOW                        ; 1                             ; Untyped                                                  ;
; G1_LOW                        ; 1                             ; Untyped                                                  ;
; G2_LOW                        ; 1                             ; Untyped                                                  ;
; G3_LOW                        ; 1                             ; Untyped                                                  ;
; E0_LOW                        ; 1                             ; Untyped                                                  ;
; E1_LOW                        ; 1                             ; Untyped                                                  ;
; E2_LOW                        ; 1                             ; Untyped                                                  ;
; E3_LOW                        ; 1                             ; Untyped                                                  ;
; L0_INITIAL                    ; 1                             ; Untyped                                                  ;
; L1_INITIAL                    ; 1                             ; Untyped                                                  ;
; G0_INITIAL                    ; 1                             ; Untyped                                                  ;
; G1_INITIAL                    ; 1                             ; Untyped                                                  ;
; G2_INITIAL                    ; 1                             ; Untyped                                                  ;
; G3_INITIAL                    ; 1                             ; Untyped                                                  ;
; E0_INITIAL                    ; 1                             ; Untyped                                                  ;
; E1_INITIAL                    ; 1                             ; Untyped                                                  ;
; E2_INITIAL                    ; 1                             ; Untyped                                                  ;
; E3_INITIAL                    ; 1                             ; Untyped                                                  ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                  ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                  ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                  ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                  ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                  ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                  ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                  ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                  ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                  ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                  ;
; L0_PH                         ; 0                             ; Untyped                                                  ;
; L1_PH                         ; 0                             ; Untyped                                                  ;
; G0_PH                         ; 0                             ; Untyped                                                  ;
; G1_PH                         ; 0                             ; Untyped                                                  ;
; G2_PH                         ; 0                             ; Untyped                                                  ;
; G3_PH                         ; 0                             ; Untyped                                                  ;
; E0_PH                         ; 0                             ; Untyped                                                  ;
; E1_PH                         ; 0                             ; Untyped                                                  ;
; E2_PH                         ; 0                             ; Untyped                                                  ;
; E3_PH                         ; 0                             ; Untyped                                                  ;
; M_PH                          ; 0                             ; Untyped                                                  ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                  ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                  ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                  ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                  ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                  ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                  ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                  ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                  ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                  ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                  ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                  ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                  ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                  ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                  ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                  ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                  ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                  ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                  ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                  ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                  ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                  ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                  ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                  ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                  ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                  ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                  ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                  ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                  ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                  ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                  ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                  ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                  ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                  ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                  ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                  ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                  ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                  ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                  ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                  ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                  ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                  ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                  ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                  ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                  ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                  ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                  ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                  ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                  ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                  ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                  ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                  ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                  ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                  ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                  ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                  ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                  ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                  ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                  ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                  ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                           ;
+-------------------------------+-------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: avconf:avc ;
+-----------------+-----------+---------------------------+
; Parameter Name  ; Value     ; Type                      ;
+-----------------+-----------+---------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer            ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary           ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary           ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary           ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary           ;
; CLK_Freq        ; 50000000  ; Signed Integer            ;
; I2C_Freq        ; 20000     ; Signed Integer            ;
; LUT_SIZE        ; 50        ; Signed Integer            ;
; SET_LIN_L       ; 0         ; Signed Integer            ;
; SET_LIN_R       ; 1         ; Signed Integer            ;
; SET_HEAD_L      ; 2         ; Signed Integer            ;
; SET_HEAD_R      ; 3         ; Signed Integer            ;
; A_PATH_CTRL     ; 4         ; Signed Integer            ;
; D_PATH_CTRL     ; 5         ; Signed Integer            ;
; POWER_ON        ; 6         ; Signed Integer            ;
; SET_FORMAT      ; 7         ; Signed Integer            ;
; SAMPLE_CTRL     ; 8         ; Signed Integer            ;
; SET_ACTIVE      ; 9         ; Signed Integer            ;
; SET_VIDEO       ; 10        ; Signed Integer            ;
+-----------------+-----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 3                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; staff240.mif         ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_ijo1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|metronome240:met|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; metronome240.mif     ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_k1p1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                     ;
+------------------------------------+------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 3                      ; Signed Integer                                           ;
; WIDTHAD_A                          ; 17                     ; Signed Integer                                           ;
; NUMWORDS_A                         ; 76800                  ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                  ;
; WIDTH_B                            ; 1                      ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; MLAB                   ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                  ;
; INIT_FILE                          ; ../tuner240.mif        ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_noo1        ; Untyped                                                  ;
+------------------------------------+------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteX:nX|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 30                   ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; noteX.mif            ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_69o1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteY:nY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 30                   ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; noteY.mif            ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_79o1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|sharpX:sX|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; sharpX.mif           ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_nco1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|sharpY:sY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; sharpY.mif           ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_oco1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave0:o0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 3                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 35                   ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; octave0.mif          ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_bdo1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave1:o1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 3                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 35                   ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; octave1.mif          ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_cdo1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave2:o2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 3                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 35                   ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; octave2.mif          ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ddo1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave3:o3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 3                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 35                   ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; octave3.mif          ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_edo1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave4:o4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 3                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 35                   ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; octave4.mif          ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_fdo1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave5:o5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 3                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 35                   ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; octave5.mif          ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_gdo1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave6:o6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 3                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 35                   ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; octave6.mif          ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_hdo1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave7:o7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 3                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 35                   ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; octave7.mif          ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ido1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|octave8:o8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 3                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 35                   ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; octave8.mif          ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_jdo1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteC:nC|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 3                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 140                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; noteC.mif            ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_1ao1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteCHDb:nCHDb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 3                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 140                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; noteCHDb.mif         ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_fjo1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteD:nD|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 3                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 140                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; noteD.mif            ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_2ao1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteDHEb:nDHEb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 3                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 140                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; noteDHEb.mif         ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_hjo1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteE:nE|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 3                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 140                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; noteE.mif            ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_3ao1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteF:nF|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 3                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 140                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; noteF.mif            ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_4ao1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteFHGb:nFHGb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 3                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 140                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; noteF.mif            ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_4ao1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteG:nG|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 3                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 140                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; noteG.mif            ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_5ao1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteGHAb:nGHAb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 3                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 140                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; noteGHAb.mif         ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_gjo1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteA:nA|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 3                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 140                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; noteA.mif            ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_v9o1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteAHBb:nAHBb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 3                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 140                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; noteAHBb.mif         ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_bjo1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vgaData|datapathVGA:data|noteB:nB|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 3                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 140                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; noteB.mif            ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_0ao1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+--------------+---------------------+
; Parameter Name          ; Value        ; Type                ;
+-------------------------+--------------+---------------------+
; BITS_PER_COLOUR_CHANNEL ; 1            ; Signed Integer      ;
; MONOCHROME              ; FALSE        ; String              ;
; RESOLUTION              ; 320x240      ; String              ;
; BACKGROUND_IMAGE        ; blank240.mif ; String              ;
+-------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; blank240.mif         ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_dcm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:vgaData|datapathVGA:data|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                             ;
; LPM_WIDTHD             ; 9              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_rbm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:vgaData|datapathVGA:data|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                             ;
; LPM_WIDTHD             ; 9              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_t3m ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sevenSegment:ssd|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_6am ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sevenSegment:ssd|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_9am ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                                                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: metronome:metronome1|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                                     ;
; LPM_WIDTHD             ; 9              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_qbm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                 ;
+----------------------------+-------------------------------------------------+
; Name                       ; Value                                           ;
+----------------------------+-------------------------------------------------+
; Number of entity instances ; 1                                               ;
; Entity Instance            ; tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                      ;
;     -- LPM_WIDTH           ; 32                                              ;
;     -- LPM_NUMWORDS        ; 16384                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                             ;
;     -- USE_EAB             ; ON                                              ;
+----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                  ;
; Entity Instance            ; Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                 ;
; Entity Instance            ; Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                 ;
; Entity Instance            ; Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                 ;
; Entity Instance            ; Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                ;
+-------------------------------+-----------------------------------------------------------------------------+
; Name                          ; Value                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                           ;
; Entity Instance               ; Audio_Controller:controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                      ;
;     -- PLL_TYPE               ; AUTO                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                           ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                       ;
;     -- OPERATION_MODE         ; NORMAL                                                                      ;
;     -- PLL_TYPE               ; FAST                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                           ;
+-------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 29                                                                            ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 76800                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|metronome240:met|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 76800                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 76800                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|noteX:nX|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 30                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|noteY:nY|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 30                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|sharpX:sX|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 47                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|sharpY:sY|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 47                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|octave0:o0|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 35                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|octave1:o1|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 35                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|octave2:o2|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 35                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|octave3:o3|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 35                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|octave4:o4|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 35                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|octave5:o5|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 35                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|octave6:o6|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 35                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|octave7:o7|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 35                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|octave8:o8|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 35                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|noteC:nC|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 140                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|noteCHDb:nCHDb|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 140                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|noteD:nD|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 140                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|noteDHEb:nDHEb|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 140                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|noteE:nE|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 140                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|noteF:nF|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 140                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|noteFHGb:nFHGb|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 140                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|noteG:nG|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 140                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|noteGHAb:nGHAb|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 140                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|noteA:nA|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 140                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|noteAHBb:nAHBb|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 140                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga:vgaData|datapathVGA:data|noteB:nB|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 140                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 3                                                                             ;
;     -- NUMWORDS_A                         ; 76800                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 3                                                                             ;
;     -- NUMWORDS_B                         ; 76800                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteB:nB"                                                                                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteAHBb:nAHBb"                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteA:nA"                                                                                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteGHAb:nGHAb"                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteG:nG"                                                                                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteFHGb:nFHGb"                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteF:nF"                                                                                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteE:nE"                                                                                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteDHEb:nDHEb"                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteD:nD"                                                                                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteCHDb:nCHDb"                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteC:nC"                                                                                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave8:o8"                                                                                                                                              ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave7:o7"                                                                                                                                              ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave6:o6"                                                                                                                                              ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave5:o5"                                                                                                                                              ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave4:o4"                                                                                                                                              ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave3:o3"                                                                                                                                              ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave2:o2"                                                                                                                                              ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave1:o1"                                                                                                                                              ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|octave0:o0"                                                                                                                                              ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|sharpY:sY" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                             ;
; wren ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|sharpX:sX"                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; wren ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteY:nY" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; data ; Input ; Info     ; Stuck at GND                            ;
; wren ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|noteX:nX"                                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; wren ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|tuner240:tun" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                ;
; wren ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|metronome240:met" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                    ;
; wren ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|staff240:staff" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                  ;
; wren ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vgaData|datapathVGA:data|frequency_lut:lut"                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; freqOffset[11..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+----------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                            ;
+--------+--------+----------+----------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                             ;
; locked ; Output ; Info     ; Explicitly unconnected                             ;
+--------+--------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                                    ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                               ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:controller"                                                                                                                                  ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                      ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clear_audio_out_memory ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst" ;
+---------+-------+----------+---------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tuner:tuner1|fft:fft0"                                                                                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inverse      ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; sink_imag    ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "sink_imag[31..16]" will be connected to GND. ;
; sink_imag    ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; sink_error   ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; source_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; source_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; source_sop   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; source_eop   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; source_exp   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tuner:tuner1|clock_768k:clk0|clock_768k_audio_pll_0:audio_pll_0|clock_768k_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tuner:tuner1|clock_768k:clk0"                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_source_reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tuner:tuner1|sqrt:sqrt0"                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; remainder ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "tone_generator:tone_generator1|tuning_lut:tuning_lut0" ;
+--------------------+-------+----------+-------------------------------------------+
; Port               ; Type  ; Severity ; Details                                   ;
+--------------------+-------+----------+-------------------------------------------+
; clock_freq[23..19] ; Input ; Info     ; Stuck at VCC                              ;
; clock_freq[15..12] ; Input ; Info     ; Stuck at VCC                              ;
; clock_freq[11..8]  ; Input ; Info     ; Stuck at GND                              ;
; clock_freq[6..0]   ; Input ; Info     ; Stuck at GND                              ;
; clock_freq[25]     ; Input ; Info     ; Stuck at VCC                              ;
; clock_freq[24]     ; Input ; Info     ; Stuck at GND                              ;
; clock_freq[18]     ; Input ; Info     ; Stuck at GND                              ;
; clock_freq[17]     ; Input ; Info     ; Stuck at VCC                              ;
; clock_freq[16]     ; Input ; Info     ; Stuck at GND                              ;
; clock_freq[7]      ; Input ; Info     ; Stuck at VCC                              ;
+--------------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 8195                        ;
;     CLR               ; 166                         ;
;     CLR SCLR          ; 58                          ;
;     ENA               ; 2664                        ;
;     ENA CLR           ; 2264                        ;
;     ENA CLR SCLR      ; 51                          ;
;     ENA SCLR          ; 2049                        ;
;     ENA SCLR SLD      ; 17                          ;
;     ENA SLD           ; 690                         ;
;     SCLR              ; 64                          ;
;     plain             ; 172                         ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 13633                       ;
;     arith             ; 4609                        ;
;         0 data inputs ; 150                         ;
;         1 data inputs ; 2536                        ;
;         2 data inputs ; 735                         ;
;         3 data inputs ; 318                         ;
;         4 data inputs ; 618                         ;
;         5 data inputs ; 252                         ;
;     extend            ; 19                          ;
;         7 data inputs ; 19                          ;
;     normal            ; 8020                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 65                          ;
;         2 data inputs ; 761                         ;
;         3 data inputs ; 1013                        ;
;         4 data inputs ; 846                         ;
;         5 data inputs ; 938                         ;
;         6 data inputs ; 4395                        ;
;     shared            ; 985                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 606                         ;
;         3 data inputs ; 325                         ;
;         4 data inputs ; 9                           ;
; arriav_mac            ; 35                          ;
; arriav_mlab_cell      ; 7200                        ;
; boundary_port         ; 98                          ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 905                         ;
;                       ;                             ;
; Max LUT depth         ; 93.80                       ;
; Average LUT depth     ; 14.44                       ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 91                                    ;
;     extend            ; 4                                     ;
;         7 data inputs ; 4                                     ;
;     normal            ; 87                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 12                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 17                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 12                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.76                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:42     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 28 01:05:12 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off music_tools -c music_tools
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sharpy.v
    Info (12023): Found entity 1: sharpY File: E:/University2/ECE241/Project/Cadence/sharpY.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sharpx.v
    Info (12023): Found entity 1: sharpX File: E:/University2/ECE241/Project/Cadence/sharpX.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file notey.v
    Info (12023): Found entity 1: noteY File: E:/University2/ECE241/Project/Cadence/noteY.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file notex.v
    Info (12023): Found entity 1: noteX File: E:/University2/ECE241/Project/Cadence/noteX.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/fft.v
    Info (12023): Found entity 1: fft File: E:/University2/ECE241/Project/Cadence/fft/synthesis/fft.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fft) File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fft) File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fft) File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 159
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 415
    Info (12023): Found entity 1: altera_fft_mult_add File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 140
    Info (12023): Found entity 3: altera_fft_mult_add_old File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 396
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fft) File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/fft_pack.vhd
    Info (12022): Found design unit 1: fft_pack (fft) File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/fft_pack.vhd Line: 34
    Info (12022): Found design unit 2: fft_pack-body File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/fft_pack.vhd Line: 2136
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx-model File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/apn_fft_cmult_cpx.vhd Line: 58
    Info (12023): Found entity 1: apn_fft_cmult_cpx File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/apn_fft_cmult_cpx.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx2-model File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 57
    Info (12023): Found entity 1: apn_fft_cmult_cpx2 File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_1dp_ram-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_1dp_ram File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_1tdp_rom-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_1tdp_rom File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3dp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3dp_rom-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 73
    Info (12023): Found entity 1: asj_fft_3dp_rom File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3pi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_3pi_mram-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_3pi_mram.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_3pi_mram File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_3pi_mram.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3tdp_rom-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_3tdp_rom.vhd Line: 87
    Info (12023): Found entity 1: asj_fft_3tdp_rom File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_3tdp_rom.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_4dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_4dp_ram-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 68
    Info (12023): Found entity 1: asj_fft_4dp_ram File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_6tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_6tdp_rom-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_6tdp_rom.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_6tdp_rom File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_6tdp_rom.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_alt_shift_tdl-SYN File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_alt_shift_tdl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd Line: 82
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_ctrl-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_bfp_ctrl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i-input_bfp File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_bfp_i.vhd Line: 70
    Info (12023): Found entity 1: asj_fft_bfp_i File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_bfp_i.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i_1pt-input_bfp File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_bfp_i_1pt File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o-output_bfp File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_bfp_o.vhd Line: 76
    Info (12023): Found entity 1: asj_fft_bfp_o File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_bfp_o.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_1pt-output_bfp File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_bfp_o_1pt File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl-burst_sw File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_burst_ctrl.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_burst_ctrl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_burst_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd Line: 101
    Info (12023): Found entity 1: asj_fft_burst_ctrl_de File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd Line: 126
    Info (12023): Found entity 1: asj_fft_burst_ctrl_qe File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_can.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_can-model File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cmult_can.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_cmult_can File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cmult_can.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_std.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_std-model File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cmult_std.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_cmult_std File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cmult_std.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl-cnt_sw File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_cnt_ctrl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_cnt_ctrl_de File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_addr.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_addr-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cxb_addr.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_cxb_addr File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cxb_addr.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cxb_data.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cxb_data.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_mram-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_cxb_data_mram File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_r.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_r-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cxb_data_r.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data_r File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_cxb_data_r.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dataadgen.vhd
    Info (12022): Found design unit 1: asj_fft_dataadgen-gen_all File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dataadgen.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_dataadgen File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dataadgen.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram-SYN File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_data_ram.vhd Line: 61
    Info (12023): Found entity 1: asj_fft_data_ram File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_data_ram.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram_dp.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram_dp-SYN File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_data_ram_dp.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_data_ram_dp File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_data_ram_dp.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp-dft_r4 File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 95
    Info (12023): Found entity 1: asj_fft_dft_bfp File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4 File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 80
    Info (12023): Found entity 1: asj_fft_dft_bfp_sgl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dpi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dpi_mram-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dpi_mram.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_dpi_mram File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dpi_mram.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dp_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dp_mram-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dp_mram.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_dp_mram File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dp_mram.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dualstream.vhd
    Info (12022): Found design unit 1: asj_fft_dualstream-transform File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dualstream.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_dualstream File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dualstream.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_in_write_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_in_write_sgl-writer File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_in_write_sgl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult-mult File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lcm_mult.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_lcm_mult File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lcm_mult.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult_2m-mult File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_lcm_mult_2m File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp.vhd
    Info (12022): Found design unit 1: asj_fft_lpp-dft File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lpp.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_lpp File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lpp.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadgen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadgen-gen_all File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadgen File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadr2gen-gen_all File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadr2gen File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial-lp File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_lpp_serial File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial_r2-lp File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpp_serial_r2 File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_mult_add.vhd
    Info (12022): Found design unit 1: asj_fft_mult_add-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_mult_add.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_mult_add File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_mult_add.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_m_k_counter.vhd
    Info (12022): Found design unit 1: asj_fft_m_k_counter-gen_all File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_m_k_counter.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_m_k_counter File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_m_k_counter.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_pround.vhd
    Info (12022): Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_pround.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_pround File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_pround.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_sglstream.vhd
    Info (12022): Found design unit 1: asj_fft_sglstream-transform File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_sglstream.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_sglstream File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_sglstream.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_b-transform File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_de_so_b.vhd Line: 89
    Info (12023): Found entity 1: asj_fft_si_de_so_b File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_de_so_b.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_bb-transform File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_si_de_so_bb File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_b-transform File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_si_qe_so_b File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_bb-transform File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_si_qe_so_bb File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_b-transform File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_se_so_b File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_bb-transform File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_si_se_so_bb File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_sose_so_b-transform File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_sose_so_b File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_tdl-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_tdl.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_tdl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_tdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_tdl_bit.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_tdl_bit.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_rst-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit_rst File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_rst-syn File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_tdl_rst.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_tdl_rst File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_tdl_rst.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen-gen_all File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_twadgen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadgen File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_twadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen_dual.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen_dual-gen_all File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_twadgen_dual.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadgen_dual File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_twadgen_dual.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen-gen_all File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_twadsogen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadsogen File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_twadsogen.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen_q.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen_q-gen_all File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_twadsogen_q.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadsogen_q File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_twadsogen_q.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_twiddle_ctrl_qe File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd
    Info (12022): Found design unit 1: asj_fft_twid_rom_tdp-SYN File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_twid_rom_tdp File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl-burst_sw File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 94
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_de File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 119
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_qe File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 72
    Info (12023): Found entity 1: asj_fft_unbburst_sose_ctrl File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrengen.vhd
    Info (12022): Found design unit 1: asj_fft_wrengen-gen_all File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_wrengen.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_wrengen File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_wrengen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrswgen.vhd
    Info (12022): Found design unit 1: asj_fft_wrswgen-gen_all File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_wrswgen.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_wrswgen File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_wrswgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/twid_rom.vhd
    Info (12022): Found design unit 1: twid_rom-SYN File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/twid_rom.vhd Line: 77
    Info (12023): Found entity 1: twid_rom File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/twid_rom.vhd Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_ii_0.sv
    Info (12023): Found entity 1: fft_fft_ii_0 File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/fft_fft_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file clock_768k/synthesis/clock_768k.v
    Info (12023): Found entity 1: clock_768k File: E:/University2/ECE241/Project/Cadence/clock_768k/synthesis/clock_768k.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file clock_768k/synthesis/submodules/clock_768k_audio_pll_0.v
    Info (12023): Found entity 1: clock_768k_audio_pll_0 File: E:/University2/ECE241/Project/Cadence/clock_768k/synthesis/submodules/clock_768k_audio_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file clock_768k/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: E:/University2/ECE241/Project/Cadence/clock_768k/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file clock_768k/synthesis/submodules/clock_768k_audio_pll_0_audio_pll.v
    Info (12023): Found entity 1: clock_768k_audio_pll_0_audio_pll File: E:/University2/ECE241/Project/Cadence/clock_768k/synthesis/submodules/clock_768k_audio_pll_0_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: E:/University2/ECE241/Project/Cadence/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: E:/University2/ECE241/Project/Cadence/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: E:/University2/ECE241/Project/Cadence/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: E:/University2/ECE241/Project/Cadence/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: E:/University2/ECE241/Project/Cadence/avconf/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file avconf/avconf.v
    Info (12023): Found entity 1: avconf File: E:/University2/ECE241/Project/Cadence/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 5 design units, including 5 entities, in source file vga.v
    Info (12023): Found entity 1: frequency_lut File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 5
    Info (12023): Found entity 2: vga File: E:/University2/ECE241/Project/Cadence/vga.v Line: 5
    Info (12023): Found entity 3: addressCounter File: E:/University2/ECE241/Project/Cadence/vga.v Line: 72
    Info (12023): Found entity 4: controlVGA File: E:/University2/ECE241/Project/Cadence/vga.v Line: 92
    Info (12023): Found entity 5: datapathVGA File: E:/University2/ECE241/Project/Cadence/vga.v Line: 149
Info (12021): Found 1 design units, including 1 entities, in source file tuning_lut.v
    Info (12023): Found entity 1: tuning_lut File: E:/University2/ECE241/Project/Cadence/tuning_lut.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file tuner_control.v
    Info (12023): Found entity 1: fft_fsm File: E:/University2/ECE241/Project/Cadence/tuner_control.v Line: 6
    Info (12023): Found entity 2: fifo_fsm File: E:/University2/ECE241/Project/Cadence/tuner_control.v Line: 111
Info (12021): Found 5 design units, including 5 entities, in source file tuner.v
    Info (12023): Found entity 1: fifo File: E:/University2/ECE241/Project/Cadence/fifo/fifo.v Line: 39
    Info (12023): Found entity 2: sqrt File: E:/University2/ECE241/Project/Cadence/sqrt/sqrt.v Line: 39
    Info (12023): Found entity 3: rate_divider_16 File: E:/University2/ECE241/Project/Cadence/rate_divider.v Line: 5
    Info (12023): Found entity 4: max File: E:/University2/ECE241/Project/Cadence/max.v Line: 5
    Info (12023): Found entity 5: tuner File: E:/University2/ECE241/Project/Cadence/tuner.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file tone_generator.v
    Info (12023): Found entity 1: tone_generator File: E:/University2/ECE241/Project/Cadence/tone_generator.v Line: 6
Info (12021): Found 3 design units, including 3 entities, in source file seven_segment.v
    Info (12023): Found entity 1: sevenSegment File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 6
    Info (12023): Found entity 2: binary_to_bcd File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 184
    Info (12023): Found entity 3: decimal File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 215
Info (12021): Found 0 design units, including 0 entities, in source file rate_divider.v
Info (12021): Found 2 design units, including 2 entities, in source file music_tools.v
    Info (12023): Found entity 1: metronome File: E:/University2/ECE241/Project/Cadence/metronome.v Line: 5
    Info (12023): Found entity 2: music_tools File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file metronome.v
Info (12021): Found 0 design units, including 0 entities, in source file max.v
Info (12021): Found 1 design units, including 1 entities, in source file tuner240.v
    Info (12023): Found entity 1: tuner240 File: E:/University2/ECE241/Project/Cadence/tuner240.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file staff240.v
    Info (12023): Found entity 1: staff240 File: E:/University2/ECE241/Project/Cadence/staff240.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file metronome240.v
    Info (12023): Found entity 1: metronome240 File: E:/University2/ECE241/Project/Cadence/metronome240.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file notec.v
    Info (12023): Found entity 1: noteC File: E:/University2/ECE241/Project/Cadence/noteC.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file notechdb.v
    Info (12023): Found entity 1: noteCHDb File: E:/University2/ECE241/Project/Cadence/noteCHDb.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file noted.v
    Info (12023): Found entity 1: noteD File: E:/University2/ECE241/Project/Cadence/noteD.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file notedheb.v
    Info (12023): Found entity 1: noteDHEb File: E:/University2/ECE241/Project/Cadence/noteDHEb.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file notee.v
    Info (12023): Found entity 1: noteE File: E:/University2/ECE241/Project/Cadence/noteE.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file notef.v
    Info (12023): Found entity 1: noteF File: E:/University2/ECE241/Project/Cadence/noteF.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file notefhgb.v
    Info (12023): Found entity 1: noteFHGb File: E:/University2/ECE241/Project/Cadence/noteFHGb.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file noteg.v
    Info (12023): Found entity 1: noteG File: E:/University2/ECE241/Project/Cadence/noteG.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file noteghab.v
    Info (12023): Found entity 1: noteGHAb File: E:/University2/ECE241/Project/Cadence/noteGHAb.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file notea.v
    Info (12023): Found entity 1: noteA File: E:/University2/ECE241/Project/Cadence/noteA.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file noteahbb.v
    Info (12023): Found entity 1: noteAHBb File: E:/University2/ECE241/Project/Cadence/noteAHBb.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file noteb.v
    Info (12023): Found entity 1: noteB File: E:/University2/ECE241/Project/Cadence/noteB.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file octave0.v
    Info (12023): Found entity 1: octave0 File: E:/University2/ECE241/Project/Cadence/octave0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file octave1.v
    Info (12023): Found entity 1: octave1 File: E:/University2/ECE241/Project/Cadence/octave1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file octave2.v
    Info (12023): Found entity 1: octave2 File: E:/University2/ECE241/Project/Cadence/octave2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file octave3.v
    Info (12023): Found entity 1: octave3 File: E:/University2/ECE241/Project/Cadence/octave3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file octave4.v
    Info (12023): Found entity 1: octave4 File: E:/University2/ECE241/Project/Cadence/octave4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file octave5.v
    Info (12023): Found entity 1: octave5 File: E:/University2/ECE241/Project/Cadence/octave5.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file octave6.v
    Info (12023): Found entity 1: octave6 File: E:/University2/ECE241/Project/Cadence/octave6.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file octave7.v
    Info (12023): Found entity 1: octave7 File: E:/University2/ECE241/Project/Cadence/octave7.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file octave8.v
    Info (12023): Found entity 1: octave8 File: E:/University2/ECE241/Project/Cadence/octave8.v Line: 39
Info (12127): Elaborating entity "music_tools" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at music_tools.v(81): inferring latch(es) for variable "mode", which holds its previous value in one or more paths through the always construct File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 81
Warning (10230): Verilog HDL assignment warning at music_tools.v(86): truncated value with size 32 to match size of target (1) File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 86
Warning (10230): Verilog HDL assignment warning at music_tools.v(93): truncated value with size 32 to match size of target (1) File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 93
Warning (10034): Output port "LEDR[9..1]" at music_tools.v(13) has no driver File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 13
Info (10041): Inferred latch for "mode[0]" at music_tools.v(82) File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 82
Info (10041): Inferred latch for "mode[1]" at music_tools.v(82) File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 82
Info (12128): Elaborating entity "tone_generator" for hierarchy "tone_generator:tone_generator1" File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 121
Warning (10230): Verilog HDL assignment warning at tone_generator.v(39): truncated value with size 32 to match size of target (22) File: E:/University2/ECE241/Project/Cadence/tone_generator.v Line: 39
Info (12128): Elaborating entity "tuning_lut" for hierarchy "tone_generator:tone_generator1|tuning_lut:tuning_lut0" File: E:/University2/ECE241/Project/Cadence/tone_generator.v Line: 53
Warning (10230): Verilog HDL assignment warning at tuning_lut.v(16): truncated value with size 26 to match size of target (22) File: E:/University2/ECE241/Project/Cadence/tuning_lut.v Line: 16
Info (12128): Elaborating entity "metronome" for hierarchy "metronome:metronome1" File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 131
Warning (10230): Verilog HDL assignment warning at metronome.v(25): truncated value with size 26 to match size of target (19) File: E:/University2/ECE241/Project/Cadence/metronome.v Line: 25
Warning (10230): Verilog HDL assignment warning at metronome.v(46): truncated value with size 32 to match size of target (19) File: E:/University2/ECE241/Project/Cadence/metronome.v Line: 46
Info (12128): Elaborating entity "tuner" for hierarchy "tuner:tuner1" File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 144
Info (12128): Elaborating entity "sqrt" for hierarchy "tuner:tuner1|sqrt:sqrt0" File: E:/University2/ECE241/Project/Cadence/tuner.v Line: 58
Info (12128): Elaborating entity "altsqrt" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: E:/University2/ECE241/Project/Cadence/sqrt/sqrt.v Line: 63
Info (12130): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: E:/University2/ECE241/Project/Cadence/sqrt/sqrt.v Line: 63
Info (12133): Instantiated megafunction "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/sqrt/sqrt.v Line: 63
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "q_port_width" = "32"
    Info (12134): Parameter "r_port_width" = "33"
    Info (12134): Parameter "width" = "64"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[31]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[31]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fjc.tdf
    Info (12023): Found entity 1: add_sub_fjc File: E:/University2/ECE241/Project/Cadence/db/add_sub_fjc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_fjc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[31]|add_sub_fjc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[30]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[30]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ejc.tdf
    Info (12023): Found entity 1: add_sub_ejc File: E:/University2/ECE241/Project/Cadence/db/add_sub_ejc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ejc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[30]|add_sub_ejc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[29]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[29]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_djc.tdf
    Info (12023): Found entity 1: add_sub_djc File: E:/University2/ECE241/Project/Cadence/db/add_sub_djc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_djc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[29]|add_sub_djc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[28]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[28]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cjc.tdf
    Info (12023): Found entity 1: add_sub_cjc File: E:/University2/ECE241/Project/Cadence/db/add_sub_cjc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_cjc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[28]|add_sub_cjc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[27]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[27]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bjc.tdf
    Info (12023): Found entity 1: add_sub_bjc File: E:/University2/ECE241/Project/Cadence/db/add_sub_bjc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_bjc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[27]|add_sub_bjc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[26]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[26]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jjc.tdf
    Info (12023): Found entity 1: add_sub_jjc File: E:/University2/ECE241/Project/Cadence/db/add_sub_jjc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_jjc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[26]|add_sub_jjc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[25]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[25]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ijc.tdf
    Info (12023): Found entity 1: add_sub_ijc File: E:/University2/ECE241/Project/Cadence/db/add_sub_ijc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ijc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[25]|add_sub_ijc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[24]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[24]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hjc.tdf
    Info (12023): Found entity 1: add_sub_hjc File: E:/University2/ECE241/Project/Cadence/db/add_sub_hjc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_hjc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[24]|add_sub_hjc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[23]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[23]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gjc.tdf
    Info (12023): Found entity 1: add_sub_gjc File: E:/University2/ECE241/Project/Cadence/db/add_sub_gjc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_gjc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[23]|add_sub_gjc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[22]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[22]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kjc.tdf
    Info (12023): Found entity 1: add_sub_kjc File: E:/University2/ECE241/Project/Cadence/db/add_sub_kjc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_kjc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[22]|add_sub_kjc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[21]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[21]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ljc.tdf
    Info (12023): Found entity 1: add_sub_ljc File: E:/University2/ECE241/Project/Cadence/db/add_sub_ljc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ljc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[21]|add_sub_ljc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[20]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[20]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mjc.tdf
    Info (12023): Found entity 1: add_sub_mjc File: E:/University2/ECE241/Project/Cadence/db/add_sub_mjc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_mjc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[20]|add_sub_mjc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[19]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[19]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_njc.tdf
    Info (12023): Found entity 1: add_sub_njc File: E:/University2/ECE241/Project/Cadence/db/add_sub_njc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_njc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[19]|add_sub_njc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[18]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[18]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ojc.tdf
    Info (12023): Found entity 1: add_sub_ojc File: E:/University2/ECE241/Project/Cadence/db/add_sub_ojc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ojc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[18]|add_sub_ojc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[17]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[17]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ajc.tdf
    Info (12023): Found entity 1: add_sub_ajc File: E:/University2/ECE241/Project/Cadence/db/add_sub_ajc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ajc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[17]|add_sub_ajc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[16]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[16]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pjc.tdf
    Info (12023): Found entity 1: add_sub_pjc File: E:/University2/ECE241/Project/Cadence/db/add_sub_pjc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_pjc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[16]|add_sub_pjc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qjc.tdf
    Info (12023): Found entity 1: add_sub_qjc File: E:/University2/ECE241/Project/Cadence/db/add_sub_qjc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_qjc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_qjc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rjc.tdf
    Info (12023): Found entity 1: add_sub_rjc File: E:/University2/ECE241/Project/Cadence/db/add_sub_rjc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_rjc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_rjc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sjc.tdf
    Info (12023): Found entity 1: add_sub_sjc File: E:/University2/ECE241/Project/Cadence/db/add_sub_sjc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_sjc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_sjc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tjc.tdf
    Info (12023): Found entity 1: add_sub_tjc File: E:/University2/ECE241/Project/Cadence/db/add_sub_tjc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_tjc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_tjc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ujc.tdf
    Info (12023): Found entity 1: add_sub_ujc File: E:/University2/ECE241/Project/Cadence/db/add_sub_ujc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ujc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_ujc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vjc.tdf
    Info (12023): Found entity 1: add_sub_vjc File: E:/University2/ECE241/Project/Cadence/db/add_sub_vjc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_vjc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_vjc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0kc.tdf
    Info (12023): Found entity 1: add_sub_0kc File: E:/University2/ECE241/Project/Cadence/db/add_sub_0kc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_0kc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_0kc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1kc.tdf
    Info (12023): Found entity 1: add_sub_1kc File: E:/University2/ECE241/Project/Cadence/db/add_sub_1kc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_1kc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_1kc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9jc.tdf
    Info (12023): Found entity 1: add_sub_9jc File: E:/University2/ECE241/Project/Cadence/db/add_sub_9jc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_9jc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_9jc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1ic.tdf
    Info (12023): Found entity 1: add_sub_1ic File: E:/University2/ECE241/Project/Cadence/db/add_sub_1ic.tdf Line: 22
Info (12128): Elaborating entity "add_sub_1ic" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_1ic:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0ic.tdf
    Info (12023): Found entity 1: add_sub_0ic File: E:/University2/ECE241/Project/Cadence/db/add_sub_0ic.tdf Line: 22
Info (12128): Elaborating entity "add_sub_0ic" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_0ic:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vhc.tdf
    Info (12023): Found entity 1: add_sub_vhc File: E:/University2/ECE241/Project/Cadence/db/add_sub_vhc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_vhc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_vhc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uhc.tdf
    Info (12023): Found entity 1: add_sub_uhc File: E:/University2/ECE241/Project/Cadence/db/add_sub_uhc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_uhc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_uhc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_thc.tdf
    Info (12023): Found entity 1: add_sub_thc File: E:/University2/ECE241/Project/Cadence/db/add_sub_thc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_thc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_thc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_shc.tdf
    Info (12023): Found entity 1: add_sub_shc File: E:/University2/ECE241/Project/Cadence/db/add_sub_shc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_shc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_shc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qhc.tdf
    Info (12023): Found entity 1: add_sub_qhc File: E:/University2/ECE241/Project/Cadence/db/add_sub_qhc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_qhc" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_qhc:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 99
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 99
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[31]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[31]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[30]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[30]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[29]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[29]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[28]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[28]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[27]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[27]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[26]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[26]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[25]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[25]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[24]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[24]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[23]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[23]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[22]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[22]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[21]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[21]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[20]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[20]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[19]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[19]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[18]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[18]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[17]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[17]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[16]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[16]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[31]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[31]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[30]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[30]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[29]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[29]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[28]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[28]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[27]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[27]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[26]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[26]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[25]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[25]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[24]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[24]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[23]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[23]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[22]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[22]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[21]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[21]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[20]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[20]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[19]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[19]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[18]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[18]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[17]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[17]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[16]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[16]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "tuner:tuner1|sqrt:sqrt0|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "clock_768k" for hierarchy "tuner:tuner1|clock_768k:clk0" File: E:/University2/ECE241/Project/Cadence/tuner.v Line: 66
Info (12128): Elaborating entity "clock_768k_audio_pll_0" for hierarchy "tuner:tuner1|clock_768k:clk0|clock_768k_audio_pll_0:audio_pll_0" File: E:/University2/ECE241/Project/Cadence/clock_768k/synthesis/clock_768k.v Line: 18
Info (12128): Elaborating entity "clock_768k_audio_pll_0_audio_pll" for hierarchy "tuner:tuner1|clock_768k:clk0|clock_768k_audio_pll_0:audio_pll_0|clock_768k_audio_pll_0_audio_pll:audio_pll" File: E:/University2/ECE241/Project/Cadence/clock_768k/synthesis/submodules/clock_768k_audio_pll_0.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "tuner:tuner1|clock_768k:clk0|clock_768k_audio_pll_0:audio_pll_0|clock_768k_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: E:/University2/ECE241/Project/Cadence/clock_768k/synthesis/submodules/clock_768k_audio_pll_0_audio_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "tuner:tuner1|clock_768k:clk0|clock_768k_audio_pll_0:audio_pll_0|clock_768k_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: E:/University2/ECE241/Project/Cadence/clock_768k/synthesis/submodules/clock_768k_audio_pll_0_audio_pll.v Line: 85
Info (12133): Instantiated megafunction "tuner:tuner1|clock_768k:clk0|clock_768k_audio_pll_0:audio_pll_0|clock_768k_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" with the following parameter: File: E:/University2/ECE241/Project/Cadence/clock_768k/synthesis/submodules/clock_768k_audio_pll_0_audio_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "1.535988 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "tuner:tuner1|clock_768k:clk0|clock_768k_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: E:/University2/ECE241/Project/Cadence/clock_768k/synthesis/submodules/clock_768k_audio_pll_0.v Line: 28
Info (12128): Elaborating entity "rate_divider_16" for hierarchy "tuner:tuner1|rate_divider_16:divider0" File: E:/University2/ECE241/Project/Cadence/tuner.v Line: 72
Warning (10230): Verilog HDL assignment warning at rate_divider.v(27): truncated value with size 32 to match size of target (4) File: E:/University2/ECE241/Project/Cadence/rate_divider.v Line: 27
Info (12128): Elaborating entity "fifo_fsm" for hierarchy "tuner:tuner1|fifo_fsm:c0" File: E:/University2/ECE241/Project/Cadence/tuner.v Line: 81
Info (12128): Elaborating entity "fifo" for hierarchy "tuner:tuner1|fifo:fifo0" File: E:/University2/ECE241/Project/Cadence/tuner.v Line: 94
Info (12128): Elaborating entity "dcfifo" for hierarchy "tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component" File: E:/University2/ECE241/Project/Cadence/fifo/fifo.v Line: 88
Info (12130): Elaborated megafunction instantiation "tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component" File: E:/University2/ECE241/Project/Cadence/fifo/fifo.v Line: 88
Info (12133): Instantiated megafunction "tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/fifo/fifo.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "14"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_07q1.tdf
    Info (12023): Found entity 1: dcfifo_07q1 File: E:/University2/ECE241/Project/Cadence/db/dcfifo_07q1.tdf Line: 38
Info (12128): Elaborating entity "dcfifo_07q1" for hierarchy "tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_sv6.tdf
    Info (12023): Found entity 1: a_graycounter_sv6 File: E:/University2/ECE241/Project/Cadence/db/a_graycounter_sv6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_sv6" for hierarchy "tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|a_graycounter_sv6:rdptr_g1p" File: E:/University2/ECE241/Project/Cadence/db/dcfifo_07q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_odc.tdf
    Info (12023): Found entity 1: a_graycounter_odc File: E:/University2/ECE241/Project/Cadence/db/a_graycounter_odc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_odc" for hierarchy "tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|a_graycounter_odc:wrptr_g1p" File: E:/University2/ECE241/Project/Cadence/db/dcfifo_07q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s8d1.tdf
    Info (12023): Found entity 1: altsyncram_s8d1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_s8d1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_s8d1" for hierarchy "tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|altsyncram_s8d1:fifo_ram" File: E:/University2/ECE241/Project/Cadence/db/dcfifo_07q1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s07.tdf
    Info (12023): Found entity 1: decode_s07 File: E:/University2/ECE241/Project/Cadence/db/decode_s07.tdf Line: 22
Info (12128): Elaborating entity "decode_s07" for hierarchy "tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|altsyncram_s8d1:fifo_ram|decode_s07:decode12" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_s8d1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ps7.tdf
    Info (12023): Found entity 1: mux_ps7 File: E:/University2/ECE241/Project/Cadence/db/mux_ps7.tdf Line: 22
Info (12128): Elaborating entity "mux_ps7" for hierarchy "tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|altsyncram_s8d1:fifo_ram|mux_ps7:mux13" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_s8d1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: E:/University2/ECE241/Project/Cadence/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|dffpipe_3dc:rdaclr" File: E:/University2/ECE241/Project/Cadence/db/dcfifo_07q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dpl File: E:/University2/ECE241/Project/Cadence/db/alt_synch_pipe_dpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_dpl" for hierarchy "tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp" File: E:/University2/ECE241/Project/Cadence/db/dcfifo_07q1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: E:/University2/ECE241/Project/Cadence/db/dffpipe_ue9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe16" File: E:/University2/ECE241/Project/Cadence/db/alt_synch_pipe_dpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_epl File: E:/University2/ECE241/Project/Cadence/db/alt_synch_pipe_epl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_epl" for hierarchy "tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp" File: E:/University2/ECE241/Project/Cadence/db/dcfifo_07q1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9 File: E:/University2/ECE241/Project/Cadence/db/dffpipe_ve9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe19" File: E:/University2/ECE241/Project/Cadence/db/alt_synch_pipe_epl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e06.tdf
    Info (12023): Found entity 1: cmpr_e06 File: E:/University2/ECE241/Project/Cadence/db/cmpr_e06.tdf Line: 22
Info (12128): Elaborating entity "cmpr_e06" for hierarchy "tuner:tuner1|fifo:fifo0|dcfifo:dcfifo_component|dcfifo_07q1:auto_generated|cmpr_e06:rdempty_eq_comp" File: E:/University2/ECE241/Project/Cadence/db/dcfifo_07q1.tdf Line: 64
Info (12128): Elaborating entity "fft_fsm" for hierarchy "tuner:tuner1|fft_fsm:c1" File: E:/University2/ECE241/Project/Cadence/tuner.v Line: 108
Info (12128): Elaborating entity "fft" for hierarchy "tuner:tuner1|fft:fft0" File: E:/University2/ECE241/Project/Cadence/tuner.v Line: 135
Info (12128): Elaborating entity "fft_fft_ii_0" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/fft.v Line: 46
Info (12128): Elaborating entity "asj_fft_si_se_so_b" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/fft_fft_ii_0.sv Line: 79
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_bfp" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "twiddle_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_data_in_sw_debug" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_data_out_sw_debug" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram_data_out_debug" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "lpp_ram_data_out_sw_debug" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "lpp_ram_data_out_debug" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "c_ram_data_in_debug" into its bus
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 485
Info (12128): Elaborating entity "scfifo" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 635
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_g9p1.tdf
    Info (12023): Found entity 1: scfifo_g9p1 File: E:/University2/ECE241/Project/Cadence/db/scfifo_g9p1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_g9p1" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_4je1.tdf
    Info (12023): Found entity 1: a_dpfifo_4je1 File: E:/University2/ECE241/Project/Cadence/db/a_dpfifo_4je1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_4je1" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated|a_dpfifo_4je1:dpfifo" File: E:/University2/ECE241/Project/Cadence/db/scfifo_g9p1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gfp1.tdf
    Info (12023): Found entity 1: altsyncram_gfp1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_gfp1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gfp1" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated|a_dpfifo_4je1:dpfifo|altsyncram_gfp1:FIFOram" File: E:/University2/ECE241/Project/Cadence/db/a_dpfifo_4je1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf
    Info (12023): Found entity 1: cmpr_2l8 File: E:/University2/ECE241/Project/Cadence/db/cmpr_2l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated|a_dpfifo_4je1:dpfifo|cmpr_2l8:almost_full_comparer" File: E:/University2/ECE241/Project/Cadence/db/a_dpfifo_4je1.tdf Line: 53
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated|a_dpfifo_4je1:dpfifo|cmpr_2l8:two_comparison" File: E:/University2/ECE241/Project/Cadence/db/a_dpfifo_4je1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf
    Info (12023): Found entity 1: cntr_fgb File: E:/University2/ECE241/Project/Cadence/db/cntr_fgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_fgb" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated|a_dpfifo_4je1:dpfifo|cntr_fgb:rd_ptr_msb" File: E:/University2/ECE241/Project/Cadence/db/a_dpfifo_4je1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf
    Info (12023): Found entity 1: cntr_sg7 File: E:/University2/ECE241/Project/Cadence/db/cntr_sg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_sg7" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated|a_dpfifo_4je1:dpfifo|cntr_sg7:usedw_counter" File: E:/University2/ECE241/Project/Cadence/db/a_dpfifo_4je1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf
    Info (12023): Found entity 1: cntr_ggb File: E:/University2/ECE241/Project/Cadence/db/cntr_ggb.tdf Line: 25
Info (12128): Elaborating entity "cntr_ggb" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated|a_dpfifo_4je1:dpfifo|cntr_ggb:wr_ptr" File: E:/University2/ECE241/Project/Cadence/db/a_dpfifo_4je1.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 515
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 562
Info (12128): Elaborating entity "asj_fft_m_k_counter" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_m_k_counter:ctrl" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 663
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit_rst:delay_np" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 691
Info (12128): Elaborating entity "asj_fft_wrengen" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrengen:sel_we" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 814
Info (12128): Elaborating entity "asj_fft_in_write_sgl" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_in_write_sgl:writer" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 887
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 201
Info (12128): Elaborating entity "asj_fft_unbburst_ctrl" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_unbburst_ctrl:ccc" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 922
Info (12128): Elaborating entity "asj_fft_4dp_ram" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1003
Info (12128): Elaborating entity "asj_fft_data_ram" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 89
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_data_ram.vhd Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fd04.tdf
    Info (12023): Found entity 1: altsyncram_fd04 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_fd04.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fd04" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_fd04:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_fft_dataadgen" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dataadgen:rd_adgen" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1059
Info (12128): Elaborating entity "asj_fft_cxb_addr" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_rd" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1081
Info (12128): Elaborating entity "asj_fft_wrswgen" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1102
Info (12128): Elaborating entity "asj_fft_cxb_addr" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1123
Info (12128): Elaborating entity "asj_fft_cxb_data" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data:ram_cxb_wr_data" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1150
Info (12128): Elaborating entity "asj_fft_cxb_data_r" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1185
Info (12128): Elaborating entity "asj_fft_dft_bfp" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1233
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_sc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st2" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_rnd" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "reg_no_twiddle" into its bus
Info (12128): Elaborating entity "asj_fft_pround" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 282
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8gj.tdf
    Info (12023): Found entity 1: add_sub_8gj File: E:/University2/ECE241/Project/Cadence/db/add_sub_8gj.tdf Line: 22
Info (12128): Elaborating entity "add_sub_8gj" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_tdl_bit:\gen_disc:delay_next_pass" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 352
Info (12128): Elaborating entity "asj_fft_bfp_o" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 365
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_bfp_o.vhd Line: 694
Info (12128): Elaborating entity "asj_fft_bfp_i" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 396
Info (12128): Elaborating entity "apn_fft_cmult_cpx2" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 1100
Info (12128): Elaborating entity "apn_fft_mult_can" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 93
Info (12128): Elaborating entity "asj_fft_pround" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 122
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bgj.tdf
    Info (12023): Found entity 1: add_sub_bgj File: E:/University2/ECE241/Project/Cadence/db/add_sub_bgj.tdf Line: 22
Info (12128): Elaborating entity "add_sub_bgj" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_bgj:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_fft_tdl" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 150
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_tdl_bit:delay_blk_done" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1295
Info (12128): Elaborating entity "asj_fft_bfp_ctrl" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_bfp_ctrl:bfpc" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1305
Info (12128): Elaborating entity "asj_fft_twadgen" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1328
Info (12128): Elaborating entity "asj_fft_3dp_rom" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1344
Info (12128): Elaborating entity "twid_rom" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 79
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4m34.tdf
    Info (12023): Found entity 1: altsyncram_4m34 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_4m34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4m34" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4m34:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 94
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5m34.tdf
    Info (12023): Found entity 1: altsyncram_5m34 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_5m34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5m34" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5m34:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 109
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6m34.tdf
    Info (12023): Found entity 1: altsyncram_6m34 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_6m34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6m34" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6m34:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 124
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vl34.tdf
    Info (12023): Found entity 1: altsyncram_vl34 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_vl34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vl34" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vl34:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 139
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0m34.tdf
    Info (12023): Found entity 1: altsyncram_0m34 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_0m34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0m34" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0m34:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 154
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1m34.tdf
    Info (12023): Found entity 1: altsyncram_1m34 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_1m34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1m34" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1m34:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_fft_lpprdadgen" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1418
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 147
Info (12128): Elaborating entity "asj_fft_tdl_rst" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 169
Info (12128): Elaborating entity "asj_fft_lpp_serial" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 1491
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_burst_val:delay_val" File: E:/University2/ECE241/Project/Cadence/fft/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 333
Info (12128): Elaborating entity "max" for hierarchy "tuner:tuner1|max:max_amplitude" File: E:/University2/ECE241/Project/Cadence/tuner.v Line: 143
Warning (10230): Verilog HDL assignment warning at max.v(31): truncated value with size 29 to match size of target (16) File: E:/University2/ECE241/Project/Cadence/max.v Line: 31
Warning (10230): Verilog HDL assignment warning at max.v(39): truncated value with size 32 to match size of target (15) File: E:/University2/ECE241/Project/Cadence/max.v Line: 39
Info (12128): Elaborating entity "sevenSegment" for hierarchy "sevenSegment:ssd" File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 157
Warning (10230): Verilog HDL assignment warning at seven_segment.v(142): truncated value with size 9 to match size of target (4) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 142
Warning (10230): Verilog HDL assignment warning at seven_segment.v(143): truncated value with size 9 to match size of target (4) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 143
Warning (10230): Verilog HDL assignment warning at seven_segment.v(144): truncated value with size 9 to match size of target (4) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 144
Warning (10240): Verilog HDL Always Construct warning at seven_segment.v(48): inferring latch(es) for variable "digit_m2", which holds its previous value in one or more paths through the always construct File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at seven_segment.v(48): inferring latch(es) for variable "digit_m1", which holds its previous value in one or more paths through the always construct File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at seven_segment.v(48): inferring latch(es) for variable "digit_m0", which holds its previous value in one or more paths through the always construct File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at seven_segment.v(48): inferring latch(es) for variable "digit_t4", which holds its previous value in one or more paths through the always construct File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at seven_segment.v(48): inferring latch(es) for variable "digit_t3", which holds its previous value in one or more paths through the always construct File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at seven_segment.v(48): inferring latch(es) for variable "digit_t2", which holds its previous value in one or more paths through the always construct File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at seven_segment.v(48): inferring latch(es) for variable "digit_t1", which holds its previous value in one or more paths through the always construct File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at seven_segment.v(48): inferring latch(es) for variable "digit_t0", which holds its previous value in one or more paths through the always construct File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 48
Info (10041): Inferred latch for "digit_t0[0]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t0[1]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t0[2]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t0[3]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t1[0]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t1[1]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t1[2]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t1[3]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t2[0]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t2[1]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t2[2]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t2[3]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t3[0]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t3[1]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t3[2]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t3[3]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t4[0]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t4[1]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t4[2]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_t4[3]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_m0[0]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_m0[1]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_m0[2]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_m0[3]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_m1[0]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_m1[1]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_m1[2]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_m1[3]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_m2[0]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_m2[1]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_m2[2]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (10041): Inferred latch for "digit_m2[3]" at seven_segment.v(54) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 54
Info (12128): Elaborating entity "decimal" for hierarchy "sevenSegment:ssd|decimal:d2" File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 25
Info (12128): Elaborating entity "binary_to_bcd" for hierarchy "sevenSegment:ssd|binary_to_bcd:b0" File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 37
Warning (10230): Verilog HDL assignment warning at seven_segment.v(204): truncated value with size 32 to match size of target (4) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 204
Warning (10230): Verilog HDL assignment warning at seven_segment.v(202): truncated value with size 32 to match size of target (4) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 202
Warning (10230): Verilog HDL assignment warning at seven_segment.v(200): truncated value with size 32 to match size of target (4) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 200
Warning (10230): Verilog HDL assignment warning at seven_segment.v(198): truncated value with size 32 to match size of target (4) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 198
Warning (10230): Verilog HDL assignment warning at seven_segment.v(196): truncated value with size 32 to match size of target (4) File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 196
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:controller" File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 181
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: E:/University2/ECE241/Project/Cadence/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: E:/University2/ECE241/Project/Cadence/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: E:/University2/ECE241/Project/Cadence/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: E:/University2/ECE241/Project/Cadence/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: E:/University2/ECE241/Project/Cadence/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: E:/University2/ECE241/Project/Cadence/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: E:/University2/ECE241/Project/Cadence/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: E:/University2/ECE241/Project/Cadence/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: E:/University2/ECE241/Project/Cadence/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: E:/University2/ECE241/Project/Cadence/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: E:/University2/ECE241/Project/Cadence/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: E:/University2/ECE241/Project/Cadence/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: E:/University2/ECE241/Project/Cadence/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:controller|Audio_Clock:Audio_Clock" File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "Audio_Controller:controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "Audio_Controller:controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: E:/University2/ECE241/Project/Cadence/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "Audio_Controller:controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:avc" File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 188
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: E:/University2/ECE241/Project/Cadence/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: E:/University2/ECE241/Project/Cadence/avconf/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: E:/University2/ECE241/Project/Cadence/avconf/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: E:/University2/ECE241/Project/Cadence/avconf/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:avc|I2C_Controller:u0" File: E:/University2/ECE241/Project/Cadence/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: E:/University2/ECE241/Project/Cadence/avconf/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: E:/University2/ECE241/Project/Cadence/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: E:/University2/ECE241/Project/Cadence/avconf/I2C_Controller.v Line: 91
Info (12128): Elaborating entity "vga" for hierarchy "vga:vgaData" File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 202
Warning (10230): Verilog HDL assignment warning at vga.v(39): truncated value with size 32 to match size of target (1) File: E:/University2/ECE241/Project/Cadence/vga.v Line: 39
Info (12128): Elaborating entity "addressCounter" for hierarchy "vga:vgaData|addressCounter:addrCount" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 47
Warning (10230): Verilog HDL assignment warning at vga.v(83): truncated value with size 32 to match size of target (17) File: E:/University2/ECE241/Project/Cadence/vga.v Line: 83
Warning (10230): Verilog HDL assignment warning at vga.v(85): truncated value with size 32 to match size of target (17) File: E:/University2/ECE241/Project/Cadence/vga.v Line: 85
Warning (10230): Verilog HDL assignment warning at vga.v(87): truncated value with size 32 to match size of target (17) File: E:/University2/ECE241/Project/Cadence/vga.v Line: 87
Info (12128): Elaborating entity "controlVGA" for hierarchy "vga:vgaData|controlVGA:ctrl" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 56
Warning (10270): Verilog HDL Case Statement warning at vga.v(136): incomplete case statement has no default case item File: E:/University2/ECE241/Project/Cadence/vga.v Line: 136
Info (10264): Verilog HDL Case Statement information at vga.v(136): all case item expressions in this case statement are onehot File: E:/University2/ECE241/Project/Cadence/vga.v Line: 136
Info (12128): Elaborating entity "datapathVGA" for hierarchy "vga:vgaData|datapathVGA:data" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 69
Warning (10230): Verilog HDL assignment warning at vga.v(196): truncated value with size 32 to match size of target (9) File: E:/University2/ECE241/Project/Cadence/vga.v Line: 196
Warning (10230): Verilog HDL assignment warning at vga.v(197): truncated value with size 32 to match size of target (8) File: E:/University2/ECE241/Project/Cadence/vga.v Line: 197
Info (12128): Elaborating entity "frequency_lut" for hierarchy "vga:vgaData|datapathVGA:data|frequency_lut:lut" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 232
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(22): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 22
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(29): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 29
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(36): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 36
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(43): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 43
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(50): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 50
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(57): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 57
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(64): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 64
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(71): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 71
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(78): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 78
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(85): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 85
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(92): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 92
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(99): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 99
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(106): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 106
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(113): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 113
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(120): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 120
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(127): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 127
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(134): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 134
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(141): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 141
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(148): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 148
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(155): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 155
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(162): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 162
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(169): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 169
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(176): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 176
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(183): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 183
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(190): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 190
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(197): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 197
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(204): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 204
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(211): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 211
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(218): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 218
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(225): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 225
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(232): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 232
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(239): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 239
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(246): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 246
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(253): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 253
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(260): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 260
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(267): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 267
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(274): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 274
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(281): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 281
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(288): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 288
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(295): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 295
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(302): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 302
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(309): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 309
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(316): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 316
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(323): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 323
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(330): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 330
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(337): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 337
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(344): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 344
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(351): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 351
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(358): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 358
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(365): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 365
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(372): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 372
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(379): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 379
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(386): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 386
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(393): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 393
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(400): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 400
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(407): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 407
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(414): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 414
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(421): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 421
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(428): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 428
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(435): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 435
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(442): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 442
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(449): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 449
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(456): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 456
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(463): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 463
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(470): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 470
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(477): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 477
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(484): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 484
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(491): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 491
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(498): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 498
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(505): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 505
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(512): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 512
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(519): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 519
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(526): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 526
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(533): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 533
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(540): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 540
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(547): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 547
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(554): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 554
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(561): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 561
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(568): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 568
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(575): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 575
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(582): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 582
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(589): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 589
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(596): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 596
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(603): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 603
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(610): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 610
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(617): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 617
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(624): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 624
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(631): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 631
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(638): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 638
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(645): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 645
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(652): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 652
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(659): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 659
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(666): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 666
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(673): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 673
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(680): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 680
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(687): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 687
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(694): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 694
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(701): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 701
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(708): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 708
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(715): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 715
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(722): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 722
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(729): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 729
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(736): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 736
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(743): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 743
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(750): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 750
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(757): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 757
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(764): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 764
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(771): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 771
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(778): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 778
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(785): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 785
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(792): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 792
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(799): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 799
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(806): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 806
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(813): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 813
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(820): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 820
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(827): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 827
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(834): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 834
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(841): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 841
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(848): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 848
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(855): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 855
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(862): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 862
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(869): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 869
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(876): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 876
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(883): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 883
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(890): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 890
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(897): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 897
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(904): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 904
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(911): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 911
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(918): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 918
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(925): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 925
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(932): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 932
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(939): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 939
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(946): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 946
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(953): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 953
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(960): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 960
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(967): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 967
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(974): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 974
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(981): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 981
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(988): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 988
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(995): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 995
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1002): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1002
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1009): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1009
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1016): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1016
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1023): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1023
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1030): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1030
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1037): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1037
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1044): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1044
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1051): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1051
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1058): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1058
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1065): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1065
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1072): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1072
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1079): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1079
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1086): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1086
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1093): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1093
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1100): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1100
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1107): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1107
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1114): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1114
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1121): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1121
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1128): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1128
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1135): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1135
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1142): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1142
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1149): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1149
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1156): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1156
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1163): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1163
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1170): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1170
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1177): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1177
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1184): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1184
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1191): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1191
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1198): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1198
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1205): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1205
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1212): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1212
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1219): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1219
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1226): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1226
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1233): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1233
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1240): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1240
Warning (10230): Verilog HDL assignment warning at frequency_lut.v(1247): truncated value with size 16 to match size of target (12) File: E:/University2/ECE241/Project/Cadence/frequency_lut.v Line: 1247
Info (12128): Elaborating entity "staff240" for hierarchy "vga:vgaData|datapathVGA:data|staff240:staff" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 241
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/staff240.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/staff240.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/staff240.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "staff240.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ijo1.tdf
    Info (12023): Found entity 1: altsyncram_ijo1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_ijo1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ijo1" for hierarchy "vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: E:/University2/ECE241/Project/Cadence/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated|decode_nma:decode3" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_ijo1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: E:/University2/ECE241/Project/Cadence/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated|decode_g2a:rden_decode" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_ijo1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: E:/University2/ECE241/Project/Cadence/db/mux_2hb.tdf Line: 22
Info (12128): Elaborating entity "mux_2hb" for hierarchy "vga:vgaData|datapathVGA:data|staff240:staff|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated|mux_2hb:mux2" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_ijo1.tdf Line: 45
Info (12128): Elaborating entity "metronome240" for hierarchy "vga:vgaData|datapathVGA:data|metronome240:met" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 248
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|metronome240:met|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/metronome240.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|metronome240:met|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/metronome240.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|metronome240:met|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/metronome240.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "metronome240.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k1p1.tdf
    Info (12023): Found entity 1: altsyncram_k1p1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_k1p1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_k1p1" for hierarchy "vga:vgaData|datapathVGA:data|metronome240:met|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tuner240" for hierarchy "vga:vgaData|datapathVGA:data|tuner240:tun" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 255
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/tuner240.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/tuner240.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/tuner240.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../tuner240.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_noo1.tdf
    Info (12023): Found entity 1: altsyncram_noo1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_noo1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_noo1" for hierarchy "vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_bra.tdf
    Info (12023): Found entity 1: decode_bra File: E:/University2/ECE241/Project/Cadence/db/decode_bra.tdf Line: 22
Info (12128): Elaborating entity "decode_bra" for hierarchy "vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|decode_bra:wr_decode" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_noo1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mlb.tdf
    Info (12023): Found entity 1: mux_mlb File: E:/University2/ECE241/Project/Cadence/db/mux_mlb.tdf Line: 22
Info (12128): Elaborating entity "mux_mlb" for hierarchy "vga:vgaData|datapathVGA:data|tuner240:tun|altsyncram:altsyncram_component|altsyncram_noo1:auto_generated|mux_mlb:rd_mux" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_noo1.tdf Line: 42
Info (12128): Elaborating entity "noteX" for hierarchy "vga:vgaData|datapathVGA:data|noteX:nX" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 263
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|noteX:nX|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteX.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|noteX:nX|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteX.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|noteX:nX|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/noteX.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "noteX.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "30"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_69o1.tdf
    Info (12023): Found entity 1: altsyncram_69o1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_69o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_69o1" for hierarchy "vga:vgaData|datapathVGA:data|noteX:nX|altsyncram:altsyncram_component|altsyncram_69o1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "noteY" for hierarchy "vga:vgaData|datapathVGA:data|noteY:nY" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 270
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|noteY:nY|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteY.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|noteY:nY|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteY.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|noteY:nY|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/noteY.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "noteY.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "30"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_79o1.tdf
    Info (12023): Found entity 1: altsyncram_79o1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_79o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_79o1" for hierarchy "vga:vgaData|datapathVGA:data|noteY:nY|altsyncram:altsyncram_component|altsyncram_79o1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sharpX" for hierarchy "vga:vgaData|datapathVGA:data|sharpX:sX" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 277
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|sharpX:sX|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/sharpX.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|sharpX:sX|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/sharpX.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|sharpX:sX|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/sharpX.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sharpX.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "47"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nco1.tdf
    Info (12023): Found entity 1: altsyncram_nco1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_nco1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nco1" for hierarchy "vga:vgaData|datapathVGA:data|sharpX:sX|altsyncram:altsyncram_component|altsyncram_nco1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sharpY" for hierarchy "vga:vgaData|datapathVGA:data|sharpY:sY" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 284
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|sharpY:sY|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/sharpY.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|sharpY:sY|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/sharpY.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|sharpY:sY|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/sharpY.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sharpY.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "47"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oco1.tdf
    Info (12023): Found entity 1: altsyncram_oco1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_oco1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_oco1" for hierarchy "vga:vgaData|datapathVGA:data|sharpY:sY|altsyncram:altsyncram_component|altsyncram_oco1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "octave0" for hierarchy "vga:vgaData|datapathVGA:data|octave0:o0" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 294
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|octave0:o0|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave0.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|octave0:o0|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave0.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|octave0:o0|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/octave0.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "octave0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "35"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bdo1.tdf
    Info (12023): Found entity 1: altsyncram_bdo1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_bdo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bdo1" for hierarchy "vga:vgaData|datapathVGA:data|octave0:o0|altsyncram:altsyncram_component|altsyncram_bdo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "octave1" for hierarchy "vga:vgaData|datapathVGA:data|octave1:o1" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 301
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|octave1:o1|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave1.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|octave1:o1|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave1.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|octave1:o1|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/octave1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "octave1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "35"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cdo1.tdf
    Info (12023): Found entity 1: altsyncram_cdo1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_cdo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cdo1" for hierarchy "vga:vgaData|datapathVGA:data|octave1:o1|altsyncram:altsyncram_component|altsyncram_cdo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "octave2" for hierarchy "vga:vgaData|datapathVGA:data|octave2:o2" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 308
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|octave2:o2|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave2.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|octave2:o2|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave2.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|octave2:o2|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/octave2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "octave2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "35"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ddo1.tdf
    Info (12023): Found entity 1: altsyncram_ddo1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_ddo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ddo1" for hierarchy "vga:vgaData|datapathVGA:data|octave2:o2|altsyncram:altsyncram_component|altsyncram_ddo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "octave3" for hierarchy "vga:vgaData|datapathVGA:data|octave3:o3" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 315
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|octave3:o3|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave3.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|octave3:o3|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave3.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|octave3:o3|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/octave3.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "octave3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "35"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_edo1.tdf
    Info (12023): Found entity 1: altsyncram_edo1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_edo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_edo1" for hierarchy "vga:vgaData|datapathVGA:data|octave3:o3|altsyncram:altsyncram_component|altsyncram_edo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "octave4" for hierarchy "vga:vgaData|datapathVGA:data|octave4:o4" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 322
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|octave4:o4|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave4.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|octave4:o4|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave4.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|octave4:o4|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/octave4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "octave4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "35"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fdo1.tdf
    Info (12023): Found entity 1: altsyncram_fdo1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_fdo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fdo1" for hierarchy "vga:vgaData|datapathVGA:data|octave4:o4|altsyncram:altsyncram_component|altsyncram_fdo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "octave5" for hierarchy "vga:vgaData|datapathVGA:data|octave5:o5" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 329
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|octave5:o5|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave5.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|octave5:o5|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave5.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|octave5:o5|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/octave5.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "octave5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "35"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gdo1.tdf
    Info (12023): Found entity 1: altsyncram_gdo1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_gdo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gdo1" for hierarchy "vga:vgaData|datapathVGA:data|octave5:o5|altsyncram:altsyncram_component|altsyncram_gdo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "octave6" for hierarchy "vga:vgaData|datapathVGA:data|octave6:o6" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 336
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|octave6:o6|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave6.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|octave6:o6|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave6.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|octave6:o6|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/octave6.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "octave6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "35"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hdo1.tdf
    Info (12023): Found entity 1: altsyncram_hdo1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_hdo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hdo1" for hierarchy "vga:vgaData|datapathVGA:data|octave6:o6|altsyncram:altsyncram_component|altsyncram_hdo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "octave7" for hierarchy "vga:vgaData|datapathVGA:data|octave7:o7" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 343
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|octave7:o7|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave7.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|octave7:o7|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave7.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|octave7:o7|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/octave7.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "octave7.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "35"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ido1.tdf
    Info (12023): Found entity 1: altsyncram_ido1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_ido1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ido1" for hierarchy "vga:vgaData|datapathVGA:data|octave7:o7|altsyncram:altsyncram_component|altsyncram_ido1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "octave8" for hierarchy "vga:vgaData|datapathVGA:data|octave8:o8" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 350
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|octave8:o8|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave8.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|octave8:o8|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/octave8.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|octave8:o8|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/octave8.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "octave8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "35"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jdo1.tdf
    Info (12023): Found entity 1: altsyncram_jdo1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_jdo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jdo1" for hierarchy "vga:vgaData|datapathVGA:data|octave8:o8|altsyncram:altsyncram_component|altsyncram_jdo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "noteC" for hierarchy "vga:vgaData|datapathVGA:data|noteC:nC" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 360
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|noteC:nC|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteC.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|noteC:nC|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteC.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|noteC:nC|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/noteC.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "noteC.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "140"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ao1.tdf
    Info (12023): Found entity 1: altsyncram_1ao1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_1ao1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1ao1" for hierarchy "vga:vgaData|datapathVGA:data|noteC:nC|altsyncram:altsyncram_component|altsyncram_1ao1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "noteCHDb" for hierarchy "vga:vgaData|datapathVGA:data|noteCHDb:nCHDb" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 367
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|noteCHDb:nCHDb|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteCHDb.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|noteCHDb:nCHDb|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteCHDb.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|noteCHDb:nCHDb|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/noteCHDb.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "noteCHDb.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "140"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fjo1.tdf
    Info (12023): Found entity 1: altsyncram_fjo1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_fjo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fjo1" for hierarchy "vga:vgaData|datapathVGA:data|noteCHDb:nCHDb|altsyncram:altsyncram_component|altsyncram_fjo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "noteD" for hierarchy "vga:vgaData|datapathVGA:data|noteD:nD" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 374
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|noteD:nD|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteD.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|noteD:nD|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteD.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|noteD:nD|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/noteD.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "noteD.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "140"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ao1.tdf
    Info (12023): Found entity 1: altsyncram_2ao1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_2ao1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2ao1" for hierarchy "vga:vgaData|datapathVGA:data|noteD:nD|altsyncram:altsyncram_component|altsyncram_2ao1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "noteDHEb" for hierarchy "vga:vgaData|datapathVGA:data|noteDHEb:nDHEb" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 381
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|noteDHEb:nDHEb|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteDHEb.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|noteDHEb:nDHEb|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteDHEb.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|noteDHEb:nDHEb|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/noteDHEb.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "noteDHEb.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "140"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hjo1.tdf
    Info (12023): Found entity 1: altsyncram_hjo1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_hjo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hjo1" for hierarchy "vga:vgaData|datapathVGA:data|noteDHEb:nDHEb|altsyncram:altsyncram_component|altsyncram_hjo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "noteE" for hierarchy "vga:vgaData|datapathVGA:data|noteE:nE" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 388
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|noteE:nE|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteE.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|noteE:nE|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteE.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|noteE:nE|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/noteE.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "noteE.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "140"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ao1.tdf
    Info (12023): Found entity 1: altsyncram_3ao1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_3ao1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3ao1" for hierarchy "vga:vgaData|datapathVGA:data|noteE:nE|altsyncram:altsyncram_component|altsyncram_3ao1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "noteF" for hierarchy "vga:vgaData|datapathVGA:data|noteF:nF" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 395
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|noteF:nF|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteF.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|noteF:nF|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteF.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|noteF:nF|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/noteF.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "noteF.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "140"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ao1.tdf
    Info (12023): Found entity 1: altsyncram_4ao1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_4ao1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4ao1" for hierarchy "vga:vgaData|datapathVGA:data|noteF:nF|altsyncram:altsyncram_component|altsyncram_4ao1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "noteFHGb" for hierarchy "vga:vgaData|datapathVGA:data|noteFHGb:nFHGb" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 402
Info (12128): Elaborating entity "noteG" for hierarchy "vga:vgaData|datapathVGA:data|noteG:nG" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 409
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|noteG:nG|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteG.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|noteG:nG|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteG.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|noteG:nG|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/noteG.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "noteG.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "140"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ao1.tdf
    Info (12023): Found entity 1: altsyncram_5ao1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_5ao1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5ao1" for hierarchy "vga:vgaData|datapathVGA:data|noteG:nG|altsyncram:altsyncram_component|altsyncram_5ao1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "noteGHAb" for hierarchy "vga:vgaData|datapathVGA:data|noteGHAb:nGHAb" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 416
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|noteGHAb:nGHAb|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteGHAb.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|noteGHAb:nGHAb|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteGHAb.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|noteGHAb:nGHAb|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/noteGHAb.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "noteGHAb.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "140"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gjo1.tdf
    Info (12023): Found entity 1: altsyncram_gjo1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_gjo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gjo1" for hierarchy "vga:vgaData|datapathVGA:data|noteGHAb:nGHAb|altsyncram:altsyncram_component|altsyncram_gjo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "noteA" for hierarchy "vga:vgaData|datapathVGA:data|noteA:nA" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 423
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|noteA:nA|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteA.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|noteA:nA|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteA.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|noteA:nA|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/noteA.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "noteA.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "140"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v9o1.tdf
    Info (12023): Found entity 1: altsyncram_v9o1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_v9o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v9o1" for hierarchy "vga:vgaData|datapathVGA:data|noteA:nA|altsyncram:altsyncram_component|altsyncram_v9o1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "noteAHBb" for hierarchy "vga:vgaData|datapathVGA:data|noteAHBb:nAHBb" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 430
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|noteAHBb:nAHBb|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteAHBb.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|noteAHBb:nAHBb|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteAHBb.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|noteAHBb:nAHBb|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/noteAHBb.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "noteAHBb.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "140"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bjo1.tdf
    Info (12023): Found entity 1: altsyncram_bjo1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_bjo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bjo1" for hierarchy "vga:vgaData|datapathVGA:data|noteAHBb:nAHBb|altsyncram:altsyncram_component|altsyncram_bjo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "noteB" for hierarchy "vga:vgaData|datapathVGA:data|noteB:nB" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 437
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vgaData|datapathVGA:data|noteB:nB|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteB.v Line: 85
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|noteB:nB|altsyncram:altsyncram_component" File: E:/University2/ECE241/Project/Cadence/noteB.v Line: 85
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|noteB:nB|altsyncram:altsyncram_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/noteB.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "noteB.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "140"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ao1.tdf
    Info (12023): Found entity 1: altsyncram_0ao1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_0ao1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0ao1" for hierarchy "vga:vgaData|datapathVGA:data|noteB:nB|altsyncram:altsyncram_component|altsyncram_0ao1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 222
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: E:/University2/ECE241/Project/Cadence/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: E:/University2/ECE241/Project/Cadence/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: E:/University2/ECE241/Project/Cadence/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: E:/University2/ECE241/Project/Cadence/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "blank240.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dcm1.tdf
    Info (12023): Found entity 1: altsyncram_dcm1 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_dcm1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_dcm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_dcm1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: E:/University2/ECE241/Project/Cadence/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: E:/University2/ECE241/Project/Cadence/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: E:/University2/ECE241/Project/Cadence/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: E:/University2/ECE241/Project/Cadence/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: E:/University2/ECE241/Project/Cadence/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: E:/University2/ECE241/Project/Cadence/vga_adapter/vga_adapter.v Line: 262
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.11.28.01:10:02 Progress: Loading sld7226280a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7226280a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/University2/ECE241/Project/Cadence/db/ip/sld7226280a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/University2/ECE241/Project/Cadence/db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/University2/ECE241/Project/Cadence/db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/University2/ECE241/Project/Cadence/db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/University2/ECE241/Project/Cadence/db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/University2/ECE241/Project/Cadence/db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/University2/ECE241/Project/Cadence/db/ip/sld7226280a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 37
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 67
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 97
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 127
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 157
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 187
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 217
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 247
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 277
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 307
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 337
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 367
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 397
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 427
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 457
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 487
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 517
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 547
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 577
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 607
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 637
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 667
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 697
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 727
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 757
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 787
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 817
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 847
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 877
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 907
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 937
        Warning (14320): Synthesized away node "Audio_Controller:controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_n3i1.tdf Line: 967
        Warning (14320): Synthesized away node "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated|a_dpfifo_4je1:dpfifo|altsyncram_gfp1:FIFOram|q_b[64]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_gfp1.tdf Line: 2087
        Warning (14320): Synthesized away node "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_g9p1:auto_generated|a_dpfifo_4je1:dpfifo|altsyncram_gfp1:FIFOram|q_b[65]" File: E:/University2/ECE241/Project/Cadence/db/altsyncram_gfp1.tdf Line: 2119
Info (13014): Ignored 32 buffer(s)
    Info (13016): Ignored 32 CARRY_SUM buffer(s)
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: E:/University2/ECE241/Project/Cadence/avconf/avconf.v Line: 131
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (19000): Inferred 5 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|swd_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 18
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_0_arr_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 17
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|sw_3_arr_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 30
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 2
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:vgaData|datapathVGA:data|Div0" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 197
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:vgaData|datapathVGA:data|Mod0" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 196
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sevenSegment:ssd|Div1" File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 143
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sevenSegment:ssd|Div0" File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 142
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tone_generator:tone_generator1|tuning_lut:tuning_lut0|Div0" File: E:/University2/ECE241/Project/Cadence/tuning_lut.v Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "metronome:metronome1|Div1" File: E:/University2/ECE241/Project/Cadence/metronome.v Line: 78
Info (12130): Elaborated megafunction instantiation "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0"
Info (12133): Instantiated megafunction "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "2"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_rev.tdf
    Info (12023): Found entity 1: shift_taps_rev File: E:/University2/ECE241/Project/Cadence/db/shift_taps_rev.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_po91.tdf
    Info (12023): Found entity 1: altsyncram_po91 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_po91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf
    Info (12023): Found entity 1: cntr_uhf File: E:/University2/ECE241/Project/Cadence/db/cntr_uhf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0"
Info (12133): Instantiated megafunction "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_wrswgen:get_wr_swtiches|altshift_taps:swd_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "18"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_bgv.tdf
    Info (12023): Found entity 1: shift_taps_bgv File: E:/University2/ECE241/Project/Cadence/db/shift_taps_bgv.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rr91.tdf
    Info (12023): Found entity 1: altsyncram_rr91 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_rr91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hjf.tdf
    Info (12023): Found entity 1: cntr_hjf File: E:/University2/ECE241/Project/Cadence/db/cntr_hjf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: E:/University2/ECE241/Project/Cadence/db/cmpr_d9c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0"
Info (12133): Instantiated megafunction "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_0_arr_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "17"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_agv.tdf
    Info (12023): Found entity 1: shift_taps_agv File: E:/University2/ECE241/Project/Cadence/db/shift_taps_agv.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pr91.tdf
    Info (12023): Found entity 1: altsyncram_pr91 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_pr91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gjf.tdf
    Info (12023): Found entity 1: cntr_gjf File: E:/University2/ECE241/Project/Cadence/db/cntr_gjf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0"
Info (12133): Instantiated megafunction "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_cxb_addr:ram_cxb_wr|altshift_taps:sw_3_arr_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "30"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_qhv.tdf
    Info (12023): Found entity 1: shift_taps_qhv File: E:/University2/ECE241/Project/Cadence/db/shift_taps_qhv.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nu91.tdf
    Info (12023): Found entity 1: altsyncram_nu91 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_nu91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf
    Info (12023): Found entity 1: cntr_ejf File: E:/University2/ECE241/Project/Cadence/db/cntr_ejf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_1"
Info (12133): Instantiated megafunction "tuner:tuner1|fft:fft0|fft_fft_ii_0:fft_ii_0|asj_fft_si_se_so_b:asj_fft_si_se_so_b_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "10"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_9gv.tdf
    Info (12023): Found entity 1: shift_taps_9gv File: E:/University2/ECE241/Project/Cadence/db/shift_taps_9gv.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jr91.tdf
    Info (12023): Found entity 1: altsyncram_jr91 File: E:/University2/ECE241/Project/Cadence/db/altsyncram_jr91.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|lpm_divide:Div0" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 197
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|lpm_divide:Div0" with the following parameter: File: E:/University2/ECE241/Project/Cadence/vga.v Line: 197
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rbm.tdf
    Info (12023): Found entity 1: lpm_divide_rbm File: E:/University2/ECE241/Project/Cadence/db/lpm_divide_rbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1mh File: E:/University2/ECE241/Project/Cadence/db/sign_div_unsign_1mh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_70f.tdf
    Info (12023): Found entity 1: alt_u_div_70f File: E:/University2/ECE241/Project/Cadence/db/alt_u_div_70f.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "vga:vgaData|datapathVGA:data|lpm_divide:Mod0" File: E:/University2/ECE241/Project/Cadence/vga.v Line: 196
Info (12133): Instantiated megafunction "vga:vgaData|datapathVGA:data|lpm_divide:Mod0" with the following parameter: File: E:/University2/ECE241/Project/Cadence/vga.v Line: 196
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_t3m.tdf
    Info (12023): Found entity 1: lpm_divide_t3m File: E:/University2/ECE241/Project/Cadence/db/lpm_divide_t3m.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "sevenSegment:ssd|lpm_divide:Div1" File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 143
Info (12133): Instantiated megafunction "sevenSegment:ssd|lpm_divide:Div1" with the following parameter: File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 143
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6am.tdf
    Info (12023): Found entity 1: lpm_divide_6am File: E:/University2/ECE241/Project/Cadence/db/lpm_divide_6am.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: E:/University2/ECE241/Project/Cadence/db/sign_div_unsign_ckh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf
    Info (12023): Found entity 1: alt_u_div_use File: E:/University2/ECE241/Project/Cadence/db/alt_u_div_use.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "sevenSegment:ssd|lpm_divide:Div0" File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 142
Info (12133): Instantiated megafunction "sevenSegment:ssd|lpm_divide:Div0" with the following parameter: File: E:/University2/ECE241/Project/Cadence/seven_segment.v Line: 142
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf
    Info (12023): Found entity 1: lpm_divide_9am File: E:/University2/ECE241/Project/Cadence/db/lpm_divide_9am.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: E:/University2/ECE241/Project/Cadence/db/sign_div_unsign_fkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf
    Info (12023): Found entity 1: alt_u_div_4te File: E:/University2/ECE241/Project/Cadence/db/alt_u_div_4te.tdf Line: 34
Info (12130): Elaborated megafunction instantiation "tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0" File: E:/University2/ECE241/Project/Cadence/tuning_lut.v Line: 16
Info (12133): Instantiated megafunction "tone_generator:tone_generator1|tuning_lut:tuning_lut0|lpm_divide:Div0" with the following parameter: File: E:/University2/ECE241/Project/Cadence/tuning_lut.v Line: 16
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf
    Info (12023): Found entity 1: lpm_divide_5dm File: E:/University2/ECE241/Project/Cadence/db/lpm_divide_5dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: E:/University2/ECE241/Project/Cadence/db/sign_div_unsign_bnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf
    Info (12023): Found entity 1: alt_u_div_s2f File: E:/University2/ECE241/Project/Cadence/db/alt_u_div_s2f.tdf Line: 46
Info (12130): Elaborated megafunction instantiation "metronome:metronome1|lpm_divide:Div1" File: E:/University2/ECE241/Project/Cadence/metronome.v Line: 78
Info (12133): Instantiated megafunction "metronome:metronome1|lpm_divide:Div1" with the following parameter: File: E:/University2/ECE241/Project/Cadence/metronome.v Line: 78
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qbm.tdf
    Info (12023): Found entity 1: lpm_divide_qbm File: E:/University2/ECE241/Project/Cadence/db/lpm_divide_qbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_0mh File: E:/University2/ECE241/Project/Cadence/db/sign_div_unsign_0mh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_60f.tdf
    Info (12023): Found entity 1: alt_u_div_60f File: E:/University2/ECE241/Project/Cadence/db/alt_u_div_60f.tdf Line: 38
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "FFT/IFFT" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_fft_ii
        Warning (265074): The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 28 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 13
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 13
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 13
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 13
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 13
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 13
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 13
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 13
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 13
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: E:/University2/ECE241/Project/Cadence/music_tools.v Line: 30
Info (17049): 829 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file E:/University2/ECE241/Project/Cadence/output_files/music_tools.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 18 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: E:/University2/ECE241/Project/Cadence/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Audio_Controller:controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: E:/University2/ECE241/Project/Cadence/db/audio_clock_altpll.v Line: 62
    Info: Must be connected
Info (21057): Implemented 26692 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 78 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 18447 logic cells
    Info (21064): Implemented 8105 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 35 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1432 warnings
    Info: Peak virtual memory: 6804 megabytes
    Info: Processing ended: Wed Nov 28 01:12:48 2018
    Info: Elapsed time: 00:07:36
    Info: Total CPU time (on all processors): 00:06:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/University2/ECE241/Project/Cadence/output_files/music_tools.map.smsg.


