
IVS_PROJECT_WITH_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000107f8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c84  08010988  08010988  00011988  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801160c  0801160c  000132fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801160c  0801160c  0001260c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011614  08011614  000132fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011614  08011614  00012614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011618  08011618  00012618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002fc  20000000  0801161c  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000132fc  2**0
                  CONTENTS
 10 .bss          0000162c  200002fc  200002fc  000132fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001928  20001928  000132fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000132fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020215  00000000  00000000  0001332c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000496d  00000000  00000000  00033541  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a60  00000000  00000000  00037eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001482  00000000  00000000  00039910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027ffe  00000000  00000000  0003ad92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025227  00000000  00000000  00062d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e3fa7  00000000  00000000  00087fb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016bf5e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000082b4  00000000  00000000  0016bfa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  00174258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002fc 	.word	0x200002fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010970 	.word	0x08010970

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000300 	.word	0x20000300
 80001cc:	08010970 	.word	0x08010970

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <BNO055_IT_Read>:
 *      WRAPPERS: Dng IT mode thay cho blocking
 * ==================================================== */

// I2C Read (non-blocking vi interrupt)
HAL_StatusTypeDef BNO055_IT_Read(uint8_t devAddr, uint8_t regAddr, uint8_t *pData, uint16_t len)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af02      	add	r7, sp, #8
 8000f7a:	603a      	str	r2, [r7, #0]
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	4603      	mov	r3, r0
 8000f80:	71fb      	strb	r3, [r7, #7]
 8000f82:	460b      	mov	r3, r1
 8000f84:	71bb      	strb	r3, [r7, #6]
 8000f86:	4613      	mov	r3, r2
 8000f88:	80bb      	strh	r3, [r7, #4]
    BNO055_I2C_Done  = 0;
 8000f8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001004 <BNO055_IT_Read+0x90>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]
    BNO055_I2C_Error = 0;
 8000f90:	4b1d      	ldr	r3, [pc, #116]	@ (8001008 <BNO055_IT_Read+0x94>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	701a      	strb	r2, [r3, #0]

    HAL_StatusTypeDef status = HAL_I2C_Mem_Read_IT(&bno_i2c,
 8000f96:	79fb      	ldrb	r3, [r7, #7]
 8000f98:	b299      	uxth	r1, r3
 8000f9a:	79bb      	ldrb	r3, [r7, #6]
 8000f9c:	b29a      	uxth	r2, r3
 8000f9e:	88bb      	ldrh	r3, [r7, #4]
 8000fa0:	9301      	str	r3, [sp, #4]
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	4818      	ldr	r0, [pc, #96]	@ (800100c <BNO055_IT_Read+0x98>)
 8000faa:	f006 fdf7 	bl	8007b9c <HAL_I2C_Mem_Read_IT>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	73fb      	strb	r3, [r7, #15]
                                                   regAddr,
                                                   I2C_MEMADD_SIZE_8BIT,
                                                   pData,
                                                   len);

    if (status != HAL_OK) return status;
 8000fb2:	7bfb      	ldrb	r3, [r7, #15]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <BNO055_IT_Read+0x48>
 8000fb8:	7bfb      	ldrb	r3, [r7, #15]
 8000fba:	e01e      	b.n	8000ffa <BNO055_IT_Read+0x86>

    // ch callback bo hiu (timeout 100ms)
    uint32_t tickstart = HAL_GetTick();
 8000fbc:	f003 ffa8 	bl	8004f10 <HAL_GetTick>
 8000fc0:	60b8      	str	r0, [r7, #8]
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8000fc2:	e008      	b.n	8000fd6 <BNO055_IT_Read+0x62>
    {
        if ((HAL_GetTick() - tickstart) > 100) {
 8000fc4:	f003 ffa4 	bl	8004f10 <HAL_GetTick>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	2b64      	cmp	r3, #100	@ 0x64
 8000fd0:	d901      	bls.n	8000fd6 <BNO055_IT_Read+0x62>
            return HAL_TIMEOUT;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	e011      	b.n	8000ffa <BNO055_IT_Read+0x86>
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8000fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001004 <BNO055_IT_Read+0x90>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d104      	bne.n	8000fea <BNO055_IT_Read+0x76>
 8000fe0:	4b09      	ldr	r3, [pc, #36]	@ (8001008 <BNO055_IT_Read+0x94>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d0ec      	beq.n	8000fc4 <BNO055_IT_Read+0x50>
        }
    }

    return (BNO055_I2C_Error ? HAL_ERROR : HAL_OK);
 8000fea:	4b07      	ldr	r3, [pc, #28]	@ (8001008 <BNO055_IT_Read+0x94>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	bf14      	ite	ne
 8000ff4:	2301      	movne	r3, #1
 8000ff6:	2300      	moveq	r3, #0
 8000ff8:	b2db      	uxtb	r3, r3
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	20000318 	.word	0x20000318
 8001008:	20000319 	.word	0x20000319
 800100c:	2000042c 	.word	0x2000042c

08001010 <BNO055_IT_Write>:

// I2C Write (non-blocking vi interrupt)
HAL_StatusTypeDef BNO055_IT_Write(uint8_t devAddr, uint8_t regAddr, uint8_t *pData, uint16_t len)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af02      	add	r7, sp, #8
 8001016:	603a      	str	r2, [r7, #0]
 8001018:	461a      	mov	r2, r3
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
 800101e:	460b      	mov	r3, r1
 8001020:	71bb      	strb	r3, [r7, #6]
 8001022:	4613      	mov	r3, r2
 8001024:	80bb      	strh	r3, [r7, #4]
    BNO055_I2C_Done  = 0;
 8001026:	4b1e      	ldr	r3, [pc, #120]	@ (80010a0 <BNO055_IT_Write+0x90>)
 8001028:	2200      	movs	r2, #0
 800102a:	701a      	strb	r2, [r3, #0]
    BNO055_I2C_Error = 0;
 800102c:	4b1d      	ldr	r3, [pc, #116]	@ (80010a4 <BNO055_IT_Write+0x94>)
 800102e:	2200      	movs	r2, #0
 8001030:	701a      	strb	r2, [r3, #0]

    HAL_StatusTypeDef status = HAL_I2C_Mem_Write_IT(&bno_i2c,
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	b299      	uxth	r1, r3
 8001036:	79bb      	ldrb	r3, [r7, #6]
 8001038:	b29a      	uxth	r2, r3
 800103a:	88bb      	ldrh	r3, [r7, #4]
 800103c:	9301      	str	r3, [sp, #4]
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	2301      	movs	r3, #1
 8001044:	4818      	ldr	r0, [pc, #96]	@ (80010a8 <BNO055_IT_Write+0x98>)
 8001046:	f006 fcfb 	bl	8007a40 <HAL_I2C_Mem_Write_IT>
 800104a:	4603      	mov	r3, r0
 800104c:	73fb      	strb	r3, [r7, #15]
                                                    regAddr,
                                                    I2C_MEMADD_SIZE_8BIT,
                                                    pData,
                                                    len);

    if (status != HAL_OK) return status;
 800104e:	7bfb      	ldrb	r3, [r7, #15]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <BNO055_IT_Write+0x48>
 8001054:	7bfb      	ldrb	r3, [r7, #15]
 8001056:	e01e      	b.n	8001096 <BNO055_IT_Write+0x86>

    uint32_t tickstart = HAL_GetTick();
 8001058:	f003 ff5a 	bl	8004f10 <HAL_GetTick>
 800105c:	60b8      	str	r0, [r7, #8]
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 800105e:	e008      	b.n	8001072 <BNO055_IT_Write+0x62>
    {
        if ((HAL_GetTick() - tickstart) > 100) {
 8001060:	f003 ff56 	bl	8004f10 <HAL_GetTick>
 8001064:	4602      	mov	r2, r0
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	2b64      	cmp	r3, #100	@ 0x64
 800106c:	d901      	bls.n	8001072 <BNO055_IT_Write+0x62>
            return HAL_TIMEOUT;
 800106e:	2303      	movs	r3, #3
 8001070:	e011      	b.n	8001096 <BNO055_IT_Write+0x86>
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8001072:	4b0b      	ldr	r3, [pc, #44]	@ (80010a0 <BNO055_IT_Write+0x90>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	b2db      	uxtb	r3, r3
 8001078:	2b00      	cmp	r3, #0
 800107a:	d104      	bne.n	8001086 <BNO055_IT_Write+0x76>
 800107c:	4b09      	ldr	r3, [pc, #36]	@ (80010a4 <BNO055_IT_Write+0x94>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	b2db      	uxtb	r3, r3
 8001082:	2b00      	cmp	r3, #0
 8001084:	d0ec      	beq.n	8001060 <BNO055_IT_Write+0x50>
        }
    }

    return (BNO055_I2C_Error ? HAL_ERROR : HAL_OK);
 8001086:	4b07      	ldr	r3, [pc, #28]	@ (80010a4 <BNO055_IT_Write+0x94>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	b2db      	uxtb	r3, r3
 800108c:	2b00      	cmp	r3, #0
 800108e:	bf14      	ite	ne
 8001090:	2301      	movne	r3, #1
 8001092:	2300      	moveq	r3, #0
 8001094:	b2db      	uxtb	r3, r3
}
 8001096:	4618      	mov	r0, r3
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000318 	.word	0x20000318
 80010a4:	20000319 	.word	0x20000319
 80010a8:	2000042c 	.word	0x2000042c

080010ac <HAL_I2C_MemRxCpltCallback>:
 *      I2C CALLBACKS
 * ==================================================== */

// Callback khi c xong
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == bno_i2c.Instance) {
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <HAL_I2C_MemRxCpltCallback+0x28>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	429a      	cmp	r2, r3
 80010be:	d102      	bne.n	80010c6 <HAL_I2C_MemRxCpltCallback+0x1a>
        BNO055_I2C_Done = 1;
 80010c0:	4b05      	ldr	r3, [pc, #20]	@ (80010d8 <HAL_I2C_MemRxCpltCallback+0x2c>)
 80010c2:	2201      	movs	r2, #1
 80010c4:	701a      	strb	r2, [r3, #0]
    }
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	2000042c 	.word	0x2000042c
 80010d8:	20000318 	.word	0x20000318

080010dc <HAL_I2C_MemTxCpltCallback>:

// Callback khi ghi xong
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == bno_i2c.Instance) {
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <HAL_I2C_MemTxCpltCallback+0x28>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d102      	bne.n	80010f6 <HAL_I2C_MemTxCpltCallback+0x1a>
        BNO055_I2C_Done = 1;
 80010f0:	4b05      	ldr	r3, [pc, #20]	@ (8001108 <HAL_I2C_MemTxCpltCallback+0x2c>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	701a      	strb	r2, [r3, #0]
    }
}
 80010f6:	bf00      	nop
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	2000042c 	.word	0x2000042c
 8001108:	20000318 	.word	0x20000318

0800110c <HAL_I2C_ErrorCallback>:

// Callback khi c li I2C
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == bno_i2c.Instance)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	4b0c      	ldr	r3, [pc, #48]	@ (800114c <HAL_I2C_ErrorCallback+0x40>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	429a      	cmp	r2, r3
 800111e:	d111      	bne.n	8001144 <HAL_I2C_ErrorCallback+0x38>
    {
        BNO055_I2C_Error = 1;
 8001120:	4b0b      	ldr	r3, [pc, #44]	@ (8001150 <HAL_I2C_ErrorCallback+0x44>)
 8001122:	2201      	movs	r2, #1
 8001124:	701a      	strb	r2, [r3, #0]
        printf("I2C Error: %lu\r\n", hi2c->ErrorCode);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800112a:	4619      	mov	r1, r3
 800112c:	4809      	ldr	r0, [pc, #36]	@ (8001154 <HAL_I2C_ErrorCallback+0x48>)
 800112e:	f00c fe6b 	bl	800de08 <iprintf>

        // Reset li I2C bus
        HAL_I2C_DeInit(&bno_i2c);
 8001132:	4806      	ldr	r0, [pc, #24]	@ (800114c <HAL_I2C_ErrorCallback+0x40>)
 8001134:	f006 fb42 	bl	80077bc <HAL_I2C_DeInit>
        HAL_Delay(5);
 8001138:	2005      	movs	r0, #5
 800113a:	f003 fef5 	bl	8004f28 <HAL_Delay>
        HAL_I2C_Init(&bno_i2c);
 800113e:	4803      	ldr	r0, [pc, #12]	@ (800114c <HAL_I2C_ErrorCallback+0x40>)
 8001140:	f006 f9f8 	bl	8007534 <HAL_I2C_Init>
    }
}
 8001144:	bf00      	nop
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	2000042c 	.word	0x2000042c
 8001150:	20000319 	.word	0x20000319
 8001154:	08010988 	.word	0x08010988

08001158 <SelectPage>:
 * 			[PAGE_0
 * 			 PAGE_1]
 *
 * 	 @retval None
 */
void SelectPage(uint8_t page){  //BNO055 c 2 page thanh ghi: PAGE 0 v PAGE 1  Chuyn qua li gia chng.
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	71fb      	strb	r3, [r7, #7]

	if(BNO055_IT_Write(P_BNO055, PAGE_ID_ADDR, &page, 1) != HAL_OK){
 8001162:	1dfa      	adds	r2, r7, #7
 8001164:	2301      	movs	r3, #1
 8001166:	2107      	movs	r1, #7
 8001168:	2050      	movs	r0, #80	@ 0x50
 800116a:	f7ff ff51 	bl	8001010 <BNO055_IT_Write>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d002      	beq.n	800117a <SelectPage+0x22>
		printf("Register page replacement could not be set\n");
 8001174:	4804      	ldr	r0, [pc, #16]	@ (8001188 <SelectPage+0x30>)
 8001176:	f00c feaf 	bl	800ded8 <puts>
	}
	HAL_Delay(50);
 800117a:	2032      	movs	r0, #50	@ 0x32
 800117c:	f003 fed4 	bl	8004f28 <HAL_Delay>
}
 8001180:	bf00      	nop
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	080109fc 	.word	0x080109fc

0800118c <ReadData>:
 *			 SENSOR_GRAVITY
 *			 SENSOR_QUATERNION]
 *
 *   @retval Structure containing the values of the read data
 */
void ReadData(BNO055_Sensors_t *sensorData,BNO055_Sensor_Type sensors){ //c d liu cm bin
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	460b      	mov	r3, r1
 8001196:	70fb      	strb	r3, [r7, #3]
	//Da vo kiu d liu c chn (SENSOR_ACCEL, SENSOR_EULER, v.v.), c ng thanh ghi t BNO055.
	//D liu c c scale ng n v(e.g.chia cho 100.0 hoc 16.0).
	//D liu gn vo struct sensorData
	uint8_t buffer[8];

	if (sensors & SENSOR_GRAVITY) {
 8001198:	78fb      	ldrb	r3, [r7, #3]
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d058      	beq.n	8001254 <ReadData+0xc8>
		BNO055_IT_Read(P_BNO055, BNO_GRAVITY, buffer, 6);
 80011a2:	f107 0208 	add.w	r2, r7, #8
 80011a6:	2306      	movs	r3, #6
 80011a8:	212e      	movs	r1, #46	@ 0x2e
 80011aa:	2050      	movs	r0, #80	@ 0x50
 80011ac:	f7ff fee2 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Gravity.X = (float)(((int16_t)((buffer[1] << 8) | buffer[0]))/100.0); // chia cho 100  quy i ra n v chun
 80011b0:	7a7b      	ldrb	r3, [r7, #9]
 80011b2:	b21b      	sxth	r3, r3
 80011b4:	021b      	lsls	r3, r3, #8
 80011b6:	b21a      	sxth	r2, r3
 80011b8:	7a3b      	ldrb	r3, [r7, #8]
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	4313      	orrs	r3, r2
 80011be:	b21b      	sxth	r3, r3
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff f9af 	bl	8000524 <__aeabi_i2d>
 80011c6:	f04f 0200 	mov.w	r2, #0
 80011ca:	4bb6      	ldr	r3, [pc, #728]	@ (80014a4 <ReadData+0x318>)
 80011cc:	f7ff fb3e 	bl	800084c <__aeabi_ddiv>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	4610      	mov	r0, r2
 80011d6:	4619      	mov	r1, r3
 80011d8:	f7ff fce6 	bl	8000ba8 <__aeabi_d2f>
 80011dc:	4602      	mov	r2, r0
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	63da      	str	r2, [r3, #60]	@ 0x3c
		sensorData->Gravity.Y = (float)(((int16_t)((buffer[3] << 8) | buffer[2]))/100.0);
 80011e2:	7afb      	ldrb	r3, [r7, #11]
 80011e4:	b21b      	sxth	r3, r3
 80011e6:	021b      	lsls	r3, r3, #8
 80011e8:	b21a      	sxth	r2, r3
 80011ea:	7abb      	ldrb	r3, [r7, #10]
 80011ec:	b21b      	sxth	r3, r3
 80011ee:	4313      	orrs	r3, r2
 80011f0:	b21b      	sxth	r3, r3
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff f996 	bl	8000524 <__aeabi_i2d>
 80011f8:	f04f 0200 	mov.w	r2, #0
 80011fc:	4ba9      	ldr	r3, [pc, #676]	@ (80014a4 <ReadData+0x318>)
 80011fe:	f7ff fb25 	bl	800084c <__aeabi_ddiv>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	4610      	mov	r0, r2
 8001208:	4619      	mov	r1, r3
 800120a:	f7ff fccd 	bl	8000ba8 <__aeabi_d2f>
 800120e:	4602      	mov	r2, r0
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	641a      	str	r2, [r3, #64]	@ 0x40
		sensorData->Gravity.Z = (float)(((int16_t)((buffer[5] << 8) | buffer[4]))/100.0);
 8001214:	7b7b      	ldrb	r3, [r7, #13]
 8001216:	b21b      	sxth	r3, r3
 8001218:	021b      	lsls	r3, r3, #8
 800121a:	b21a      	sxth	r2, r3
 800121c:	7b3b      	ldrb	r3, [r7, #12]
 800121e:	b21b      	sxth	r3, r3
 8001220:	4313      	orrs	r3, r2
 8001222:	b21b      	sxth	r3, r3
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff f97d 	bl	8000524 <__aeabi_i2d>
 800122a:	f04f 0200 	mov.w	r2, #0
 800122e:	4b9d      	ldr	r3, [pc, #628]	@ (80014a4 <ReadData+0x318>)
 8001230:	f7ff fb0c 	bl	800084c <__aeabi_ddiv>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4610      	mov	r0, r2
 800123a:	4619      	mov	r1, r3
 800123c:	f7ff fcb4 	bl	8000ba8 <__aeabi_d2f>
 8001240:	4602      	mov	r2, r0
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	645a      	str	r2, [r3, #68]	@ 0x44
		memset(buffer, 0, sizeof(buffer));
 8001246:	f107 0308 	add.w	r3, r7, #8
 800124a:	2208      	movs	r2, #8
 800124c:	2100      	movs	r1, #0
 800124e:	4618      	mov	r0, r3
 8001250:	f00c ff8a 	bl	800e168 <memset>
	}

	if (sensors & SENSOR_QUATERNION) {
 8001254:	78fb      	ldrb	r3, [r7, #3]
 8001256:	f003 0302 	and.w	r3, r3, #2
 800125a:	2b00      	cmp	r3, #0
 800125c:	d065      	beq.n	800132a <ReadData+0x19e>
		BNO055_IT_Read(P_BNO055, BNO_QUATERNION, buffer, 8);
 800125e:	f107 0208 	add.w	r2, r7, #8
 8001262:	2308      	movs	r3, #8
 8001264:	2120      	movs	r1, #32
 8001266:	2050      	movs	r0, #80	@ 0x50
 8001268:	f7ff fe84 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Quaternion.W = (float)(((int16_t)((buffer[1] << 8) | buffer[0]))/(1<<14));
 800126c:	7a7b      	ldrb	r3, [r7, #9]
 800126e:	b21b      	sxth	r3, r3
 8001270:	021b      	lsls	r3, r3, #8
 8001272:	b21a      	sxth	r2, r3
 8001274:	7a3b      	ldrb	r3, [r7, #8]
 8001276:	b21b      	sxth	r3, r3
 8001278:	4313      	orrs	r3, r2
 800127a:	b21b      	sxth	r3, r3
 800127c:	2b00      	cmp	r3, #0
 800127e:	da02      	bge.n	8001286 <ReadData+0xfa>
 8001280:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001284:	333f      	adds	r3, #63	@ 0x3f
 8001286:	139b      	asrs	r3, r3, #14
 8001288:	b21b      	sxth	r3, r3
 800128a:	ee07 3a90 	vmov	s15, r3
 800128e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
		sensorData->Quaternion.X = (float)(((int16_t)((buffer[3] << 8) | buffer[2]))/(1<<14));
 8001298:	7afb      	ldrb	r3, [r7, #11]
 800129a:	b21b      	sxth	r3, r3
 800129c:	021b      	lsls	r3, r3, #8
 800129e:	b21a      	sxth	r2, r3
 80012a0:	7abb      	ldrb	r3, [r7, #10]
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	4313      	orrs	r3, r2
 80012a6:	b21b      	sxth	r3, r3
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	da02      	bge.n	80012b2 <ReadData+0x126>
 80012ac:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80012b0:	333f      	adds	r3, #63	@ 0x3f
 80012b2:	139b      	asrs	r3, r3, #14
 80012b4:	b21b      	sxth	r3, r3
 80012b6:	ee07 3a90 	vmov	s15, r3
 80012ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
		sensorData->Quaternion.Y = (float)(((int16_t)((buffer[5] << 8) | buffer[4]))/(1<<14));
 80012c4:	7b7b      	ldrb	r3, [r7, #13]
 80012c6:	b21b      	sxth	r3, r3
 80012c8:	021b      	lsls	r3, r3, #8
 80012ca:	b21a      	sxth	r2, r3
 80012cc:	7b3b      	ldrb	r3, [r7, #12]
 80012ce:	b21b      	sxth	r3, r3
 80012d0:	4313      	orrs	r3, r2
 80012d2:	b21b      	sxth	r3, r3
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	da02      	bge.n	80012de <ReadData+0x152>
 80012d8:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80012dc:	333f      	adds	r3, #63	@ 0x3f
 80012de:	139b      	asrs	r3, r3, #14
 80012e0:	b21b      	sxth	r3, r3
 80012e2:	ee07 3a90 	vmov	s15, r3
 80012e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
		sensorData->Quaternion.Z = (float)(((int16_t)((buffer[7] << 8) | buffer[6]))/(1<<14));
 80012f0:	7bfb      	ldrb	r3, [r7, #15]
 80012f2:	b21b      	sxth	r3, r3
 80012f4:	021b      	lsls	r3, r3, #8
 80012f6:	b21a      	sxth	r2, r3
 80012f8:	7bbb      	ldrb	r3, [r7, #14]
 80012fa:	b21b      	sxth	r3, r3
 80012fc:	4313      	orrs	r3, r2
 80012fe:	b21b      	sxth	r3, r3
 8001300:	2b00      	cmp	r3, #0
 8001302:	da02      	bge.n	800130a <ReadData+0x17e>
 8001304:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001308:	333f      	adds	r3, #63	@ 0x3f
 800130a:	139b      	asrs	r3, r3, #14
 800130c:	b21b      	sxth	r3, r3
 800130e:	ee07 3a90 	vmov	s15, r3
 8001312:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
		memset(buffer, 0, sizeof(buffer));
 800131c:	f107 0308 	add.w	r3, r7, #8
 8001320:	2208      	movs	r2, #8
 8001322:	2100      	movs	r1, #0
 8001324:	4618      	mov	r0, r3
 8001326:	f00c ff1f 	bl	800e168 <memset>
	}

	if (sensors & SENSOR_LINACC) {
 800132a:	78fb      	ldrb	r3, [r7, #3]
 800132c:	f003 0304 	and.w	r3, r3, #4
 8001330:	2b00      	cmp	r3, #0
 8001332:	d058      	beq.n	80013e6 <ReadData+0x25a>
		BNO055_IT_Read(P_BNO055, BNO_LINACC, buffer, 6);
 8001334:	f107 0208 	add.w	r2, r7, #8
 8001338:	2306      	movs	r3, #6
 800133a:	2128      	movs	r1, #40	@ 0x28
 800133c:	2050      	movs	r0, #80	@ 0x50
 800133e:	f7ff fe19 	bl	8000f74 <BNO055_IT_Read>
		sensorData->LineerAcc.X = (float)(((int16_t)((buffer[1] << 8) | buffer[0]))/100.0);
 8001342:	7a7b      	ldrb	r3, [r7, #9]
 8001344:	b21b      	sxth	r3, r3
 8001346:	021b      	lsls	r3, r3, #8
 8001348:	b21a      	sxth	r2, r3
 800134a:	7a3b      	ldrb	r3, [r7, #8]
 800134c:	b21b      	sxth	r3, r3
 800134e:	4313      	orrs	r3, r2
 8001350:	b21b      	sxth	r3, r3
 8001352:	4618      	mov	r0, r3
 8001354:	f7ff f8e6 	bl	8000524 <__aeabi_i2d>
 8001358:	f04f 0200 	mov.w	r2, #0
 800135c:	4b51      	ldr	r3, [pc, #324]	@ (80014a4 <ReadData+0x318>)
 800135e:	f7ff fa75 	bl	800084c <__aeabi_ddiv>
 8001362:	4602      	mov	r2, r0
 8001364:	460b      	mov	r3, r1
 8001366:	4610      	mov	r0, r2
 8001368:	4619      	mov	r1, r3
 800136a:	f7ff fc1d 	bl	8000ba8 <__aeabi_d2f>
 800136e:	4602      	mov	r2, r0
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	631a      	str	r2, [r3, #48]	@ 0x30
		sensorData->LineerAcc.Y = (float)(((int16_t)((buffer[3] << 8) | buffer[2]))/100.0);
 8001374:	7afb      	ldrb	r3, [r7, #11]
 8001376:	b21b      	sxth	r3, r3
 8001378:	021b      	lsls	r3, r3, #8
 800137a:	b21a      	sxth	r2, r3
 800137c:	7abb      	ldrb	r3, [r7, #10]
 800137e:	b21b      	sxth	r3, r3
 8001380:	4313      	orrs	r3, r2
 8001382:	b21b      	sxth	r3, r3
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff f8cd 	bl	8000524 <__aeabi_i2d>
 800138a:	f04f 0200 	mov.w	r2, #0
 800138e:	4b45      	ldr	r3, [pc, #276]	@ (80014a4 <ReadData+0x318>)
 8001390:	f7ff fa5c 	bl	800084c <__aeabi_ddiv>
 8001394:	4602      	mov	r2, r0
 8001396:	460b      	mov	r3, r1
 8001398:	4610      	mov	r0, r2
 800139a:	4619      	mov	r1, r3
 800139c:	f7ff fc04 	bl	8000ba8 <__aeabi_d2f>
 80013a0:	4602      	mov	r2, r0
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	635a      	str	r2, [r3, #52]	@ 0x34
		sensorData->LineerAcc.Z = (float)(((int16_t)((buffer[5] << 8) | buffer[4]))/100.0);
 80013a6:	7b7b      	ldrb	r3, [r7, #13]
 80013a8:	b21b      	sxth	r3, r3
 80013aa:	021b      	lsls	r3, r3, #8
 80013ac:	b21a      	sxth	r2, r3
 80013ae:	7b3b      	ldrb	r3, [r7, #12]
 80013b0:	b21b      	sxth	r3, r3
 80013b2:	4313      	orrs	r3, r2
 80013b4:	b21b      	sxth	r3, r3
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff f8b4 	bl	8000524 <__aeabi_i2d>
 80013bc:	f04f 0200 	mov.w	r2, #0
 80013c0:	4b38      	ldr	r3, [pc, #224]	@ (80014a4 <ReadData+0x318>)
 80013c2:	f7ff fa43 	bl	800084c <__aeabi_ddiv>
 80013c6:	4602      	mov	r2, r0
 80013c8:	460b      	mov	r3, r1
 80013ca:	4610      	mov	r0, r2
 80013cc:	4619      	mov	r1, r3
 80013ce:	f7ff fbeb 	bl	8000ba8 <__aeabi_d2f>
 80013d2:	4602      	mov	r2, r0
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	639a      	str	r2, [r3, #56]	@ 0x38
		memset(buffer, 0, sizeof(buffer));
 80013d8:	f107 0308 	add.w	r3, r7, #8
 80013dc:	2208      	movs	r2, #8
 80013de:	2100      	movs	r1, #0
 80013e0:	4618      	mov	r0, r3
 80013e2:	f00c fec1 	bl	800e168 <memset>
	}

	if (sensors & SENSOR_GYRO) {
 80013e6:	78fb      	ldrb	r3, [r7, #3]
 80013e8:	f003 0308 	and.w	r3, r3, #8
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d05d      	beq.n	80014ac <ReadData+0x320>
		BNO055_IT_Read(P_BNO055, BNO_GYRO, buffer, 6);
 80013f0:	f107 0208 	add.w	r2, r7, #8
 80013f4:	2306      	movs	r3, #6
 80013f6:	2114      	movs	r1, #20
 80013f8:	2050      	movs	r0, #80	@ 0x50
 80013fa:	f7ff fdbb 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Gyro.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/16.0);
 80013fe:	7a7b      	ldrb	r3, [r7, #9]
 8001400:	b21b      	sxth	r3, r3
 8001402:	021b      	lsls	r3, r3, #8
 8001404:	b21a      	sxth	r2, r3
 8001406:	7a3b      	ldrb	r3, [r7, #8]
 8001408:	b21b      	sxth	r3, r3
 800140a:	4313      	orrs	r3, r2
 800140c:	b21b      	sxth	r3, r3
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff f888 	bl	8000524 <__aeabi_i2d>
 8001414:	f04f 0200 	mov.w	r2, #0
 8001418:	4b23      	ldr	r3, [pc, #140]	@ (80014a8 <ReadData+0x31c>)
 800141a:	f7ff fa17 	bl	800084c <__aeabi_ddiv>
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	4610      	mov	r0, r2
 8001424:	4619      	mov	r1, r3
 8001426:	f7ff fbbf 	bl	8000ba8 <__aeabi_d2f>
 800142a:	4602      	mov	r2, r0
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	60da      	str	r2, [r3, #12]
		sensorData->Gyro.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/16.0);
 8001430:	7afb      	ldrb	r3, [r7, #11]
 8001432:	b21b      	sxth	r3, r3
 8001434:	021b      	lsls	r3, r3, #8
 8001436:	b21a      	sxth	r2, r3
 8001438:	7abb      	ldrb	r3, [r7, #10]
 800143a:	b21b      	sxth	r3, r3
 800143c:	4313      	orrs	r3, r2
 800143e:	b21b      	sxth	r3, r3
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff f86f 	bl	8000524 <__aeabi_i2d>
 8001446:	f04f 0200 	mov.w	r2, #0
 800144a:	4b17      	ldr	r3, [pc, #92]	@ (80014a8 <ReadData+0x31c>)
 800144c:	f7ff f9fe 	bl	800084c <__aeabi_ddiv>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
 8001454:	4610      	mov	r0, r2
 8001456:	4619      	mov	r1, r3
 8001458:	f7ff fba6 	bl	8000ba8 <__aeabi_d2f>
 800145c:	4602      	mov	r2, r0
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	611a      	str	r2, [r3, #16]
		sensorData->Gyro.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/16.0);
 8001462:	7b7b      	ldrb	r3, [r7, #13]
 8001464:	b21b      	sxth	r3, r3
 8001466:	021b      	lsls	r3, r3, #8
 8001468:	b21a      	sxth	r2, r3
 800146a:	7b3b      	ldrb	r3, [r7, #12]
 800146c:	b21b      	sxth	r3, r3
 800146e:	4313      	orrs	r3, r2
 8001470:	b21b      	sxth	r3, r3
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff f856 	bl	8000524 <__aeabi_i2d>
 8001478:	f04f 0200 	mov.w	r2, #0
 800147c:	4b0a      	ldr	r3, [pc, #40]	@ (80014a8 <ReadData+0x31c>)
 800147e:	f7ff f9e5 	bl	800084c <__aeabi_ddiv>
 8001482:	4602      	mov	r2, r0
 8001484:	460b      	mov	r3, r1
 8001486:	4610      	mov	r0, r2
 8001488:	4619      	mov	r1, r3
 800148a:	f7ff fb8d 	bl	8000ba8 <__aeabi_d2f>
 800148e:	4602      	mov	r2, r0
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	615a      	str	r2, [r3, #20]
		memset(buffer, 0, sizeof(buffer));
 8001494:	f107 0308 	add.w	r3, r7, #8
 8001498:	2208      	movs	r2, #8
 800149a:	2100      	movs	r1, #0
 800149c:	4618      	mov	r0, r3
 800149e:	f00c fe63 	bl	800e168 <memset>
 80014a2:	e003      	b.n	80014ac <ReadData+0x320>
 80014a4:	40590000 	.word	0x40590000
 80014a8:	40300000 	.word	0x40300000
	}
	if (sensors & SENSOR_ACCEL) {
 80014ac:	78fb      	ldrb	r3, [r7, #3]
 80014ae:	f003 0310 	and.w	r3, r3, #16
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d058      	beq.n	8001568 <ReadData+0x3dc>
		BNO055_IT_Read(P_BNO055, BNO_ACCEL, buffer, 6);
 80014b6:	f107 0208 	add.w	r2, r7, #8
 80014ba:	2306      	movs	r3, #6
 80014bc:	2108      	movs	r1, #8
 80014be:	2050      	movs	r0, #80	@ 0x50
 80014c0:	f7ff fd58 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Accel.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/100.0);
 80014c4:	7a7b      	ldrb	r3, [r7, #9]
 80014c6:	b21b      	sxth	r3, r3
 80014c8:	021b      	lsls	r3, r3, #8
 80014ca:	b21a      	sxth	r2, r3
 80014cc:	7a3b      	ldrb	r3, [r7, #8]
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	4313      	orrs	r3, r2
 80014d2:	b21b      	sxth	r3, r3
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff f825 	bl	8000524 <__aeabi_i2d>
 80014da:	f04f 0200 	mov.w	r2, #0
 80014de:	4b82      	ldr	r3, [pc, #520]	@ (80016e8 <ReadData+0x55c>)
 80014e0:	f7ff f9b4 	bl	800084c <__aeabi_ddiv>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	4610      	mov	r0, r2
 80014ea:	4619      	mov	r1, r3
 80014ec:	f7ff fb5c 	bl	8000ba8 <__aeabi_d2f>
 80014f0:	4602      	mov	r2, r0
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	601a      	str	r2, [r3, #0]
		sensorData->Accel.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/100.0);
 80014f6:	7afb      	ldrb	r3, [r7, #11]
 80014f8:	b21b      	sxth	r3, r3
 80014fa:	021b      	lsls	r3, r3, #8
 80014fc:	b21a      	sxth	r2, r3
 80014fe:	7abb      	ldrb	r3, [r7, #10]
 8001500:	b21b      	sxth	r3, r3
 8001502:	4313      	orrs	r3, r2
 8001504:	b21b      	sxth	r3, r3
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff f80c 	bl	8000524 <__aeabi_i2d>
 800150c:	f04f 0200 	mov.w	r2, #0
 8001510:	4b75      	ldr	r3, [pc, #468]	@ (80016e8 <ReadData+0x55c>)
 8001512:	f7ff f99b 	bl	800084c <__aeabi_ddiv>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	4610      	mov	r0, r2
 800151c:	4619      	mov	r1, r3
 800151e:	f7ff fb43 	bl	8000ba8 <__aeabi_d2f>
 8001522:	4602      	mov	r2, r0
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	605a      	str	r2, [r3, #4]
		sensorData->Accel.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/100.0);
 8001528:	7b7b      	ldrb	r3, [r7, #13]
 800152a:	b21b      	sxth	r3, r3
 800152c:	021b      	lsls	r3, r3, #8
 800152e:	b21a      	sxth	r2, r3
 8001530:	7b3b      	ldrb	r3, [r7, #12]
 8001532:	b21b      	sxth	r3, r3
 8001534:	4313      	orrs	r3, r2
 8001536:	b21b      	sxth	r3, r3
 8001538:	4618      	mov	r0, r3
 800153a:	f7fe fff3 	bl	8000524 <__aeabi_i2d>
 800153e:	f04f 0200 	mov.w	r2, #0
 8001542:	4b69      	ldr	r3, [pc, #420]	@ (80016e8 <ReadData+0x55c>)
 8001544:	f7ff f982 	bl	800084c <__aeabi_ddiv>
 8001548:	4602      	mov	r2, r0
 800154a:	460b      	mov	r3, r1
 800154c:	4610      	mov	r0, r2
 800154e:	4619      	mov	r1, r3
 8001550:	f7ff fb2a 	bl	8000ba8 <__aeabi_d2f>
 8001554:	4602      	mov	r2, r0
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	609a      	str	r2, [r3, #8]
		memset(buffer, 0, sizeof(buffer));
 800155a:	f107 0308 	add.w	r3, r7, #8
 800155e:	2208      	movs	r2, #8
 8001560:	2100      	movs	r1, #0
 8001562:	4618      	mov	r0, r3
 8001564:	f00c fe00 	bl	800e168 <memset>
	}
	if (sensors & SENSOR_MAG) {
 8001568:	78fb      	ldrb	r3, [r7, #3]
 800156a:	f003 0320 	and.w	r3, r3, #32
 800156e:	2b00      	cmp	r3, #0
 8001570:	d058      	beq.n	8001624 <ReadData+0x498>
		BNO055_IT_Read(P_BNO055, BNO_MAG, buffer, 6);
 8001572:	f107 0208 	add.w	r2, r7, #8
 8001576:	2306      	movs	r3, #6
 8001578:	210e      	movs	r1, #14
 800157a:	2050      	movs	r0, #80	@ 0x50
 800157c:	f7ff fcfa 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Magneto.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/16.0);
 8001580:	7a7b      	ldrb	r3, [r7, #9]
 8001582:	b21b      	sxth	r3, r3
 8001584:	021b      	lsls	r3, r3, #8
 8001586:	b21a      	sxth	r2, r3
 8001588:	7a3b      	ldrb	r3, [r7, #8]
 800158a:	b21b      	sxth	r3, r3
 800158c:	4313      	orrs	r3, r2
 800158e:	b21b      	sxth	r3, r3
 8001590:	4618      	mov	r0, r3
 8001592:	f7fe ffc7 	bl	8000524 <__aeabi_i2d>
 8001596:	f04f 0200 	mov.w	r2, #0
 800159a:	4b54      	ldr	r3, [pc, #336]	@ (80016ec <ReadData+0x560>)
 800159c:	f7ff f956 	bl	800084c <__aeabi_ddiv>
 80015a0:	4602      	mov	r2, r0
 80015a2:	460b      	mov	r3, r1
 80015a4:	4610      	mov	r0, r2
 80015a6:	4619      	mov	r1, r3
 80015a8:	f7ff fafe 	bl	8000ba8 <__aeabi_d2f>
 80015ac:	4602      	mov	r2, r0
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	619a      	str	r2, [r3, #24]
		sensorData->Magneto.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/16.0);
 80015b2:	7afb      	ldrb	r3, [r7, #11]
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	021b      	lsls	r3, r3, #8
 80015b8:	b21a      	sxth	r2, r3
 80015ba:	7abb      	ldrb	r3, [r7, #10]
 80015bc:	b21b      	sxth	r3, r3
 80015be:	4313      	orrs	r3, r2
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7fe ffae 	bl	8000524 <__aeabi_i2d>
 80015c8:	f04f 0200 	mov.w	r2, #0
 80015cc:	4b47      	ldr	r3, [pc, #284]	@ (80016ec <ReadData+0x560>)
 80015ce:	f7ff f93d 	bl	800084c <__aeabi_ddiv>
 80015d2:	4602      	mov	r2, r0
 80015d4:	460b      	mov	r3, r1
 80015d6:	4610      	mov	r0, r2
 80015d8:	4619      	mov	r1, r3
 80015da:	f7ff fae5 	bl	8000ba8 <__aeabi_d2f>
 80015de:	4602      	mov	r2, r0
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	61da      	str	r2, [r3, #28]
		sensorData->Magneto.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/16.0);
 80015e4:	7b7b      	ldrb	r3, [r7, #13]
 80015e6:	b21b      	sxth	r3, r3
 80015e8:	021b      	lsls	r3, r3, #8
 80015ea:	b21a      	sxth	r2, r3
 80015ec:	7b3b      	ldrb	r3, [r7, #12]
 80015ee:	b21b      	sxth	r3, r3
 80015f0:	4313      	orrs	r3, r2
 80015f2:	b21b      	sxth	r3, r3
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7fe ff95 	bl	8000524 <__aeabi_i2d>
 80015fa:	f04f 0200 	mov.w	r2, #0
 80015fe:	4b3b      	ldr	r3, [pc, #236]	@ (80016ec <ReadData+0x560>)
 8001600:	f7ff f924 	bl	800084c <__aeabi_ddiv>
 8001604:	4602      	mov	r2, r0
 8001606:	460b      	mov	r3, r1
 8001608:	4610      	mov	r0, r2
 800160a:	4619      	mov	r1, r3
 800160c:	f7ff facc 	bl	8000ba8 <__aeabi_d2f>
 8001610:	4602      	mov	r2, r0
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	621a      	str	r2, [r3, #32]
		memset(buffer, 0, sizeof(buffer));
 8001616:	f107 0308 	add.w	r3, r7, #8
 800161a:	2208      	movs	r2, #8
 800161c:	2100      	movs	r1, #0
 800161e:	4618      	mov	r0, r3
 8001620:	f00c fda2 	bl	800e168 <memset>
	}
	if (sensors & SENSOR_EULER) {
 8001624:	78fb      	ldrb	r3, [r7, #3]
 8001626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800162a:	2b00      	cmp	r3, #0
 800162c:	d058      	beq.n	80016e0 <ReadData+0x554>
		BNO055_IT_Read(P_BNO055, BNO_EULER, buffer, 6);
 800162e:	f107 0208 	add.w	r2, r7, #8
 8001632:	2306      	movs	r3, #6
 8001634:	211a      	movs	r1, #26
 8001636:	2050      	movs	r0, #80	@ 0x50
 8001638:	f7ff fc9c 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Euler.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/16.0);
 800163c:	7a7b      	ldrb	r3, [r7, #9]
 800163e:	b21b      	sxth	r3, r3
 8001640:	021b      	lsls	r3, r3, #8
 8001642:	b21a      	sxth	r2, r3
 8001644:	7a3b      	ldrb	r3, [r7, #8]
 8001646:	b21b      	sxth	r3, r3
 8001648:	4313      	orrs	r3, r2
 800164a:	b21b      	sxth	r3, r3
 800164c:	4618      	mov	r0, r3
 800164e:	f7fe ff69 	bl	8000524 <__aeabi_i2d>
 8001652:	f04f 0200 	mov.w	r2, #0
 8001656:	4b25      	ldr	r3, [pc, #148]	@ (80016ec <ReadData+0x560>)
 8001658:	f7ff f8f8 	bl	800084c <__aeabi_ddiv>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4610      	mov	r0, r2
 8001662:	4619      	mov	r1, r3
 8001664:	f7ff faa0 	bl	8000ba8 <__aeabi_d2f>
 8001668:	4602      	mov	r2, r0
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	625a      	str	r2, [r3, #36]	@ 0x24
		sensorData->Euler.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/16.0);
 800166e:	7afb      	ldrb	r3, [r7, #11]
 8001670:	b21b      	sxth	r3, r3
 8001672:	021b      	lsls	r3, r3, #8
 8001674:	b21a      	sxth	r2, r3
 8001676:	7abb      	ldrb	r3, [r7, #10]
 8001678:	b21b      	sxth	r3, r3
 800167a:	4313      	orrs	r3, r2
 800167c:	b21b      	sxth	r3, r3
 800167e:	4618      	mov	r0, r3
 8001680:	f7fe ff50 	bl	8000524 <__aeabi_i2d>
 8001684:	f04f 0200 	mov.w	r2, #0
 8001688:	4b18      	ldr	r3, [pc, #96]	@ (80016ec <ReadData+0x560>)
 800168a:	f7ff f8df 	bl	800084c <__aeabi_ddiv>
 800168e:	4602      	mov	r2, r0
 8001690:	460b      	mov	r3, r1
 8001692:	4610      	mov	r0, r2
 8001694:	4619      	mov	r1, r3
 8001696:	f7ff fa87 	bl	8000ba8 <__aeabi_d2f>
 800169a:	4602      	mov	r2, r0
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	629a      	str	r2, [r3, #40]	@ 0x28
		sensorData->Euler.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/16.0);
 80016a0:	7b7b      	ldrb	r3, [r7, #13]
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	021b      	lsls	r3, r3, #8
 80016a6:	b21a      	sxth	r2, r3
 80016a8:	7b3b      	ldrb	r3, [r7, #12]
 80016aa:	b21b      	sxth	r3, r3
 80016ac:	4313      	orrs	r3, r2
 80016ae:	b21b      	sxth	r3, r3
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7fe ff37 	bl	8000524 <__aeabi_i2d>
 80016b6:	f04f 0200 	mov.w	r2, #0
 80016ba:	4b0c      	ldr	r3, [pc, #48]	@ (80016ec <ReadData+0x560>)
 80016bc:	f7ff f8c6 	bl	800084c <__aeabi_ddiv>
 80016c0:	4602      	mov	r2, r0
 80016c2:	460b      	mov	r3, r1
 80016c4:	4610      	mov	r0, r2
 80016c6:	4619      	mov	r1, r3
 80016c8:	f7ff fa6e 	bl	8000ba8 <__aeabi_d2f>
 80016cc:	4602      	mov	r2, r0
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	62da      	str	r2, [r3, #44]	@ 0x2c
		memset(buffer, 0, sizeof(buffer));
 80016d2:	f107 0308 	add.w	r3, r7, #8
 80016d6:	2208      	movs	r2, #8
 80016d8:	2100      	movs	r1, #0
 80016da:	4618      	mov	r0, r3
 80016dc:	f00c fd44 	bl	800e168 <memset>
	}
}
 80016e0:	bf00      	nop
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40590000 	.word	0x40590000
 80016ec:	40300000 	.word	0x40300000

080016f0 <Set_Operation_Mode>:
 *            NDOF_FMC_OFF
 *            NDOF]
 *
 *  @retval None
 */
void Set_Operation_Mode(Op_Modes_t Mode){ //t ch  hot ng (e.g. NDOF, IMU, CONFIG_MODE...)
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	71fb      	strb	r3, [r7, #7]

	SelectPage(PAGE_0);
 80016fa:	2000      	movs	r0, #0
 80016fc:	f7ff fd2c 	bl	8001158 <SelectPage>
	if(BNO055_IT_Write(P_BNO055, OPR_MODE_ADDR, &Mode, 1) != HAL_OK){
 8001700:	1dfa      	adds	r2, r7, #7
 8001702:	2301      	movs	r3, #1
 8001704:	213d      	movs	r1, #61	@ 0x3d
 8001706:	2050      	movs	r0, #80	@ 0x50
 8001708:	f7ff fc82 	bl	8001010 <BNO055_IT_Write>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d003      	beq.n	800171a <Set_Operation_Mode+0x2a>
		printf("Operation mode could not be set!\n");
 8001712:	480a      	ldr	r0, [pc, #40]	@ (800173c <Set_Operation_Mode+0x4c>)
 8001714:	f00c fbe0 	bl	800ded8 <puts>
 8001718:	e002      	b.n	8001720 <Set_Operation_Mode+0x30>
	}
	else printf("Operation mode switching succeeded.\n");
 800171a:	4809      	ldr	r0, [pc, #36]	@ (8001740 <Set_Operation_Mode+0x50>)
 800171c:	f00c fbdc 	bl	800ded8 <puts>

	if(Mode == CONFIG_MODE) HAL_Delay(19);
 8001720:	79fb      	ldrb	r3, [r7, #7]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d103      	bne.n	800172e <Set_Operation_Mode+0x3e>
 8001726:	2013      	movs	r0, #19
 8001728:	f003 fbfe 	bl	8004f28 <HAL_Delay>
	else HAL_Delay(9);
}
 800172c:	e002      	b.n	8001734 <Set_Operation_Mode+0x44>
	else HAL_Delay(9);
 800172e:	2009      	movs	r0, #9
 8001730:	f003 fbfa 	bl	8004f28 <HAL_Delay>
}
 8001734:	bf00      	nop
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	08010a44 	.word	0x08010a44
 8001740:	08010a68 	.word	0x08010a68

08001744 <SetPowerMODE>:
 *            BNO055_LOWPOWER_MODE
 *            BNO055_SUSPEND_MODE]
 *
 *  @retval None
 */
void SetPowerMODE(uint8_t BNO055_){ //Cu hnh power mode: Normal, Low-power, Suspend.
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	4603      	mov	r3, r0
 800174c:	71fb      	strb	r3, [r7, #7]

	if(BNO055_IT_Write(P_BNO055, PWR_MODE_ADDR, &BNO055_, 1) != HAL_OK)
 800174e:	1dfa      	adds	r2, r7, #7
 8001750:	2301      	movs	r3, #1
 8001752:	213e      	movs	r1, #62	@ 0x3e
 8001754:	2050      	movs	r0, #80	@ 0x50
 8001756:	f7ff fc5b 	bl	8001010 <BNO055_IT_Write>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d003      	beq.n	8001768 <SetPowerMODE+0x24>
	{
		printf("Power mode could not be set!\n");
 8001760:	4806      	ldr	r0, [pc, #24]	@ (800177c <SetPowerMODE+0x38>)
 8001762:	f00c fbb9 	bl	800ded8 <puts>
 8001766:	e002      	b.n	800176e <SetPowerMODE+0x2a>
	}
	else
	{
		printf("Power mode switching succeeded.\n");
 8001768:	4805      	ldr	r0, [pc, #20]	@ (8001780 <SetPowerMODE+0x3c>)
 800176a:	f00c fbb5 	bl	800ded8 <puts>
	}
	HAL_Delay(50);
 800176e:	2032      	movs	r0, #50	@ 0x32
 8001770:	f003 fbda 	bl	8004f28 <HAL_Delay>
}
 8001774:	bf00      	nop
 8001776:	3708      	adds	r7, #8
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	08010a8c 	.word	0x08010a8c
 8001780:	08010aac 	.word	0x08010aac

08001784 <Clock_Source>:
 *           [CLOCK_EXTERNAL
 *            CLOCK_INTERNAL]
 *
 *  @retval None
 */
void Clock_Source(uint8_t source) { //Chn xung clock ni/ngoi.
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	71fb      	strb	r3, [r7, #7]

	//7th bit: External Crystal=1; Internal Crystal=0
	BNO055_IT_Write(P_BNO055, SYS_TRIGGER_ADDR, &source, 1);
 800178e:	1dfa      	adds	r2, r7, #7
 8001790:	2301      	movs	r3, #1
 8001792:	213f      	movs	r1, #63	@ 0x3f
 8001794:	2050      	movs	r0, #80	@ 0x50
 8001796:	f7ff fc3b 	bl	8001010 <BNO055_IT_Write>
}
 800179a:	bf00      	nop
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <BNO055_Axis>:
 *  @param  remapcode and signcode
 *         	Default Parameters:[DEFAULT_AXIS_REMAP(0x24), DEFAULT_AXIS_SIGN(0x00)]
 *
 *  @retval None
 */
void BNO055_Axis(uint8_t remap, uint8_t sign){ // Chuyn i trc (Axis remap)
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b082      	sub	sp, #8
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	4603      	mov	r3, r0
 80017aa:	460a      	mov	r2, r1
 80017ac:	71fb      	strb	r3, [r7, #7]
 80017ae:	4613      	mov	r3, r2
 80017b0:	71bb      	strb	r3, [r7, #6]

	//Gn li trc XYZ hoc o du (khi lp cm bin khng ng hng).
	//V d : nu gn nghing 90, c th i trc  kt qu ng.

	BNO055_IT_Write(P_BNO055, AXIS_MAP_CONFIG_ADDR, &remap, 1);
 80017b2:	1dfa      	adds	r2, r7, #7
 80017b4:	2301      	movs	r3, #1
 80017b6:	2141      	movs	r1, #65	@ 0x41
 80017b8:	2050      	movs	r0, #80	@ 0x50
 80017ba:	f7ff fc29 	bl	8001010 <BNO055_IT_Write>
	HAL_Delay(20);
 80017be:	2014      	movs	r0, #20
 80017c0:	f003 fbb2 	bl	8004f28 <HAL_Delay>
	BNO055_IT_Write(P_BNO055, AXIS_MAP_SIGN_ADDR, &sign, 1);
 80017c4:	1dba      	adds	r2, r7, #6
 80017c6:	2301      	movs	r3, #1
 80017c8:	2142      	movs	r1, #66	@ 0x42
 80017ca:	2050      	movs	r0, #80	@ 0x50
 80017cc:	f7ff fc20 	bl	8001010 <BNO055_IT_Write>
	HAL_Delay(100);
 80017d0:	2064      	movs	r0, #100	@ 0x64
 80017d2:	f003 fba9 	bl	8004f28 <HAL_Delay>
}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <SET_Accel_Range>:
 *            Range_8G
 *            Range_16G]
 *
 *  @retval None
 */
void SET_Accel_Range(uint8_t range){
 80017de:	b580      	push	{r7, lr}
 80017e0:	b082      	sub	sp, #8
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	4603      	mov	r3, r0
 80017e6:	71fb      	strb	r3, [r7, #7]

	BNO055_IT_Write(P_BNO055, ACC_CONFIG_ADDR, &range, 1);
 80017e8:	1dfa      	adds	r2, r7, #7
 80017ea:	2301      	movs	r3, #1
 80017ec:	2108      	movs	r1, #8
 80017ee:	2050      	movs	r0, #80	@ 0x50
 80017f0:	f7ff fc0e 	bl	8001010 <BNO055_IT_Write>
	HAL_Delay(100);
 80017f4:	2064      	movs	r0, #100	@ 0x64
 80017f6:	f003 fb97 	bl	8004f28 <HAL_Delay>
}
 80017fa:	bf00      	nop
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
	...

08001804 <BNO055_Init>:
  * @param  Init argument to a BNO055_Init_t structure that contains
  *         the configuration information for the BNO055 device.
  *
  * @retval None
  */
void BNO055_Init(void){  //Khi to ton b cm bin
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
	//t page = 0, chn clock, map trc, chn n v(m / s hay g)
	//t ch  ngun
	//t ch  hot ng chnh(v d NDOF)
    BNO055_Init_t Init;

    Init.Unit_Sel     = UNIT_ORI_WINDOWS | UNIT_TEMP_CELCIUS | UNIT_EUL_DEG | UNIT_GYRO_DPS | UNIT_ACC_MS2;
 800180a:	2300      	movs	r3, #0
 800180c:	723b      	strb	r3, [r7, #8]
    Init.Axis         = DEFAULT_AXIS_REMAP;
 800180e:	2324      	movs	r3, #36	@ 0x24
 8001810:	727b      	strb	r3, [r7, #9]
    Init.Axis_sign    = DEFAULT_AXIS_SIGN;
 8001812:	2300      	movs	r3, #0
 8001814:	72bb      	strb	r3, [r7, #10]
    Init.Mode         = BNO055_NORMAL_MODE;
 8001816:	2300      	movs	r3, #0
 8001818:	72fb      	strb	r3, [r7, #11]
    Init.OP_Modes     = NDOF;
 800181a:	230c      	movs	r3, #12
 800181c:	733b      	strb	r3, [r7, #12]
    Init.Clock_Source = CLOCK_INTERNAL;
 800181e:	2300      	movs	r3, #0
 8001820:	737b      	strb	r3, [r7, #13]
    Init.ACC_Range    = Range_2G;
 8001822:	2300      	movs	r3, #0
 8001824:	73bb      	strb	r3, [r7, #14]

	//Set operation mode to config_mode for initialize all register
	Set_Operation_Mode(CONFIG_MODE); // cu hnh
 8001826:	2000      	movs	r0, #0
 8001828:	f7ff ff62 	bl	80016f0 <Set_Operation_Mode>
	HAL_Delay(50);
 800182c:	2032      	movs	r0, #50	@ 0x32
 800182e:	f003 fb7b 	bl	8004f28 <HAL_Delay>
	/*
	 * Set register page number to 1
	 * Configure Accelerometer range
	 */
	SelectPage(PAGE_1);
 8001832:	2001      	movs	r0, #1
 8001834:	f7ff fc90 	bl	8001158 <SelectPage>
	SET_Accel_Range(Init.ACC_Range);
 8001838:	7bbb      	ldrb	r3, [r7, #14]
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff ffcf 	bl	80017de <SET_Accel_Range>
	HAL_Delay(50);
 8001840:	2032      	movs	r0, #50	@ 0x32
 8001842:	f003 fb71 	bl	8004f28 <HAL_Delay>

	//Set register page number to 0
	SelectPage(PAGE_0);
 8001846:	2000      	movs	r0, #0
 8001848:	f7ff fc86 	bl	8001158 <SelectPage>
	HAL_Delay(50);
 800184c:	2032      	movs	r0, #50	@ 0x32
 800184e:	f003 fb6b 	bl	8004f28 <HAL_Delay>

	//Read clock status. If status=0 then it is free to configure the clock source
	uint8_t status;
	BNO055_IT_Read(P_BNO055, SYS_CLK_STATUS_ADDR, &status, 1);
 8001852:	1dfa      	adds	r2, r7, #7
 8001854:	2301      	movs	r3, #1
 8001856:	2138      	movs	r1, #56	@ 0x38
 8001858:	2050      	movs	r0, #80	@ 0x50
 800185a:	f7ff fb8b 	bl	8000f74 <BNO055_IT_Read>
	HAL_Delay(50);
 800185e:	2032      	movs	r0, #50	@ 0x32
 8001860:	f003 fb62 	bl	8004f28 <HAL_Delay>
	//Checking if the status bit is 0
	if(status == 0)
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d106      	bne.n	8001878 <BNO055_Init+0x74>
	{
		//Changing clock source
		Clock_Source(Init.Clock_Source);
 800186a:	7b7b      	ldrb	r3, [r7, #13]
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff ff89 	bl	8001784 <Clock_Source>
		HAL_Delay(100);
 8001872:	2064      	movs	r0, #100	@ 0x64
 8001874:	f003 fb58 	bl	8004f28 <HAL_Delay>
	}

	//Configure axis remapping and signing
	BNO055_Axis(Init.Axis, Init.Axis_sign);
 8001878:	7a7b      	ldrb	r3, [r7, #9]
 800187a:	7aba      	ldrb	r2, [r7, #10]
 800187c:	4611      	mov	r1, r2
 800187e:	4618      	mov	r0, r3
 8001880:	f7ff ff8f 	bl	80017a2 <BNO055_Axis>
	HAL_Delay(100);
 8001884:	2064      	movs	r0, #100	@ 0x64
 8001886:	f003 fb4f 	bl	8004f28 <HAL_Delay>

	//Configure data output format and the measurement unit
	BNO055_IT_Write(P_BNO055, UNIT_SEL_ADDR, &Init.Unit_Sel, 1);
 800188a:	f107 0208 	add.w	r2, r7, #8
 800188e:	2301      	movs	r3, #1
 8001890:	213b      	movs	r1, #59	@ 0x3b
 8001892:	2050      	movs	r0, #80	@ 0x50
 8001894:	f7ff fbbc 	bl	8001010 <BNO055_IT_Write>
	HAL_Delay(100);
 8001898:	2064      	movs	r0, #100	@ 0x64
 800189a:	f003 fb45 	bl	8004f28 <HAL_Delay>

	//Set power mode
	SetPowerMODE(Init.Mode);
 800189e:	7afb      	ldrb	r3, [r7, #11]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff ff4f 	bl	8001744 <SetPowerMODE>
	HAL_Delay(100);
 80018a6:	2064      	movs	r0, #100	@ 0x64
 80018a8:	f003 fb3e 	bl	8004f28 <HAL_Delay>

	//Set operation mode
	Set_Operation_Mode(Init.OP_Modes);
 80018ac:	7b3b      	ldrb	r3, [r7, #12]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff ff1e 	bl	80016f0 <Set_Operation_Mode>
	HAL_Delay(100);
 80018b4:	2064      	movs	r0, #100	@ 0x64
 80018b6:	f003 fb37 	bl	8004f28 <HAL_Delay>

	printf("BNO055 Initialization process is done!\n");
 80018ba:	4803      	ldr	r0, [pc, #12]	@ (80018c8 <BNO055_Init+0xc4>)
 80018bc:	f00c fb0c 	bl	800ded8 <puts>
}
 80018c0:	bf00      	nop
 80018c2:	3710      	adds	r7, #16
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	08010acc 	.word	0x08010acc

080018cc <BNO055_SendEulerCAN>:

    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
}

void BNO055_SendEulerCAN(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b09a      	sub	sp, #104	@ 0x68
 80018d0:	af00      	add	r7, sp, #0
    BNO055_Sensors_t sensorData;
    ReadData(&sensorData, SENSOR_EULER);
 80018d2:	f107 0308 	add.w	r3, r7, #8
 80018d6:	2140      	movs	r1, #64	@ 0x40
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff fc57 	bl	800118c <ReadData>

    // Gi 2 ch s thp phn
    int16_t roll  = (int16_t)(sensorData.Euler.Z * 100);
 80018de:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80018e2:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001980 <BNO055_SendEulerCAN+0xb4>
 80018e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018ee:	ee17 3a90 	vmov	r3, s15
 80018f2:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    int16_t pitch = (int16_t)(sensorData.Euler.Y * 100);
 80018f6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80018fa:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001980 <BNO055_SendEulerCAN+0xb4>
 80018fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001902:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001906:	ee17 3a90 	vmov	r3, s15
 800190a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    int16_t yaw   = (int16_t)(sensorData.Euler.X * 100);
 800190e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001912:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001980 <BNO055_SendEulerCAN+0xb4>
 8001916:	ee67 7a87 	vmul.f32	s15, s15, s14
 800191a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800191e:	ee17 3a90 	vmov	r3, s15
 8001922:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

    // Frame 8 byte: [rollH,rollL, pitchH,pitchL, yawH,yawL, 0x00,0x00]
    uint8_t data[8] = {
        (uint8_t)((roll  >> 8) & 0xFF),  (uint8_t)(roll  & 0xFF),
 8001926:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 800192a:	121b      	asrs	r3, r3, #8
 800192c:	b21b      	sxth	r3, r3
 800192e:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001930:	703b      	strb	r3, [r7, #0]
        (uint8_t)((roll  >> 8) & 0xFF),  (uint8_t)(roll  & 0xFF),
 8001932:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001936:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001938:	707b      	strb	r3, [r7, #1]
        (uint8_t)((pitch >> 8) & 0xFF),  (uint8_t)(pitch & 0xFF),
 800193a:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
 800193e:	121b      	asrs	r3, r3, #8
 8001940:	b21b      	sxth	r3, r3
 8001942:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001944:	70bb      	strb	r3, [r7, #2]
        (uint8_t)((pitch >> 8) & 0xFF),  (uint8_t)(pitch & 0xFF),
 8001946:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800194a:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 800194c:	70fb      	strb	r3, [r7, #3]
        (uint8_t)((yaw   >> 8) & 0xFF),  (uint8_t)(yaw   & 0xFF),
 800194e:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	@ 0x62
 8001952:	121b      	asrs	r3, r3, #8
 8001954:	b21b      	sxth	r3, r3
 8001956:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001958:	713b      	strb	r3, [r7, #4]
        (uint8_t)((yaw   >> 8) & 0xFF),  (uint8_t)(yaw   & 0xFF),
 800195a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800195e:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001960:	717b      	strb	r3, [r7, #5]
 8001962:	2300      	movs	r3, #0
 8001964:	71bb      	strb	r3, [r7, #6]
 8001966:	2300      	movs	r3, #0
 8001968:	71fb      	strb	r3, [r7, #7]
        0x00, 0x00
    };
    CAN_SendTopicData(TOPIC_ID_IMU_EULER, data, 8);
 800196a:	463b      	mov	r3, r7
 800196c:	2208      	movs	r2, #8
 800196e:	4619      	mov	r1, r3
 8001970:	2012      	movs	r0, #18
 8001972:	f000 fca5 	bl	80022c0 <CAN_SendTopicData>
}
 8001976:	bf00      	nop
 8001978:	3768      	adds	r7, #104	@ 0x68
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	42c80000 	.word	0x42c80000

08001984 <BNO055_PrintEulerDebug>:
            sensorData.Gyro.X, sensorData.Gyro.Y, sensorData.Gyro.Z);
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
}

void BNO055_PrintEulerDebug(void)
{
 8001984:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001988:	b0be      	sub	sp, #248	@ 0xf8
 800198a:	af04      	add	r7, sp, #16
    BNO055_Sensors_t sensorData;
    ReadData(&sensorData, SENSOR_EULER);
 800198c:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001990:	2140      	movs	r1, #64	@ 0x40
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff fbfa 	bl	800118c <ReadData>

    float roll  = sensorData.Euler.Z;
 8001998:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800199c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    float pitch = sensorData.Euler.Y;
 80019a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80019a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    float yaw   = sensorData.Euler.X;
 80019a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80019ac:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
//        yaw -= 360.0f;
//    else if (yaw < -180.0f)
//        yaw += 360.0f;

    char msg[128];
    sprintf(msg, "DEBUG: Roll=%.2f, Pitch=%.2f, Yaw=%.2f\r\n", roll, pitch, yaw);
 80019b0:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 80019b4:	f7fe fdc8 	bl	8000548 <__aeabi_f2d>
 80019b8:	4680      	mov	r8, r0
 80019ba:	4689      	mov	r9, r1
 80019bc:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 80019c0:	f7fe fdc2 	bl	8000548 <__aeabi_f2d>
 80019c4:	4604      	mov	r4, r0
 80019c6:	460d      	mov	r5, r1
 80019c8:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 80019cc:	f7fe fdbc 	bl	8000548 <__aeabi_f2d>
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	1d38      	adds	r0, r7, #4
 80019d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80019da:	e9cd 4500 	strd	r4, r5, [sp]
 80019de:	4642      	mov	r2, r8
 80019e0:	464b      	mov	r3, r9
 80019e2:	490a      	ldr	r1, [pc, #40]	@ (8001a0c <BNO055_PrintEulerDebug+0x88>)
 80019e4:	f00c fab6 	bl	800df54 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80019e8:	1d3b      	adds	r3, r7, #4
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7fe fc40 	bl	8000270 <strlen>
 80019f0:	4603      	mov	r3, r0
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	1d39      	adds	r1, r7, #4
 80019f6:	f04f 33ff 	mov.w	r3, #4294967295
 80019fa:	4805      	ldr	r0, [pc, #20]	@ (8001a10 <BNO055_PrintEulerDebug+0x8c>)
 80019fc:	f00a fd24 	bl	800c448 <HAL_UART_Transmit>
}
 8001a00:	bf00      	nop
 8001a02:	37e8      	adds	r7, #232	@ 0xe8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a0a:	bf00      	nop
 8001a0c:	08010e54 	.word	0x08010e54
 8001a10:	200006d0 	.word	0x200006d0

08001a14 <CAN_DebugStatus>:
#include "display.h"
#include "rfid.h"
extern UART_HandleTypeDef huart1;
extern CAN_HandleTypeDef hcan1;
void CAN_DebugStatus(void)
{
 8001a14:	b5b0      	push	{r4, r5, r7, lr}
 8001a16:	b0b2      	sub	sp, #200	@ 0xc8
 8001a18:	af04      	add	r7, sp, #16
    char msg[128];
    uint32_t msr = hcan1.Instance->MSR;
 8001a1a:	4b49      	ldr	r3, [pc, #292]	@ (8001b40 <CAN_DebugStatus+0x12c>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    uint32_t esr = hcan1.Instance->ESR;
 8001a24:	4b46      	ldr	r3, [pc, #280]	@ (8001b40 <CAN_DebugStatus+0x12c>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

    // In trng thi FIFO
    uint32_t fifo0_level = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0);
 8001a2e:	2100      	movs	r1, #0
 8001a30:	4843      	ldr	r0, [pc, #268]	@ (8001b40 <CAN_DebugStatus+0x12c>)
 8001a32:	f004 fb65 	bl	8006100 <HAL_CAN_GetRxFifoFillLevel>
 8001a36:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
    uint32_t fifo1_level = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO1);
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	4840      	ldr	r0, [pc, #256]	@ (8001b40 <CAN_DebugStatus+0x12c>)
 8001a3e:	f004 fb5f 	bl	8006100 <HAL_CAN_GetRxFifoFillLevel>
 8001a42:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8

    snprintf(msg, sizeof(msg),
 8001a46:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001a4a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a4e:	9302      	str	r3, [sp, #8]
 8001a50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a54:	9301      	str	r3, [sp, #4]
 8001a56:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a5a:	9300      	str	r3, [sp, #0]
 8001a5c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a60:	4a38      	ldr	r2, [pc, #224]	@ (8001b44 <CAN_DebugStatus+0x130>)
 8001a62:	2180      	movs	r1, #128	@ 0x80
 8001a64:	f00c fa40 	bl	800dee8 <sniprintf>
             "\r\n[CAN DEBUG]\r\nMSR=0x%08lX\r\nESR=0x%08lX\r\nFIFO0=%lu, FIFO1=%lu\r\n",
             msr, esr, fifo0_level, fifo1_level);
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001a68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7fe fbff 	bl	8000270 <strlen>
 8001a72:	4603      	mov	r3, r0
 8001a74:	b29a      	uxth	r2, r3
 8001a76:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7e:	4832      	ldr	r0, [pc, #200]	@ (8001b48 <CAN_DebugStatus+0x134>)
 8001a80:	f00a fce2 	bl	800c448 <HAL_UART_Transmit>

    // Gii thch cc trng thi nu cn
    if (esr & CAN_ESR_BOFF) {
 8001a84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a88:	f003 0304 	and.w	r3, r3, #4
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d006      	beq.n	8001a9e <CAN_DebugStatus+0x8a>
        HAL_UART_Transmit(&huart1, (uint8_t*)" CAN BUS-OFF\r\n", 17, HAL_MAX_DELAY);
 8001a90:	f04f 33ff 	mov.w	r3, #4294967295
 8001a94:	2211      	movs	r2, #17
 8001a96:	492d      	ldr	r1, [pc, #180]	@ (8001b4c <CAN_DebugStatus+0x138>)
 8001a98:	482b      	ldr	r0, [pc, #172]	@ (8001b48 <CAN_DebugStatus+0x134>)
 8001a9a:	f00a fcd5 	bl	800c448 <HAL_UART_Transmit>
    }
    if (esr & CAN_ESR_EPVF) {
 8001a9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d006      	beq.n	8001ab8 <CAN_DebugStatus+0xa4>
        HAL_UART_Transmit(&huart1, (uint8_t*)" Error Passive\r\n", 19, HAL_MAX_DELAY);
 8001aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8001aae:	2213      	movs	r2, #19
 8001ab0:	4927      	ldr	r1, [pc, #156]	@ (8001b50 <CAN_DebugStatus+0x13c>)
 8001ab2:	4825      	ldr	r0, [pc, #148]	@ (8001b48 <CAN_DebugStatus+0x134>)
 8001ab4:	f00a fcc8 	bl	800c448 <HAL_UART_Transmit>
    }
    if (esr & CAN_ESR_EWGF) {
 8001ab8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001abc:	f003 0301 	and.w	r3, r3, #1
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d006      	beq.n	8001ad2 <CAN_DebugStatus+0xbe>
        HAL_UART_Transmit(&huart1, (uint8_t*)" Error Warning\r\n", 19, HAL_MAX_DELAY);
 8001ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac8:	2213      	movs	r2, #19
 8001aca:	4922      	ldr	r1, [pc, #136]	@ (8001b54 <CAN_DebugStatus+0x140>)
 8001acc:	481e      	ldr	r0, [pc, #120]	@ (8001b48 <CAN_DebugStatus+0x134>)
 8001ace:	f00a fcbb 	bl	800c448 <HAL_UART_Transmit>
    }

    if ((esr & CAN_ESR_LEC_Msk) != 0) {
 8001ad2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001ad6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d02b      	beq.n	8001b36 <CAN_DebugStatus+0x122>
        const char* lec_msgs[] = {
 8001ade:	4b1e      	ldr	r3, [pc, #120]	@ (8001b58 <CAN_DebugStatus+0x144>)
 8001ae0:	1d3c      	adds	r4, r7, #4
 8001ae2:	461d      	mov	r5, r3
 8001ae4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ae6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ae8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001aec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            "No Error", "Stuff Error", "Form Error", "Ack Error",
            "Bit recessive Error", "Bit dominant Error", "CRC Error", "Unknown"
        };
        uint8_t lec = (esr & CAN_ESR_LEC_Msk) >> CAN_ESR_LEC_Pos;
 8001af0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001af4:	091b      	lsrs	r3, r3, #4
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	f003 0307 	and.w	r3, r3, #7
 8001afc:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        snprintf(msg, sizeof(msg), " Last Error Code (LEC): %s\r\n", lec_msgs[lec]);
 8001b00:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	33b8      	adds	r3, #184	@ 0xb8
 8001b08:	443b      	add	r3, r7
 8001b0a:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 8001b0e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001b12:	4a12      	ldr	r2, [pc, #72]	@ (8001b5c <CAN_DebugStatus+0x148>)
 8001b14:	2180      	movs	r1, #128	@ 0x80
 8001b16:	f00c f9e7 	bl	800dee8 <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001b1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7fe fba6 	bl	8000270 <strlen>
 8001b24:	4603      	mov	r3, r0
 8001b26:	b29a      	uxth	r2, r3
 8001b28:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b30:	4805      	ldr	r0, [pc, #20]	@ (8001b48 <CAN_DebugStatus+0x134>)
 8001b32:	f00a fc89 	bl	800c448 <HAL_UART_Transmit>
    }
}
 8001b36:	bf00      	nop
 8001b38:	37b8      	adds	r7, #184	@ 0xb8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	200003d4 	.word	0x200003d4
 8001b44:	08010e84 	.word	0x08010e84
 8001b48:	200006d0 	.word	0x200006d0
 8001b4c:	08010ec4 	.word	0x08010ec4
 8001b50:	08010edc 	.word	0x08010edc
 8001b54:	08010ef4 	.word	0x08010ef4
 8001b58:	08010f98 	.word	0x08010f98
 8001b5c:	08010f0c 	.word	0x08010f0c

08001b60 <MQ135_Config>:
// Bin bn ngoi dng cho ly mu ADC qua ngt
extern uint32_t ADC_SAMPLES[1000];
extern uint32_t NUM_SAMPLES;
extern volatile uint8_t mq135_done;

void MQ135_Config(MQ135_HandleTypeDef *mq, ADC_HandleTypeDef *hadc) {
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
    mq->hadc = hadc;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	683a      	ldr	r2, [r7, #0]
 8001b6e:	601a      	str	r2, [r3, #0]
    mq->rl_value = 10.0f;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	4a0c      	ldr	r2, [pc, #48]	@ (8001ba4 <MQ135_Config+0x44>)
 8001b74:	605a      	str	r2, [r3, #4]
    mq->ro_clean_air = 10.0f;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba4 <MQ135_Config+0x44>)
 8001b7a:	609a      	str	r2, [r3, #8]
    mq->a = 116.6020682f;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba8 <MQ135_Config+0x48>)
 8001b80:	60da      	str	r2, [r3, #12]
    mq->b = -2.769034857f;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4a09      	ldr	r2, [pc, #36]	@ (8001bac <MQ135_Config+0x4c>)
 8001b86:	611a      	str	r2, [r3, #16]
    mq->vref = 3.3f;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a09      	ldr	r2, [pc, #36]	@ (8001bb0 <MQ135_Config+0x50>)
 8001b8c:	615a      	str	r2, [r3, #20]
    mq->resolution = 4096.0f;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f04f 428b 	mov.w	r2, #1166016512	@ 0x45800000
 8001b94:	619a      	str	r2, [r3, #24]
}
 8001b96:	bf00      	nop
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	41200000 	.word	0x41200000
 8001ba8:	42e93442 	.word	0x42e93442
 8001bac:	c03137de 	.word	0xc03137de
 8001bb0:	40533333 	.word	0x40533333

08001bb4 <MQ135_CorrectionFactor>:

float MQ135_CorrectionFactor(float temp, float hum) {
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	ed87 0a01 	vstr	s0, [r7, #4]
 8001bbe:	edc7 0a00 	vstr	s1, [r7]
    return MQ135_CORA * temp * temp
 8001bc2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bc6:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001c14 <MQ135_CorrectionFactor+0x60>
 8001bca:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bce:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bd2:	ee27 7a27 	vmul.f32	s14, s14, s15
         - MQ135_CORB * temp
 8001bd6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bda:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001c18 <MQ135_CorrectionFactor+0x64>
 8001bde:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001be2:	ee77 7a67 	vsub.f32	s15, s14, s15
         + MQ135_CORC
 8001be6:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001c1c <MQ135_CorrectionFactor+0x68>
 8001bea:	ee37 7a87 	vadd.f32	s14, s15, s14
         - (hum - 33.0f) * MQ135_CORD;
 8001bee:	edd7 7a00 	vldr	s15, [r7]
 8001bf2:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001c20 <MQ135_CorrectionFactor+0x6c>
 8001bf6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001bfa:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001c24 <MQ135_CorrectionFactor+0x70>
 8001bfe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c02:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8001c06:	eeb0 0a67 	vmov.f32	s0, s15
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	39b78034 	.word	0x39b78034
 8001c18:	3cdea897 	.word	0x3cdea897
 8001c1c:	3fb29bd0 	.word	0x3fb29bd0
 8001c20:	42040000 	.word	0x42040000
 8001c24:	3aebedfa 	.word	0x3aebedfa

08001c28 <MQ135_ReadRs>:

float MQ135_ReadRs(MQ135_HandleTypeDef *mq) {
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
    float rs = 0.0f;
 8001c30:	f04f 0300 	mov.w	r3, #0
 8001c34:	617b      	str	r3, [r7, #20]
    mq135_done = 0;
 8001c36:	4b2b      	ldr	r3, [pc, #172]	@ (8001ce4 <MQ135_ReadRs+0xbc>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	701a      	strb	r2, [r3, #0]
    NUM_SAMPLES = MQ135_READ_SAMPLES;
 8001c3c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ce8 <MQ135_ReadRs+0xc0>)
 8001c3e:	2264      	movs	r2, #100	@ 0x64
 8001c40:	601a      	str	r2, [r3, #0]
    HAL_ADC_Start_IT(mq->hadc);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f003 f9d6 	bl	8004ff8 <HAL_ADC_Start_IT>
    while (!mq135_done);  // i hon tt ly mu
 8001c4c:	bf00      	nop
 8001c4e:	4b25      	ldr	r3, [pc, #148]	@ (8001ce4 <MQ135_ReadRs+0xbc>)
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d0fa      	beq.n	8001c4e <MQ135_ReadRs+0x26>

    for (uint32_t j = 0; j < NUM_SAMPLES; j++) {
 8001c58:	2300      	movs	r3, #0
 8001c5a:	613b      	str	r3, [r7, #16]
 8001c5c:	e02c      	b.n	8001cb8 <MQ135_ReadRs+0x90>
        float v = ADC_SAMPLES[j] * mq->vref / mq->resolution;
 8001c5e:	4a23      	ldr	r2, [pc, #140]	@ (8001cec <MQ135_ReadRs+0xc4>)
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c66:	ee07 3a90 	vmov	s15, r3
 8001c6a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c74:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	ed93 7a06 	vldr	s14, [r3, #24]
 8001c7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c82:	edc7 7a03 	vstr	s15, [r7, #12]
        rs += ((mq->vref - v) * mq->rl_value) / v;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	ed93 7a05 	vldr	s14, [r3, #20]
 8001c8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c90:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c9a:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001c9e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ca2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ca6:	ed97 7a05 	vldr	s14, [r7, #20]
 8001caa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cae:	edc7 7a05 	vstr	s15, [r7, #20]
    for (uint32_t j = 0; j < NUM_SAMPLES; j++) {
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	613b      	str	r3, [r7, #16]
 8001cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce8 <MQ135_ReadRs+0xc0>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	693a      	ldr	r2, [r7, #16]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d3cd      	bcc.n	8001c5e <MQ135_ReadRs+0x36>
    }

    return rs / NUM_SAMPLES;
 8001cc2:	4b09      	ldr	r3, [pc, #36]	@ (8001ce8 <MQ135_ReadRs+0xc0>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	ee07 3a90 	vmov	s15, r3
 8001cca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cce:	ed97 7a05 	vldr	s14, [r7, #20]
 8001cd2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001cd6:	eef0 7a66 	vmov.f32	s15, s13
}
 8001cda:	eeb0 0a67 	vmov.f32	s0, s15
 8001cde:	3718      	adds	r7, #24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20001768 	.word	0x20001768
 8001ce8:	20001764 	.word	0x20001764
 8001cec:	200007c4 	.word	0x200007c4

08001cf0 <MQ135_ReadCorrectedPPM>:

float MQ135_ReadCorrectedPPM(MQ135_HandleTypeDef *mq, float temp, float hum) {
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	ed2d 8b02 	vpush	{d8}
 8001cf6:	b088      	sub	sp, #32
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d00:	edc7 0a01 	vstr	s1, [r7, #4]
    float rs = MQ135_ReadRs(mq);
 8001d04:	68f8      	ldr	r0, [r7, #12]
 8001d06:	f7ff ff8f 	bl	8001c28 <MQ135_ReadRs>
 8001d0a:	ed87 0a07 	vstr	s0, [r7, #28]
    float corr = MQ135_CorrectionFactor(temp, hum);
 8001d0e:	edd7 0a01 	vldr	s1, [r7, #4]
 8001d12:	ed97 0a02 	vldr	s0, [r7, #8]
 8001d16:	f7ff ff4d 	bl	8001bb4 <MQ135_CorrectionFactor>
 8001d1a:	ed87 0a06 	vstr	s0, [r7, #24]
    float rsc = rs / corr;
 8001d1e:	edd7 6a07 	vldr	s13, [r7, #28]
 8001d22:	ed97 7a06 	vldr	s14, [r7, #24]
 8001d26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d2a:	edc7 7a05 	vstr	s15, [r7, #20]
    return mq->a * powf(rsc / mq->ro_clean_air, mq->b);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	ed93 8a03 	vldr	s16, [r3, #12]
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d3a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d3e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d48:	eef0 0a67 	vmov.f32	s1, s15
 8001d4c:	eeb0 0a66 	vmov.f32	s0, s13
 8001d50:	f00e fa46 	bl	80101e0 <powf>
 8001d54:	eef0 7a40 	vmov.f32	s15, s0
 8001d58:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 8001d5c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d60:	3720      	adds	r7, #32
 8001d62:	46bd      	mov	sp, r7
 8001d64:	ecbd 8b02 	vpop	{d8}
 8001d68:	bd80      	pop	{r7, pc}
	...

08001d6c <MQ135_CalibrateRo>:

void MQ135_CalibrateRo(MQ135_HandleTypeDef *mq, float temp, float hum) {
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	ed2d 8b02 	vpush	{d8}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	60f8      	str	r0, [r7, #12]
 8001d78:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d7c:	edc7 0a01 	vstr	s1, [r7, #4]
    mq->ro_clean_air = MQ135_ReadRs(mq) *
 8001d80:	68f8      	ldr	r0, [r7, #12]
 8001d82:	f7ff ff51 	bl	8001c28 <MQ135_ReadRs>
 8001d86:	eeb0 8a40 	vmov.f32	s16, s0
        powf((MQ135_ATMOCO2 / mq->a), (1.0f / mq->b));
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d90:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001dcc <MQ135_CalibrateRo+0x60>
 8001d94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d9e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8001da2:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8001da6:	eef0 0a66 	vmov.f32	s1, s13
 8001daa:	eeb0 0a47 	vmov.f32	s0, s14
 8001dae:	f00e fa17 	bl	80101e0 <powf>
 8001db2:	eef0 7a40 	vmov.f32	s15, s0
    mq->ro_clean_air = MQ135_ReadRs(mq) *
 8001db6:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001dc0:	bf00      	nop
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	ecbd 8b02 	vpop	{d8}
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	43c80000 	.word	0x43c80000

08001dd0 <MQ135_Send_CAN>:

void MQ135_Send_CAN(MQ135_HandleTypeDef *mq, float temp, float hum, UART_HandleTypeDef *huart, uint16_t topic) {
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b09e      	sub	sp, #120	@ 0x78
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6178      	str	r0, [r7, #20]
 8001dd8:	ed87 0a04 	vstr	s0, [r7, #16]
 8001ddc:	edc7 0a03 	vstr	s1, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	4613      	mov	r3, r2
 8001de4:	80fb      	strh	r3, [r7, #6]
    float ppm = MQ135_ReadCorrectedPPM(mq, temp, hum);
 8001de6:	edd7 0a03 	vldr	s1, [r7, #12]
 8001dea:	ed97 0a04 	vldr	s0, [r7, #16]
 8001dee:	6978      	ldr	r0, [r7, #20]
 8001df0:	f7ff ff7e 	bl	8001cf0 <MQ135_ReadCorrectedPPM>
 8001df4:	ed87 0a1d 	vstr	s0, [r7, #116]	@ 0x74
    uint16_t v = (uint16_t)ppm;
 8001df8:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001dfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e00:	ee17 3a90 	vmov	r3, s15
 8001e04:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    char buf[80];
    sprintf(buf, "PPM: %.1f\r\n", ppm);
 8001e08:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8001e0a:	f7fe fb9d 	bl	8000548 <__aeabi_f2d>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	460b      	mov	r3, r1
 8001e12:	f107 0020 	add.w	r0, r7, #32
 8001e16:	4913      	ldr	r1, [pc, #76]	@ (8001e64 <MQ135_Send_CAN+0x94>)
 8001e18:	f00c f89c 	bl	800df54 <siprintf>
    HAL_UART_Transmit(huart, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 8001e1c:	f107 0320 	add.w	r3, r7, #32
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7fe fa25 	bl	8000270 <strlen>
 8001e26:	4603      	mov	r3, r0
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	f107 0120 	add.w	r1, r7, #32
 8001e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e32:	68b8      	ldr	r0, [r7, #8]
 8001e34:	f00a fb08 	bl	800c448 <HAL_UART_Transmit>

    uint8_t payload[2] = { (v >> 8) & 0xFF, v & 0xFF };
 8001e38:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001e3c:	0a1b      	lsrs	r3, r3, #8
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	773b      	strb	r3, [r7, #28]
 8001e44:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	777b      	strb	r3, [r7, #29]
    CAN_SendTopicData(topic, payload, 2);
 8001e4c:	f107 011c 	add.w	r1, r7, #28
 8001e50:	88fb      	ldrh	r3, [r7, #6]
 8001e52:	2202      	movs	r2, #2
 8001e54:	4618      	mov	r0, r3
 8001e56:	f000 fa33 	bl	80022c0 <CAN_SendTopicData>
}
 8001e5a:	bf00      	nop
 8001e5c:	3778      	adds	r7, #120	@ 0x78
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	08010fb8 	.word	0x08010fb8

08001e68 <RC522_SPI_Transfer>:
 * Des		cription: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b096      	sub	sp, #88	@ 0x58
 8001e6c:	af02      	add	r7, sp, #8
 8001e6e:	4603      	mov	r3, r0
 8001e70:	71fb      	strb	r3, [r7, #7]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 8001e72:	f107 024f 	add.w	r2, r7, #79	@ 0x4f
 8001e76:	1df9      	adds	r1, r7, #7
 8001e78:	2364      	movs	r3, #100	@ 0x64
 8001e7a:	9300      	str	r3, [sp, #0]
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	4804      	ldr	r0, [pc, #16]	@ (8001e90 <RC522_SPI_Transfer+0x28>)
 8001e80:	f008 fb9b 	bl	800a5ba <HAL_SPI_TransmitReceive>
	 char debug[64];

	return rx_data;
 8001e84:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3750      	adds	r7, #80	@ 0x50
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	20000480 	.word	0x20000480

08001e94 <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	460a      	mov	r2, r1
 8001e9e:	71fb      	strb	r3, [r7, #7]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	71bb      	strb	r3, [r7, #6]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	2180      	movs	r1, #128	@ 0x80
 8001ea8:	480c      	ldr	r0, [pc, #48]	@ (8001edc <Write_MFRC522+0x48>)
 8001eaa:	f005 fb29 	bl	8007500 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);	
 8001eae:	79fb      	ldrb	r3, [r7, #7]
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7ff ffd4 	bl	8001e68 <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 8001ec0:	79bb      	ldrb	r3, [r7, #6]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff ffd0 	bl	8001e68 <RC522_SPI_Transfer>
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001ec8:	2201      	movs	r2, #1
 8001eca:	2180      	movs	r1, #128	@ 0x80
 8001ecc:	4803      	ldr	r0, [pc, #12]	@ (8001edc <Write_MFRC522+0x48>)
 8001ece:	f005 fb17 	bl	8007500 <HAL_GPIO_WritePin>
}
 8001ed2:	bf00      	nop
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40020800 	.word	0x40020800

08001ee0 <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	71fb      	strb	r3, [r7, #7]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8001eea:	2200      	movs	r2, #0
 8001eec:	2180      	movs	r1, #128	@ 0x80
 8001eee:	4810      	ldr	r0, [pc, #64]	@ (8001f30 <Read_MFRC522+0x50>)
 8001ef0:	f005 fb06 	bl	8007500 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);	
 8001ef4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef8:	005b      	lsls	r3, r3, #1
 8001efa:	b25b      	sxtb	r3, r3
 8001efc:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001f00:	b25b      	sxtb	r3, r3
 8001f02:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001f06:	b25b      	sxtb	r3, r3
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff ffac 	bl	8001e68 <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 8001f10:	2000      	movs	r0, #0
 8001f12:	f7ff ffa9 	bl	8001e68 <RC522_SPI_Transfer>
 8001f16:	4603      	mov	r3, r0
 8001f18:	73fb      	strb	r3, [r7, #15]
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	2180      	movs	r1, #128	@ 0x80
 8001f1e:	4804      	ldr	r0, [pc, #16]	@ (8001f30 <Read_MFRC522+0x50>)
 8001f20:	f005 faee 	bl	8007500 <HAL_GPIO_WritePin>
	
	return val;	
 8001f24:	7bfb      	ldrb	r3, [r7, #15]
	
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40020800 	.word	0x40020800

08001f34 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)  
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	460a      	mov	r2, r1
 8001f3e:	71fb      	strb	r3, [r7, #7]
 8001f40:	4613      	mov	r3, r2
 8001f42:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8001f44:	79fb      	ldrb	r3, [r7, #7]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff ffca 	bl	8001ee0 <Read_MFRC522>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 8001f50:	7bfa      	ldrb	r2, [r7, #15]
 8001f52:	79bb      	ldrb	r3, [r7, #6]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	b2da      	uxtb	r2, r3
 8001f58:	79fb      	ldrb	r3, [r7, #7]
 8001f5a:	4611      	mov	r1, r2
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff ff99 	bl	8001e94 <Write_MFRC522>
}
 8001f62:	bf00      	nop
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uchar reg, uchar mask)  
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b084      	sub	sp, #16
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	4603      	mov	r3, r0
 8001f72:	460a      	mov	r2, r1
 8001f74:	71fb      	strb	r3, [r7, #7]
 8001f76:	4613      	mov	r3, r2
 8001f78:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7ff ffaf 	bl	8001ee0 <Read_MFRC522>
 8001f82:	4603      	mov	r3, r0
 8001f84:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 8001f86:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001f8a:	43db      	mvns	r3, r3
 8001f8c:	b25a      	sxtb	r2, r3
 8001f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f92:	4013      	ands	r3, r2
 8001f94:	b25b      	sxtb	r3, r3
 8001f96:	b2da      	uxtb	r2, r3
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	4611      	mov	r1, r2
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7ff ff79 	bl	8001e94 <Write_MFRC522>
} 
 8001fa2:	bf00      	nop
 8001fa4:	3710      	adds	r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}

08001faa <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 8001faa:	b580      	push	{r7, lr}
 8001fac:	af00      	add	r7, sp, #0

	Read_MFRC522(TxControlReg);
 8001fae:	2014      	movs	r0, #20
 8001fb0:	f7ff ff96 	bl	8001ee0 <Read_MFRC522>
	SetBitMask(TxControlReg, 0x03);
 8001fb4:	2103      	movs	r1, #3
 8001fb6:	2014      	movs	r0, #20
 8001fb8:	f7ff ffbc 	bl	8001f34 <SetBitMask>
}
 8001fbc:	bf00      	nop
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
    Write_MFRC522(CommandReg, PCD_RESETPHASE);
 8001fc4:	210f      	movs	r1, #15
 8001fc6:	2001      	movs	r0, #1
 8001fc8:	f7ff ff64 	bl	8001e94 <Write_MFRC522>
}
 8001fcc:	bf00      	nop
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	2180      	movs	r1, #128	@ 0x80
 8001fd8:	4812      	ldr	r0, [pc, #72]	@ (8002024 <MFRC522_Init+0x54>)
 8001fda:	f005 fa91 	bl	8007500 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MFRC522_RST_PORT,MFRC522_RST_PIN,GPIO_PIN_SET);
 8001fde:	2201      	movs	r2, #1
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	4811      	ldr	r0, [pc, #68]	@ (8002028 <MFRC522_Init+0x58>)
 8001fe4:	f005 fa8c 	bl	8007500 <HAL_GPIO_WritePin>
	MFRC522_Reset();
 8001fe8:	f7ff ffea 	bl	8001fc0 <MFRC522_Reset>
	 	
	//Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
	Write_MFRC522(TModeReg, 0x8D);		//Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 8001fec:	218d      	movs	r1, #141	@ 0x8d
 8001fee:	202a      	movs	r0, #42	@ 0x2a
 8001ff0:	f7ff ff50 	bl	8001e94 <Write_MFRC522>
	Write_MFRC522(TPrescalerReg, 0x3E);	//TModeReg[3..0] + TPrescalerReg
 8001ff4:	213e      	movs	r1, #62	@ 0x3e
 8001ff6:	202b      	movs	r0, #43	@ 0x2b
 8001ff8:	f7ff ff4c 	bl	8001e94 <Write_MFRC522>
	Write_MFRC522(TReloadRegL, 30);           
 8001ffc:	211e      	movs	r1, #30
 8001ffe:	202d      	movs	r0, #45	@ 0x2d
 8002000:	f7ff ff48 	bl	8001e94 <Write_MFRC522>
	Write_MFRC522(TReloadRegH, 0);
 8002004:	2100      	movs	r1, #0
 8002006:	202c      	movs	r0, #44	@ 0x2c
 8002008:	f7ff ff44 	bl	8001e94 <Write_MFRC522>
	
	Write_MFRC522(TxAutoReg, 0x40);		// force 100% ASK modulation
 800200c:	2140      	movs	r1, #64	@ 0x40
 800200e:	2015      	movs	r0, #21
 8002010:	f7ff ff40 	bl	8001e94 <Write_MFRC522>
	Write_MFRC522(ModeReg, 0x3D);		// CRC Initial value 0x6363
 8002014:	213d      	movs	r1, #61	@ 0x3d
 8002016:	2011      	movs	r0, #17
 8002018:	f7ff ff3c 	bl	8001e94 <Write_MFRC522>

	AntennaOn();
 800201c:	f7ff ffc5 	bl	8001faa <AntennaOn>
}
 8002020:	bf00      	nop
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40020800 	.word	0x40020800
 8002028:	40020400 	.word	0x40020400

0800202c <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uchar MFRC522_ToCard(uchar command, uchar *sendData, uchar sendLen, uchar *backData, uint *backLen)
{
 800202c:	b590      	push	{r4, r7, lr}
 800202e:	b089      	sub	sp, #36	@ 0x24
 8002030:	af00      	add	r7, sp, #0
 8002032:	60b9      	str	r1, [r7, #8]
 8002034:	607b      	str	r3, [r7, #4]
 8002036:	4603      	mov	r3, r0
 8002038:	73fb      	strb	r3, [r7, #15]
 800203a:	4613      	mov	r3, r2
 800203c:	73bb      	strb	r3, [r7, #14]
    uchar status = MI_ERR;
 800203e:	2302      	movs	r3, #2
 8002040:	77fb      	strb	r3, [r7, #31]
    uchar irqEn = 0x00;
 8002042:	2300      	movs	r3, #0
 8002044:	77bb      	strb	r3, [r7, #30]
    uchar waitIRq = 0x00;
 8002046:	2300      	movs	r3, #0
 8002048:	777b      	strb	r3, [r7, #29]
    uchar lastBits;
    uchar n;
    uint i;

    switch (command)
 800204a:	7bfb      	ldrb	r3, [r7, #15]
 800204c:	2b0c      	cmp	r3, #12
 800204e:	d006      	beq.n	800205e <MFRC522_ToCard+0x32>
 8002050:	2b0e      	cmp	r3, #14
 8002052:	d109      	bne.n	8002068 <MFRC522_ToCard+0x3c>
    {
        case PCD_AUTHENT:		// Certification cards close
		{
			irqEn = 0x12;
 8002054:	2312      	movs	r3, #18
 8002056:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x10;
 8002058:	2310      	movs	r3, #16
 800205a:	777b      	strb	r3, [r7, #29]
			break;
 800205c:	e005      	b.n	800206a <MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE:	// Transmit FIFO data
		{
			irqEn = 0x77;
 800205e:	2377      	movs	r3, #119	@ 0x77
 8002060:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x30;
 8002062:	2330      	movs	r3, #48	@ 0x30
 8002064:	777b      	strb	r3, [r7, #29]
			break;
 8002066:	e000      	b.n	800206a <MFRC522_ToCard+0x3e>
		}
		default:
			break;
 8002068:	bf00      	nop
    }
   
    Write_MFRC522(CommIEnReg, irqEn|0x80);	// Interrupt request
 800206a:	7fbb      	ldrb	r3, [r7, #30]
 800206c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002070:	b2db      	uxtb	r3, r3
 8002072:	4619      	mov	r1, r3
 8002074:	2002      	movs	r0, #2
 8002076:	f7ff ff0d 	bl	8001e94 <Write_MFRC522>
    ClearBitMask(CommIrqReg, 0x80);			// Clear all interrupt request bit
 800207a:	2180      	movs	r1, #128	@ 0x80
 800207c:	2004      	movs	r0, #4
 800207e:	f7ff ff74 	bl	8001f6a <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);			// FlushBuffer=1, FIFO Initialization
 8002082:	2180      	movs	r1, #128	@ 0x80
 8002084:	200a      	movs	r0, #10
 8002086:	f7ff ff55 	bl	8001f34 <SetBitMask>
    
	Write_MFRC522(CommandReg, PCD_IDLE);	// NO action; Cancel the current command
 800208a:	2100      	movs	r1, #0
 800208c:	2001      	movs	r0, #1
 800208e:	f7ff ff01 	bl	8001e94 <Write_MFRC522>

	// Writing data to the FIFO
    for (i=0; i<sendLen; i++)
 8002092:	2300      	movs	r3, #0
 8002094:	61bb      	str	r3, [r7, #24]
 8002096:	e00a      	b.n	80020ae <MFRC522_ToCard+0x82>
    {   
		Write_MFRC522(FIFODataReg, sendData[i]);    
 8002098:	68ba      	ldr	r2, [r7, #8]
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	4413      	add	r3, r2
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	4619      	mov	r1, r3
 80020a2:	2009      	movs	r0, #9
 80020a4:	f7ff fef6 	bl	8001e94 <Write_MFRC522>
    for (i=0; i<sendLen; i++)
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	3301      	adds	r3, #1
 80020ac:	61bb      	str	r3, [r7, #24]
 80020ae:	7bbb      	ldrb	r3, [r7, #14]
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d3f0      	bcc.n	8002098 <MFRC522_ToCard+0x6c>
	}

    // Execute the command
	Write_MFRC522(CommandReg, command);
 80020b6:	7bfb      	ldrb	r3, [r7, #15]
 80020b8:	4619      	mov	r1, r3
 80020ba:	2001      	movs	r0, #1
 80020bc:	f7ff feea 	bl	8001e94 <Write_MFRC522>
    if (command == PCD_TRANSCEIVE)
 80020c0:	7bfb      	ldrb	r3, [r7, #15]
 80020c2:	2b0c      	cmp	r3, #12
 80020c4:	d103      	bne.n	80020ce <MFRC522_ToCard+0xa2>
    {    
		SetBitMask(BitFramingReg, 0x80);		// StartSend=1,transmission of data starts
 80020c6:	2180      	movs	r1, #128	@ 0x80
 80020c8:	200d      	movs	r0, #13
 80020ca:	f7ff ff33 	bl	8001f34 <SetBitMask>
	}   
    
    // Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 80020ce:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80020d2:	61bb      	str	r3, [r7, #24]
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = Read_MFRC522(CommIrqReg);
 80020d4:	2004      	movs	r0, #4
 80020d6:	f7ff ff03 	bl	8001ee0 <Read_MFRC522>
 80020da:	4603      	mov	r3, r0
 80020dc:	773b      	strb	r3, [r7, #28]
        i--;
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	3b01      	subs	r3, #1
 80020e2:	61bb      	str	r3, [r7, #24]
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d00a      	beq.n	8002100 <MFRC522_ToCard+0xd4>
 80020ea:	7f3b      	ldrb	r3, [r7, #28]
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d105      	bne.n	8002100 <MFRC522_ToCard+0xd4>
 80020f4:	7f3a      	ldrb	r2, [r7, #28]
 80020f6:	7f7b      	ldrb	r3, [r7, #29]
 80020f8:	4013      	ands	r3, r2
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d0e9      	beq.n	80020d4 <MFRC522_ToCard+0xa8>

    ClearBitMask(BitFramingReg, 0x80);			//StartSend=0
 8002100:	2180      	movs	r1, #128	@ 0x80
 8002102:	200d      	movs	r0, #13
 8002104:	f7ff ff31 	bl	8001f6a <ClearBitMask>
	
    if (i != 0)
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d052      	beq.n	80021b4 <MFRC522_ToCard+0x188>
    {    
        if(!(Read_MFRC522(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 800210e:	2006      	movs	r0, #6
 8002110:	f7ff fee6 	bl	8001ee0 <Read_MFRC522>
 8002114:	4603      	mov	r3, r0
 8002116:	f003 031b 	and.w	r3, r3, #27
 800211a:	2b00      	cmp	r3, #0
 800211c:	d148      	bne.n	80021b0 <MFRC522_ToCard+0x184>
        {
            status = MI_OK;
 800211e:	2300      	movs	r3, #0
 8002120:	77fb      	strb	r3, [r7, #31]
            if (n & irqEn & 0x01)
 8002122:	7f3a      	ldrb	r2, [r7, #28]
 8002124:	7fbb      	ldrb	r3, [r7, #30]
 8002126:	4013      	ands	r3, r2
 8002128:	b2db      	uxtb	r3, r3
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <MFRC522_ToCard+0x10a>
            {   
				status = MI_NOTAGERR;
 8002132:	2301      	movs	r3, #1
 8002134:	77fb      	strb	r3, [r7, #31]
			}

            if (command == PCD_TRANSCEIVE)
 8002136:	7bfb      	ldrb	r3, [r7, #15]
 8002138:	2b0c      	cmp	r3, #12
 800213a:	d13b      	bne.n	80021b4 <MFRC522_ToCard+0x188>
            {
               	n = Read_MFRC522(FIFOLevelReg);
 800213c:	200a      	movs	r0, #10
 800213e:	f7ff fecf 	bl	8001ee0 <Read_MFRC522>
 8002142:	4603      	mov	r3, r0
 8002144:	773b      	strb	r3, [r7, #28]
              	lastBits = Read_MFRC522(ControlReg) & 0x07;
 8002146:	200c      	movs	r0, #12
 8002148:	f7ff feca 	bl	8001ee0 <Read_MFRC522>
 800214c:	4603      	mov	r3, r0
 800214e:	f003 0307 	and.w	r3, r3, #7
 8002152:	75fb      	strb	r3, [r7, #23]
                if (lastBits)
 8002154:	7dfb      	ldrb	r3, [r7, #23]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d008      	beq.n	800216c <MFRC522_ToCard+0x140>
                {   
					*backLen = (n-1)*8 + lastBits;   
 800215a:	7f3b      	ldrb	r3, [r7, #28]
 800215c:	3b01      	subs	r3, #1
 800215e:	00da      	lsls	r2, r3, #3
 8002160:	7dfb      	ldrb	r3, [r7, #23]
 8002162:	4413      	add	r3, r2
 8002164:	461a      	mov	r2, r3
 8002166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002168:	601a      	str	r2, [r3, #0]
 800216a:	e004      	b.n	8002176 <MFRC522_ToCard+0x14a>
				}
                else
                {   
					*backLen = n*8;   
 800216c:	7f3b      	ldrb	r3, [r7, #28]
 800216e:	00db      	lsls	r3, r3, #3
 8002170:	461a      	mov	r2, r3
 8002172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002174:	601a      	str	r2, [r3, #0]
				}

                if (n == 0)
 8002176:	7f3b      	ldrb	r3, [r7, #28]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d101      	bne.n	8002180 <MFRC522_ToCard+0x154>
                {   
					n = 1;    
 800217c:	2301      	movs	r3, #1
 800217e:	773b      	strb	r3, [r7, #28]
				}
                if (n > MAX_LEN)
 8002180:	7f3b      	ldrb	r3, [r7, #28]
 8002182:	2b10      	cmp	r3, #16
 8002184:	d901      	bls.n	800218a <MFRC522_ToCard+0x15e>
                {   
					n = MAX_LEN;   
 8002186:	2310      	movs	r3, #16
 8002188:	773b      	strb	r3, [r7, #28]
				}
				
                // Reading the received data in FIFO
                for (i=0; i<n; i++)
 800218a:	2300      	movs	r3, #0
 800218c:	61bb      	str	r3, [r7, #24]
 800218e:	e00a      	b.n	80021a6 <MFRC522_ToCard+0x17a>
                {   
					backData[i] = Read_MFRC522(FIFODataReg);    
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	18d4      	adds	r4, r2, r3
 8002196:	2009      	movs	r0, #9
 8002198:	f7ff fea2 	bl	8001ee0 <Read_MFRC522>
 800219c:	4603      	mov	r3, r0
 800219e:	7023      	strb	r3, [r4, #0]
                for (i=0; i<n; i++)
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	3301      	adds	r3, #1
 80021a4:	61bb      	str	r3, [r7, #24]
 80021a6:	7f3b      	ldrb	r3, [r7, #28]
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d3f0      	bcc.n	8002190 <MFRC522_ToCard+0x164>
 80021ae:	e001      	b.n	80021b4 <MFRC522_ToCard+0x188>
				}
            }
        }
        else
        {   
			status = MI_ERR;  
 80021b0:	2302      	movs	r3, #2
 80021b2:	77fb      	strb	r3, [r7, #31]
    }
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //Write_MFRC522(CommandReg, PCD_IDLE); 

    return status;
 80021b4:	7ffb      	ldrb	r3, [r7, #31]
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3724      	adds	r7, #36	@ 0x24
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd90      	pop	{r4, r7, pc}

080021be <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Request(uchar reqMode, uchar *TagType)
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	b086      	sub	sp, #24
 80021c2:	af02      	add	r7, sp, #8
 80021c4:	4603      	mov	r3, r0
 80021c6:	6039      	str	r1, [r7, #0]
 80021c8:	71fb      	strb	r3, [r7, #7]
	uchar status;  
	uint backBits;			 // The received data bits

	Write_MFRC522(BitFramingReg, 0x07);		//TxLastBists = BitFramingReg[2..0]
 80021ca:	2107      	movs	r1, #7
 80021cc:	200d      	movs	r0, #13
 80021ce:	f7ff fe61 	bl	8001e94 <Write_MFRC522>
	
	TagType[0] = reqMode;
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	79fa      	ldrb	r2, [r7, #7]
 80021d6:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 80021d8:	f107 0308 	add.w	r3, r7, #8
 80021dc:	9300      	str	r3, [sp, #0]
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	2201      	movs	r2, #1
 80021e2:	6839      	ldr	r1, [r7, #0]
 80021e4:	200c      	movs	r0, #12
 80021e6:	f7ff ff21 	bl	800202c <MFRC522_ToCard>
 80021ea:	4603      	mov	r3, r0
 80021ec:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 80021ee:	7bfb      	ldrb	r3, [r7, #15]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d102      	bne.n	80021fa <MFRC522_Request+0x3c>
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	2b10      	cmp	r3, #16
 80021f8:	d001      	beq.n	80021fe <MFRC522_Request+0x40>
	{    
		status = MI_ERR;
 80021fa:	2302      	movs	r3, #2
 80021fc:	73fb      	strb	r3, [r7, #15]
	}
   
	return status;
 80021fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002200:	4618      	mov	r0, r3
 8002202:	3710      	adds	r7, #16
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Anticoll(uchar *serNum)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af02      	add	r7, sp, #8
 800220e:	6078      	str	r0, [r7, #4]
    uchar status;
    uchar i;
	uchar serNumCheck=0;
 8002210:	2300      	movs	r3, #0
 8002212:	737b      	strb	r3, [r7, #13]
    uint unLen;
    
	Write_MFRC522(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 8002214:	2100      	movs	r1, #0
 8002216:	200d      	movs	r0, #13
 8002218:	f7ff fe3c 	bl	8001e94 <Write_MFRC522>
 
    serNum[0] = PICC_ANTICOLL;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2293      	movs	r2, #147	@ 0x93
 8002220:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	3301      	adds	r3, #1
 8002226:	2220      	movs	r2, #32
 8002228:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 800222a:	f107 0308 	add.w	r3, r7, #8
 800222e:	9300      	str	r3, [sp, #0]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2202      	movs	r2, #2
 8002234:	6879      	ldr	r1, [r7, #4]
 8002236:	200c      	movs	r0, #12
 8002238:	f7ff fef8 	bl	800202c <MFRC522_ToCard>
 800223c:	4603      	mov	r3, r0
 800223e:	73fb      	strb	r3, [r7, #15]

    if (status == MI_OK)
 8002240:	7bfb      	ldrb	r3, [r7, #15]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d118      	bne.n	8002278 <MFRC522_Anticoll+0x70>
	{
    	 //Check card serial number
		for (i=0; i<4; i++)
 8002246:	2300      	movs	r3, #0
 8002248:	73bb      	strb	r3, [r7, #14]
 800224a:	e009      	b.n	8002260 <MFRC522_Anticoll+0x58>
		{   
		 	serNumCheck ^= serNum[i];
 800224c:	7bbb      	ldrb	r3, [r7, #14]
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	4413      	add	r3, r2
 8002252:	781a      	ldrb	r2, [r3, #0]
 8002254:	7b7b      	ldrb	r3, [r7, #13]
 8002256:	4053      	eors	r3, r2
 8002258:	737b      	strb	r3, [r7, #13]
		for (i=0; i<4; i++)
 800225a:	7bbb      	ldrb	r3, [r7, #14]
 800225c:	3301      	adds	r3, #1
 800225e:	73bb      	strb	r3, [r7, #14]
 8002260:	7bbb      	ldrb	r3, [r7, #14]
 8002262:	2b03      	cmp	r3, #3
 8002264:	d9f2      	bls.n	800224c <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i])
 8002266:	7bbb      	ldrb	r3, [r7, #14]
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	4413      	add	r3, r2
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	7b7a      	ldrb	r2, [r7, #13]
 8002270:	429a      	cmp	r2, r3
 8002272:	d001      	beq.n	8002278 <MFRC522_Anticoll+0x70>
		{   
			status = MI_ERR;    
 8002274:	2302      	movs	r3, #2
 8002276:	73fb      	strb	r3, [r7, #15]
		}
    }

    return status;
 8002278:	7bfb      	ldrb	r3, [r7, #15]
} 
 800227a:	4618      	mov	r0, r3
 800227c:	3710      	adds	r7, #16
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
	...

08002284 <HAL_CAN_RxFifo0MsgPendingCallback>:
extern volatile uint8_t can_rx_flag;
extern volatile uint32_t can_rx_count ;


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
//    HAL_UART_Transmit(&huart1, (uint8_t*)"INTERRUPT OK\r\n", 15, HAL_MAX_DELAY);
        HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, rxData) ;
 800228c:	4b08      	ldr	r3, [pc, #32]	@ (80022b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 800228e:	4a09      	ldr	r2, [pc, #36]	@ (80022b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8002290:	2100      	movs	r1, #0
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f003 fe12 	bl	8005ebc <HAL_CAN_GetRxMessage>
                  can_rx_flag = 1;  // bo v main x l
 8002298:	4b07      	ldr	r3, [pc, #28]	@ (80022b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 800229a:	2201      	movs	r2, #1
 800229c:	701a      	strb	r2, [r3, #0]
                  can_rx_count++;  // tng bin m khi nhn
 800229e:	4b07      	ldr	r3, [pc, #28]	@ (80022bc <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	3301      	adds	r3, #1
 80022a4:	4a05      	ldr	r2, [pc, #20]	@ (80022bc <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 80022a6:	6013      	str	r3, [r2, #0]
}
 80022a8:	bf00      	nop
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	200007a4 	.word	0x200007a4
 80022b4:	20000788 	.word	0x20000788
 80022b8:	200007ac 	.word	0x200007ac
 80022bc:	200007b8 	.word	0x200007b8

080022c0 <CAN_SendTopicData>:

    return status;
}

HAL_StatusTypeDef CAN_SendTopicData(uint16_t topic_id, uint8_t *data, uint8_t len)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	4603      	mov	r3, r0
 80022c8:	6039      	str	r1, [r7, #0]
 80022ca:	80fb      	strh	r3, [r7, #6]
 80022cc:	4613      	mov	r3, r2
 80022ce:	717b      	strb	r3, [r7, #5]
    uint32_t TxMailbox;

    if (len > 8) len = 8;
 80022d0:	797b      	ldrb	r3, [r7, #5]
 80022d2:	2b08      	cmp	r3, #8
 80022d4:	d901      	bls.n	80022da <CAN_SendTopicData+0x1a>
 80022d6:	2308      	movs	r3, #8
 80022d8:	717b      	strb	r3, [r7, #5]

    TxHeader.StdId = topic_id;
 80022da:	88fb      	ldrh	r3, [r7, #6]
 80022dc:	4a0f      	ldr	r2, [pc, #60]	@ (800231c <CAN_SendTopicData+0x5c>)
 80022de:	6013      	str	r3, [r2, #0]
    TxHeader.IDE = CAN_ID_STD;
 80022e0:	4b0e      	ldr	r3, [pc, #56]	@ (800231c <CAN_SendTopicData+0x5c>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	609a      	str	r2, [r3, #8]
    TxHeader.RTR = CAN_RTR_DATA;
 80022e6:	4b0d      	ldr	r3, [pc, #52]	@ (800231c <CAN_SendTopicData+0x5c>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	60da      	str	r2, [r3, #12]
    TxHeader.DLC = len;
 80022ec:	797b      	ldrb	r3, [r7, #5]
 80022ee:	4a0b      	ldr	r2, [pc, #44]	@ (800231c <CAN_SendTopicData+0x5c>)
 80022f0:	6113      	str	r3, [r2, #16]
    TxHeader.TransmitGlobalTime = DISABLE;
 80022f2:	4b0a      	ldr	r3, [pc, #40]	@ (800231c <CAN_SendTopicData+0x5c>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	751a      	strb	r2, [r3, #20]
    }
    snprintf(log + offset, sizeof(log) - offset, "\r\n");
    HAL_UART_Transmit(&huart1, (uint8_t*)log, strlen(log), 1);
#endif

    can_tx_count++;
 80022f8:	4b09      	ldr	r3, [pc, #36]	@ (8002320 <CAN_SendTopicData+0x60>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	3301      	adds	r3, #1
 80022fe:	4a08      	ldr	r2, [pc, #32]	@ (8002320 <CAN_SendTopicData+0x60>)
 8002300:	6013      	str	r3, [r2, #0]
    return HAL_CAN_AddTxMessage(&hcan1, &TxHeader, data, &TxMailbox);
 8002302:	f107 030c 	add.w	r3, r7, #12
 8002306:	683a      	ldr	r2, [r7, #0]
 8002308:	4904      	ldr	r1, [pc, #16]	@ (800231c <CAN_SendTopicData+0x5c>)
 800230a:	4806      	ldr	r0, [pc, #24]	@ (8002324 <CAN_SendTopicData+0x64>)
 800230c:	f003 fd06 	bl	8005d1c <HAL_CAN_AddTxMessage>
 8002310:	4603      	mov	r3, r0
}
 8002312:	4618      	mov	r0, r3
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	20000770 	.word	0x20000770
 8002320:	200007b4 	.word	0x200007b4
 8002324:	200003d4 	.word	0x200003d4

08002328 <Send_All_SensorData_CAN>:
extern uint32_t imu_timer;
extern volatile uint8_t timer10ms_flag ;


void Send_All_SensorData_CAN(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
	static uint32_t last_us_trigger_time=0 ;
    if (timer10ms_flag) {
 800232c:	4b23      	ldr	r3, [pc, #140]	@ (80023bc <Send_All_SensorData_CAN+0x94>)
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b00      	cmp	r3, #0
 8002334:	d004      	beq.n	8002340 <Send_All_SensorData_CAN+0x18>
        timer10ms_flag = 0;
 8002336:	4b21      	ldr	r3, [pc, #132]	@ (80023bc <Send_All_SensorData_CAN+0x94>)
 8002338:	2200      	movs	r2, #0
 800233a:	701a      	strb	r2, [r3, #0]
        BNO055_SendEulerCAN();
 800233c:	f7ff fac6 	bl	80018cc <BNO055_SendEulerCAN>
    }

    if (HAL_GetTick() - debug_timer >= 10) {
 8002340:	f002 fde6 	bl	8004f10 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	4b1e      	ldr	r3, [pc, #120]	@ (80023c0 <Send_All_SensorData_CAN+0x98>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	2b09      	cmp	r3, #9
 800234e:	d906      	bls.n	800235e <Send_All_SensorData_CAN+0x36>
        BNO055_PrintEulerDebug();
 8002350:	f7ff fb18 	bl	8001984 <BNO055_PrintEulerDebug>
        debug_timer = HAL_GetTick();
 8002354:	f002 fddc 	bl	8004f10 <HAL_GetTick>
 8002358:	4603      	mov	r3, r0
 800235a:	4a19      	ldr	r2, [pc, #100]	@ (80023c0 <Send_All_SensorData_CAN+0x98>)
 800235c:	6013      	str	r3, [r2, #0]
    }

    if (HAL_GetTick() - last_us_trigger_time >= 200) {
 800235e:	f002 fdd7 	bl	8004f10 <HAL_GetTick>
 8002362:	4602      	mov	r2, r0
 8002364:	4b17      	ldr	r3, [pc, #92]	@ (80023c4 <Send_All_SensorData_CAN+0x9c>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	2bc7      	cmp	r3, #199	@ 0xc7
 800236c:	d90a      	bls.n	8002384 <Send_All_SensorData_CAN+0x5c>
            US01_TriggerAll_Sequential();      // Blocking o 4 cm bin
 800236e:	f002 fd06 	bl	8004d7e <US01_TriggerAll_Sequential>
            PrintAllDistances();               // UART in khong cch
 8002372:	f002 fd1d 	bl	8004db0 <PrintAllDistances>
            US01_SendAllDistances_CAN();       // Gi qua CAN
 8002376:	f002 fcc9 	bl	8004d0c <US01_SendAllDistances_CAN>
            last_us_trigger_time = HAL_GetTick();
 800237a:	f002 fdc9 	bl	8004f10 <HAL_GetTick>
 800237e:	4603      	mov	r3, r0
 8002380:	4a10      	ldr	r2, [pc, #64]	@ (80023c4 <Send_All_SensorData_CAN+0x9c>)
 8002382:	6013      	str	r3, [r2, #0]
        }



    static uint32_t last_mq135_time = 0;
    if (HAL_GetTick() - last_mq135_time >= 1000) {
 8002384:	f002 fdc4 	bl	8004f10 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	4b0f      	ldr	r3, [pc, #60]	@ (80023c8 <Send_All_SensorData_CAN+0xa0>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002394:	d30d      	bcc.n	80023b2 <Send_All_SensorData_CAN+0x8a>
        MQ135_Send_CAN(&mq135, 25.0f, 50.0f, &huart1, TOPIC_ID_MQ135);  // Dng hm DMA mi
 8002396:	2211      	movs	r2, #17
 8002398:	490c      	ldr	r1, [pc, #48]	@ (80023cc <Send_All_SensorData_CAN+0xa4>)
 800239a:	eddf 0a0d 	vldr	s1, [pc, #52]	@ 80023d0 <Send_All_SensorData_CAN+0xa8>
 800239e:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80023a2:	480c      	ldr	r0, [pc, #48]	@ (80023d4 <Send_All_SensorData_CAN+0xac>)
 80023a4:	f7ff fd14 	bl	8001dd0 <MQ135_Send_CAN>
        last_mq135_time = HAL_GetTick();
 80023a8:	f002 fdb2 	bl	8004f10 <HAL_GetTick>
 80023ac:	4603      	mov	r3, r0
 80023ae:	4a06      	ldr	r2, [pc, #24]	@ (80023c8 <Send_All_SensorData_CAN+0xa0>)
 80023b0:	6013      	str	r3, [r2, #0]
    }
    checkRFIDAndControlRelay();
 80023b2:	f001 fab5 	bl	8003920 <checkRFIDAndControlRelay>
}
 80023b6:	bf00      	nop
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	200007c0 	.word	0x200007c0
 80023c0:	200007b0 	.word	0x200007b0
 80023c4:	2000031c 	.word	0x2000031c
 80023c8:	20000320 	.word	0x20000320
 80023cc:	200006d0 	.word	0x200006d0
 80023d0:	42480000 	.word	0x42480000
 80023d4:	20000754 	.word	0x20000754

080023d8 <check_it>:
    char adc[32];
    sprintf(adc, "ADC VALUE: %d\r\n", adc_value);
    HAL_UART_Transmit(&huart1, (uint8_t*)adc, strlen(adc), HAL_MAX_DELAY);
}

void check_it(TIM_HandleTypeDef *htimx) {
 80023d8:	b580      	push	{r7, lr}
 80023da:	b094      	sub	sp, #80	@ 0x50
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
    char *timer_name = "UNKNOWN";
 80023e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002454 <check_it+0x7c>)
 80023e2:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (htimx->Instance == TIM1) timer_name = "TIM1";
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a1b      	ldr	r2, [pc, #108]	@ (8002458 <check_it+0x80>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d102      	bne.n	80023f4 <check_it+0x1c>
 80023ee:	4b1b      	ldr	r3, [pc, #108]	@ (800245c <check_it+0x84>)
 80023f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80023f2:	e016      	b.n	8002422 <check_it+0x4a>
    else if (htimx->Instance == TIM2) timer_name = "TIM2";
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023fc:	d102      	bne.n	8002404 <check_it+0x2c>
 80023fe:	4b18      	ldr	r3, [pc, #96]	@ (8002460 <check_it+0x88>)
 8002400:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002402:	e00e      	b.n	8002422 <check_it+0x4a>
    else if (htimx->Instance == TIM4) timer_name = "TIM4";
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a16      	ldr	r2, [pc, #88]	@ (8002464 <check_it+0x8c>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d102      	bne.n	8002414 <check_it+0x3c>
 800240e:	4b16      	ldr	r3, [pc, #88]	@ (8002468 <check_it+0x90>)
 8002410:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002412:	e006      	b.n	8002422 <check_it+0x4a>
    else if (htimx->Instance == TIM8) timer_name = "TIM8";
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a14      	ldr	r2, [pc, #80]	@ (800246c <check_it+0x94>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d101      	bne.n	8002422 <check_it+0x4a>
 800241e:	4b14      	ldr	r3, [pc, #80]	@ (8002470 <check_it+0x98>)
 8002420:	64fb      	str	r3, [r7, #76]	@ 0x4c

    char msg[64];
    snprintf(msg, sizeof(msg), ">> [INTERRUPT] Callback from %s\r\n", timer_name);
 8002422:	f107 000c 	add.w	r0, r7, #12
 8002426:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002428:	4a12      	ldr	r2, [pc, #72]	@ (8002474 <check_it+0x9c>)
 800242a:	2140      	movs	r1, #64	@ 0x40
 800242c:	f00b fd5c 	bl	800dee8 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002430:	f107 030c 	add.w	r3, r7, #12
 8002434:	4618      	mov	r0, r3
 8002436:	f7fd ff1b 	bl	8000270 <strlen>
 800243a:	4603      	mov	r3, r0
 800243c:	b29a      	uxth	r2, r3
 800243e:	f107 010c 	add.w	r1, r7, #12
 8002442:	f04f 33ff 	mov.w	r3, #4294967295
 8002446:	480c      	ldr	r0, [pc, #48]	@ (8002478 <check_it+0xa0>)
 8002448:	f009 fffe 	bl	800c448 <HAL_UART_Transmit>
}
 800244c:	bf00      	nop
 800244e:	3750      	adds	r7, #80	@ 0x50
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	08011020 	.word	0x08011020
 8002458:	40010000 	.word	0x40010000
 800245c:	08011028 	.word	0x08011028
 8002460:	08011030 	.word	0x08011030
 8002464:	40000800 	.word	0x40000800
 8002468:	08011038 	.word	0x08011038
 800246c:	40010400 	.word	0x40010400
 8002470:	08011040 	.word	0x08011040
 8002474:	08011048 	.word	0x08011048
 8002478:	200006d0 	.word	0x200006d0

0800247c <Process_Ultrasonic_And_Control_Relay>:
#include "ultrasonic_sensor.h"
#include "can_tranceive.h"
#include "can_topic.h"
#include "led_control.h"
void Process_Ultrasonic_And_Control_Relay(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b088      	sub	sp, #32
 8002480:	af00      	add	r7, sp, #0
    static uint8_t initialized = 0;

    uint32_t Truoc2 = US01_GetDistance(0);
 8002482:	2000      	movs	r0, #0
 8002484:	f002 fc16 	bl	8004cb4 <US01_GetDistance>
 8002488:	61b8      	str	r0, [r7, #24]
    uint32_t Truoc1 = US01_GetDistance(2);
 800248a:	2002      	movs	r0, #2
 800248c:	f002 fc12 	bl	8004cb4 <US01_GetDistance>
 8002490:	6178      	str	r0, [r7, #20]
    uint32_t Trai   = US01_GetDistance(1);
 8002492:	2001      	movs	r0, #1
 8002494:	f002 fc0e 	bl	8004cb4 <US01_GetDistance>
 8002498:	6138      	str	r0, [r7, #16]
    uint32_t Phai   = US01_GetDistance(3);
 800249a:	2003      	movs	r0, #3
 800249c:	f002 fc0a 	bl	8004cb4 <US01_GetDistance>
 80024a0:	60f8      	str	r0, [r7, #12]

    if (!initialized) {
 80024a2:	4b57      	ldr	r3, [pc, #348]	@ (8002600 <Process_Ultrasonic_And_Control_Relay+0x184>)
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d10d      	bne.n	80024c6 <Process_Ultrasonic_And_Control_Relay+0x4a>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);   //  OFF
 80024aa:	2200      	movs	r2, #0
 80024ac:	2104      	movs	r1, #4
 80024ae:	4855      	ldr	r0, [pc, #340]	@ (8002604 <Process_Ultrasonic_And_Control_Relay+0x188>)
 80024b0:	f005 f826 	bl	8007500 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET); // Xanh ON
 80024b4:	2201      	movs	r2, #1
 80024b6:	2108      	movs	r1, #8
 80024b8:	4852      	ldr	r0, [pc, #328]	@ (8002604 <Process_Ultrasonic_And_Control_Relay+0x188>)
 80024ba:	f005 f821 	bl	8007500 <HAL_GPIO_WritePin>
        initialized = 1;
 80024be:	4b50      	ldr	r3, [pc, #320]	@ (8002600 <Process_Ultrasonic_And_Control_Relay+0x184>)
 80024c0:	2201      	movs	r2, #1
 80024c2:	701a      	strb	r2, [r3, #0]
 80024c4:	e098      	b.n	80025f8 <Process_Ultrasonic_And_Control_Relay+0x17c>
        return;
    }

    // Kim tra cc vng
    bool Truoc_OK  = (Truoc1 < 30 && Truoc1 != 0) || (Truoc2 < 30 && Truoc2 != 0);
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	2b1d      	cmp	r3, #29
 80024ca:	d802      	bhi.n	80024d2 <Process_Ultrasonic_And_Control_Relay+0x56>
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d105      	bne.n	80024de <Process_Ultrasonic_And_Control_Relay+0x62>
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	2b1d      	cmp	r3, #29
 80024d6:	d804      	bhi.n	80024e2 <Process_Ultrasonic_And_Control_Relay+0x66>
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <Process_Ultrasonic_And_Control_Relay+0x66>
 80024de:	2301      	movs	r3, #1
 80024e0:	e000      	b.n	80024e4 <Process_Ultrasonic_And_Control_Relay+0x68>
 80024e2:	2300      	movs	r3, #0
 80024e4:	72fb      	strb	r3, [r7, #11]
 80024e6:	7afb      	ldrb	r3, [r7, #11]
 80024e8:	f003 0301 	and.w	r3, r3, #1
 80024ec:	72fb      	strb	r3, [r7, #11]
    bool HaiBen_OK = (Trai   < 25 && Trai   != 0) || (Phai   < 25 && Phai   != 0);
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	2b18      	cmp	r3, #24
 80024f2:	d802      	bhi.n	80024fa <Process_Ultrasonic_And_Control_Relay+0x7e>
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d105      	bne.n	8002506 <Process_Ultrasonic_And_Control_Relay+0x8a>
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2b18      	cmp	r3, #24
 80024fe:	d804      	bhi.n	800250a <Process_Ultrasonic_And_Control_Relay+0x8e>
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <Process_Ultrasonic_And_Control_Relay+0x8e>
 8002506:	2301      	movs	r3, #1
 8002508:	e000      	b.n	800250c <Process_Ultrasonic_And_Control_Relay+0x90>
 800250a:	2300      	movs	r3, #0
 800250c:	72bb      	strb	r3, [r7, #10]
 800250e:	7abb      	ldrb	r3, [r7, #10]
 8002510:	f003 0301 	and.w	r3, r3, #1
 8002514:	72bb      	strb	r3, [r7, #10]
    bool BaBen_OK  = Truoc_OK && HaiBen_OK;
 8002516:	7afb      	ldrb	r3, [r7, #11]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d004      	beq.n	8002526 <Process_Ultrasonic_And_Control_Relay+0xaa>
 800251c:	7abb      	ldrb	r3, [r7, #10]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <Process_Ultrasonic_And_Control_Relay+0xaa>
 8002522:	2301      	movs	r3, #1
 8002524:	e000      	b.n	8002528 <Process_Ultrasonic_And_Control_Relay+0xac>
 8002526:	2300      	movs	r3, #0
 8002528:	727b      	strb	r3, [r7, #9]
 800252a:	7a7b      	ldrb	r3, [r7, #9]
 800252c:	f003 0301 	and.w	r3, r3, #1
 8002530:	727b      	strb	r3, [r7, #9]
    bool TatCa_OK  = (Truoc1 < 25 && Truoc1 != 0) &&
                     (Truoc2 < 25 && Truoc2 != 0) &&
                     (Trai   < 20 && Trai   != 0) &&
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	2b18      	cmp	r3, #24
 8002536:	d816      	bhi.n	8002566 <Process_Ultrasonic_And_Control_Relay+0xea>
    bool TatCa_OK  = (Truoc1 < 25 && Truoc1 != 0) &&
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d013      	beq.n	8002566 <Process_Ultrasonic_And_Control_Relay+0xea>
 800253e:	69bb      	ldr	r3, [r7, #24]
 8002540:	2b18      	cmp	r3, #24
 8002542:	d810      	bhi.n	8002566 <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Truoc2 < 25 && Truoc2 != 0) &&
 8002544:	69bb      	ldr	r3, [r7, #24]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d00d      	beq.n	8002566 <Process_Ultrasonic_And_Control_Relay+0xea>
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	2b13      	cmp	r3, #19
 800254e:	d80a      	bhi.n	8002566 <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Trai   < 20 && Trai   != 0) &&
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d007      	beq.n	8002566 <Process_Ultrasonic_And_Control_Relay+0xea>
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2b13      	cmp	r3, #19
 800255a:	d804      	bhi.n	8002566 <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Phai   < 20 && Phai   != 0);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Trai   < 20 && Trai   != 0) &&
 8002562:	2301      	movs	r3, #1
 8002564:	e000      	b.n	8002568 <Process_Ultrasonic_And_Control_Relay+0xec>
 8002566:	2300      	movs	r3, #0
    bool TatCa_OK  = (Truoc1 < 25 && Truoc1 != 0) &&
 8002568:	723b      	strb	r3, [r7, #8]
 800256a:	7a3b      	ldrb	r3, [r7, #8]
 800256c:	f003 0301 	and.w	r3, r3, #1
 8002570:	723b      	strb	r3, [r7, #8]

    uint8_t signal = 0x00;
 8002572:	2300      	movs	r3, #0
 8002574:	77fb      	strb	r3, [r7, #31]

    // Xc nh gi tr gi
    if (TatCa_OK) {
 8002576:	7a3b      	ldrb	r3, [r7, #8]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d002      	beq.n	8002582 <Process_Ultrasonic_And_Control_Relay+0x106>
        signal = 0x03;
 800257c:	2303      	movs	r3, #3
 800257e:	77fb      	strb	r3, [r7, #31]
 8002580:	e00d      	b.n	800259e <Process_Ultrasonic_And_Control_Relay+0x122>
    } else if (BaBen_OK) {
 8002582:	7a7b      	ldrb	r3, [r7, #9]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d002      	beq.n	800258e <Process_Ultrasonic_And_Control_Relay+0x112>
        signal = 0x02;
 8002588:	2302      	movs	r3, #2
 800258a:	77fb      	strb	r3, [r7, #31]
 800258c:	e007      	b.n	800259e <Process_Ultrasonic_And_Control_Relay+0x122>
    } else if (Truoc_OK) {
 800258e:	7afb      	ldrb	r3, [r7, #11]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d002      	beq.n	800259a <Process_Ultrasonic_And_Control_Relay+0x11e>
        signal = 0x01;
 8002594:	2301      	movs	r3, #1
 8002596:	77fb      	strb	r3, [r7, #31]
 8002598:	e001      	b.n	800259e <Process_Ultrasonic_And_Control_Relay+0x122>
    } else {
        signal = 0x00; // Ra khi 3 trng hp trn
 800259a:	2300      	movs	r3, #0
 800259c:	77fb      	strb	r3, [r7, #31]
    }

    // iu khin n
    if (TatCa_OK || BaBen_OK || Truoc_OK || HaiBen_OK) {
 800259e:	7a3b      	ldrb	r3, [r7, #8]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d108      	bne.n	80025b6 <Process_Ultrasonic_And_Control_Relay+0x13a>
 80025a4:	7a7b      	ldrb	r3, [r7, #9]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d105      	bne.n	80025b6 <Process_Ultrasonic_And_Control_Relay+0x13a>
 80025aa:	7afb      	ldrb	r3, [r7, #11]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d102      	bne.n	80025b6 <Process_Ultrasonic_And_Control_Relay+0x13a>
 80025b0:	7abb      	ldrb	r3, [r7, #10]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d00a      	beq.n	80025cc <Process_Ultrasonic_And_Control_Relay+0x150>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET); //  ON
 80025b6:	2201      	movs	r2, #1
 80025b8:	2104      	movs	r1, #4
 80025ba:	4812      	ldr	r0, [pc, #72]	@ (8002604 <Process_Ultrasonic_And_Control_Relay+0x188>)
 80025bc:	f004 ffa0 	bl	8007500 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);   // Xanh OFF
 80025c0:	2200      	movs	r2, #0
 80025c2:	2108      	movs	r1, #8
 80025c4:	480f      	ldr	r0, [pc, #60]	@ (8002604 <Process_Ultrasonic_And_Control_Relay+0x188>)
 80025c6:	f004 ff9b 	bl	8007500 <HAL_GPIO_WritePin>
 80025ca:	e009      	b.n	80025e0 <Process_Ultrasonic_And_Control_Relay+0x164>
    } else {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);   //  OFF
 80025cc:	2200      	movs	r2, #0
 80025ce:	2104      	movs	r1, #4
 80025d0:	480c      	ldr	r0, [pc, #48]	@ (8002604 <Process_Ultrasonic_And_Control_Relay+0x188>)
 80025d2:	f004 ff95 	bl	8007500 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET); // Xanh ON
 80025d6:	2201      	movs	r2, #1
 80025d8:	2108      	movs	r1, #8
 80025da:	480a      	ldr	r0, [pc, #40]	@ (8002604 <Process_Ultrasonic_And_Control_Relay+0x188>)
 80025dc:	f004 ff90 	bl	8007500 <HAL_GPIO_WritePin>
    }

    // Lun gi gi tr hin ti
    uint8_t data[8] = {0};
 80025e0:	463b      	mov	r3, r7
 80025e2:	2200      	movs	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	605a      	str	r2, [r3, #4]
    data[0] = signal;
 80025e8:	7ffb      	ldrb	r3, [r7, #31]
 80025ea:	703b      	strb	r3, [r7, #0]
    CAN_SendTopicData(TOPIC_ID_SENSOR, data, 8);
 80025ec:	463b      	mov	r3, r7
 80025ee:	2208      	movs	r2, #8
 80025f0:	4619      	mov	r1, r3
 80025f2:	2024      	movs	r0, #36	@ 0x24
 80025f4:	f7ff fe64 	bl	80022c0 <CAN_SendTopicData>
}
 80025f8:	3720      	adds	r7, #32
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	20000324 	.word	0x20000324
 8002604:	40020000 	.word	0x40020000

08002608 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8002612:	4a38      	ldr	r2, [pc, #224]	@ (80026f4 <HD44780_Init+0xec>)
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8002618:	4b37      	ldr	r3, [pc, #220]	@ (80026f8 <HD44780_Init+0xf0>)
 800261a:	2208      	movs	r2, #8
 800261c:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 800261e:	4b37      	ldr	r3, [pc, #220]	@ (80026fc <HD44780_Init+0xf4>)
 8002620:	2200      	movs	r2, #0
 8002622:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8002624:	4b33      	ldr	r3, [pc, #204]	@ (80026f4 <HD44780_Init+0xec>)
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	2b01      	cmp	r3, #1
 800262a:	d907      	bls.n	800263c <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 800262c:	4b33      	ldr	r3, [pc, #204]	@ (80026fc <HD44780_Init+0xf4>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	f043 0308 	orr.w	r3, r3, #8
 8002634:	b2da      	uxtb	r2, r3
 8002636:	4b31      	ldr	r3, [pc, #196]	@ (80026fc <HD44780_Init+0xf4>)
 8002638:	701a      	strb	r2, [r3, #0]
 800263a:	e006      	b.n	800264a <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 800263c:	4b2f      	ldr	r3, [pc, #188]	@ (80026fc <HD44780_Init+0xf4>)
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	f043 0304 	orr.w	r3, r3, #4
 8002644:	b2da      	uxtb	r2, r3
 8002646:	4b2d      	ldr	r3, [pc, #180]	@ (80026fc <HD44780_Init+0xf4>)
 8002648:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 800264a:	f000 f94b 	bl	80028e4 <DelayInit>
  HAL_Delay(50);
 800264e:	2032      	movs	r0, #50	@ 0x32
 8002650:	f002 fc6a 	bl	8004f28 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8002654:	4b28      	ldr	r3, [pc, #160]	@ (80026f8 <HD44780_Init+0xf0>)
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	4618      	mov	r0, r3
 800265a:	f000 f909 	bl	8002870 <ExpanderWrite>
  HAL_Delay(1000);
 800265e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002662:	f002 fc61 	bl	8004f28 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8002666:	2030      	movs	r0, #48	@ 0x30
 8002668:	f000 f8f1 	bl	800284e <Write4Bits>
  DelayUS(4500);
 800266c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8002670:	f000 f962 	bl	8002938 <DelayUS>

  Write4Bits(0x03 << 4);
 8002674:	2030      	movs	r0, #48	@ 0x30
 8002676:	f000 f8ea 	bl	800284e <Write4Bits>
  DelayUS(4500);
 800267a:	f241 1094 	movw	r0, #4500	@ 0x1194
 800267e:	f000 f95b 	bl	8002938 <DelayUS>

  Write4Bits(0x03 << 4);
 8002682:	2030      	movs	r0, #48	@ 0x30
 8002684:	f000 f8e3 	bl	800284e <Write4Bits>
  DelayUS(4500);
 8002688:	f241 1094 	movw	r0, #4500	@ 0x1194
 800268c:	f000 f954 	bl	8002938 <DelayUS>

  Write4Bits(0x02 << 4);
 8002690:	2020      	movs	r0, #32
 8002692:	f000 f8dc 	bl	800284e <Write4Bits>
  DelayUS(100);
 8002696:	2064      	movs	r0, #100	@ 0x64
 8002698:	f000 f94e 	bl	8002938 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 800269c:	4b17      	ldr	r3, [pc, #92]	@ (80026fc <HD44780_Init+0xf4>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	f043 0320 	orr.w	r3, r3, #32
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	4618      	mov	r0, r3
 80026a8:	f000 f894 	bl	80027d4 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80026ac:	4b14      	ldr	r3, [pc, #80]	@ (8002700 <HD44780_Init+0xf8>)
 80026ae:	2204      	movs	r2, #4
 80026b0:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 80026b2:	f000 f843 	bl	800273c <HD44780_Display>
  HD44780_Clear();
 80026b6:	f000 f82b 	bl	8002710 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80026ba:	4b12      	ldr	r3, [pc, #72]	@ (8002704 <HD44780_Init+0xfc>)
 80026bc:	2202      	movs	r2, #2
 80026be:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 80026c0:	4b10      	ldr	r3, [pc, #64]	@ (8002704 <HD44780_Init+0xfc>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	f043 0304 	orr.w	r3, r3, #4
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	4618      	mov	r0, r3
 80026cc:	f000 f882 	bl	80027d4 <SendCommand>
  DelayUS(4500);
 80026d0:	f241 1094 	movw	r0, #4500	@ 0x1194
 80026d4:	f000 f930 	bl	8002938 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 80026d8:	490b      	ldr	r1, [pc, #44]	@ (8002708 <HD44780_Init+0x100>)
 80026da:	2000      	movs	r0, #0
 80026dc:	f000 f844 	bl	8002768 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 80026e0:	490a      	ldr	r1, [pc, #40]	@ (800270c <HD44780_Init+0x104>)
 80026e2:	2001      	movs	r0, #1
 80026e4:	f000 f840 	bl	8002768 <HD44780_CreateSpecialChar>

  HD44780_Home();
 80026e8:	f000 f81d 	bl	8002726 <HD44780_Home>
}
 80026ec:	bf00      	nop
 80026ee:	3708      	adds	r7, #8
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	20000328 	.word	0x20000328
 80026f8:	20000329 	.word	0x20000329
 80026fc:	20000325 	.word	0x20000325
 8002700:	20000326 	.word	0x20000326
 8002704:	20000327 	.word	0x20000327
 8002708:	20000000 	.word	0x20000000
 800270c:	20000008 	.word	0x20000008

08002710 <HD44780_Clear>:

void HD44780_Clear()
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8002714:	2001      	movs	r0, #1
 8002716:	f000 f85d 	bl	80027d4 <SendCommand>
  DelayUS(2000);
 800271a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800271e:	f000 f90b 	bl	8002938 <DelayUS>
}
 8002722:	bf00      	nop
 8002724:	bd80      	pop	{r7, pc}

08002726 <HD44780_Home>:

void HD44780_Home()
{
 8002726:	b580      	push	{r7, lr}
 8002728:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 800272a:	2002      	movs	r0, #2
 800272c:	f000 f852 	bl	80027d4 <SendCommand>
  DelayUS(2000);
 8002730:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002734:	f000 f900 	bl	8002938 <DelayUS>
}
 8002738:	bf00      	nop
 800273a:	bd80      	pop	{r7, pc}

0800273c <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8002740:	4b08      	ldr	r3, [pc, #32]	@ (8002764 <HD44780_Display+0x28>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	f043 0304 	orr.w	r3, r3, #4
 8002748:	b2da      	uxtb	r2, r3
 800274a:	4b06      	ldr	r3, [pc, #24]	@ (8002764 <HD44780_Display+0x28>)
 800274c:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 800274e:	4b05      	ldr	r3, [pc, #20]	@ (8002764 <HD44780_Display+0x28>)
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	f043 0308 	orr.w	r3, r3, #8
 8002756:	b2db      	uxtb	r3, r3
 8002758:	4618      	mov	r0, r3
 800275a:	f000 f83b 	bl	80027d4 <SendCommand>
}
 800275e:	bf00      	nop
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	20000326 	.word	0x20000326

08002768 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	6039      	str	r1, [r7, #0]
 8002772:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8002774:	79fb      	ldrb	r3, [r7, #7]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 800277c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002780:	00db      	lsls	r3, r3, #3
 8002782:	b25b      	sxtb	r3, r3
 8002784:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002788:	b25b      	sxtb	r3, r3
 800278a:	b2db      	uxtb	r3, r3
 800278c:	4618      	mov	r0, r3
 800278e:	f000 f821 	bl	80027d4 <SendCommand>
  for (int i=0; i<8; i++)
 8002792:	2300      	movs	r3, #0
 8002794:	60fb      	str	r3, [r7, #12]
 8002796:	e009      	b.n	80027ac <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	683a      	ldr	r2, [r7, #0]
 800279c:	4413      	add	r3, r2
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	4618      	mov	r0, r3
 80027a2:	f000 f825 	bl	80027f0 <SendChar>
  for (int i=0; i<8; i++)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	3301      	adds	r3, #1
 80027aa:	60fb      	str	r3, [r7, #12]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2b07      	cmp	r3, #7
 80027b0:	ddf2      	ble.n	8002798 <HD44780_CreateSpecialChar+0x30>
  }
}
 80027b2:	bf00      	nop
 80027b4:	bf00      	nop
 80027b6:	3710      	adds	r7, #16
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}

080027bc <HD44780_Backlight>:
  dpBacklight=LCD_NOBACKLIGHT;
  ExpanderWrite(0);
}

void HD44780_Backlight(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
  dpBacklight=LCD_BACKLIGHT;
 80027c0:	4b03      	ldr	r3, [pc, #12]	@ (80027d0 <HD44780_Backlight+0x14>)
 80027c2:	2208      	movs	r2, #8
 80027c4:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 80027c6:	2000      	movs	r0, #0
 80027c8:	f000 f852 	bl	8002870 <ExpanderWrite>
}
 80027cc:	bf00      	nop
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	20000329 	.word	0x20000329

080027d4 <SendCommand>:

static void SendCommand(uint8_t cmd)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	4603      	mov	r3, r0
 80027dc:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 80027de:	79fb      	ldrb	r3, [r7, #7]
 80027e0:	2100      	movs	r1, #0
 80027e2:	4618      	mov	r0, r3
 80027e4:	f000 f812 	bl	800280c <Send>
}
 80027e8:	bf00      	nop
 80027ea:	3708      	adds	r7, #8
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <SendChar>:

static void SendChar(uint8_t ch)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	4603      	mov	r3, r0
 80027f8:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 80027fa:	79fb      	ldrb	r3, [r7, #7]
 80027fc:	2101      	movs	r1, #1
 80027fe:	4618      	mov	r0, r3
 8002800:	f000 f804 	bl	800280c <Send>
}
 8002804:	bf00      	nop
 8002806:	3708      	adds	r7, #8
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	460a      	mov	r2, r1
 8002816:	71fb      	strb	r3, [r7, #7]
 8002818:	4613      	mov	r3, r2
 800281a:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 800281c:	79fb      	ldrb	r3, [r7, #7]
 800281e:	f023 030f 	bic.w	r3, r3, #15
 8002822:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8002824:	79fb      	ldrb	r3, [r7, #7]
 8002826:	011b      	lsls	r3, r3, #4
 8002828:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 800282a:	7bfa      	ldrb	r2, [r7, #15]
 800282c:	79bb      	ldrb	r3, [r7, #6]
 800282e:	4313      	orrs	r3, r2
 8002830:	b2db      	uxtb	r3, r3
 8002832:	4618      	mov	r0, r3
 8002834:	f000 f80b 	bl	800284e <Write4Bits>
  Write4Bits((lownib)|mode);
 8002838:	7bba      	ldrb	r2, [r7, #14]
 800283a:	79bb      	ldrb	r3, [r7, #6]
 800283c:	4313      	orrs	r3, r2
 800283e:	b2db      	uxtb	r3, r3
 8002840:	4618      	mov	r0, r3
 8002842:	f000 f804 	bl	800284e <Write4Bits>
}
 8002846:	bf00      	nop
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 800284e:	b580      	push	{r7, lr}
 8002850:	b082      	sub	sp, #8
 8002852:	af00      	add	r7, sp, #0
 8002854:	4603      	mov	r3, r0
 8002856:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8002858:	79fb      	ldrb	r3, [r7, #7]
 800285a:	4618      	mov	r0, r3
 800285c:	f000 f808 	bl	8002870 <ExpanderWrite>
  PulseEnable(value);
 8002860:	79fb      	ldrb	r3, [r7, #7]
 8002862:	4618      	mov	r0, r3
 8002864:	f000 f820 	bl	80028a8 <PulseEnable>
}
 8002868:	bf00      	nop
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b086      	sub	sp, #24
 8002874:	af02      	add	r7, sp, #8
 8002876:	4603      	mov	r3, r0
 8002878:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 800287a:	4b09      	ldr	r3, [pc, #36]	@ (80028a0 <ExpanderWrite+0x30>)
 800287c:	781a      	ldrb	r2, [r3, #0]
 800287e:	79fb      	ldrb	r3, [r7, #7]
 8002880:	4313      	orrs	r3, r2
 8002882:	b2db      	uxtb	r3, r3
 8002884:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c3, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8002886:	f107 020f 	add.w	r2, r7, #15
 800288a:	230a      	movs	r3, #10
 800288c:	9300      	str	r3, [sp, #0]
 800288e:	2301      	movs	r3, #1
 8002890:	214e      	movs	r1, #78	@ 0x4e
 8002892:	4804      	ldr	r0, [pc, #16]	@ (80028a4 <ExpanderWrite+0x34>)
 8002894:	f004 ffd6 	bl	8007844 <HAL_I2C_Master_Transmit>
}
 8002898:	bf00      	nop
 800289a:	3710      	adds	r7, #16
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	20000329 	.word	0x20000329
 80028a4:	2000042c 	.word	0x2000042c

080028a8 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	4603      	mov	r3, r0
 80028b0:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	f043 0304 	orr.w	r3, r3, #4
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7ff ffd8 	bl	8002870 <ExpanderWrite>
  DelayUS(20);
 80028c0:	2014      	movs	r0, #20
 80028c2:	f000 f839 	bl	8002938 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 80028c6:	79fb      	ldrb	r3, [r7, #7]
 80028c8:	f023 0304 	bic.w	r3, r3, #4
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7ff ffce 	bl	8002870 <ExpanderWrite>
  DelayUS(20);
 80028d4:	2014      	movs	r0, #20
 80028d6:	f000 f82f 	bl	8002938 <DelayUS>
}
 80028da:	bf00      	nop
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
	...

080028e4 <DelayInit>:

static void DelayInit(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 80028e8:	4b11      	ldr	r3, [pc, #68]	@ (8002930 <DelayInit+0x4c>)
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	4a10      	ldr	r2, [pc, #64]	@ (8002930 <DelayInit+0x4c>)
 80028ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028f2:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 80028f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002930 <DelayInit+0x4c>)
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002930 <DelayInit+0x4c>)
 80028fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028fe:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8002900:	4b0c      	ldr	r3, [pc, #48]	@ (8002934 <DelayInit+0x50>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a0b      	ldr	r2, [pc, #44]	@ (8002934 <DelayInit+0x50>)
 8002906:	f023 0301 	bic.w	r3, r3, #1
 800290a:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800290c:	4b09      	ldr	r3, [pc, #36]	@ (8002934 <DelayInit+0x50>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a08      	ldr	r2, [pc, #32]	@ (8002934 <DelayInit+0x50>)
 8002912:	f043 0301 	orr.w	r3, r3, #1
 8002916:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8002918:	4b06      	ldr	r3, [pc, #24]	@ (8002934 <DelayInit+0x50>)
 800291a:	2200      	movs	r2, #0
 800291c:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 800291e:	bf00      	nop
  __ASM volatile ("NOP");
 8002920:	bf00      	nop
  __ASM volatile ("NOP");
 8002922:	bf00      	nop
}
 8002924:	bf00      	nop
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	e000edf0 	.word	0xe000edf0
 8002934:	e0001000 	.word	0xe0001000

08002938 <DelayUS>:

static void DelayUS(uint32_t us) {
 8002938:	b480      	push	{r7}
 800293a:	b087      	sub	sp, #28
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8002940:	4b0e      	ldr	r3, [pc, #56]	@ (800297c <DelayUS+0x44>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a0e      	ldr	r2, [pc, #56]	@ (8002980 <DelayUS+0x48>)
 8002946:	fba2 2303 	umull	r2, r3, r2, r3
 800294a:	0c9a      	lsrs	r2, r3, #18
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	fb02 f303 	mul.w	r3, r2, r3
 8002952:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8002954:	4b0b      	ldr	r3, [pc, #44]	@ (8002984 <DelayUS+0x4c>)
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 800295a:	4b0a      	ldr	r3, [pc, #40]	@ (8002984 <DelayUS+0x4c>)
 800295c:	685a      	ldr	r2, [r3, #4]
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	697a      	ldr	r2, [r7, #20]
 8002968:	429a      	cmp	r2, r3
 800296a:	d8f6      	bhi.n	800295a <DelayUS+0x22>
}
 800296c:	bf00      	nop
 800296e:	bf00      	nop
 8002970:	371c      	adds	r7, #28
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	200000f0 	.word	0x200000f0
 8002980:	431bde83 	.word	0x431bde83
 8002984:	e0001000 	.word	0xe0001000

08002988 <HAL_TIM_PeriodElapsedCallback>:
uint32_t NUM_SAMPLES = 0;
volatile uint8_t mq135_done = 0;


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM7) {
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a05      	ldr	r2, [pc, #20]	@ (80029ac <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d102      	bne.n	80029a0 <HAL_TIM_PeriodElapsedCallback+0x18>
        timer10ms_flag = 1;
 800299a:	4b05      	ldr	r3, [pc, #20]	@ (80029b0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800299c:	2201      	movs	r2, #1
 800299e:	701a      	strb	r2, [r3, #0]
    }
}
 80029a0:	bf00      	nop
 80029a2:	370c      	adds	r7, #12
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr
 80029ac:	40001400 	.word	0x40001400
 80029b0:	200007c0 	.word	0x200007c0

080029b4 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80029b4:	b590      	push	{r4, r7, lr}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
    static uint32_t idx = 0;
    ADC_SAMPLES[idx++] = HAL_ADC_GetValue(hadc);
 80029bc:	4b11      	ldr	r3, [pc, #68]	@ (8002a04 <HAL_ADC_ConvCpltCallback+0x50>)
 80029be:	681c      	ldr	r4, [r3, #0]
 80029c0:	1c63      	adds	r3, r4, #1
 80029c2:	4a10      	ldr	r2, [pc, #64]	@ (8002a04 <HAL_ADC_ConvCpltCallback+0x50>)
 80029c4:	6013      	str	r3, [r2, #0]
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f002 fd41 	bl	800544e <HAL_ADC_GetValue>
 80029cc:	4603      	mov	r3, r0
 80029ce:	4a0e      	ldr	r2, [pc, #56]	@ (8002a08 <HAL_ADC_ConvCpltCallback+0x54>)
 80029d0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]

    if (idx < NUM_SAMPLES) {
 80029d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002a04 <HAL_ADC_ConvCpltCallback+0x50>)
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	4b0c      	ldr	r3, [pc, #48]	@ (8002a0c <HAL_ADC_ConvCpltCallback+0x58>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	429a      	cmp	r2, r3
 80029de:	d203      	bcs.n	80029e8 <HAL_ADC_ConvCpltCallback+0x34>
        HAL_ADC_Start_IT(hadc);
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f002 fb09 	bl	8004ff8 <HAL_ADC_Start_IT>
    } else {
        HAL_ADC_Stop_IT(hadc);
        mq135_done = 1;
        idx = 0;
    }
}
 80029e6:	e008      	b.n	80029fa <HAL_ADC_ConvCpltCallback+0x46>
        HAL_ADC_Stop_IT(hadc);
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f002 fbe3 	bl	80051b4 <HAL_ADC_Stop_IT>
        mq135_done = 1;
 80029ee:	4b08      	ldr	r3, [pc, #32]	@ (8002a10 <HAL_ADC_ConvCpltCallback+0x5c>)
 80029f0:	2201      	movs	r2, #1
 80029f2:	701a      	strb	r2, [r3, #0]
        idx = 0;
 80029f4:	4b03      	ldr	r3, [pc, #12]	@ (8002a04 <HAL_ADC_ConvCpltCallback+0x50>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	601a      	str	r2, [r3, #0]
}
 80029fa:	bf00      	nop
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd90      	pop	{r4, r7, pc}
 8002a02:	bf00      	nop
 8002a04:	2000176c 	.word	0x2000176c
 8002a08:	200007c4 	.word	0x200007c4
 8002a0c:	20001764 	.word	0x20001764
 8002a10:	20001768 	.word	0x20001768

08002a14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b092      	sub	sp, #72	@ 0x48
 8002a18:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a1a:	f002 fa13 	bl	8004e44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a1e:	f000 f8a7 	bl	8002b70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a22:	f000 fd9f 	bl	8003564 <MX_GPIO_Init>
  MX_DMA_Init();
 8002a26:	f000 fd7d 	bl	8003524 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002a2a:	f000 fd51 	bl	80034d0 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8002a2e:	f000 fa25 	bl	8002e7c <MX_SPI2_Init>
  MX_ADC1_Init();
 8002a32:	f000 f907 	bl	8002c44 <MX_ADC1_Init>
  MX_CAN1_Init();
 8002a36:	f000 f957 	bl	8002ce8 <MX_CAN1_Init>
  MX_CRC_Init();
 8002a3a:	f000 f9df 	bl	8002dfc <MX_CRC_Init>
  MX_TIM8_Init();
 8002a3e:	f000 fcd3 	bl	80033e8 <MX_TIM8_Init>
  MX_CAN2_Init();
 8002a42:	f000 f9a7 	bl	8002d94 <MX_CAN2_Init>
  MX_I2C3_Init();
 8002a46:	f000 f9ed 	bl	8002e24 <MX_I2C3_Init>
  MX_TIM1_Init();
 8002a4a:	f000 fa4d 	bl	8002ee8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002a4e:	f000 fb0f 	bl	8003070 <MX_TIM2_Init>
  MX_TIM4_Init();
 8002a52:	f000 fbed 	bl	8003230 <MX_TIM4_Init>
  MX_TIM6_Init();
 8002a56:	f000 fc5b 	bl	8003310 <MX_TIM6_Init>
  MX_TIM3_Init();
 8002a5a:	f000 fb79 	bl	8003150 <MX_TIM3_Init>
  MX_TIM7_Init();
 8002a5e:	f000 fc8d 	bl	800337c <MX_TIM7_Init>
//  __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
//  __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC2);
//  __HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC1);
//  __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_CC1);
//  __HAL_TIM_ENABLE_IT(&htim8, TIM_IT_CC1);
  MFRC522_Init();
 8002a62:	f7ff fab5 	bl	8001fd0 <MFRC522_Init>
  BNO055_Init();
 8002a66:	f7fe fecd 	bl	8001804 <BNO055_Init>
  HD44780_Init(2);       // LCD 2 dng
 8002a6a:	2002      	movs	r0, #2
 8002a6c:	f7ff fdcc 	bl	8002608 <HD44780_Init>
  HD44780_Backlight();   // Bt n nn
 8002a70:	f7ff fea4 	bl	80027bc <HD44780_Backlight>
  MQ135_Config(&mq135, &hadc1);
 8002a74:	4931      	ldr	r1, [pc, #196]	@ (8002b3c <main+0x128>)
 8002a76:	4832      	ldr	r0, [pc, #200]	@ (8002b40 <main+0x12c>)
 8002a78:	f7ff f872 	bl	8001b60 <MQ135_Config>
  HAL_CAN_Start(&hcan1);
 8002a7c:	4831      	ldr	r0, [pc, #196]	@ (8002b44 <main+0x130>)
 8002a7e:	f003 f909 	bl	8005c94 <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 8002a82:	4831      	ldr	r0, [pc, #196]	@ (8002b48 <main+0x134>)
 8002a84:	f003 f906 	bl	8005c94 <HAL_CAN_Start>
  CAN_DebugStatus();
 8002a88:	f7fe ffc4 	bl	8001a14 <CAN_DebugStatus>
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8002a8c:	492f      	ldr	r1, [pc, #188]	@ (8002b4c <main+0x138>)
 8002a8e:	482d      	ldr	r0, [pc, #180]	@ (8002b44 <main+0x130>)
 8002a90:	f003 f822 	bl	8005ad8 <HAL_CAN_ConfigFilter>
  HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig);
 8002a94:	492d      	ldr	r1, [pc, #180]	@ (8002b4c <main+0x138>)
 8002a96:	482c      	ldr	r0, [pc, #176]	@ (8002b48 <main+0x134>)
 8002a98:	f003 f81e 	bl	8005ad8 <HAL_CAN_ConfigFilter>
	    // Cu hnh v hiu chun MQ135
	    MQ135_Config(&mq135, &hadc1);
 8002a9c:	4927      	ldr	r1, [pc, #156]	@ (8002b3c <main+0x128>)
 8002a9e:	4828      	ldr	r0, [pc, #160]	@ (8002b40 <main+0x12c>)
 8002aa0:	f7ff f85e 	bl	8001b60 <MQ135_Config>
	    MQ135_CalibrateRo(&mq135, 25.0f, 50.0f);  // khng kh sch gi lp
 8002aa4:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8002b50 <main+0x13c>
 8002aa8:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8002aac:	4824      	ldr	r0, [pc, #144]	@ (8002b40 <main+0x12c>)
 8002aae:	f7ff f95d 	bl	8001d6c <MQ135_CalibrateRo>
// // Activate the notification
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8002ab2:	2102      	movs	r1, #2
 8002ab4:	4823      	ldr	r0, [pc, #140]	@ (8002b44 <main+0x130>)
 8002ab6:	f003 fb4b 	bl	8006150 <HAL_CAN_ActivateNotification>
//  DisplayTopicMenuUART();
  BNO055_SendEulerCAN();
 8002aba:	f7fe ff07 	bl	80018cc <BNO055_SendEulerCAN>
//  checkRFIDAndControlRelay();
  HAL_TIM_Base_Start_IT(&htim7);
 8002abe:	4825      	ldr	r0, [pc, #148]	@ (8002b54 <main+0x140>)
 8002ac0:	f008 f8e0 	bl	800ac84 <HAL_TIM_Base_Start_IT>
         HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET); // PA2 = 0  Relay  kch  NC ngt  n  tt
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	2104      	movs	r1, #4
 8002ac8:	4823      	ldr	r0, [pc, #140]	@ (8002b58 <main+0x144>)
 8002aca:	f004 fd19 	bl	8007500 <HAL_GPIO_WritePin>
         HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);   // PA3 = 1  Relay xanh khng kch  n xanh sng
 8002ace:	2201      	movs	r2, #1
 8002ad0:	2108      	movs	r1, #8
 8002ad2:	4821      	ldr	r0, [pc, #132]	@ (8002b58 <main+0x144>)
 8002ad4:	f004 fd14 	bl	8007500 <HAL_GPIO_WritePin>
		  Send_All_SensorData_CAN();
 8002ad8:	f7ff fc26 	bl	8002328 <Send_All_SensorData_CAN>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
//	  HandleUARTChoice();
	    Process_Ultrasonic_And_Control_Relay();
 8002adc:	f7ff fcce 	bl	800247c <Process_Ultrasonic_And_Control_Relay>
		  Send_All_SensorData_CAN();
 8002ae0:	f7ff fc22 	bl	8002328 <Send_All_SensorData_CAN>
//	  }

//	        BNO055_SendEulerCAN();


	    if (HAL_GetTick() - last_tick_can_stat >= 1000) {
 8002ae4:	f002 fa14 	bl	8004f10 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	4b1c      	ldr	r3, [pc, #112]	@ (8002b5c <main+0x148>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002af4:	d3f2      	bcc.n	8002adc <main+0xc8>
	           char msg[64];
	           snprintf(msg, sizeof(msg), "\r\nCAN TX/s: %lu | RX/s: %lu\r\n", can_tx_count, can_rx_count);
 8002af6:	4b1a      	ldr	r3, [pc, #104]	@ (8002b60 <main+0x14c>)
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	4b1a      	ldr	r3, [pc, #104]	@ (8002b64 <main+0x150>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4638      	mov	r0, r7
 8002b00:	9300      	str	r3, [sp, #0]
 8002b02:	4613      	mov	r3, r2
 8002b04:	4a18      	ldr	r2, [pc, #96]	@ (8002b68 <main+0x154>)
 8002b06:	2140      	movs	r1, #64	@ 0x40
 8002b08:	f00b f9ee 	bl	800dee8 <sniprintf>
	           HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002b0c:	463b      	mov	r3, r7
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7fd fbae 	bl	8000270 <strlen>
 8002b14:	4603      	mov	r3, r0
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	4639      	mov	r1, r7
 8002b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b1e:	4813      	ldr	r0, [pc, #76]	@ (8002b6c <main+0x158>)
 8002b20:	f009 fc92 	bl	800c448 <HAL_UART_Transmit>

	           can_tx_count = 0;
 8002b24:	4b0e      	ldr	r3, [pc, #56]	@ (8002b60 <main+0x14c>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	601a      	str	r2, [r3, #0]
	           can_rx_count = 0;
 8002b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b64 <main+0x150>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	601a      	str	r2, [r3, #0]
	           last_tick_can_stat = HAL_GetTick();
 8002b30:	f002 f9ee 	bl	8004f10 <HAL_GetTick>
 8002b34:	4603      	mov	r3, r0
 8002b36:	4a09      	ldr	r2, [pc, #36]	@ (8002b5c <main+0x148>)
 8002b38:	6013      	str	r3, [r2, #0]
	    Process_Ultrasonic_And_Control_Relay();
 8002b3a:	e7cf      	b.n	8002adc <main+0xc8>
 8002b3c:	2000032c 	.word	0x2000032c
 8002b40:	20000754 	.word	0x20000754
 8002b44:	200003d4 	.word	0x200003d4
 8002b48:	200003fc 	.word	0x200003fc
 8002b4c:	20000718 	.word	0x20000718
 8002b50:	42480000 	.word	0x42480000
 8002b54:	20000640 	.word	0x20000640
 8002b58:	40020000 	.word	0x40020000
 8002b5c:	200007bc 	.word	0x200007bc
 8002b60:	200007b4 	.word	0x200007b4
 8002b64:	200007b8 	.word	0x200007b8
 8002b68:	0801106c 	.word	0x0801106c
 8002b6c:	200006d0 	.word	0x200006d0

08002b70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b094      	sub	sp, #80	@ 0x50
 8002b74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b76:	f107 0320 	add.w	r3, r7, #32
 8002b7a:	2230      	movs	r2, #48	@ 0x30
 8002b7c:	2100      	movs	r1, #0
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f00b faf2 	bl	800e168 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b84:	f107 030c 	add.w	r3, r7, #12
 8002b88:	2200      	movs	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]
 8002b8c:	605a      	str	r2, [r3, #4]
 8002b8e:	609a      	str	r2, [r3, #8]
 8002b90:	60da      	str	r2, [r3, #12]
 8002b92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b94:	2300      	movs	r3, #0
 8002b96:	60bb      	str	r3, [r7, #8]
 8002b98:	4b28      	ldr	r3, [pc, #160]	@ (8002c3c <SystemClock_Config+0xcc>)
 8002b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9c:	4a27      	ldr	r2, [pc, #156]	@ (8002c3c <SystemClock_Config+0xcc>)
 8002b9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ba2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ba4:	4b25      	ldr	r3, [pc, #148]	@ (8002c3c <SystemClock_Config+0xcc>)
 8002ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bac:	60bb      	str	r3, [r7, #8]
 8002bae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	607b      	str	r3, [r7, #4]
 8002bb4:	4b22      	ldr	r3, [pc, #136]	@ (8002c40 <SystemClock_Config+0xd0>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a21      	ldr	r2, [pc, #132]	@ (8002c40 <SystemClock_Config+0xd0>)
 8002bba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bbe:	6013      	str	r3, [r2, #0]
 8002bc0:	4b1f      	ldr	r3, [pc, #124]	@ (8002c40 <SystemClock_Config+0xd0>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bc8:	607b      	str	r3, [r7, #4]
 8002bca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002bd0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002bd4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002bda:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002be0:	2304      	movs	r3, #4
 8002be2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002be4:	23a8      	movs	r3, #168	@ 0xa8
 8002be6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002be8:	2302      	movs	r3, #2
 8002bea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002bec:	2304      	movs	r3, #4
 8002bee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002bf0:	f107 0320 	add.w	r3, r7, #32
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f006 ffbf 	bl	8009b78 <HAL_RCC_OscConfig>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002c00:	f000 fd9e 	bl	8003740 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c04:	230f      	movs	r3, #15
 8002c06:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c08:	2302      	movs	r3, #2
 8002c0a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002c10:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002c14:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002c16:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002c1a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002c1c:	f107 030c 	add.w	r3, r7, #12
 8002c20:	2105      	movs	r1, #5
 8002c22:	4618      	mov	r0, r3
 8002c24:	f007 fa20 	bl	800a068 <HAL_RCC_ClockConfig>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002c2e:	f000 fd87 	bl	8003740 <Error_Handler>
  }
}
 8002c32:	bf00      	nop
 8002c34:	3750      	adds	r7, #80	@ 0x50
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	40023800 	.word	0x40023800
 8002c40:	40007000 	.word	0x40007000

08002c44 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002c4a:	463b      	mov	r3, r7
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	605a      	str	r2, [r3, #4]
 8002c52:	609a      	str	r2, [r3, #8]
 8002c54:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002c56:	4b21      	ldr	r3, [pc, #132]	@ (8002cdc <MX_ADC1_Init+0x98>)
 8002c58:	4a21      	ldr	r2, [pc, #132]	@ (8002ce0 <MX_ADC1_Init+0x9c>)
 8002c5a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002c5c:	4b1f      	ldr	r3, [pc, #124]	@ (8002cdc <MX_ADC1_Init+0x98>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002c62:	4b1e      	ldr	r3, [pc, #120]	@ (8002cdc <MX_ADC1_Init+0x98>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002c68:	4b1c      	ldr	r3, [pc, #112]	@ (8002cdc <MX_ADC1_Init+0x98>)
 8002c6a:	2204      	movs	r2, #4
 8002c6c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002c6e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cdc <MX_ADC1_Init+0x98>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002c74:	4b19      	ldr	r3, [pc, #100]	@ (8002cdc <MX_ADC1_Init+0x98>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002c7c:	4b17      	ldr	r3, [pc, #92]	@ (8002cdc <MX_ADC1_Init+0x98>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c82:	4b16      	ldr	r3, [pc, #88]	@ (8002cdc <MX_ADC1_Init+0x98>)
 8002c84:	4a17      	ldr	r2, [pc, #92]	@ (8002ce4 <MX_ADC1_Init+0xa0>)
 8002c86:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c88:	4b14      	ldr	r3, [pc, #80]	@ (8002cdc <MX_ADC1_Init+0x98>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002c8e:	4b13      	ldr	r3, [pc, #76]	@ (8002cdc <MX_ADC1_Init+0x98>)
 8002c90:	2201      	movs	r2, #1
 8002c92:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002c94:	4b11      	ldr	r3, [pc, #68]	@ (8002cdc <MX_ADC1_Init+0x98>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002cdc <MX_ADC1_Init+0x98>)
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002ca2:	480e      	ldr	r0, [pc, #56]	@ (8002cdc <MX_ADC1_Init+0x98>)
 8002ca4:	f002 f964 	bl	8004f70 <HAL_ADC_Init>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d001      	beq.n	8002cb2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002cae:	f000 fd47 	bl	8003740 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cbe:	463b      	mov	r3, r7
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	4806      	ldr	r0, [pc, #24]	@ (8002cdc <MX_ADC1_Init+0x98>)
 8002cc4:	f002 fbe4 	bl	8005490 <HAL_ADC_ConfigChannel>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002cce:	f000 fd37 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002cd2:	bf00      	nop
 8002cd4:	3710      	adds	r7, #16
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	2000032c 	.word	0x2000032c
 8002ce0:	40012000 	.word	0x40012000
 8002ce4:	0f000001 	.word	0x0f000001

08002ce8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002cec:	4b26      	ldr	r3, [pc, #152]	@ (8002d88 <MX_CAN1_Init+0xa0>)
 8002cee:	4a27      	ldr	r2, [pc, #156]	@ (8002d8c <MX_CAN1_Init+0xa4>)
 8002cf0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8002cf2:	4b25      	ldr	r3, [pc, #148]	@ (8002d88 <MX_CAN1_Init+0xa0>)
 8002cf4:	2203      	movs	r2, #3
 8002cf6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002cf8:	4b23      	ldr	r3, [pc, #140]	@ (8002d88 <MX_CAN1_Init+0xa0>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002cfe:	4b22      	ldr	r3, [pc, #136]	@ (8002d88 <MX_CAN1_Init+0xa0>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 8002d04:	4b20      	ldr	r3, [pc, #128]	@ (8002d88 <MX_CAN1_Init+0xa0>)
 8002d06:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 8002d0a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002d0c:	4b1e      	ldr	r3, [pc, #120]	@ (8002d88 <MX_CAN1_Init+0xa0>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002d12:	4b1d      	ldr	r3, [pc, #116]	@ (8002d88 <MX_CAN1_Init+0xa0>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8002d18:	4b1b      	ldr	r3, [pc, #108]	@ (8002d88 <MX_CAN1_Init+0xa0>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8002d88 <MX_CAN1_Init+0xa0>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8002d24:	4b18      	ldr	r3, [pc, #96]	@ (8002d88 <MX_CAN1_Init+0xa0>)
 8002d26:	2204      	movs	r2, #4
 8002d28:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002d2a:	4b17      	ldr	r3, [pc, #92]	@ (8002d88 <MX_CAN1_Init+0xa0>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002d30:	4b15      	ldr	r3, [pc, #84]	@ (8002d88 <MX_CAN1_Init+0xa0>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002d36:	4814      	ldr	r0, [pc, #80]	@ (8002d88 <MX_CAN1_Init+0xa0>)
 8002d38:	f002 fdd2 	bl	80058e0 <HAL_CAN_Init>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8002d42:	f000 fcfd 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8002d46:	4b12      	ldr	r3, [pc, #72]	@ (8002d90 <MX_CAN1_Init+0xa8>)
 8002d48:	2201      	movs	r2, #1
 8002d4a:	621a      	str	r2, [r3, #32]
	canfilterconfig.FilterBank = 14;  // hoc bank khc cha dng
 8002d4c:	4b10      	ldr	r3, [pc, #64]	@ (8002d90 <MX_CAN1_Init+0xa8>)
 8002d4e:	220e      	movs	r2, #14
 8002d50:	615a      	str	r2, [r3, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002d52:	4b0f      	ldr	r3, [pc, #60]	@ (8002d90 <MX_CAN1_Init+0xa8>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	611a      	str	r2, [r3, #16]
	canfilterconfig.FilterIdHigh = 0x0000;       // 0x100 << 5 = 0x0800
 8002d58:	4b0d      	ldr	r3, [pc, #52]	@ (8002d90 <MX_CAN1_Init+0xa8>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	601a      	str	r2, [r3, #0]
	canfilterconfig.FilterIdLow = 0x0000;            // Khng cn dng
 8002d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8002d90 <MX_CAN1_Init+0xa8>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	605a      	str	r2, [r3, #4]
	canfilterconfig.FilterMaskIdHigh = 0x0000;   // 0x7FF << 5 = 0xFFE0
 8002d64:	4b0a      	ldr	r3, [pc, #40]	@ (8002d90 <MX_CAN1_Init+0xa8>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	609a      	str	r2, [r3, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 8002d6a:	4b09      	ldr	r3, [pc, #36]	@ (8002d90 <MX_CAN1_Init+0xa8>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	60da      	str	r2, [r3, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8002d70:	4b07      	ldr	r3, [pc, #28]	@ (8002d90 <MX_CAN1_Init+0xa8>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	619a      	str	r2, [r3, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8002d76:	4b06      	ldr	r3, [pc, #24]	@ (8002d90 <MX_CAN1_Init+0xa8>)
 8002d78:	2201      	movs	r2, #1
 8002d7a:	61da      	str	r2, [r3, #28]
	canfilterconfig.SlaveStartFilterBank =0;
 8002d7c:	4b04      	ldr	r3, [pc, #16]	@ (8002d90 <MX_CAN1_Init+0xa8>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	625a      	str	r2, [r3, #36]	@ 0x24
  /* USER CODE END CAN1_Init 2 */

}
 8002d82:	bf00      	nop
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	200003d4 	.word	0x200003d4
 8002d8c:	40006400 	.word	0x40006400
 8002d90:	20000718 	.word	0x20000718

08002d94 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8002d98:	4b16      	ldr	r3, [pc, #88]	@ (8002df4 <MX_CAN2_Init+0x60>)
 8002d9a:	4a17      	ldr	r2, [pc, #92]	@ (8002df8 <MX_CAN2_Init+0x64>)
 8002d9c:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8002d9e:	4b15      	ldr	r3, [pc, #84]	@ (8002df4 <MX_CAN2_Init+0x60>)
 8002da0:	2210      	movs	r2, #16
 8002da2:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8002da4:	4b13      	ldr	r3, [pc, #76]	@ (8002df4 <MX_CAN2_Init+0x60>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002daa:	4b12      	ldr	r3, [pc, #72]	@ (8002df4 <MX_CAN2_Init+0x60>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8002db0:	4b10      	ldr	r3, [pc, #64]	@ (8002df4 <MX_CAN2_Init+0x60>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002db6:	4b0f      	ldr	r3, [pc, #60]	@ (8002df4 <MX_CAN2_Init+0x60>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8002dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8002df4 <MX_CAN2_Init+0x60>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8002dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8002df4 <MX_CAN2_Init+0x60>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8002dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8002df4 <MX_CAN2_Init+0x60>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 8002dce:	4b09      	ldr	r3, [pc, #36]	@ (8002df4 <MX_CAN2_Init+0x60>)
 8002dd0:	2204      	movs	r2, #4
 8002dd2:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8002dd4:	4b07      	ldr	r3, [pc, #28]	@ (8002df4 <MX_CAN2_Init+0x60>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8002dda:	4b06      	ldr	r3, [pc, #24]	@ (8002df4 <MX_CAN2_Init+0x60>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8002de0:	4804      	ldr	r0, [pc, #16]	@ (8002df4 <MX_CAN2_Init+0x60>)
 8002de2:	f002 fd7d 	bl	80058e0 <HAL_CAN_Init>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8002dec:	f000 fca8 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8002df0:	bf00      	nop
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	200003fc 	.word	0x200003fc
 8002df8:	40006800 	.word	0x40006800

08002dfc <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002e00:	4b06      	ldr	r3, [pc, #24]	@ (8002e1c <MX_CRC_Init+0x20>)
 8002e02:	4a07      	ldr	r2, [pc, #28]	@ (8002e20 <MX_CRC_Init+0x24>)
 8002e04:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002e06:	4805      	ldr	r0, [pc, #20]	@ (8002e1c <MX_CRC_Init+0x20>)
 8002e08:	f003 fd3b 	bl	8006882 <HAL_CRC_Init>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8002e12:	f000 fc95 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8002e16:	bf00      	nop
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	20000424 	.word	0x20000424
 8002e20:	40023000 	.word	0x40023000

08002e24 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002e28:	4b12      	ldr	r3, [pc, #72]	@ (8002e74 <MX_I2C3_Init+0x50>)
 8002e2a:	4a13      	ldr	r2, [pc, #76]	@ (8002e78 <MX_I2C3_Init+0x54>)
 8002e2c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100;
 8002e2e:	4b11      	ldr	r3, [pc, #68]	@ (8002e74 <MX_I2C3_Init+0x50>)
 8002e30:	2264      	movs	r2, #100	@ 0x64
 8002e32:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002e34:	4b0f      	ldr	r3, [pc, #60]	@ (8002e74 <MX_I2C3_Init+0x50>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8002e74 <MX_I2C3_Init+0x50>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e40:	4b0c      	ldr	r3, [pc, #48]	@ (8002e74 <MX_I2C3_Init+0x50>)
 8002e42:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002e46:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002e48:	4b0a      	ldr	r3, [pc, #40]	@ (8002e74 <MX_I2C3_Init+0x50>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002e4e:	4b09      	ldr	r3, [pc, #36]	@ (8002e74 <MX_I2C3_Init+0x50>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e54:	4b07      	ldr	r3, [pc, #28]	@ (8002e74 <MX_I2C3_Init+0x50>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e5a:	4b06      	ldr	r3, [pc, #24]	@ (8002e74 <MX_I2C3_Init+0x50>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002e60:	4804      	ldr	r0, [pc, #16]	@ (8002e74 <MX_I2C3_Init+0x50>)
 8002e62:	f004 fb67 	bl	8007534 <HAL_I2C_Init>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002e6c:	f000 fc68 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002e70:	bf00      	nop
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	2000042c 	.word	0x2000042c
 8002e78:	40005c00 	.word	0x40005c00

08002e7c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002e80:	4b17      	ldr	r3, [pc, #92]	@ (8002ee0 <MX_SPI2_Init+0x64>)
 8002e82:	4a18      	ldr	r2, [pc, #96]	@ (8002ee4 <MX_SPI2_Init+0x68>)
 8002e84:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002e86:	4b16      	ldr	r3, [pc, #88]	@ (8002ee0 <MX_SPI2_Init+0x64>)
 8002e88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002e8c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002e8e:	4b14      	ldr	r3, [pc, #80]	@ (8002ee0 <MX_SPI2_Init+0x64>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e94:	4b12      	ldr	r3, [pc, #72]	@ (8002ee0 <MX_SPI2_Init+0x64>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e9a:	4b11      	ldr	r3, [pc, #68]	@ (8002ee0 <MX_SPI2_Init+0x64>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ea0:	4b0f      	ldr	r3, [pc, #60]	@ (8002ee0 <MX_SPI2_Init+0x64>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002ea6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ee0 <MX_SPI2_Init+0x64>)
 8002ea8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eac:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002eae:	4b0c      	ldr	r3, [pc, #48]	@ (8002ee0 <MX_SPI2_Init+0x64>)
 8002eb0:	2238      	movs	r2, #56	@ 0x38
 8002eb2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002eb4:	4b0a      	ldr	r3, [pc, #40]	@ (8002ee0 <MX_SPI2_Init+0x64>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002eba:	4b09      	ldr	r3, [pc, #36]	@ (8002ee0 <MX_SPI2_Init+0x64>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ec0:	4b07      	ldr	r3, [pc, #28]	@ (8002ee0 <MX_SPI2_Init+0x64>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002ec6:	4b06      	ldr	r3, [pc, #24]	@ (8002ee0 <MX_SPI2_Init+0x64>)
 8002ec8:	220a      	movs	r2, #10
 8002eca:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002ecc:	4804      	ldr	r0, [pc, #16]	@ (8002ee0 <MX_SPI2_Init+0x64>)
 8002ece:	f007 faeb 	bl	800a4a8 <HAL_SPI_Init>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d001      	beq.n	8002edc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002ed8:	f000 fc32 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002edc:	bf00      	nop
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	20000480 	.word	0x20000480
 8002ee4:	40003800 	.word	0x40003800

08002ee8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b09a      	sub	sp, #104	@ 0x68
 8002eec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002eee:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	601a      	str	r2, [r3, #0]
 8002ef6:	605a      	str	r2, [r3, #4]
 8002ef8:	609a      	str	r2, [r3, #8]
 8002efa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002efc:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002f00:	2200      	movs	r2, #0
 8002f02:	601a      	str	r2, [r3, #0]
 8002f04:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002f06:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	601a      	str	r2, [r3, #0]
 8002f0e:	605a      	str	r2, [r3, #4]
 8002f10:	609a      	str	r2, [r3, #8]
 8002f12:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f18:	2200      	movs	r2, #0
 8002f1a:	601a      	str	r2, [r3, #0]
 8002f1c:	605a      	str	r2, [r3, #4]
 8002f1e:	609a      	str	r2, [r3, #8]
 8002f20:	60da      	str	r2, [r3, #12]
 8002f22:	611a      	str	r2, [r3, #16]
 8002f24:	615a      	str	r2, [r3, #20]
 8002f26:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002f28:	1d3b      	adds	r3, r7, #4
 8002f2a:	2220      	movs	r2, #32
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f00b f91a 	bl	800e168 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002f34:	4b4c      	ldr	r3, [pc, #304]	@ (8003068 <MX_TIM1_Init+0x180>)
 8002f36:	4a4d      	ldr	r2, [pc, #308]	@ (800306c <MX_TIM1_Init+0x184>)
 8002f38:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8002f3a:	4b4b      	ldr	r3, [pc, #300]	@ (8003068 <MX_TIM1_Init+0x180>)
 8002f3c:	2253      	movs	r2, #83	@ 0x53
 8002f3e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f40:	4b49      	ldr	r3, [pc, #292]	@ (8003068 <MX_TIM1_Init+0x180>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535-1;
 8002f46:	4b48      	ldr	r3, [pc, #288]	@ (8003068 <MX_TIM1_Init+0x180>)
 8002f48:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002f4c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f4e:	4b46      	ldr	r3, [pc, #280]	@ (8003068 <MX_TIM1_Init+0x180>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002f54:	4b44      	ldr	r3, [pc, #272]	@ (8003068 <MX_TIM1_Init+0x180>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f5a:	4b43      	ldr	r3, [pc, #268]	@ (8003068 <MX_TIM1_Init+0x180>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002f60:	4841      	ldr	r0, [pc, #260]	@ (8003068 <MX_TIM1_Init+0x180>)
 8002f62:	f007 fdaf 	bl	800aac4 <HAL_TIM_Base_Init>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d001      	beq.n	8002f70 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8002f6c:	f000 fbe8 	bl	8003740 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f74:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002f76:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	483a      	ldr	r0, [pc, #232]	@ (8003068 <MX_TIM1_Init+0x180>)
 8002f7e:	f008 fbc7 	bl	800b710 <HAL_TIM_ConfigClockSource>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d001      	beq.n	8002f8c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002f88:	f000 fbda 	bl	8003740 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8002f8c:	4836      	ldr	r0, [pc, #216]	@ (8003068 <MX_TIM1_Init+0x180>)
 8002f8e:	f007 ff42 	bl	800ae16 <HAL_TIM_IC_Init>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8002f98:	f000 fbd2 	bl	8003740 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002f9c:	4832      	ldr	r0, [pc, #200]	@ (8003068 <MX_TIM1_Init+0x180>)
 8002f9e:	f007 fee1 	bl	800ad64 <HAL_TIM_PWM_Init>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d001      	beq.n	8002fac <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002fa8:	f000 fbca 	bl	8003740 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fac:	2300      	movs	r3, #0
 8002fae:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002fb4:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002fb8:	4619      	mov	r1, r3
 8002fba:	482b      	ldr	r0, [pc, #172]	@ (8003068 <MX_TIM1_Init+0x180>)
 8002fbc:	f009 f912 	bl	800c1e4 <HAL_TIMEx_MasterConfigSynchronization>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <MX_TIM1_Init+0xe2>
  {
    Error_Handler();
 8002fc6:	f000 fbbb 	bl	8003740 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigIC.ICFilter = 0;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002fda:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002fde:	2200      	movs	r2, #0
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	4821      	ldr	r0, [pc, #132]	@ (8003068 <MX_TIM1_Init+0x180>)
 8002fe4:	f008 fa36 	bl	800b454 <HAL_TIM_IC_ConfigChannel>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d001      	beq.n	8002ff2 <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 8002fee:	f000 fba7 	bl	8003740 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ff2:	2360      	movs	r3, #96	@ 0x60
 8002ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002ffe:	2300      	movs	r3, #0
 8003000:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003002:	2300      	movs	r3, #0
 8003004:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003006:	2300      	movs	r3, #0
 8003008:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800300a:	2300      	movs	r3, #0
 800300c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800300e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003012:	2204      	movs	r2, #4
 8003014:	4619      	mov	r1, r3
 8003016:	4814      	ldr	r0, [pc, #80]	@ (8003068 <MX_TIM1_Init+0x180>)
 8003018:	f008 fab8 	bl	800b58c <HAL_TIM_PWM_ConfigChannel>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 8003022:	f000 fb8d 	bl	8003740 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003026:	2300      	movs	r3, #0
 8003028:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800302a:	2300      	movs	r3, #0
 800302c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800302e:	2300      	movs	r3, #0
 8003030:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003032:	2300      	movs	r3, #0
 8003034:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003036:	2300      	movs	r3, #0
 8003038:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800303a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800303e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003040:	2300      	movs	r3, #0
 8003042:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003044:	1d3b      	adds	r3, r7, #4
 8003046:	4619      	mov	r1, r3
 8003048:	4807      	ldr	r0, [pc, #28]	@ (8003068 <MX_TIM1_Init+0x180>)
 800304a:	f009 f947 	bl	800c2dc <HAL_TIMEx_ConfigBreakDeadTime>
 800304e:	4603      	mov	r3, r0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d001      	beq.n	8003058 <MX_TIM1_Init+0x170>
  {
    Error_Handler();
 8003054:	f000 fb74 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003058:	4803      	ldr	r0, [pc, #12]	@ (8003068 <MX_TIM1_Init+0x180>)
 800305a:	f001 f981 	bl	8004360 <HAL_TIM_MspPostInit>

}
 800305e:	bf00      	nop
 8003060:	3768      	adds	r7, #104	@ 0x68
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	200004d8 	.word	0x200004d8
 800306c:	40010000 	.word	0x40010000

08003070 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b08a      	sub	sp, #40	@ 0x28
 8003074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003076:	f107 0318 	add.w	r3, r7, #24
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]
 800307e:	605a      	str	r2, [r3, #4]
 8003080:	609a      	str	r2, [r3, #8]
 8003082:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003084:	f107 0310 	add.w	r3, r7, #16
 8003088:	2200      	movs	r2, #0
 800308a:	601a      	str	r2, [r3, #0]
 800308c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800308e:	463b      	mov	r3, r7
 8003090:	2200      	movs	r2, #0
 8003092:	601a      	str	r2, [r3, #0]
 8003094:	605a      	str	r2, [r3, #4]
 8003096:	609a      	str	r2, [r3, #8]
 8003098:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800309a:	4b2c      	ldr	r3, [pc, #176]	@ (800314c <MX_TIM2_Init+0xdc>)
 800309c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80030a0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80030a2:	4b2a      	ldr	r3, [pc, #168]	@ (800314c <MX_TIM2_Init+0xdc>)
 80030a4:	2253      	movs	r2, #83	@ 0x53
 80030a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030a8:	4b28      	ldr	r3, [pc, #160]	@ (800314c <MX_TIM2_Init+0xdc>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295-1;
 80030ae:	4b27      	ldr	r3, [pc, #156]	@ (800314c <MX_TIM2_Init+0xdc>)
 80030b0:	f06f 0201 	mvn.w	r2, #1
 80030b4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030b6:	4b25      	ldr	r3, [pc, #148]	@ (800314c <MX_TIM2_Init+0xdc>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030bc:	4b23      	ldr	r3, [pc, #140]	@ (800314c <MX_TIM2_Init+0xdc>)
 80030be:	2200      	movs	r2, #0
 80030c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80030c2:	4822      	ldr	r0, [pc, #136]	@ (800314c <MX_TIM2_Init+0xdc>)
 80030c4:	f007 fcfe 	bl	800aac4 <HAL_TIM_Base_Init>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80030ce:	f000 fb37 	bl	8003740 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030d6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80030d8:	f107 0318 	add.w	r3, r7, #24
 80030dc:	4619      	mov	r1, r3
 80030de:	481b      	ldr	r0, [pc, #108]	@ (800314c <MX_TIM2_Init+0xdc>)
 80030e0:	f008 fb16 	bl	800b710 <HAL_TIM_ConfigClockSource>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80030ea:	f000 fb29 	bl	8003740 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80030ee:	4817      	ldr	r0, [pc, #92]	@ (800314c <MX_TIM2_Init+0xdc>)
 80030f0:	f007 fe91 	bl	800ae16 <HAL_TIM_IC_Init>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80030fa:	f000 fb21 	bl	8003740 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030fe:	2300      	movs	r3, #0
 8003100:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003102:	2300      	movs	r3, #0
 8003104:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003106:	f107 0310 	add.w	r3, r7, #16
 800310a:	4619      	mov	r1, r3
 800310c:	480f      	ldr	r0, [pc, #60]	@ (800314c <MX_TIM2_Init+0xdc>)
 800310e:	f009 f869 	bl	800c1e4 <HAL_TIMEx_MasterConfigSynchronization>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d001      	beq.n	800311c <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8003118:	f000 fb12 	bl	8003740 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800311c:	2302      	movs	r3, #2
 800311e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003120:	2301      	movs	r3, #1
 8003122:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003124:	2300      	movs	r3, #0
 8003126:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003128:	2300      	movs	r3, #0
 800312a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800312c:	463b      	mov	r3, r7
 800312e:	2200      	movs	r2, #0
 8003130:	4619      	mov	r1, r3
 8003132:	4806      	ldr	r0, [pc, #24]	@ (800314c <MX_TIM2_Init+0xdc>)
 8003134:	f008 f98e 	bl	800b454 <HAL_TIM_IC_ConfigChannel>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800313e:	f000 faff 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003142:	bf00      	nop
 8003144:	3728      	adds	r7, #40	@ 0x28
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	20000520 	.word	0x20000520

08003150 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b08a      	sub	sp, #40	@ 0x28
 8003154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003156:	f107 0318 	add.w	r3, r7, #24
 800315a:	2200      	movs	r2, #0
 800315c:	601a      	str	r2, [r3, #0]
 800315e:	605a      	str	r2, [r3, #4]
 8003160:	609a      	str	r2, [r3, #8]
 8003162:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003164:	f107 0310 	add.w	r3, r7, #16
 8003168:	2200      	movs	r2, #0
 800316a:	601a      	str	r2, [r3, #0]
 800316c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800316e:	463b      	mov	r3, r7
 8003170:	2200      	movs	r2, #0
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	605a      	str	r2, [r3, #4]
 8003176:	609a      	str	r2, [r3, #8]
 8003178:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800317a:	4b2b      	ldr	r3, [pc, #172]	@ (8003228 <MX_TIM3_Init+0xd8>)
 800317c:	4a2b      	ldr	r2, [pc, #172]	@ (800322c <MX_TIM3_Init+0xdc>)
 800317e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8003180:	4b29      	ldr	r3, [pc, #164]	@ (8003228 <MX_TIM3_Init+0xd8>)
 8003182:	2253      	movs	r2, #83	@ 0x53
 8003184:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003186:	4b28      	ldr	r3, [pc, #160]	@ (8003228 <MX_TIM3_Init+0xd8>)
 8003188:	2200      	movs	r2, #0
 800318a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535-1;
 800318c:	4b26      	ldr	r3, [pc, #152]	@ (8003228 <MX_TIM3_Init+0xd8>)
 800318e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003192:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003194:	4b24      	ldr	r3, [pc, #144]	@ (8003228 <MX_TIM3_Init+0xd8>)
 8003196:	2200      	movs	r2, #0
 8003198:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800319a:	4b23      	ldr	r3, [pc, #140]	@ (8003228 <MX_TIM3_Init+0xd8>)
 800319c:	2200      	movs	r2, #0
 800319e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80031a0:	4821      	ldr	r0, [pc, #132]	@ (8003228 <MX_TIM3_Init+0xd8>)
 80031a2:	f007 fc8f 	bl	800aac4 <HAL_TIM_Base_Init>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d001      	beq.n	80031b0 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 80031ac:	f000 fac8 	bl	8003740 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031b4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80031b6:	f107 0318 	add.w	r3, r7, #24
 80031ba:	4619      	mov	r1, r3
 80031bc:	481a      	ldr	r0, [pc, #104]	@ (8003228 <MX_TIM3_Init+0xd8>)
 80031be:	f008 faa7 	bl	800b710 <HAL_TIM_ConfigClockSource>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d001      	beq.n	80031cc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80031c8:	f000 faba 	bl	8003740 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80031cc:	4816      	ldr	r0, [pc, #88]	@ (8003228 <MX_TIM3_Init+0xd8>)
 80031ce:	f007 fe22 	bl	800ae16 <HAL_TIM_IC_Init>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d001      	beq.n	80031dc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80031d8:	f000 fab2 	bl	8003740 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031dc:	2300      	movs	r3, #0
 80031de:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031e0:	2300      	movs	r3, #0
 80031e2:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80031e4:	f107 0310 	add.w	r3, r7, #16
 80031e8:	4619      	mov	r1, r3
 80031ea:	480f      	ldr	r0, [pc, #60]	@ (8003228 <MX_TIM3_Init+0xd8>)
 80031ec:	f008 fffa 	bl	800c1e4 <HAL_TIMEx_MasterConfigSynchronization>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80031f6:	f000 faa3 	bl	8003740 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80031fa:	2300      	movs	r3, #0
 80031fc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80031fe:	2301      	movs	r3, #1
 8003200:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003202:	2300      	movs	r3, #0
 8003204:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003206:	2300      	movs	r3, #0
 8003208:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800320a:	463b      	mov	r3, r7
 800320c:	2200      	movs	r2, #0
 800320e:	4619      	mov	r1, r3
 8003210:	4805      	ldr	r0, [pc, #20]	@ (8003228 <MX_TIM3_Init+0xd8>)
 8003212:	f008 f91f 	bl	800b454 <HAL_TIM_IC_ConfigChannel>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 800321c:	f000 fa90 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003220:	bf00      	nop
 8003222:	3728      	adds	r7, #40	@ 0x28
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	20000568 	.word	0x20000568
 800322c:	40000400 	.word	0x40000400

08003230 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b08a      	sub	sp, #40	@ 0x28
 8003234:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003236:	f107 0318 	add.w	r3, r7, #24
 800323a:	2200      	movs	r2, #0
 800323c:	601a      	str	r2, [r3, #0]
 800323e:	605a      	str	r2, [r3, #4]
 8003240:	609a      	str	r2, [r3, #8]
 8003242:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003244:	f107 0310 	add.w	r3, r7, #16
 8003248:	2200      	movs	r2, #0
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800324e:	463b      	mov	r3, r7
 8003250:	2200      	movs	r2, #0
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	605a      	str	r2, [r3, #4]
 8003256:	609a      	str	r2, [r3, #8]
 8003258:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800325a:	4b2b      	ldr	r3, [pc, #172]	@ (8003308 <MX_TIM4_Init+0xd8>)
 800325c:	4a2b      	ldr	r2, [pc, #172]	@ (800330c <MX_TIM4_Init+0xdc>)
 800325e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 8003260:	4b29      	ldr	r3, [pc, #164]	@ (8003308 <MX_TIM4_Init+0xd8>)
 8003262:	2253      	movs	r2, #83	@ 0x53
 8003264:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003266:	4b28      	ldr	r3, [pc, #160]	@ (8003308 <MX_TIM4_Init+0xd8>)
 8003268:	2200      	movs	r2, #0
 800326a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535-1;
 800326c:	4b26      	ldr	r3, [pc, #152]	@ (8003308 <MX_TIM4_Init+0xd8>)
 800326e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003272:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003274:	4b24      	ldr	r3, [pc, #144]	@ (8003308 <MX_TIM4_Init+0xd8>)
 8003276:	2200      	movs	r2, #0
 8003278:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800327a:	4b23      	ldr	r3, [pc, #140]	@ (8003308 <MX_TIM4_Init+0xd8>)
 800327c:	2200      	movs	r2, #0
 800327e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003280:	4821      	ldr	r0, [pc, #132]	@ (8003308 <MX_TIM4_Init+0xd8>)
 8003282:	f007 fc1f 	bl	800aac4 <HAL_TIM_Base_Init>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 800328c:	f000 fa58 	bl	8003740 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003290:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003294:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003296:	f107 0318 	add.w	r3, r7, #24
 800329a:	4619      	mov	r1, r3
 800329c:	481a      	ldr	r0, [pc, #104]	@ (8003308 <MX_TIM4_Init+0xd8>)
 800329e:	f008 fa37 	bl	800b710 <HAL_TIM_ConfigClockSource>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d001      	beq.n	80032ac <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80032a8:	f000 fa4a 	bl	8003740 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80032ac:	4816      	ldr	r0, [pc, #88]	@ (8003308 <MX_TIM4_Init+0xd8>)
 80032ae:	f007 fdb2 	bl	800ae16 <HAL_TIM_IC_Init>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d001      	beq.n	80032bc <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80032b8:	f000 fa42 	bl	8003740 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032bc:	2300      	movs	r3, #0
 80032be:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032c0:	2300      	movs	r3, #0
 80032c2:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80032c4:	f107 0310 	add.w	r3, r7, #16
 80032c8:	4619      	mov	r1, r3
 80032ca:	480f      	ldr	r0, [pc, #60]	@ (8003308 <MX_TIM4_Init+0xd8>)
 80032cc:	f008 ff8a 	bl	800c1e4 <HAL_TIMEx_MasterConfigSynchronization>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d001      	beq.n	80032da <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 80032d6:	f000 fa33 	bl	8003740 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80032da:	2300      	movs	r3, #0
 80032dc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80032de:	2301      	movs	r3, #1
 80032e0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80032e2:	2300      	movs	r3, #0
 80032e4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80032e6:	2300      	movs	r3, #0
 80032e8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80032ea:	463b      	mov	r3, r7
 80032ec:	2200      	movs	r2, #0
 80032ee:	4619      	mov	r1, r3
 80032f0:	4805      	ldr	r0, [pc, #20]	@ (8003308 <MX_TIM4_Init+0xd8>)
 80032f2:	f008 f8af 	bl	800b454 <HAL_TIM_IC_ConfigChannel>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 80032fc:	f000 fa20 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003300:	bf00      	nop
 8003302:	3728      	adds	r7, #40	@ 0x28
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	200005b0 	.word	0x200005b0
 800330c:	40000800 	.word	0x40000800

08003310 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003316:	463b      	mov	r3, r7
 8003318:	2200      	movs	r2, #0
 800331a:	601a      	str	r2, [r3, #0]
 800331c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800331e:	4b15      	ldr	r3, [pc, #84]	@ (8003374 <MX_TIM6_Init+0x64>)
 8003320:	4a15      	ldr	r2, [pc, #84]	@ (8003378 <MX_TIM6_Init+0x68>)
 8003322:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 8003324:	4b13      	ldr	r3, [pc, #76]	@ (8003374 <MX_TIM6_Init+0x64>)
 8003326:	2253      	movs	r2, #83	@ 0x53
 8003328:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800332a:	4b12      	ldr	r3, [pc, #72]	@ (8003374 <MX_TIM6_Init+0x64>)
 800332c:	2200      	movs	r2, #0
 800332e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535-1;
 8003330:	4b10      	ldr	r3, [pc, #64]	@ (8003374 <MX_TIM6_Init+0x64>)
 8003332:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003336:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003338:	4b0e      	ldr	r3, [pc, #56]	@ (8003374 <MX_TIM6_Init+0x64>)
 800333a:	2200      	movs	r2, #0
 800333c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800333e:	480d      	ldr	r0, [pc, #52]	@ (8003374 <MX_TIM6_Init+0x64>)
 8003340:	f007 fbc0 	bl	800aac4 <HAL_TIM_Base_Init>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800334a:	f000 f9f9 	bl	8003740 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800334e:	2300      	movs	r3, #0
 8003350:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003352:	2300      	movs	r3, #0
 8003354:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003356:	463b      	mov	r3, r7
 8003358:	4619      	mov	r1, r3
 800335a:	4806      	ldr	r0, [pc, #24]	@ (8003374 <MX_TIM6_Init+0x64>)
 800335c:	f008 ff42 	bl	800c1e4 <HAL_TIMEx_MasterConfigSynchronization>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d001      	beq.n	800336a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8003366:	f000 f9eb 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800336a:	bf00      	nop
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	200005f8 	.word	0x200005f8
 8003378:	40001000 	.word	0x40001000

0800337c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003382:	463b      	mov	r3, r7
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]
 8003388:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800338a:	4b15      	ldr	r3, [pc, #84]	@ (80033e0 <MX_TIM7_Init+0x64>)
 800338c:	4a15      	ldr	r2, [pc, #84]	@ (80033e4 <MX_TIM7_Init+0x68>)
 800338e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8003390:	4b13      	ldr	r3, [pc, #76]	@ (80033e0 <MX_TIM7_Init+0x64>)
 8003392:	2253      	movs	r2, #83	@ 0x53
 8003394:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003396:	4b12      	ldr	r3, [pc, #72]	@ (80033e0 <MX_TIM7_Init+0x64>)
 8003398:	2200      	movs	r2, #0
 800339a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 800339c:	4b10      	ldr	r3, [pc, #64]	@ (80033e0 <MX_TIM7_Init+0x64>)
 800339e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80033a2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80033a4:	4b0e      	ldr	r3, [pc, #56]	@ (80033e0 <MX_TIM7_Init+0x64>)
 80033a6:	2280      	movs	r2, #128	@ 0x80
 80033a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80033aa:	480d      	ldr	r0, [pc, #52]	@ (80033e0 <MX_TIM7_Init+0x64>)
 80033ac:	f007 fb8a 	bl	800aac4 <HAL_TIM_Base_Init>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80033b6:	f000 f9c3 	bl	8003740 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033ba:	2300      	movs	r3, #0
 80033bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033be:	2300      	movs	r3, #0
 80033c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80033c2:	463b      	mov	r3, r7
 80033c4:	4619      	mov	r1, r3
 80033c6:	4806      	ldr	r0, [pc, #24]	@ (80033e0 <MX_TIM7_Init+0x64>)
 80033c8:	f008 ff0c 	bl	800c1e4 <HAL_TIMEx_MasterConfigSynchronization>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80033d2:	f000 f9b5 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80033d6:	bf00      	nop
 80033d8:	3708      	adds	r7, #8
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	20000640 	.word	0x20000640
 80033e4:	40001400 	.word	0x40001400

080033e8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b08a      	sub	sp, #40	@ 0x28
 80033ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033ee:	f107 0318 	add.w	r3, r7, #24
 80033f2:	2200      	movs	r2, #0
 80033f4:	601a      	str	r2, [r3, #0]
 80033f6:	605a      	str	r2, [r3, #4]
 80033f8:	609a      	str	r2, [r3, #8]
 80033fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033fc:	f107 0310 	add.w	r3, r7, #16
 8003400:	2200      	movs	r2, #0
 8003402:	601a      	str	r2, [r3, #0]
 8003404:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003406:	463b      	mov	r3, r7
 8003408:	2200      	movs	r2, #0
 800340a:	601a      	str	r2, [r3, #0]
 800340c:	605a      	str	r2, [r3, #4]
 800340e:	609a      	str	r2, [r3, #8]
 8003410:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003412:	4b2d      	ldr	r3, [pc, #180]	@ (80034c8 <MX_TIM8_Init+0xe0>)
 8003414:	4a2d      	ldr	r2, [pc, #180]	@ (80034cc <MX_TIM8_Init+0xe4>)
 8003416:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 84-1;
 8003418:	4b2b      	ldr	r3, [pc, #172]	@ (80034c8 <MX_TIM8_Init+0xe0>)
 800341a:	2253      	movs	r2, #83	@ 0x53
 800341c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800341e:	4b2a      	ldr	r3, [pc, #168]	@ (80034c8 <MX_TIM8_Init+0xe0>)
 8003420:	2200      	movs	r2, #0
 8003422:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0xffff-1;
 8003424:	4b28      	ldr	r3, [pc, #160]	@ (80034c8 <MX_TIM8_Init+0xe0>)
 8003426:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800342a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800342c:	4b26      	ldr	r3, [pc, #152]	@ (80034c8 <MX_TIM8_Init+0xe0>)
 800342e:	2200      	movs	r2, #0
 8003430:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003432:	4b25      	ldr	r3, [pc, #148]	@ (80034c8 <MX_TIM8_Init+0xe0>)
 8003434:	2200      	movs	r2, #0
 8003436:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003438:	4b23      	ldr	r3, [pc, #140]	@ (80034c8 <MX_TIM8_Init+0xe0>)
 800343a:	2200      	movs	r2, #0
 800343c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800343e:	4822      	ldr	r0, [pc, #136]	@ (80034c8 <MX_TIM8_Init+0xe0>)
 8003440:	f007 fb40 	bl	800aac4 <HAL_TIM_Base_Init>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d001      	beq.n	800344e <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 800344a:	f000 f979 	bl	8003740 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800344e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003452:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003454:	f107 0318 	add.w	r3, r7, #24
 8003458:	4619      	mov	r1, r3
 800345a:	481b      	ldr	r0, [pc, #108]	@ (80034c8 <MX_TIM8_Init+0xe0>)
 800345c:	f008 f958 	bl	800b710 <HAL_TIM_ConfigClockSource>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d001      	beq.n	800346a <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8003466:	f000 f96b 	bl	8003740 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 800346a:	4817      	ldr	r0, [pc, #92]	@ (80034c8 <MX_TIM8_Init+0xe0>)
 800346c:	f007 fcd3 	bl	800ae16 <HAL_TIM_IC_Init>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 8003476:	f000 f963 	bl	8003740 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800347a:	2300      	movs	r3, #0
 800347c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800347e:	2300      	movs	r3, #0
 8003480:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003482:	f107 0310 	add.w	r3, r7, #16
 8003486:	4619      	mov	r1, r3
 8003488:	480f      	ldr	r0, [pc, #60]	@ (80034c8 <MX_TIM8_Init+0xe0>)
 800348a:	f008 feab 	bl	800c1e4 <HAL_TIMEx_MasterConfigSynchronization>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d001      	beq.n	8003498 <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 8003494:	f000 f954 	bl	8003740 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003498:	2300      	movs	r3, #0
 800349a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800349c:	2301      	movs	r3, #1
 800349e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80034a0:	2300      	movs	r3, #0
 80034a2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80034a4:	2300      	movs	r3, #0
 80034a6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80034a8:	463b      	mov	r3, r7
 80034aa:	2200      	movs	r2, #0
 80034ac:	4619      	mov	r1, r3
 80034ae:	4806      	ldr	r0, [pc, #24]	@ (80034c8 <MX_TIM8_Init+0xe0>)
 80034b0:	f007 ffd0 	bl	800b454 <HAL_TIM_IC_ConfigChannel>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 80034ba:	f000 f941 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80034be:	bf00      	nop
 80034c0:	3728      	adds	r7, #40	@ 0x28
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	20000688 	.word	0x20000688
 80034cc:	40010400 	.word	0x40010400

080034d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80034d4:	4b11      	ldr	r3, [pc, #68]	@ (800351c <MX_USART1_UART_Init+0x4c>)
 80034d6:	4a12      	ldr	r2, [pc, #72]	@ (8003520 <MX_USART1_UART_Init+0x50>)
 80034d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80034da:	4b10      	ldr	r3, [pc, #64]	@ (800351c <MX_USART1_UART_Init+0x4c>)
 80034dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80034e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80034e2:	4b0e      	ldr	r3, [pc, #56]	@ (800351c <MX_USART1_UART_Init+0x4c>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80034e8:	4b0c      	ldr	r3, [pc, #48]	@ (800351c <MX_USART1_UART_Init+0x4c>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80034ee:	4b0b      	ldr	r3, [pc, #44]	@ (800351c <MX_USART1_UART_Init+0x4c>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80034f4:	4b09      	ldr	r3, [pc, #36]	@ (800351c <MX_USART1_UART_Init+0x4c>)
 80034f6:	220c      	movs	r2, #12
 80034f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034fa:	4b08      	ldr	r3, [pc, #32]	@ (800351c <MX_USART1_UART_Init+0x4c>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003500:	4b06      	ldr	r3, [pc, #24]	@ (800351c <MX_USART1_UART_Init+0x4c>)
 8003502:	2200      	movs	r2, #0
 8003504:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003506:	4805      	ldr	r0, [pc, #20]	@ (800351c <MX_USART1_UART_Init+0x4c>)
 8003508:	f008 ff4e 	bl	800c3a8 <HAL_UART_Init>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d001      	beq.n	8003516 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003512:	f000 f915 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003516:	bf00      	nop
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	200006d0 	.word	0x200006d0
 8003520:	40011000 	.word	0x40011000

08003524 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800352a:	2300      	movs	r3, #0
 800352c:	607b      	str	r3, [r7, #4]
 800352e:	4b0c      	ldr	r3, [pc, #48]	@ (8003560 <MX_DMA_Init+0x3c>)
 8003530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003532:	4a0b      	ldr	r2, [pc, #44]	@ (8003560 <MX_DMA_Init+0x3c>)
 8003534:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003538:	6313      	str	r3, [r2, #48]	@ 0x30
 800353a:	4b09      	ldr	r3, [pc, #36]	@ (8003560 <MX_DMA_Init+0x3c>)
 800353c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003542:	607b      	str	r3, [r7, #4]
 8003544:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003546:	2200      	movs	r2, #0
 8003548:	2100      	movs	r1, #0
 800354a:	2038      	movs	r0, #56	@ 0x38
 800354c:	f003 f955 	bl	80067fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003550:	2038      	movs	r0, #56	@ 0x38
 8003552:	f003 f96e 	bl	8006832 <HAL_NVIC_EnableIRQ>

}
 8003556:	bf00      	nop
 8003558:	3708      	adds	r7, #8
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	40023800 	.word	0x40023800

08003564 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b08c      	sub	sp, #48	@ 0x30
 8003568:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800356a:	f107 031c 	add.w	r3, r7, #28
 800356e:	2200      	movs	r2, #0
 8003570:	601a      	str	r2, [r3, #0]
 8003572:	605a      	str	r2, [r3, #4]
 8003574:	609a      	str	r2, [r3, #8]
 8003576:	60da      	str	r2, [r3, #12]
 8003578:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800357a:	2300      	movs	r3, #0
 800357c:	61bb      	str	r3, [r7, #24]
 800357e:	4b6a      	ldr	r3, [pc, #424]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 8003580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003582:	4a69      	ldr	r2, [pc, #420]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 8003584:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003588:	6313      	str	r3, [r2, #48]	@ 0x30
 800358a:	4b67      	ldr	r3, [pc, #412]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 800358c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800358e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003592:	61bb      	str	r3, [r7, #24]
 8003594:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003596:	2300      	movs	r3, #0
 8003598:	617b      	str	r3, [r7, #20]
 800359a:	4b63      	ldr	r3, [pc, #396]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 800359c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800359e:	4a62      	ldr	r2, [pc, #392]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 80035a0:	f043 0304 	orr.w	r3, r3, #4
 80035a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80035a6:	4b60      	ldr	r3, [pc, #384]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 80035a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035aa:	f003 0304 	and.w	r3, r3, #4
 80035ae:	617b      	str	r3, [r7, #20]
 80035b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035b2:	2300      	movs	r3, #0
 80035b4:	613b      	str	r3, [r7, #16]
 80035b6:	4b5c      	ldr	r3, [pc, #368]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 80035b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ba:	4a5b      	ldr	r2, [pc, #364]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 80035bc:	f043 0301 	orr.w	r3, r3, #1
 80035c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80035c2:	4b59      	ldr	r3, [pc, #356]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 80035c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	613b      	str	r3, [r7, #16]
 80035cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ce:	2300      	movs	r3, #0
 80035d0:	60fb      	str	r3, [r7, #12]
 80035d2:	4b55      	ldr	r3, [pc, #340]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 80035d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035d6:	4a54      	ldr	r2, [pc, #336]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 80035d8:	f043 0302 	orr.w	r3, r3, #2
 80035dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80035de:	4b52      	ldr	r3, [pc, #328]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 80035e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e2:	f003 0302 	and.w	r3, r3, #2
 80035e6:	60fb      	str	r3, [r7, #12]
 80035e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80035ea:	2300      	movs	r3, #0
 80035ec:	60bb      	str	r3, [r7, #8]
 80035ee:	4b4e      	ldr	r3, [pc, #312]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 80035f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f2:	4a4d      	ldr	r2, [pc, #308]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 80035f4:	f043 0310 	orr.w	r3, r3, #16
 80035f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80035fa:	4b4b      	ldr	r3, [pc, #300]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 80035fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035fe:	f003 0310 	and.w	r3, r3, #16
 8003602:	60bb      	str	r3, [r7, #8]
 8003604:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003606:	2300      	movs	r3, #0
 8003608:	607b      	str	r3, [r7, #4]
 800360a:	4b47      	ldr	r3, [pc, #284]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 800360c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800360e:	4a46      	ldr	r2, [pc, #280]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 8003610:	f043 0308 	orr.w	r3, r3, #8
 8003614:	6313      	str	r3, [r2, #48]	@ 0x30
 8003616:	4b44      	ldr	r3, [pc, #272]	@ (8003728 <MX_GPIO_Init+0x1c4>)
 8003618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800361a:	f003 0308 	and.w	r3, r3, #8
 800361e:	607b      	str	r3, [r7, #4]
 8003620:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 8003622:	2200      	movs	r2, #0
 8003624:	215c      	movs	r1, #92	@ 0x5c
 8003626:	4841      	ldr	r0, [pc, #260]	@ (800372c <MX_GPIO_Init+0x1c8>)
 8003628:	f003 ff6a 	bl	8007500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800362c:	2200      	movs	r2, #0
 800362e:	2101      	movs	r1, #1
 8003630:	483f      	ldr	r0, [pc, #252]	@ (8003730 <MX_GPIO_Init+0x1cc>)
 8003632:	f003 ff65 	bl	8007500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 8003636:	2200      	movs	r2, #0
 8003638:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800363c:	483d      	ldr	r0, [pc, #244]	@ (8003734 <MX_GPIO_Init+0x1d0>)
 800363e:	f003 ff5f 	bl	8007500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);
 8003642:	2200      	movs	r2, #0
 8003644:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8003648:	483b      	ldr	r0, [pc, #236]	@ (8003738 <MX_GPIO_Init+0x1d4>)
 800364a:	f003 ff59 	bl	8007500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 800364e:	2200      	movs	r2, #0
 8003650:	2180      	movs	r1, #128	@ 0x80
 8003652:	483a      	ldr	r0, [pc, #232]	@ (800373c <MX_GPIO_Init+0x1d8>)
 8003654:	f003 ff54 	bl	8007500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003658:	2302      	movs	r3, #2
 800365a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800365c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003660:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003662:	2300      	movs	r3, #0
 8003664:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003666:	f107 031c 	add.w	r3, r7, #28
 800366a:	4619      	mov	r1, r3
 800366c:	482f      	ldr	r0, [pc, #188]	@ (800372c <MX_GPIO_Init+0x1c8>)
 800366e:	f003 fcaf 	bl	8006fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA4 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6;
 8003672:	2354      	movs	r3, #84	@ 0x54
 8003674:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003676:	2301      	movs	r3, #1
 8003678:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800367a:	2302      	movs	r3, #2
 800367c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800367e:	2300      	movs	r3, #0
 8003680:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003682:	f107 031c 	add.w	r3, r7, #28
 8003686:	4619      	mov	r1, r3
 8003688:	4828      	ldr	r0, [pc, #160]	@ (800372c <MX_GPIO_Init+0x1c8>)
 800368a:	f003 fca1 	bl	8006fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800368e:	2308      	movs	r3, #8
 8003690:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003692:	2301      	movs	r3, #1
 8003694:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003696:	2301      	movs	r3, #1
 8003698:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800369a:	2300      	movs	r3, #0
 800369c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800369e:	f107 031c 	add.w	r3, r7, #28
 80036a2:	4619      	mov	r1, r3
 80036a4:	4821      	ldr	r0, [pc, #132]	@ (800372c <MX_GPIO_Init+0x1c8>)
 80036a6:	f003 fc93 	bl	8006fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80036aa:	2301      	movs	r3, #1
 80036ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ae:	2301      	movs	r3, #1
 80036b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b2:	2300      	movs	r3, #0
 80036b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036b6:	2300      	movs	r3, #0
 80036b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036ba:	f107 031c 	add.w	r3, r7, #28
 80036be:	4619      	mov	r1, r3
 80036c0:	481b      	ldr	r0, [pc, #108]	@ (8003730 <MX_GPIO_Init+0x1cc>)
 80036c2:	f003 fc85 	bl	8006fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80036c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80036ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036cc:	2301      	movs	r3, #1
 80036ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80036d0:	2302      	movs	r3, #2
 80036d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036d4:	2300      	movs	r3, #0
 80036d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80036d8:	f107 031c 	add.w	r3, r7, #28
 80036dc:	4619      	mov	r1, r3
 80036de:	4815      	ldr	r0, [pc, #84]	@ (8003734 <MX_GPIO_Init+0x1d0>)
 80036e0:	f003 fc76 	bl	8006fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_15;
 80036e4:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 80036e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ea:	2301      	movs	r3, #1
 80036ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80036ee:	2302      	movs	r3, #2
 80036f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036f2:	2300      	movs	r3, #0
 80036f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036f6:	f107 031c 	add.w	r3, r7, #28
 80036fa:	4619      	mov	r1, r3
 80036fc:	480e      	ldr	r0, [pc, #56]	@ (8003738 <MX_GPIO_Init+0x1d4>)
 80036fe:	f003 fc67 	bl	8006fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003702:	2380      	movs	r3, #128	@ 0x80
 8003704:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003706:	2301      	movs	r3, #1
 8003708:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800370a:	2300      	movs	r3, #0
 800370c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800370e:	2300      	movs	r3, #0
 8003710:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003712:	f107 031c 	add.w	r3, r7, #28
 8003716:	4619      	mov	r1, r3
 8003718:	4808      	ldr	r0, [pc, #32]	@ (800373c <MX_GPIO_Init+0x1d8>)
 800371a:	f003 fc59 	bl	8006fd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800371e:	bf00      	nop
 8003720:	3730      	adds	r7, #48	@ 0x30
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	40023800 	.word	0x40023800
 800372c:	40020000 	.word	0x40020000
 8003730:	40020400 	.word	0x40020400
 8003734:	40021000 	.word	0x40021000
 8003738:	40020c00 	.word	0x40020c00
 800373c:	40020800 	.word	0x40020800

08003740 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003740:	b480      	push	{r7}
 8003742:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003744:	b672      	cpsid	i
}
 8003746:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003748:	bf00      	nop
 800374a:	e7fd      	b.n	8003748 <Error_Handler+0x8>

0800374c <printUserName>:
	    }
}


void printUserName(uint8_t *uid)
{
 800374c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800374e:	b099      	sub	sp, #100	@ 0x64
 8003750:	af04      	add	r7, sp, #16
 8003752:	6078      	str	r0, [r7, #4]
	   // Khng c th
	    if (uid == NULL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d111      	bne.n	800377e <printUserName+0x32>
	    {
	        if (uidcheck)
 800375a:	4b56      	ldr	r3, [pc, #344]	@ (80038b4 <printUserName+0x168>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2b00      	cmp	r3, #0
 8003760:	f000 80a2 	beq.w	80038a8 <printUserName+0x15c>
	        {
	            HAL_UART_Transmit(&huart1, (uint8_t*)"Please charge your ID CARD \r\n", 31, HAL_MAX_DELAY);
 8003764:	f04f 33ff 	mov.w	r3, #4294967295
 8003768:	221f      	movs	r2, #31
 800376a:	4953      	ldr	r1, [pc, #332]	@ (80038b8 <printUserName+0x16c>)
 800376c:	4853      	ldr	r0, [pc, #332]	@ (80038bc <printUserName+0x170>)
 800376e:	f008 fe6b 	bl	800c448 <HAL_UART_Transmit>
	            memset(lastUID, 0, UID_LEN); //Gn ton b gi tr trong mng lastUID v 0 (zero)
 8003772:	2205      	movs	r2, #5
 8003774:	2100      	movs	r1, #0
 8003776:	4852      	ldr	r0, [pc, #328]	@ (80038c0 <printUserName+0x174>)
 8003778:	f00a fcf6 	bl	800e168 <memset>
	        }
	        return;
 800377c:	e094      	b.n	80038a8 <printUserName+0x15c>
	    }

	    //  Nu l UID ging ln trc th khng in li
	    if (uidcheck && memcmp(uid, lastUID, UID_LEN) == 0)
 800377e:	4b4d      	ldr	r3, [pc, #308]	@ (80038b4 <printUserName+0x168>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d008      	beq.n	8003798 <printUserName+0x4c>
 8003786:	2205      	movs	r2, #5
 8003788:	494d      	ldr	r1, [pc, #308]	@ (80038c0 <printUserName+0x174>)
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f00a fcdc 	bl	800e148 <memcmp>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	f000 808a 	beq.w	80038ac <printUserName+0x160>
	        return;
	    if (uid!=NULL)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2b00      	cmp	r3, #0
 800379c:	f000 8087 	beq.w	80038ae <printUserName+0x162>
	    {
	    //  UID mi th cp nht v x l
	    memcpy(lastUID, uid, UID_LEN);
 80037a0:	4b47      	ldr	r3, [pc, #284]	@ (80038c0 <printUserName+0x174>)
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	6810      	ldr	r0, [r2, #0]
 80037a6:	6018      	str	r0, [r3, #0]
 80037a8:	7912      	ldrb	r2, [r2, #4]
 80037aa:	711a      	strb	r2, [r3, #4]
	    uidcheck = 1;
 80037ac:	4b41      	ldr	r3, [pc, #260]	@ (80038b4 <printUserName+0x168>)
 80037ae:	2201      	movs	r2, #1
 80037b0:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < userCount; i++)
 80037b2:	2300      	movs	r3, #0
 80037b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037b6:	e048      	b.n	800384a <printUserName+0xfe>
    {
        if (memcmp(uid, userList[i].uid, UID_LEN) == 0)
 80037b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80037ba:	4613      	mov	r3, r2
 80037bc:	00db      	lsls	r3, r3, #3
 80037be:	4413      	add	r3, r2
 80037c0:	009b      	lsls	r3, r3, #2
 80037c2:	4413      	add	r3, r2
 80037c4:	4a3f      	ldr	r2, [pc, #252]	@ (80038c4 <printUserName+0x178>)
 80037c6:	4413      	add	r3, r2
 80037c8:	2205      	movs	r2, #5
 80037ca:	4619      	mov	r1, r3
 80037cc:	6878      	ldr	r0, [r7, #4]
 80037ce:	f00a fcbb 	bl	800e148 <memcmp>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d135      	bne.n	8003844 <printUserName+0xf8>
        {
            char msg[64];
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 80037dc:	461e      	mov	r6, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	3301      	adds	r3, #1
 80037e2:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 80037e4:	469c      	mov	ip, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	3302      	adds	r3, #2
 80037ea:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 80037ec:	4619      	mov	r1, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	3303      	adds	r3, #3
 80037f2:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 80037f4:	461c      	mov	r4, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	3304      	adds	r3, #4
 80037fa:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 80037fc:	461d      	mov	r5, r3
                    userList[i].name);
 80037fe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003800:	4613      	mov	r3, r2
 8003802:	00db      	lsls	r3, r3, #3
 8003804:	4413      	add	r3, r2
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	4413      	add	r3, r2
 800380a:	4a2e      	ldr	r2, [pc, #184]	@ (80038c4 <printUserName+0x178>)
 800380c:	4413      	add	r3, r2
 800380e:	3305      	adds	r3, #5
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003810:	f107 000c 	add.w	r0, r7, #12
 8003814:	9303      	str	r3, [sp, #12]
 8003816:	9502      	str	r5, [sp, #8]
 8003818:	9401      	str	r4, [sp, #4]
 800381a:	9100      	str	r1, [sp, #0]
 800381c:	4663      	mov	r3, ip
 800381e:	4632      	mov	r2, r6
 8003820:	4929      	ldr	r1, [pc, #164]	@ (80038c8 <printUserName+0x17c>)
 8003822:	f00a fb97 	bl	800df54 <siprintf>
            HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8003826:	f107 030c 	add.w	r3, r7, #12
 800382a:	4618      	mov	r0, r3
 800382c:	f7fc fd20 	bl	8000270 <strlen>
 8003830:	4603      	mov	r3, r0
 8003832:	b29a      	uxth	r2, r3
 8003834:	f107 010c 	add.w	r1, r7, #12
 8003838:	f04f 33ff 	mov.w	r3, #4294967295
 800383c:	481f      	ldr	r0, [pc, #124]	@ (80038bc <printUserName+0x170>)
 800383e:	f008 fe03 	bl	800c448 <HAL_UART_Transmit>
 8003842:	e034      	b.n	80038ae <printUserName+0x162>
    for (int i = 0; i < userCount; i++)
 8003844:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003846:	3301      	adds	r3, #1
 8003848:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800384a:	2206      	movs	r2, #6
 800384c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800384e:	4293      	cmp	r3, r2
 8003850:	dbb2      	blt.n	80037b8 <printUserName+0x6c>
        }
    }
    // Khng tm thy trong danh sch
    char unknown[64];
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003856:	461c      	mov	r4, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	3301      	adds	r3, #1
 800385c:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 800385e:	461d      	mov	r5, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	3302      	adds	r3, #2
 8003864:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003866:	461a      	mov	r2, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	3303      	adds	r3, #3
 800386c:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 800386e:	4619      	mov	r1, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	3304      	adds	r3, #4
 8003874:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003876:	f107 000c 	add.w	r0, r7, #12
 800387a:	9302      	str	r3, [sp, #8]
 800387c:	9101      	str	r1, [sp, #4]
 800387e:	9200      	str	r2, [sp, #0]
 8003880:	462b      	mov	r3, r5
 8003882:	4622      	mov	r2, r4
 8003884:	4911      	ldr	r1, [pc, #68]	@ (80038cc <printUserName+0x180>)
 8003886:	f00a fb65 	bl	800df54 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)unknown, strlen(unknown), HAL_MAX_DELAY);
 800388a:	f107 030c 	add.w	r3, r7, #12
 800388e:	4618      	mov	r0, r3
 8003890:	f7fc fcee 	bl	8000270 <strlen>
 8003894:	4603      	mov	r3, r0
 8003896:	b29a      	uxth	r2, r3
 8003898:	f107 010c 	add.w	r1, r7, #12
 800389c:	f04f 33ff 	mov.w	r3, #4294967295
 80038a0:	4806      	ldr	r0, [pc, #24]	@ (80038bc <printUserName+0x170>)
 80038a2:	f008 fdd1 	bl	800c448 <HAL_UART_Transmit>
 80038a6:	e002      	b.n	80038ae <printUserName+0x162>
	        return;
 80038a8:	bf00      	nop
 80038aa:	e000      	b.n	80038ae <printUserName+0x162>
	        return;
 80038ac:	bf00      	nop
}
}
 80038ae:	3754      	adds	r7, #84	@ 0x54
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038b4:	20001788 	.word	0x20001788
 80038b8:	0801111c 	.word	0x0801111c
 80038bc:	200006d0 	.word	0x200006d0
 80038c0:	20001778 	.word	0x20001778
 80038c4:	20000010 	.word	0x20000010
 80038c8:	0801113c 	.word	0x0801113c
 80038cc:	08011168 	.word	0x08011168

080038d0 <isAuthorizedUID>:


bool isAuthorizedUID(uint8_t *uid)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < userCount; i++)
 80038d8:	2300      	movs	r3, #0
 80038da:	60fb      	str	r3, [r7, #12]
 80038dc:	e014      	b.n	8003908 <isAuthorizedUID+0x38>
    {
        if (memcmp(uid, userList[i].uid, 5) == 0)
 80038de:	68fa      	ldr	r2, [r7, #12]
 80038e0:	4613      	mov	r3, r2
 80038e2:	00db      	lsls	r3, r3, #3
 80038e4:	4413      	add	r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	4413      	add	r3, r2
 80038ea:	4a0c      	ldr	r2, [pc, #48]	@ (800391c <isAuthorizedUID+0x4c>)
 80038ec:	4413      	add	r3, r2
 80038ee:	2205      	movs	r2, #5
 80038f0:	4619      	mov	r1, r3
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f00a fc28 	bl	800e148 <memcmp>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d101      	bne.n	8003902 <isAuthorizedUID+0x32>
            return true;
 80038fe:	2301      	movs	r3, #1
 8003900:	e007      	b.n	8003912 <isAuthorizedUID+0x42>
    for (int i = 0; i < userCount; i++)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	3301      	adds	r3, #1
 8003906:	60fb      	str	r3, [r7, #12]
 8003908:	2206      	movs	r2, #6
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	4293      	cmp	r3, r2
 800390e:	dbe6      	blt.n	80038de <isAuthorizedUID+0xe>
    }
    return false;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3710      	adds	r7, #16
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	20000010 	.word	0x20000010

08003920 <checkRFIDAndControlRelay>:


void checkRFIDAndControlRelay(void)
{
 8003920:	b5b0      	push	{r4, r5, r7, lr}
 8003922:	b094      	sub	sp, #80	@ 0x50
 8003924:	af04      	add	r7, sp, #16
    status = MFRC522_Request(PICC_REQIDL, str);
 8003926:	4959      	ldr	r1, [pc, #356]	@ (8003a8c <checkRFIDAndControlRelay+0x16c>)
 8003928:	2026      	movs	r0, #38	@ 0x26
 800392a:	f7fe fc48 	bl	80021be <MFRC522_Request>
 800392e:	4603      	mov	r3, r0
 8003930:	461a      	mov	r2, r3
 8003932:	4b57      	ldr	r3, [pc, #348]	@ (8003a90 <checkRFIDAndControlRelay+0x170>)
 8003934:	701a      	strb	r2, [r3, #0]

    if (status == MI_OK && MFRC522_Anticoll(str) == MI_OK)
 8003936:	4b56      	ldr	r3, [pc, #344]	@ (8003a90 <checkRFIDAndControlRelay+0x170>)
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d175      	bne.n	8003a2a <checkRFIDAndControlRelay+0x10a>
 800393e:	4853      	ldr	r0, [pc, #332]	@ (8003a8c <checkRFIDAndControlRelay+0x16c>)
 8003940:	f7fe fc62 	bl	8002208 <MFRC522_Anticoll>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d16f      	bne.n	8003a2a <checkRFIDAndControlRelay+0x10a>
    {
        memcpy(currentUID, str, UID_LEN);
 800394a:	4b52      	ldr	r3, [pc, #328]	@ (8003a94 <checkRFIDAndControlRelay+0x174>)
 800394c:	4a4f      	ldr	r2, [pc, #316]	@ (8003a8c <checkRFIDAndControlRelay+0x16c>)
 800394e:	6810      	ldr	r0, [r2, #0]
 8003950:	6018      	str	r0, [r3, #0]
 8003952:	7912      	ldrb	r2, [r2, #4]
 8003954:	711a      	strb	r2, [r3, #4]
        rfidDetected = 1;
 8003956:	4b50      	ldr	r3, [pc, #320]	@ (8003a98 <checkRFIDAndControlRelay+0x178>)
 8003958:	2201      	movs	r2, #1
 800395a:	601a      	str	r2, [r3, #0]
        rfidLostCounter = 0;
 800395c:	4b4f      	ldr	r3, [pc, #316]	@ (8003a9c <checkRFIDAndControlRelay+0x17c>)
 800395e:	2200      	movs	r2, #0
 8003960:	601a      	str	r2, [r3, #0]

        // UART Debug
        char dbg[64];
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
                currentUID[0], currentUID[1], currentUID[2],
 8003962:	4b4c      	ldr	r3, [pc, #304]	@ (8003a94 <checkRFIDAndControlRelay+0x174>)
 8003964:	781b      	ldrb	r3, [r3, #0]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003966:	461c      	mov	r4, r3
                currentUID[0], currentUID[1], currentUID[2],
 8003968:	4b4a      	ldr	r3, [pc, #296]	@ (8003a94 <checkRFIDAndControlRelay+0x174>)
 800396a:	785b      	ldrb	r3, [r3, #1]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 800396c:	461d      	mov	r5, r3
                currentUID[0], currentUID[1], currentUID[2],
 800396e:	4b49      	ldr	r3, [pc, #292]	@ (8003a94 <checkRFIDAndControlRelay+0x174>)
 8003970:	789b      	ldrb	r3, [r3, #2]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003972:	461a      	mov	r2, r3
                currentUID[3], currentUID[4]);
 8003974:	4b47      	ldr	r3, [pc, #284]	@ (8003a94 <checkRFIDAndControlRelay+0x174>)
 8003976:	78db      	ldrb	r3, [r3, #3]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003978:	4619      	mov	r1, r3
                currentUID[3], currentUID[4]);
 800397a:	4b46      	ldr	r3, [pc, #280]	@ (8003a94 <checkRFIDAndControlRelay+0x174>)
 800397c:	791b      	ldrb	r3, [r3, #4]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 800397e:	4638      	mov	r0, r7
 8003980:	9302      	str	r3, [sp, #8]
 8003982:	9101      	str	r1, [sp, #4]
 8003984:	9200      	str	r2, [sp, #0]
 8003986:	462b      	mov	r3, r5
 8003988:	4622      	mov	r2, r4
 800398a:	4945      	ldr	r1, [pc, #276]	@ (8003aa0 <checkRFIDAndControlRelay+0x180>)
 800398c:	f00a fae2 	bl	800df54 <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)dbg, strlen(dbg), HAL_MAX_DELAY);
 8003990:	463b      	mov	r3, r7
 8003992:	4618      	mov	r0, r3
 8003994:	f7fc fc6c 	bl	8000270 <strlen>
 8003998:	4603      	mov	r3, r0
 800399a:	b29a      	uxth	r2, r3
 800399c:	4639      	mov	r1, r7
 800399e:	f04f 33ff 	mov.w	r3, #4294967295
 80039a2:	4840      	ldr	r0, [pc, #256]	@ (8003aa4 <checkRFIDAndControlRelay+0x184>)
 80039a4:	f008 fd50 	bl	800c448 <HAL_UART_Transmit>

//        //  Ch gi CAN nu l UID mi
        if (!uidcheck || memcmp(currentUID, lastUID, UID_LEN) != 0)
 80039a8:	4b3f      	ldr	r3, [pc, #252]	@ (8003aa8 <checkRFIDAndControlRelay+0x188>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d007      	beq.n	80039c0 <checkRFIDAndControlRelay+0xa0>
 80039b0:	2205      	movs	r2, #5
 80039b2:	493e      	ldr	r1, [pc, #248]	@ (8003aac <checkRFIDAndControlRelay+0x18c>)
 80039b4:	4837      	ldr	r0, [pc, #220]	@ (8003a94 <checkRFIDAndControlRelay+0x174>)
 80039b6:	f00a fbc7 	bl	800e148 <memcmp>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d011      	beq.n	80039e4 <checkRFIDAndControlRelay+0xc4>
        {
            printUserName(currentUID);
 80039c0:	4834      	ldr	r0, [pc, #208]	@ (8003a94 <checkRFIDAndControlRelay+0x174>)
 80039c2:	f7ff fec3 	bl	800374c <printUserName>
            memcpy(lastUID, currentUID, UID_LEN);
 80039c6:	4b39      	ldr	r3, [pc, #228]	@ (8003aac <checkRFIDAndControlRelay+0x18c>)
 80039c8:	4a32      	ldr	r2, [pc, #200]	@ (8003a94 <checkRFIDAndControlRelay+0x174>)
 80039ca:	e892 0003 	ldmia.w	r2, {r0, r1}
 80039ce:	6018      	str	r0, [r3, #0]
 80039d0:	3304      	adds	r3, #4
 80039d2:	7019      	strb	r1, [r3, #0]
            uidcheck = 1;
 80039d4:	4b34      	ldr	r3, [pc, #208]	@ (8003aa8 <checkRFIDAndControlRelay+0x188>)
 80039d6:	2201      	movs	r2, #1
 80039d8:	601a      	str	r2, [r3, #0]

            // Gi CAN
            CAN_SendTopicData(TOPIC_ID_RFID, currentUID, UID_LEN);
 80039da:	2205      	movs	r2, #5
 80039dc:	492d      	ldr	r1, [pc, #180]	@ (8003a94 <checkRFIDAndControlRelay+0x174>)
 80039de:	2010      	movs	r0, #16
 80039e0:	f7fe fc6e 	bl	80022c0 <CAN_SendTopicData>
        }

        //  iu khin Relay
        if (isAuthorizedUID(currentUID))
 80039e4:	482b      	ldr	r0, [pc, #172]	@ (8003a94 <checkRFIDAndControlRelay+0x174>)
 80039e6:	f7ff ff73 	bl	80038d0 <isAuthorizedUID>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d00f      	beq.n	8003a10 <checkRFIDAndControlRelay+0xf0>
        {
            if (!relayOn)
 80039f0:	4b2f      	ldr	r3, [pc, #188]	@ (8003ab0 <checkRFIDAndControlRelay+0x190>)
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	f083 0301 	eor.w	r3, r3, #1
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d042      	beq.n	8003a84 <checkRFIDAndControlRelay+0x164>
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80039fe:	2201      	movs	r2, #1
 8003a00:	2110      	movs	r1, #16
 8003a02:	482c      	ldr	r0, [pc, #176]	@ (8003ab4 <checkRFIDAndControlRelay+0x194>)
 8003a04:	f003 fd7c 	bl	8007500 <HAL_GPIO_WritePin>
                relayOn = true;
 8003a08:	4b29      	ldr	r3, [pc, #164]	@ (8003ab0 <checkRFIDAndControlRelay+0x190>)
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	701a      	strb	r2, [r3, #0]
 8003a0e:	e039      	b.n	8003a84 <checkRFIDAndControlRelay+0x164>
            }
        }
        else
        {
            if (relayOn)
 8003a10:	4b27      	ldr	r3, [pc, #156]	@ (8003ab0 <checkRFIDAndControlRelay+0x190>)
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d035      	beq.n	8003a84 <checkRFIDAndControlRelay+0x164>
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8003a18:	2200      	movs	r2, #0
 8003a1a:	2110      	movs	r1, #16
 8003a1c:	4825      	ldr	r0, [pc, #148]	@ (8003ab4 <checkRFIDAndControlRelay+0x194>)
 8003a1e:	f003 fd6f 	bl	8007500 <HAL_GPIO_WritePin>
                relayOn = false;
 8003a22:	4b23      	ldr	r3, [pc, #140]	@ (8003ab0 <checkRFIDAndControlRelay+0x190>)
 8003a24:	2200      	movs	r2, #0
 8003a26:	701a      	strb	r2, [r3, #0]
 8003a28:	e02c      	b.n	8003a84 <checkRFIDAndControlRelay+0x164>

        return;
    }

    //  Khng c c th
    rfidLostCounter++;
 8003a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8003a9c <checkRFIDAndControlRelay+0x17c>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	3301      	adds	r3, #1
 8003a30:	4a1a      	ldr	r2, [pc, #104]	@ (8003a9c <checkRFIDAndControlRelay+0x17c>)
 8003a32:	6013      	str	r3, [r2, #0]
//    if (rfidLostCounter >= RFID_LOST_THRESHOLD)
//    {
        // Ch thc hin reset khi thc s khng cn th
        if (uidcheck)
 8003a34:	4b1c      	ldr	r3, [pc, #112]	@ (8003aa8 <checkRFIDAndControlRelay+0x188>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d020      	beq.n	8003a7e <checkRFIDAndControlRelay+0x15e>
        {
            printUserName(NULL);
 8003a3c:	2000      	movs	r0, #0
 8003a3e:	f7ff fe85 	bl	800374c <printUserName>
            uidcheck = 0;
 8003a42:	4b19      	ldr	r3, [pc, #100]	@ (8003aa8 <checkRFIDAndControlRelay+0x188>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	601a      	str	r2, [r3, #0]
            memset(lastUID, 0, UID_LEN);
 8003a48:	2205      	movs	r2, #5
 8003a4a:	2100      	movs	r1, #0
 8003a4c:	4817      	ldr	r0, [pc, #92]	@ (8003aac <checkRFIDAndControlRelay+0x18c>)
 8003a4e:	f00a fb8b 	bl	800e168 <memset>
            rfidDetected = 0;
 8003a52:	4b11      	ldr	r3, [pc, #68]	@ (8003a98 <checkRFIDAndControlRelay+0x178>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	601a      	str	r2, [r3, #0]

            HAL_UART_Transmit(&huart1,
 8003a58:	f04f 33ff 	mov.w	r3, #4294967295
 8003a5c:	2222      	movs	r2, #34	@ 0x22
 8003a5e:	4916      	ldr	r1, [pc, #88]	@ (8003ab8 <checkRFIDAndControlRelay+0x198>)
 8003a60:	4810      	ldr	r0, [pc, #64]	@ (8003aa4 <checkRFIDAndControlRelay+0x184>)
 8003a62:	f008 fcf1 	bl	800c448 <HAL_UART_Transmit>
                              (uint8_t*)"[RFID] Khng pht hin th\r\n",
                              strlen("[RFID] Khng pht hin th\r\n"),
                              HAL_MAX_DELAY);

            if (relayOn)
 8003a66:	4b12      	ldr	r3, [pc, #72]	@ (8003ab0 <checkRFIDAndControlRelay+0x190>)
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d007      	beq.n	8003a7e <checkRFIDAndControlRelay+0x15e>
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8003a6e:	2200      	movs	r2, #0
 8003a70:	2110      	movs	r1, #16
 8003a72:	4810      	ldr	r0, [pc, #64]	@ (8003ab4 <checkRFIDAndControlRelay+0x194>)
 8003a74:	f003 fd44 	bl	8007500 <HAL_GPIO_WritePin>
                relayOn = false;
 8003a78:	4b0d      	ldr	r3, [pc, #52]	@ (8003ab0 <checkRFIDAndControlRelay+0x190>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	701a      	strb	r2, [r3, #0]
            }
        }

        rfidLostCounter = 0;
 8003a7e:	4b07      	ldr	r3, [pc, #28]	@ (8003a9c <checkRFIDAndControlRelay+0x17c>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	601a      	str	r2, [r3, #0]
    }
 8003a84:	3740      	adds	r7, #64	@ 0x40
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bdb0      	pop	{r4, r5, r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	20000744 	.word	0x20000744
 8003a90:	20000740 	.word	0x20000740
 8003a94:	20001770 	.word	0x20001770
 8003a98:	20001784 	.word	0x20001784
 8003a9c:	20001780 	.word	0x20001780
 8003aa0:	0801119c 	.word	0x0801119c
 8003aa4:	200006d0 	.word	0x200006d0
 8003aa8:	20001788 	.word	0x20001788
 8003aac:	20001778 	.word	0x20001778
 8003ab0:	2000177d 	.word	0x2000177d
 8003ab4:	40020000 	.word	0x40020000
 8003ab8:	080111c4 	.word	0x080111c4

08003abc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b082      	sub	sp, #8
 8003ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	607b      	str	r3, [r7, #4]
 8003ac6:	4b13      	ldr	r3, [pc, #76]	@ (8003b14 <HAL_MspInit+0x58>)
 8003ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aca:	4a12      	ldr	r2, [pc, #72]	@ (8003b14 <HAL_MspInit+0x58>)
 8003acc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ad0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ad2:	4b10      	ldr	r3, [pc, #64]	@ (8003b14 <HAL_MspInit+0x58>)
 8003ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ad6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ada:	607b      	str	r3, [r7, #4]
 8003adc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ade:	2300      	movs	r3, #0
 8003ae0:	603b      	str	r3, [r7, #0]
 8003ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8003b14 <HAL_MspInit+0x58>)
 8003ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae6:	4a0b      	ldr	r2, [pc, #44]	@ (8003b14 <HAL_MspInit+0x58>)
 8003ae8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003aec:	6413      	str	r3, [r2, #64]	@ 0x40
 8003aee:	4b09      	ldr	r3, [pc, #36]	@ (8003b14 <HAL_MspInit+0x58>)
 8003af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003af6:	603b      	str	r3, [r7, #0]
 8003af8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8003afa:	2200      	movs	r2, #0
 8003afc:	2100      	movs	r1, #0
 8003afe:	2005      	movs	r0, #5
 8003b00:	f002 fe7b 	bl	80067fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003b04:	2005      	movs	r0, #5
 8003b06:	f002 fe94 	bl	8006832 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b0a:	bf00      	nop
 8003b0c:	3708      	adds	r7, #8
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	40023800 	.word	0x40023800

08003b18 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b08a      	sub	sp, #40	@ 0x28
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b20:	f107 0314 	add.w	r3, r7, #20
 8003b24:	2200      	movs	r2, #0
 8003b26:	601a      	str	r2, [r3, #0]
 8003b28:	605a      	str	r2, [r3, #4]
 8003b2a:	609a      	str	r2, [r3, #8]
 8003b2c:	60da      	str	r2, [r3, #12]
 8003b2e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a32      	ldr	r2, [pc, #200]	@ (8003c00 <HAL_ADC_MspInit+0xe8>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d15e      	bne.n	8003bf8 <HAL_ADC_MspInit+0xe0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	613b      	str	r3, [r7, #16]
 8003b3e:	4b31      	ldr	r3, [pc, #196]	@ (8003c04 <HAL_ADC_MspInit+0xec>)
 8003b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b42:	4a30      	ldr	r2, [pc, #192]	@ (8003c04 <HAL_ADC_MspInit+0xec>)
 8003b44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b48:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b4a:	4b2e      	ldr	r3, [pc, #184]	@ (8003c04 <HAL_ADC_MspInit+0xec>)
 8003b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b52:	613b      	str	r3, [r7, #16]
 8003b54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b56:	2300      	movs	r3, #0
 8003b58:	60fb      	str	r3, [r7, #12]
 8003b5a:	4b2a      	ldr	r3, [pc, #168]	@ (8003c04 <HAL_ADC_MspInit+0xec>)
 8003b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b5e:	4a29      	ldr	r2, [pc, #164]	@ (8003c04 <HAL_ADC_MspInit+0xec>)
 8003b60:	f043 0301 	orr.w	r3, r3, #1
 8003b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b66:	4b27      	ldr	r3, [pc, #156]	@ (8003c04 <HAL_ADC_MspInit+0xec>)
 8003b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	60fb      	str	r3, [r7, #12]
 8003b70:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003b72:	2301      	movs	r3, #1
 8003b74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b76:	2303      	movs	r3, #3
 8003b78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b7e:	f107 0314 	add.w	r3, r7, #20
 8003b82:	4619      	mov	r1, r3
 8003b84:	4820      	ldr	r0, [pc, #128]	@ (8003c08 <HAL_ADC_MspInit+0xf0>)
 8003b86:	f003 fa23 	bl	8006fd0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003b8a:	4b20      	ldr	r3, [pc, #128]	@ (8003c0c <HAL_ADC_MspInit+0xf4>)
 8003b8c:	4a20      	ldr	r2, [pc, #128]	@ (8003c10 <HAL_ADC_MspInit+0xf8>)
 8003b8e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003b90:	4b1e      	ldr	r3, [pc, #120]	@ (8003c0c <HAL_ADC_MspInit+0xf4>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b96:	4b1d      	ldr	r3, [pc, #116]	@ (8003c0c <HAL_ADC_MspInit+0xf4>)
 8003b98:	2200      	movs	r2, #0
 8003b9a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8003c0c <HAL_ADC_MspInit+0xf4>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8003c0c <HAL_ADC_MspInit+0xf4>)
 8003ba4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ba8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003baa:	4b18      	ldr	r3, [pc, #96]	@ (8003c0c <HAL_ADC_MspInit+0xf4>)
 8003bac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003bb0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003bb2:	4b16      	ldr	r3, [pc, #88]	@ (8003c0c <HAL_ADC_MspInit+0xf4>)
 8003bb4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003bb8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8003bba:	4b14      	ldr	r3, [pc, #80]	@ (8003c0c <HAL_ADC_MspInit+0xf4>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003bc0:	4b12      	ldr	r3, [pc, #72]	@ (8003c0c <HAL_ADC_MspInit+0xf4>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003bc6:	4b11      	ldr	r3, [pc, #68]	@ (8003c0c <HAL_ADC_MspInit+0xf4>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003bcc:	480f      	ldr	r0, [pc, #60]	@ (8003c0c <HAL_ADC_MspInit+0xf4>)
 8003bce:	f002 fe75 	bl	80068bc <HAL_DMA_Init>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d001      	beq.n	8003bdc <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8003bd8:	f7ff fdb2 	bl	8003740 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	4a0b      	ldr	r2, [pc, #44]	@ (8003c0c <HAL_ADC_MspInit+0xf4>)
 8003be0:	639a      	str	r2, [r3, #56]	@ 0x38
 8003be2:	4a0a      	ldr	r2, [pc, #40]	@ (8003c0c <HAL_ADC_MspInit+0xf4>)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003be8:	2200      	movs	r2, #0
 8003bea:	2100      	movs	r1, #0
 8003bec:	2012      	movs	r0, #18
 8003bee:	f002 fe04 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003bf2:	2012      	movs	r0, #18
 8003bf4:	f002 fe1d 	bl	8006832 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003bf8:	bf00      	nop
 8003bfa:	3728      	adds	r7, #40	@ 0x28
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	40012000 	.word	0x40012000
 8003c04:	40023800 	.word	0x40023800
 8003c08:	40020000 	.word	0x40020000
 8003c0c:	20000374 	.word	0x20000374
 8003c10:	40026410 	.word	0x40026410

08003c14 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b08c      	sub	sp, #48	@ 0x30
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c1c:	f107 031c 	add.w	r3, r7, #28
 8003c20:	2200      	movs	r2, #0
 8003c22:	601a      	str	r2, [r3, #0]
 8003c24:	605a      	str	r2, [r3, #4]
 8003c26:	609a      	str	r2, [r3, #8]
 8003c28:	60da      	str	r2, [r3, #12]
 8003c2a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a56      	ldr	r2, [pc, #344]	@ (8003d8c <HAL_CAN_MspInit+0x178>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d15d      	bne.n	8003cf2 <HAL_CAN_MspInit+0xde>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003c36:	4b56      	ldr	r3, [pc, #344]	@ (8003d90 <HAL_CAN_MspInit+0x17c>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	4a54      	ldr	r2, [pc, #336]	@ (8003d90 <HAL_CAN_MspInit+0x17c>)
 8003c3e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003c40:	4b53      	ldr	r3, [pc, #332]	@ (8003d90 <HAL_CAN_MspInit+0x17c>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d10d      	bne.n	8003c64 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003c48:	2300      	movs	r3, #0
 8003c4a:	61bb      	str	r3, [r7, #24]
 8003c4c:	4b51      	ldr	r3, [pc, #324]	@ (8003d94 <HAL_CAN_MspInit+0x180>)
 8003c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c50:	4a50      	ldr	r2, [pc, #320]	@ (8003d94 <HAL_CAN_MspInit+0x180>)
 8003c52:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003c56:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c58:	4b4e      	ldr	r3, [pc, #312]	@ (8003d94 <HAL_CAN_MspInit+0x180>)
 8003c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c60:	61bb      	str	r3, [r7, #24]
 8003c62:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c64:	2300      	movs	r3, #0
 8003c66:	617b      	str	r3, [r7, #20]
 8003c68:	4b4a      	ldr	r3, [pc, #296]	@ (8003d94 <HAL_CAN_MspInit+0x180>)
 8003c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c6c:	4a49      	ldr	r2, [pc, #292]	@ (8003d94 <HAL_CAN_MspInit+0x180>)
 8003c6e:	f043 0308 	orr.w	r3, r3, #8
 8003c72:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c74:	4b47      	ldr	r3, [pc, #284]	@ (8003d94 <HAL_CAN_MspInit+0x180>)
 8003c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c78:	f003 0308 	and.w	r3, r3, #8
 8003c7c:	617b      	str	r3, [r7, #20]
 8003c7e:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003c80:	2301      	movs	r3, #1
 8003c82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c84:	2302      	movs	r3, #2
 8003c86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003c90:	2309      	movs	r3, #9
 8003c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c94:	f107 031c 	add.w	r3, r7, #28
 8003c98:	4619      	mov	r1, r3
 8003c9a:	483f      	ldr	r0, [pc, #252]	@ (8003d98 <HAL_CAN_MspInit+0x184>)
 8003c9c:	f003 f998 	bl	8006fd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003ca0:	2302      	movs	r3, #2
 8003ca2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cac:	2303      	movs	r3, #3
 8003cae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003cb0:	2309      	movs	r3, #9
 8003cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003cb4:	f107 031c 	add.w	r3, r7, #28
 8003cb8:	4619      	mov	r1, r3
 8003cba:	4837      	ldr	r0, [pc, #220]	@ (8003d98 <HAL_CAN_MspInit+0x184>)
 8003cbc:	f003 f988 	bl	8006fd0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	2100      	movs	r1, #0
 8003cc4:	2013      	movs	r0, #19
 8003cc6:	f002 fd98 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8003cca:	2013      	movs	r0, #19
 8003ccc:	f002 fdb1 	bl	8006832 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	2100      	movs	r1, #0
 8003cd4:	2014      	movs	r0, #20
 8003cd6:	f002 fd90 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8003cda:	2014      	movs	r0, #20
 8003cdc:	f002 fda9 	bl	8006832 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	2100      	movs	r1, #0
 8003ce4:	2015      	movs	r0, #21
 8003ce6:	f002 fd88 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8003cea:	2015      	movs	r0, #21
 8003cec:	f002 fda1 	bl	8006832 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 8003cf0:	e048      	b.n	8003d84 <HAL_CAN_MspInit+0x170>
  else if(hcan->Instance==CAN2)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a29      	ldr	r2, [pc, #164]	@ (8003d9c <HAL_CAN_MspInit+0x188>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d143      	bne.n	8003d84 <HAL_CAN_MspInit+0x170>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	613b      	str	r3, [r7, #16]
 8003d00:	4b24      	ldr	r3, [pc, #144]	@ (8003d94 <HAL_CAN_MspInit+0x180>)
 8003d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d04:	4a23      	ldr	r2, [pc, #140]	@ (8003d94 <HAL_CAN_MspInit+0x180>)
 8003d06:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003d0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d0c:	4b21      	ldr	r3, [pc, #132]	@ (8003d94 <HAL_CAN_MspInit+0x180>)
 8003d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d10:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003d14:	613b      	str	r3, [r7, #16]
 8003d16:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003d18:	4b1d      	ldr	r3, [pc, #116]	@ (8003d90 <HAL_CAN_MspInit+0x17c>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	3301      	adds	r3, #1
 8003d1e:	4a1c      	ldr	r2, [pc, #112]	@ (8003d90 <HAL_CAN_MspInit+0x17c>)
 8003d20:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003d22:	4b1b      	ldr	r3, [pc, #108]	@ (8003d90 <HAL_CAN_MspInit+0x17c>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d10d      	bne.n	8003d46 <HAL_CAN_MspInit+0x132>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	60fb      	str	r3, [r7, #12]
 8003d2e:	4b19      	ldr	r3, [pc, #100]	@ (8003d94 <HAL_CAN_MspInit+0x180>)
 8003d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d32:	4a18      	ldr	r2, [pc, #96]	@ (8003d94 <HAL_CAN_MspInit+0x180>)
 8003d34:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003d38:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d3a:	4b16      	ldr	r3, [pc, #88]	@ (8003d94 <HAL_CAN_MspInit+0x180>)
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d42:	60fb      	str	r3, [r7, #12]
 8003d44:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d46:	2300      	movs	r3, #0
 8003d48:	60bb      	str	r3, [r7, #8]
 8003d4a:	4b12      	ldr	r3, [pc, #72]	@ (8003d94 <HAL_CAN_MspInit+0x180>)
 8003d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d4e:	4a11      	ldr	r2, [pc, #68]	@ (8003d94 <HAL_CAN_MspInit+0x180>)
 8003d50:	f043 0302 	orr.w	r3, r3, #2
 8003d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d56:	4b0f      	ldr	r3, [pc, #60]	@ (8003d94 <HAL_CAN_MspInit+0x180>)
 8003d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	60bb      	str	r3, [r7, #8]
 8003d60:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003d62:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003d66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d68:	2302      	movs	r3, #2
 8003d6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d70:	2303      	movs	r3, #3
 8003d72:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8003d74:	2309      	movs	r3, #9
 8003d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d78:	f107 031c 	add.w	r3, r7, #28
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	4808      	ldr	r0, [pc, #32]	@ (8003da0 <HAL_CAN_MspInit+0x18c>)
 8003d80:	f003 f926 	bl	8006fd0 <HAL_GPIO_Init>
}
 8003d84:	bf00      	nop
 8003d86:	3730      	adds	r7, #48	@ 0x30
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	40006400 	.word	0x40006400
 8003d90:	2000178c 	.word	0x2000178c
 8003d94:	40023800 	.word	0x40023800
 8003d98:	40020c00 	.word	0x40020c00
 8003d9c:	40006800 	.word	0x40006800
 8003da0:	40020400 	.word	0x40020400

08003da4 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b085      	sub	sp, #20
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a0b      	ldr	r2, [pc, #44]	@ (8003de0 <HAL_CRC_MspInit+0x3c>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d10d      	bne.n	8003dd2 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003db6:	2300      	movs	r3, #0
 8003db8:	60fb      	str	r3, [r7, #12]
 8003dba:	4b0a      	ldr	r3, [pc, #40]	@ (8003de4 <HAL_CRC_MspInit+0x40>)
 8003dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dbe:	4a09      	ldr	r2, [pc, #36]	@ (8003de4 <HAL_CRC_MspInit+0x40>)
 8003dc0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dc6:	4b07      	ldr	r3, [pc, #28]	@ (8003de4 <HAL_CRC_MspInit+0x40>)
 8003dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003dce:	60fb      	str	r3, [r7, #12]
 8003dd0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8003dd2:	bf00      	nop
 8003dd4:	3714      	adds	r7, #20
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	40023000 	.word	0x40023000
 8003de4:	40023800 	.word	0x40023800

08003de8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b08a      	sub	sp, #40	@ 0x28
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003df0:	f107 0314 	add.w	r3, r7, #20
 8003df4:	2200      	movs	r2, #0
 8003df6:	601a      	str	r2, [r3, #0]
 8003df8:	605a      	str	r2, [r3, #4]
 8003dfa:	609a      	str	r2, [r3, #8]
 8003dfc:	60da      	str	r2, [r3, #12]
 8003dfe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a31      	ldr	r2, [pc, #196]	@ (8003ecc <HAL_I2C_MspInit+0xe4>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d15b      	bne.n	8003ec2 <HAL_I2C_MspInit+0xda>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	613b      	str	r3, [r7, #16]
 8003e0e:	4b30      	ldr	r3, [pc, #192]	@ (8003ed0 <HAL_I2C_MspInit+0xe8>)
 8003e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e12:	4a2f      	ldr	r2, [pc, #188]	@ (8003ed0 <HAL_I2C_MspInit+0xe8>)
 8003e14:	f043 0304 	orr.w	r3, r3, #4
 8003e18:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e1a:	4b2d      	ldr	r3, [pc, #180]	@ (8003ed0 <HAL_I2C_MspInit+0xe8>)
 8003e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e1e:	f003 0304 	and.w	r3, r3, #4
 8003e22:	613b      	str	r3, [r7, #16]
 8003e24:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e26:	2300      	movs	r3, #0
 8003e28:	60fb      	str	r3, [r7, #12]
 8003e2a:	4b29      	ldr	r3, [pc, #164]	@ (8003ed0 <HAL_I2C_MspInit+0xe8>)
 8003e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e2e:	4a28      	ldr	r2, [pc, #160]	@ (8003ed0 <HAL_I2C_MspInit+0xe8>)
 8003e30:	f043 0301 	orr.w	r3, r3, #1
 8003e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e36:	4b26      	ldr	r3, [pc, #152]	@ (8003ed0 <HAL_I2C_MspInit+0xe8>)
 8003e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3a:	f003 0301 	and.w	r3, r3, #1
 8003e3e:	60fb      	str	r3, [r7, #12]
 8003e40:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003e42:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e48:	2312      	movs	r3, #18
 8003e4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e50:	2303      	movs	r3, #3
 8003e52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003e54:	2304      	movs	r3, #4
 8003e56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e58:	f107 0314 	add.w	r3, r7, #20
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	481d      	ldr	r0, [pc, #116]	@ (8003ed4 <HAL_I2C_MspInit+0xec>)
 8003e60:	f003 f8b6 	bl	8006fd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003e64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003e68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e6a:	2312      	movs	r3, #18
 8003e6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e72:	2303      	movs	r3, #3
 8003e74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003e76:	2304      	movs	r3, #4
 8003e78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e7a:	f107 0314 	add.w	r3, r7, #20
 8003e7e:	4619      	mov	r1, r3
 8003e80:	4815      	ldr	r0, [pc, #84]	@ (8003ed8 <HAL_I2C_MspInit+0xf0>)
 8003e82:	f003 f8a5 	bl	8006fd0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003e86:	2300      	movs	r3, #0
 8003e88:	60bb      	str	r3, [r7, #8]
 8003e8a:	4b11      	ldr	r3, [pc, #68]	@ (8003ed0 <HAL_I2C_MspInit+0xe8>)
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8e:	4a10      	ldr	r2, [pc, #64]	@ (8003ed0 <HAL_I2C_MspInit+0xe8>)
 8003e90:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003e94:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e96:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed0 <HAL_I2C_MspInit+0xe8>)
 8003e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e9e:	60bb      	str	r3, [r7, #8]
 8003ea0:	68bb      	ldr	r3, [r7, #8]
    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	2100      	movs	r1, #0
 8003ea6:	2048      	movs	r0, #72	@ 0x48
 8003ea8:	f002 fca7 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8003eac:	2048      	movs	r0, #72	@ 0x48
 8003eae:	f002 fcc0 	bl	8006832 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	2049      	movs	r0, #73	@ 0x49
 8003eb8:	f002 fc9f 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8003ebc:	2049      	movs	r0, #73	@ 0x49
 8003ebe:	f002 fcb8 	bl	8006832 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8003ec2:	bf00      	nop
 8003ec4:	3728      	adds	r7, #40	@ 0x28
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	40005c00 	.word	0x40005c00
 8003ed0:	40023800 	.word	0x40023800
 8003ed4:	40020800 	.word	0x40020800
 8003ed8:	40020000 	.word	0x40020000

08003edc <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C3)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a0e      	ldr	r2, [pc, #56]	@ (8003f24 <HAL_I2C_MspDeInit+0x48>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d115      	bne.n	8003f1a <HAL_I2C_MspDeInit+0x3e>
  {
    /* USER CODE BEGIN I2C3_MspDeInit 0 */

    /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 8003eee:	4b0e      	ldr	r3, [pc, #56]	@ (8003f28 <HAL_I2C_MspDeInit+0x4c>)
 8003ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef2:	4a0d      	ldr	r2, [pc, #52]	@ (8003f28 <HAL_I2C_MspDeInit+0x4c>)
 8003ef4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003ef8:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 8003efa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003efe:	480b      	ldr	r0, [pc, #44]	@ (8003f2c <HAL_I2C_MspDeInit+0x50>)
 8003f00:	f003 fa02 	bl	8007308 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 8003f04:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003f08:	4809      	ldr	r0, [pc, #36]	@ (8003f30 <HAL_I2C_MspDeInit+0x54>)
 8003f0a:	f003 f9fd 	bl	8007308 <HAL_GPIO_DeInit>

    /* I2C3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 8003f0e:	2048      	movs	r0, #72	@ 0x48
 8003f10:	f002 fc9d 	bl	800684e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 8003f14:	2049      	movs	r0, #73	@ 0x49
 8003f16:	f002 fc9a 	bl	800684e <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8003f1a:	bf00      	nop
 8003f1c:	3708      	adds	r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	40005c00 	.word	0x40005c00
 8003f28:	40023800 	.word	0x40023800
 8003f2c:	40020800 	.word	0x40020800
 8003f30:	40020000 	.word	0x40020000

08003f34 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b08a      	sub	sp, #40	@ 0x28
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f3c:	f107 0314 	add.w	r3, r7, #20
 8003f40:	2200      	movs	r2, #0
 8003f42:	601a      	str	r2, [r3, #0]
 8003f44:	605a      	str	r2, [r3, #4]
 8003f46:	609a      	str	r2, [r3, #8]
 8003f48:	60da      	str	r2, [r3, #12]
 8003f4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a28      	ldr	r2, [pc, #160]	@ (8003ff4 <HAL_SPI_MspInit+0xc0>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d14a      	bne.n	8003fec <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003f56:	2300      	movs	r3, #0
 8003f58:	613b      	str	r3, [r7, #16]
 8003f5a:	4b27      	ldr	r3, [pc, #156]	@ (8003ff8 <HAL_SPI_MspInit+0xc4>)
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5e:	4a26      	ldr	r2, [pc, #152]	@ (8003ff8 <HAL_SPI_MspInit+0xc4>)
 8003f60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f64:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f66:	4b24      	ldr	r3, [pc, #144]	@ (8003ff8 <HAL_SPI_MspInit+0xc4>)
 8003f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f6e:	613b      	str	r3, [r7, #16]
 8003f70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f72:	2300      	movs	r3, #0
 8003f74:	60fb      	str	r3, [r7, #12]
 8003f76:	4b20      	ldr	r3, [pc, #128]	@ (8003ff8 <HAL_SPI_MspInit+0xc4>)
 8003f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f7a:	4a1f      	ldr	r2, [pc, #124]	@ (8003ff8 <HAL_SPI_MspInit+0xc4>)
 8003f7c:	f043 0304 	orr.w	r3, r3, #4
 8003f80:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f82:	4b1d      	ldr	r3, [pc, #116]	@ (8003ff8 <HAL_SPI_MspInit+0xc4>)
 8003f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f86:	f003 0304 	and.w	r3, r3, #4
 8003f8a:	60fb      	str	r3, [r7, #12]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f8e:	2300      	movs	r3, #0
 8003f90:	60bb      	str	r3, [r7, #8]
 8003f92:	4b19      	ldr	r3, [pc, #100]	@ (8003ff8 <HAL_SPI_MspInit+0xc4>)
 8003f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f96:	4a18      	ldr	r2, [pc, #96]	@ (8003ff8 <HAL_SPI_MspInit+0xc4>)
 8003f98:	f043 0302 	orr.w	r3, r3, #2
 8003f9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f9e:	4b16      	ldr	r3, [pc, #88]	@ (8003ff8 <HAL_SPI_MspInit+0xc4>)
 8003fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fa2:	f003 0302 	and.w	r3, r3, #2
 8003fa6:	60bb      	str	r3, [r7, #8]
 8003fa8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003faa:	230c      	movs	r3, #12
 8003fac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fae:	2302      	movs	r3, #2
 8003fb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003fba:	2305      	movs	r3, #5
 8003fbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fbe:	f107 0314 	add.w	r3, r7, #20
 8003fc2:	4619      	mov	r1, r3
 8003fc4:	480d      	ldr	r0, [pc, #52]	@ (8003ffc <HAL_SPI_MspInit+0xc8>)
 8003fc6:	f003 f803 	bl	8006fd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003fca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003fce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003fdc:	2305      	movs	r3, #5
 8003fde:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fe0:	f107 0314 	add.w	r3, r7, #20
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	4806      	ldr	r0, [pc, #24]	@ (8004000 <HAL_SPI_MspInit+0xcc>)
 8003fe8:	f002 fff2 	bl	8006fd0 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8003fec:	bf00      	nop
 8003fee:	3728      	adds	r7, #40	@ 0x28
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	40003800 	.word	0x40003800
 8003ff8:	40023800 	.word	0x40023800
 8003ffc:	40020800 	.word	0x40020800
 8004000:	40020400 	.word	0x40020400

08004004 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b094      	sub	sp, #80	@ 0x50
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800400c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004010:	2200      	movs	r2, #0
 8004012:	601a      	str	r2, [r3, #0]
 8004014:	605a      	str	r2, [r3, #4]
 8004016:	609a      	str	r2, [r3, #8]
 8004018:	60da      	str	r2, [r3, #12]
 800401a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a97      	ldr	r2, [pc, #604]	@ (8004280 <HAL_TIM_Base_MspInit+0x27c>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d14d      	bne.n	80040c2 <HAL_TIM_Base_MspInit+0xbe>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004026:	2300      	movs	r3, #0
 8004028:	63bb      	str	r3, [r7, #56]	@ 0x38
 800402a:	4b96      	ldr	r3, [pc, #600]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 800402c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800402e:	4a95      	ldr	r2, [pc, #596]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 8004030:	f043 0301 	orr.w	r3, r3, #1
 8004034:	6453      	str	r3, [r2, #68]	@ 0x44
 8004036:	4b93      	ldr	r3, [pc, #588]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 8004038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800403a:	f003 0301 	and.w	r3, r3, #1
 800403e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004042:	2300      	movs	r3, #0
 8004044:	637b      	str	r3, [r7, #52]	@ 0x34
 8004046:	4b8f      	ldr	r3, [pc, #572]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 8004048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800404a:	4a8e      	ldr	r2, [pc, #568]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 800404c:	f043 0310 	orr.w	r3, r3, #16
 8004050:	6313      	str	r3, [r2, #48]	@ 0x30
 8004052:	4b8c      	ldr	r3, [pc, #560]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 8004054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004056:	f003 0310 	and.w	r3, r3, #16
 800405a:	637b      	str	r3, [r7, #52]	@ 0x34
 800405c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800405e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004062:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004064:	2302      	movs	r3, #2
 8004066:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004068:	2300      	movs	r3, #0
 800406a:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800406c:	2300      	movs	r3, #0
 800406e:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004070:	2301      	movs	r3, #1
 8004072:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004074:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004078:	4619      	mov	r1, r3
 800407a:	4883      	ldr	r0, [pc, #524]	@ (8004288 <HAL_TIM_Base_MspInit+0x284>)
 800407c:	f002 ffa8 	bl	8006fd0 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004080:	2200      	movs	r2, #0
 8004082:	2100      	movs	r1, #0
 8004084:	2018      	movs	r0, #24
 8004086:	f002 fbb8 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800408a:	2018      	movs	r0, #24
 800408c:	f002 fbd1 	bl	8006832 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004090:	2200      	movs	r2, #0
 8004092:	2100      	movs	r1, #0
 8004094:	2019      	movs	r0, #25
 8004096:	f002 fbb0 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800409a:	2019      	movs	r0, #25
 800409c:	f002 fbc9 	bl	8006832 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80040a0:	2200      	movs	r2, #0
 80040a2:	2100      	movs	r1, #0
 80040a4:	201a      	movs	r0, #26
 80040a6:	f002 fba8 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80040aa:	201a      	movs	r0, #26
 80040ac:	f002 fbc1 	bl	8006832 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80040b0:	2200      	movs	r2, #0
 80040b2:	2100      	movs	r1, #0
 80040b4:	201b      	movs	r0, #27
 80040b6:	f002 fba0 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80040ba:	201b      	movs	r0, #27
 80040bc:	f002 fbb9 	bl	8006832 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 80040c0:	e143      	b.n	800434a <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM2)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040ca:	d134      	bne.n	8004136 <HAL_TIM_Base_MspInit+0x132>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80040cc:	2300      	movs	r3, #0
 80040ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80040d0:	4b6c      	ldr	r3, [pc, #432]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 80040d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d4:	4a6b      	ldr	r2, [pc, #428]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 80040d6:	f043 0301 	orr.w	r3, r3, #1
 80040da:	6413      	str	r3, [r2, #64]	@ 0x40
 80040dc:	4b69      	ldr	r3, [pc, #420]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 80040de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80040e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040e8:	2300      	movs	r3, #0
 80040ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040ec:	4b65      	ldr	r3, [pc, #404]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 80040ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f0:	4a64      	ldr	r2, [pc, #400]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 80040f2:	f043 0301 	orr.w	r3, r3, #1
 80040f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80040f8:	4b62      	ldr	r3, [pc, #392]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 80040fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040fc:	f003 0301 	and.w	r3, r3, #1
 8004100:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004104:	2320      	movs	r3, #32
 8004106:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004108:	2302      	movs	r3, #2
 800410a:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800410c:	2300      	movs	r3, #0
 800410e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004110:	2300      	movs	r3, #0
 8004112:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004114:	2301      	movs	r3, #1
 8004116:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004118:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800411c:	4619      	mov	r1, r3
 800411e:	485b      	ldr	r0, [pc, #364]	@ (800428c <HAL_TIM_Base_MspInit+0x288>)
 8004120:	f002 ff56 	bl	8006fd0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004124:	2200      	movs	r2, #0
 8004126:	2100      	movs	r1, #0
 8004128:	201c      	movs	r0, #28
 800412a:	f002 fb66 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800412e:	201c      	movs	r0, #28
 8004130:	f002 fb7f 	bl	8006832 <HAL_NVIC_EnableIRQ>
}
 8004134:	e109      	b.n	800434a <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM3)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a55      	ldr	r2, [pc, #340]	@ (8004290 <HAL_TIM_Base_MspInit+0x28c>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d134      	bne.n	80041aa <HAL_TIM_Base_MspInit+0x1a6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004140:	2300      	movs	r3, #0
 8004142:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004144:	4b4f      	ldr	r3, [pc, #316]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 8004146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004148:	4a4e      	ldr	r2, [pc, #312]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 800414a:	f043 0302 	orr.w	r3, r3, #2
 800414e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004150:	4b4c      	ldr	r3, [pc, #304]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 8004152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	62bb      	str	r3, [r7, #40]	@ 0x28
 800415a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800415c:	2300      	movs	r3, #0
 800415e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004160:	4b48      	ldr	r3, [pc, #288]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 8004162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004164:	4a47      	ldr	r2, [pc, #284]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 8004166:	f043 0302 	orr.w	r3, r3, #2
 800416a:	6313      	str	r3, [r2, #48]	@ 0x30
 800416c:	4b45      	ldr	r3, [pc, #276]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 800416e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004170:	f003 0302 	and.w	r3, r3, #2
 8004174:	627b      	str	r3, [r7, #36]	@ 0x24
 8004176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004178:	2310      	movs	r3, #16
 800417a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800417c:	2302      	movs	r3, #2
 800417e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004180:	2300      	movs	r3, #0
 8004182:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004184:	2300      	movs	r3, #0
 8004186:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004188:	2302      	movs	r3, #2
 800418a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800418c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004190:	4619      	mov	r1, r3
 8004192:	4840      	ldr	r0, [pc, #256]	@ (8004294 <HAL_TIM_Base_MspInit+0x290>)
 8004194:	f002 ff1c 	bl	8006fd0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004198:	2200      	movs	r2, #0
 800419a:	2100      	movs	r1, #0
 800419c:	201d      	movs	r0, #29
 800419e:	f002 fb2c 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80041a2:	201d      	movs	r0, #29
 80041a4:	f002 fb45 	bl	8006832 <HAL_NVIC_EnableIRQ>
}
 80041a8:	e0cf      	b.n	800434a <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM4)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a3a      	ldr	r2, [pc, #232]	@ (8004298 <HAL_TIM_Base_MspInit+0x294>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d135      	bne.n	8004220 <HAL_TIM_Base_MspInit+0x21c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80041b4:	2300      	movs	r3, #0
 80041b6:	623b      	str	r3, [r7, #32]
 80041b8:	4b32      	ldr	r3, [pc, #200]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 80041ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041bc:	4a31      	ldr	r2, [pc, #196]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 80041be:	f043 0304 	orr.w	r3, r3, #4
 80041c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80041c4:	4b2f      	ldr	r3, [pc, #188]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 80041c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c8:	f003 0304 	and.w	r3, r3, #4
 80041cc:	623b      	str	r3, [r7, #32]
 80041ce:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80041d0:	2300      	movs	r3, #0
 80041d2:	61fb      	str	r3, [r7, #28]
 80041d4:	4b2b      	ldr	r3, [pc, #172]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 80041d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041d8:	4a2a      	ldr	r2, [pc, #168]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 80041da:	f043 0308 	orr.w	r3, r3, #8
 80041de:	6313      	str	r3, [r2, #48]	@ 0x30
 80041e0:	4b28      	ldr	r3, [pc, #160]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 80041e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041e4:	f003 0308 	and.w	r3, r3, #8
 80041e8:	61fb      	str	r3, [r7, #28]
 80041ea:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80041ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80041f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041f2:	2302      	movs	r3, #2
 80041f4:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041f6:	2300      	movs	r3, #0
 80041f8:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041fa:	2300      	movs	r3, #0
 80041fc:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80041fe:	2302      	movs	r3, #2
 8004200:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004202:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004206:	4619      	mov	r1, r3
 8004208:	4824      	ldr	r0, [pc, #144]	@ (800429c <HAL_TIM_Base_MspInit+0x298>)
 800420a:	f002 fee1 	bl	8006fd0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800420e:	2200      	movs	r2, #0
 8004210:	2100      	movs	r1, #0
 8004212:	201e      	movs	r0, #30
 8004214:	f002 faf1 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004218:	201e      	movs	r0, #30
 800421a:	f002 fb0a 	bl	8006832 <HAL_NVIC_EnableIRQ>
}
 800421e:	e094      	b.n	800434a <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM6)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a1e      	ldr	r2, [pc, #120]	@ (80042a0 <HAL_TIM_Base_MspInit+0x29c>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d10e      	bne.n	8004248 <HAL_TIM_Base_MspInit+0x244>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800422a:	2300      	movs	r3, #0
 800422c:	61bb      	str	r3, [r7, #24]
 800422e:	4b15      	ldr	r3, [pc, #84]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 8004230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004232:	4a14      	ldr	r2, [pc, #80]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 8004234:	f043 0310 	orr.w	r3, r3, #16
 8004238:	6413      	str	r3, [r2, #64]	@ 0x40
 800423a:	4b12      	ldr	r3, [pc, #72]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 800423c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423e:	f003 0310 	and.w	r3, r3, #16
 8004242:	61bb      	str	r3, [r7, #24]
 8004244:	69bb      	ldr	r3, [r7, #24]
}
 8004246:	e080      	b.n	800434a <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM7)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a15      	ldr	r2, [pc, #84]	@ (80042a4 <HAL_TIM_Base_MspInit+0x2a0>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d12a      	bne.n	80042a8 <HAL_TIM_Base_MspInit+0x2a4>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004252:	2300      	movs	r3, #0
 8004254:	617b      	str	r3, [r7, #20]
 8004256:	4b0b      	ldr	r3, [pc, #44]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 8004258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425a:	4a0a      	ldr	r2, [pc, #40]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 800425c:	f043 0320 	orr.w	r3, r3, #32
 8004260:	6413      	str	r3, [r2, #64]	@ 0x40
 8004262:	4b08      	ldr	r3, [pc, #32]	@ (8004284 <HAL_TIM_Base_MspInit+0x280>)
 8004264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004266:	f003 0320 	and.w	r3, r3, #32
 800426a:	617b      	str	r3, [r7, #20]
 800426c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800426e:	2200      	movs	r2, #0
 8004270:	2100      	movs	r1, #0
 8004272:	2037      	movs	r0, #55	@ 0x37
 8004274:	f002 fac1 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004278:	2037      	movs	r0, #55	@ 0x37
 800427a:	f002 fada 	bl	8006832 <HAL_NVIC_EnableIRQ>
}
 800427e:	e064      	b.n	800434a <HAL_TIM_Base_MspInit+0x346>
 8004280:	40010000 	.word	0x40010000
 8004284:	40023800 	.word	0x40023800
 8004288:	40021000 	.word	0x40021000
 800428c:	40020000 	.word	0x40020000
 8004290:	40000400 	.word	0x40000400
 8004294:	40020400 	.word	0x40020400
 8004298:	40000800 	.word	0x40000800
 800429c:	40020c00 	.word	0x40020c00
 80042a0:	40001000 	.word	0x40001000
 80042a4:	40001400 	.word	0x40001400
  else if(htim_base->Instance==TIM8)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a29      	ldr	r2, [pc, #164]	@ (8004354 <HAL_TIM_Base_MspInit+0x350>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d14b      	bne.n	800434a <HAL_TIM_Base_MspInit+0x346>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80042b2:	2300      	movs	r3, #0
 80042b4:	613b      	str	r3, [r7, #16]
 80042b6:	4b28      	ldr	r3, [pc, #160]	@ (8004358 <HAL_TIM_Base_MspInit+0x354>)
 80042b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ba:	4a27      	ldr	r2, [pc, #156]	@ (8004358 <HAL_TIM_Base_MspInit+0x354>)
 80042bc:	f043 0302 	orr.w	r3, r3, #2
 80042c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80042c2:	4b25      	ldr	r3, [pc, #148]	@ (8004358 <HAL_TIM_Base_MspInit+0x354>)
 80042c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	613b      	str	r3, [r7, #16]
 80042cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042ce:	2300      	movs	r3, #0
 80042d0:	60fb      	str	r3, [r7, #12]
 80042d2:	4b21      	ldr	r3, [pc, #132]	@ (8004358 <HAL_TIM_Base_MspInit+0x354>)
 80042d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d6:	4a20      	ldr	r2, [pc, #128]	@ (8004358 <HAL_TIM_Base_MspInit+0x354>)
 80042d8:	f043 0304 	orr.w	r3, r3, #4
 80042dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80042de:	4b1e      	ldr	r3, [pc, #120]	@ (8004358 <HAL_TIM_Base_MspInit+0x354>)
 80042e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042e2:	f003 0304 	and.w	r3, r3, #4
 80042e6:	60fb      	str	r3, [r7, #12]
 80042e8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80042ea:	2340      	movs	r3, #64	@ 0x40
 80042ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042ee:	2302      	movs	r3, #2
 80042f0:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042f2:	2300      	movs	r3, #0
 80042f4:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042f6:	2300      	movs	r3, #0
 80042f8:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80042fa:	2303      	movs	r3, #3
 80042fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042fe:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004302:	4619      	mov	r1, r3
 8004304:	4815      	ldr	r0, [pc, #84]	@ (800435c <HAL_TIM_Base_MspInit+0x358>)
 8004306:	f002 fe63 	bl	8006fd0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 800430a:	2200      	movs	r2, #0
 800430c:	2100      	movs	r1, #0
 800430e:	202b      	movs	r0, #43	@ 0x2b
 8004310:	f002 fa73 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8004314:	202b      	movs	r0, #43	@ 0x2b
 8004316:	f002 fa8c 	bl	8006832 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800431a:	2200      	movs	r2, #0
 800431c:	2100      	movs	r1, #0
 800431e:	202c      	movs	r0, #44	@ 0x2c
 8004320:	f002 fa6b 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8004324:	202c      	movs	r0, #44	@ 0x2c
 8004326:	f002 fa84 	bl	8006832 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800432a:	2200      	movs	r2, #0
 800432c:	2100      	movs	r1, #0
 800432e:	202d      	movs	r0, #45	@ 0x2d
 8004330:	f002 fa63 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8004334:	202d      	movs	r0, #45	@ 0x2d
 8004336:	f002 fa7c 	bl	8006832 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 800433a:	2200      	movs	r2, #0
 800433c:	2100      	movs	r1, #0
 800433e:	202e      	movs	r0, #46	@ 0x2e
 8004340:	f002 fa5b 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8004344:	202e      	movs	r0, #46	@ 0x2e
 8004346:	f002 fa74 	bl	8006832 <HAL_NVIC_EnableIRQ>
}
 800434a:	bf00      	nop
 800434c:	3750      	adds	r7, #80	@ 0x50
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}
 8004352:	bf00      	nop
 8004354:	40010400 	.word	0x40010400
 8004358:	40023800 	.word	0x40023800
 800435c:	40020800 	.word	0x40020800

08004360 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b088      	sub	sp, #32
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004368:	f107 030c 	add.w	r3, r7, #12
 800436c:	2200      	movs	r2, #0
 800436e:	601a      	str	r2, [r3, #0]
 8004370:	605a      	str	r2, [r3, #4]
 8004372:	609a      	str	r2, [r3, #8]
 8004374:	60da      	str	r2, [r3, #12]
 8004376:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a12      	ldr	r2, [pc, #72]	@ (80043c8 <HAL_TIM_MspPostInit+0x68>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d11e      	bne.n	80043c0 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004382:	2300      	movs	r3, #0
 8004384:	60bb      	str	r3, [r7, #8]
 8004386:	4b11      	ldr	r3, [pc, #68]	@ (80043cc <HAL_TIM_MspPostInit+0x6c>)
 8004388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800438a:	4a10      	ldr	r2, [pc, #64]	@ (80043cc <HAL_TIM_MspPostInit+0x6c>)
 800438c:	f043 0310 	orr.w	r3, r3, #16
 8004390:	6313      	str	r3, [r2, #48]	@ 0x30
 8004392:	4b0e      	ldr	r3, [pc, #56]	@ (80043cc <HAL_TIM_MspPostInit+0x6c>)
 8004394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004396:	f003 0310 	and.w	r3, r3, #16
 800439a:	60bb      	str	r3, [r7, #8]
 800439c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800439e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80043a2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043a4:	2302      	movs	r3, #2
 80043a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a8:	2300      	movs	r3, #0
 80043aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043ac:	2300      	movs	r3, #0
 80043ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80043b0:	2301      	movs	r3, #1
 80043b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80043b4:	f107 030c 	add.w	r3, r7, #12
 80043b8:	4619      	mov	r1, r3
 80043ba:	4805      	ldr	r0, [pc, #20]	@ (80043d0 <HAL_TIM_MspPostInit+0x70>)
 80043bc:	f002 fe08 	bl	8006fd0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80043c0:	bf00      	nop
 80043c2:	3720      	adds	r7, #32
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	40010000 	.word	0x40010000
 80043cc:	40023800 	.word	0x40023800
 80043d0:	40021000 	.word	0x40021000

080043d4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b08a      	sub	sp, #40	@ 0x28
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043dc:	f107 0314 	add.w	r3, r7, #20
 80043e0:	2200      	movs	r2, #0
 80043e2:	601a      	str	r2, [r3, #0]
 80043e4:	605a      	str	r2, [r3, #4]
 80043e6:	609a      	str	r2, [r3, #8]
 80043e8:	60da      	str	r2, [r3, #12]
 80043ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a1d      	ldr	r2, [pc, #116]	@ (8004468 <HAL_UART_MspInit+0x94>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d134      	bne.n	8004460 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80043f6:	2300      	movs	r3, #0
 80043f8:	613b      	str	r3, [r7, #16]
 80043fa:	4b1c      	ldr	r3, [pc, #112]	@ (800446c <HAL_UART_MspInit+0x98>)
 80043fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043fe:	4a1b      	ldr	r2, [pc, #108]	@ (800446c <HAL_UART_MspInit+0x98>)
 8004400:	f043 0310 	orr.w	r3, r3, #16
 8004404:	6453      	str	r3, [r2, #68]	@ 0x44
 8004406:	4b19      	ldr	r3, [pc, #100]	@ (800446c <HAL_UART_MspInit+0x98>)
 8004408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800440a:	f003 0310 	and.w	r3, r3, #16
 800440e:	613b      	str	r3, [r7, #16]
 8004410:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004412:	2300      	movs	r3, #0
 8004414:	60fb      	str	r3, [r7, #12]
 8004416:	4b15      	ldr	r3, [pc, #84]	@ (800446c <HAL_UART_MspInit+0x98>)
 8004418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800441a:	4a14      	ldr	r2, [pc, #80]	@ (800446c <HAL_UART_MspInit+0x98>)
 800441c:	f043 0301 	orr.w	r3, r3, #1
 8004420:	6313      	str	r3, [r2, #48]	@ 0x30
 8004422:	4b12      	ldr	r3, [pc, #72]	@ (800446c <HAL_UART_MspInit+0x98>)
 8004424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004426:	f003 0301 	and.w	r3, r3, #1
 800442a:	60fb      	str	r3, [r7, #12]
 800442c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800442e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004432:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004434:	2302      	movs	r3, #2
 8004436:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004438:	2300      	movs	r3, #0
 800443a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800443c:	2303      	movs	r3, #3
 800443e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004440:	2307      	movs	r3, #7
 8004442:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004444:	f107 0314 	add.w	r3, r7, #20
 8004448:	4619      	mov	r1, r3
 800444a:	4809      	ldr	r0, [pc, #36]	@ (8004470 <HAL_UART_MspInit+0x9c>)
 800444c:	f002 fdc0 	bl	8006fd0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004450:	2200      	movs	r2, #0
 8004452:	2100      	movs	r1, #0
 8004454:	2025      	movs	r0, #37	@ 0x25
 8004456:	f002 f9d0 	bl	80067fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800445a:	2025      	movs	r0, #37	@ 0x25
 800445c:	f002 f9e9 	bl	8006832 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004460:	bf00      	nop
 8004462:	3728      	adds	r7, #40	@ 0x28
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}
 8004468:	40011000 	.word	0x40011000
 800446c:	40023800 	.word	0x40023800
 8004470:	40020000 	.word	0x40020000

08004474 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004474:	b480      	push	{r7}
 8004476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004478:	bf00      	nop
 800447a:	e7fd      	b.n	8004478 <NMI_Handler+0x4>

0800447c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800447c:	b480      	push	{r7}
 800447e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004480:	bf00      	nop
 8004482:	e7fd      	b.n	8004480 <HardFault_Handler+0x4>

08004484 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004484:	b480      	push	{r7}
 8004486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004488:	bf00      	nop
 800448a:	e7fd      	b.n	8004488 <MemManage_Handler+0x4>

0800448c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800448c:	b480      	push	{r7}
 800448e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004490:	bf00      	nop
 8004492:	e7fd      	b.n	8004490 <BusFault_Handler+0x4>

08004494 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004494:	b480      	push	{r7}
 8004496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004498:	bf00      	nop
 800449a:	e7fd      	b.n	8004498 <UsageFault_Handler+0x4>

0800449c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800449c:	b480      	push	{r7}
 800449e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80044a0:	bf00      	nop
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr

080044aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80044aa:	b480      	push	{r7}
 80044ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80044ae:	bf00      	nop
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80044b8:	b480      	push	{r7}
 80044ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80044bc:	bf00      	nop
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr

080044c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80044c6:	b580      	push	{r7, lr}
 80044c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80044ca:	f000 fd0d 	bl	8004ee8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80044ce:	bf00      	nop
 80044d0:	bd80      	pop	{r7, pc}

080044d2 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80044d2:	b480      	push	{r7}
 80044d4:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80044d6:	bf00      	nop
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80044e4:	4802      	ldr	r0, [pc, #8]	@ (80044f0 <ADC_IRQHandler+0x10>)
 80044e6:	f000 fea2 	bl	800522e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80044ea:	bf00      	nop
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	2000032c 	.word	0x2000032c

080044f4 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80044f8:	4802      	ldr	r0, [pc, #8]	@ (8004504 <CAN1_TX_IRQHandler+0x10>)
 80044fa:	f001 fe4f 	bl	800619c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80044fe:	bf00      	nop
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	200003d4 	.word	0x200003d4

08004508 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800450c:	4802      	ldr	r0, [pc, #8]	@ (8004518 <CAN1_RX0_IRQHandler+0x10>)
 800450e:	f001 fe45 	bl	800619c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004512:	bf00      	nop
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop
 8004518:	200003d4 	.word	0x200003d4

0800451c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004520:	4802      	ldr	r0, [pc, #8]	@ (800452c <CAN1_RX1_IRQHandler+0x10>)
 8004522:	f001 fe3b 	bl	800619c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8004526:	bf00      	nop
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	200003d4 	.word	0x200003d4

08004530 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004534:	4802      	ldr	r0, [pc, #8]	@ (8004540 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8004536:	f006 fe9d 	bl	800b274 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800453a:	bf00      	nop
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	200004d8 	.word	0x200004d8

08004544 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004548:	4802      	ldr	r0, [pc, #8]	@ (8004554 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800454a:	f006 fe93 	bl	800b274 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800454e:	bf00      	nop
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	200004d8 	.word	0x200004d8

08004558 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800455c:	4802      	ldr	r0, [pc, #8]	@ (8004568 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800455e:	f006 fe89 	bl	800b274 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004562:	bf00      	nop
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	200004d8 	.word	0x200004d8

0800456c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004570:	4802      	ldr	r0, [pc, #8]	@ (800457c <TIM1_CC_IRQHandler+0x10>)
 8004572:	f006 fe7f 	bl	800b274 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8004576:	bf00      	nop
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	200004d8 	.word	0x200004d8

08004580 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004584:	4802      	ldr	r0, [pc, #8]	@ (8004590 <TIM2_IRQHandler+0x10>)
 8004586:	f006 fe75 	bl	800b274 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800458a:	bf00      	nop
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	20000520 	.word	0x20000520

08004594 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004598:	4802      	ldr	r0, [pc, #8]	@ (80045a4 <TIM3_IRQHandler+0x10>)
 800459a:	f006 fe6b 	bl	800b274 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800459e:	bf00      	nop
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	20000568 	.word	0x20000568

080045a8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80045ac:	4802      	ldr	r0, [pc, #8]	@ (80045b8 <TIM4_IRQHandler+0x10>)
 80045ae:	f006 fe61 	bl	800b274 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80045b2:	bf00      	nop
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	200005b0 	.word	0x200005b0

080045bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80045c0:	4802      	ldr	r0, [pc, #8]	@ (80045cc <USART1_IRQHandler+0x10>)
 80045c2:	f007 ffcd 	bl	800c560 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80045c6:	bf00      	nop
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	200006d0 	.word	0x200006d0

080045d0 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80045d4:	4802      	ldr	r0, [pc, #8]	@ (80045e0 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 80045d6:	f006 fe4d 	bl	800b274 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80045da:	bf00      	nop
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	20000688 	.word	0x20000688

080045e4 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80045e8:	4802      	ldr	r0, [pc, #8]	@ (80045f4 <TIM8_UP_TIM13_IRQHandler+0x10>)
 80045ea:	f006 fe43 	bl	800b274 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80045ee:	bf00      	nop
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	20000688 	.word	0x20000688

080045f8 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80045fc:	4802      	ldr	r0, [pc, #8]	@ (8004608 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80045fe:	f006 fe39 	bl	800b274 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8004602:	bf00      	nop
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	20000688 	.word	0x20000688

0800460c <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004610:	4802      	ldr	r0, [pc, #8]	@ (800461c <TIM8_CC_IRQHandler+0x10>)
 8004612:	f006 fe2f 	bl	800b274 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8004616:	bf00      	nop
 8004618:	bd80      	pop	{r7, pc}
 800461a:	bf00      	nop
 800461c:	20000688 	.word	0x20000688

08004620 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004624:	4802      	ldr	r0, [pc, #8]	@ (8004630 <TIM7_IRQHandler+0x10>)
 8004626:	f006 fe25 	bl	800b274 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800462a:	bf00      	nop
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	20000640 	.word	0x20000640

08004634 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004638:	4802      	ldr	r0, [pc, #8]	@ (8004644 <DMA2_Stream0_IRQHandler+0x10>)
 800463a:	f002 fa7f 	bl	8006b3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800463e:	bf00      	nop
 8004640:	bd80      	pop	{r7, pc}
 8004642:	bf00      	nop
 8004644:	20000374 	.word	0x20000374

08004648 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 800464c:	4802      	ldr	r0, [pc, #8]	@ (8004658 <I2C3_EV_IRQHandler+0x10>)
 800464e:	f003 fb5f 	bl	8007d10 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8004652:	bf00      	nop
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	2000042c 	.word	0x2000042c

0800465c <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8004660:	4802      	ldr	r0, [pc, #8]	@ (800466c <I2C3_ER_IRQHandler+0x10>)
 8004662:	f003 fcc6 	bl	8007ff2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8004666:	bf00      	nop
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	2000042c 	.word	0x2000042c

08004670 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004670:	b480      	push	{r7}
 8004672:	af00      	add	r7, sp, #0
  return 1;
 8004674:	2301      	movs	r3, #1
}
 8004676:	4618      	mov	r0, r3
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <_kill>:

int _kill(int pid, int sig)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800468a:	f009 fdbf 	bl	800e20c <__errno>
 800468e:	4603      	mov	r3, r0
 8004690:	2216      	movs	r2, #22
 8004692:	601a      	str	r2, [r3, #0]
  return -1;
 8004694:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004698:	4618      	mov	r0, r3
 800469a:	3708      	adds	r7, #8
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <_exit>:

void _exit (int status)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80046a8:	f04f 31ff 	mov.w	r1, #4294967295
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f7ff ffe7 	bl	8004680 <_kill>
  while (1) {}    /* Make sure we hang here */
 80046b2:	bf00      	nop
 80046b4:	e7fd      	b.n	80046b2 <_exit+0x12>

080046b6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80046b6:	b580      	push	{r7, lr}
 80046b8:	b086      	sub	sp, #24
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	60f8      	str	r0, [r7, #12]
 80046be:	60b9      	str	r1, [r7, #8]
 80046c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046c2:	2300      	movs	r3, #0
 80046c4:	617b      	str	r3, [r7, #20]
 80046c6:	e00a      	b.n	80046de <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80046c8:	f3af 8000 	nop.w
 80046cc:	4601      	mov	r1, r0
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	1c5a      	adds	r2, r3, #1
 80046d2:	60ba      	str	r2, [r7, #8]
 80046d4:	b2ca      	uxtb	r2, r1
 80046d6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	3301      	adds	r3, #1
 80046dc:	617b      	str	r3, [r7, #20]
 80046de:	697a      	ldr	r2, [r7, #20]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	dbf0      	blt.n	80046c8 <_read+0x12>
  }

  return len;
 80046e6:	687b      	ldr	r3, [r7, #4]
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3718      	adds	r7, #24
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046fc:	2300      	movs	r3, #0
 80046fe:	617b      	str	r3, [r7, #20]
 8004700:	e009      	b.n	8004716 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	1c5a      	adds	r2, r3, #1
 8004706:	60ba      	str	r2, [r7, #8]
 8004708:	781b      	ldrb	r3, [r3, #0]
 800470a:	4618      	mov	r0, r3
 800470c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	3301      	adds	r3, #1
 8004714:	617b      	str	r3, [r7, #20]
 8004716:	697a      	ldr	r2, [r7, #20]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	429a      	cmp	r2, r3
 800471c:	dbf1      	blt.n	8004702 <_write+0x12>
  }
  return len;
 800471e:	687b      	ldr	r3, [r7, #4]
}
 8004720:	4618      	mov	r0, r3
 8004722:	3718      	adds	r7, #24
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <_close>:

int _close(int file)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004730:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004734:	4618      	mov	r0, r3
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr

08004740 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004750:	605a      	str	r2, [r3, #4]
  return 0;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <_isatty>:

int _isatty(int file)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004768:	2301      	movs	r3, #1
}
 800476a:	4618      	mov	r0, r3
 800476c:	370c      	adds	r7, #12
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr

08004776 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004776:	b480      	push	{r7}
 8004778:	b085      	sub	sp, #20
 800477a:	af00      	add	r7, sp, #0
 800477c:	60f8      	str	r0, [r7, #12]
 800477e:	60b9      	str	r1, [r7, #8]
 8004780:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004782:	2300      	movs	r3, #0
}
 8004784:	4618      	mov	r0, r3
 8004786:	3714      	adds	r7, #20
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr

08004790 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b086      	sub	sp, #24
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004798:	4a14      	ldr	r2, [pc, #80]	@ (80047ec <_sbrk+0x5c>)
 800479a:	4b15      	ldr	r3, [pc, #84]	@ (80047f0 <_sbrk+0x60>)
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80047a4:	4b13      	ldr	r3, [pc, #76]	@ (80047f4 <_sbrk+0x64>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d102      	bne.n	80047b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80047ac:	4b11      	ldr	r3, [pc, #68]	@ (80047f4 <_sbrk+0x64>)
 80047ae:	4a12      	ldr	r2, [pc, #72]	@ (80047f8 <_sbrk+0x68>)
 80047b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80047b2:	4b10      	ldr	r3, [pc, #64]	@ (80047f4 <_sbrk+0x64>)
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	4413      	add	r3, r2
 80047ba:	693a      	ldr	r2, [r7, #16]
 80047bc:	429a      	cmp	r2, r3
 80047be:	d207      	bcs.n	80047d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80047c0:	f009 fd24 	bl	800e20c <__errno>
 80047c4:	4603      	mov	r3, r0
 80047c6:	220c      	movs	r2, #12
 80047c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80047ca:	f04f 33ff 	mov.w	r3, #4294967295
 80047ce:	e009      	b.n	80047e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80047d0:	4b08      	ldr	r3, [pc, #32]	@ (80047f4 <_sbrk+0x64>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80047d6:	4b07      	ldr	r3, [pc, #28]	@ (80047f4 <_sbrk+0x64>)
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4413      	add	r3, r2
 80047de:	4a05      	ldr	r2, [pc, #20]	@ (80047f4 <_sbrk+0x64>)
 80047e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80047e2:	68fb      	ldr	r3, [r7, #12]
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3718      	adds	r7, #24
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	20020000 	.word	0x20020000
 80047f0:	00000400 	.word	0x00000400
 80047f4:	20001790 	.word	0x20001790
 80047f8:	20001928 	.word	0x20001928

080047fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80047fc:	b480      	push	{r7}
 80047fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004800:	4b06      	ldr	r3, [pc, #24]	@ (800481c <SystemInit+0x20>)
 8004802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004806:	4a05      	ldr	r2, [pc, #20]	@ (800481c <SystemInit+0x20>)
 8004808:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800480c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004810:	bf00      	nop
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	e000ed00 	.word	0xe000ed00

08004820 <delay_us>:

    return temp[FILTER_WINDOW_SIZE / 2];
}

// ==== DELAY MICRO GIY ====
void delay_us(uint16_t us) {
 8004820:	b580      	push	{r7, lr}
 8004822:	b082      	sub	sp, #8
 8004824:	af00      	add	r7, sp, #0
 8004826:	4603      	mov	r3, r0
 8004828:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim6, 0);
 800482a:	4b0a      	ldr	r3, [pc, #40]	@ (8004854 <delay_us+0x34>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	2200      	movs	r2, #0
 8004830:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(&htim6);
 8004832:	4808      	ldr	r0, [pc, #32]	@ (8004854 <delay_us+0x34>)
 8004834:	f006 f996 	bl	800ab64 <HAL_TIM_Base_Start>
    while(__HAL_TIM_GET_COUNTER(&htim6) < us);
 8004838:	bf00      	nop
 800483a:	4b06      	ldr	r3, [pc, #24]	@ (8004854 <delay_us+0x34>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004840:	88fb      	ldrh	r3, [r7, #6]
 8004842:	429a      	cmp	r2, r3
 8004844:	d3f9      	bcc.n	800483a <delay_us+0x1a>
    HAL_TIM_Base_Stop(&htim6);
 8004846:	4803      	ldr	r0, [pc, #12]	@ (8004854 <delay_us+0x34>)
 8004848:	f006 f9f4 	bl	800ac34 <HAL_TIM_Base_Stop>
}
 800484c:	bf00      	nop
 800484e:	3708      	adds	r7, #8
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}
 8004854:	200005f8 	.word	0x200005f8

08004858 <US01_TriggerOne>:

// ==== TRIGGER MT CM BIN ====
void US01_TriggerOne(uint8_t id) {
 8004858:	b580      	push	{r7, lr}
 800485a:	b092      	sub	sp, #72	@ 0x48
 800485c:	af00      	add	r7, sp, #0
 800485e:	4603      	mov	r3, r0
 8004860:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(TRIG_PORT[id], TRIG_PIN[id], GPIO_PIN_SET);
 8004862:	79fb      	ldrb	r3, [r7, #7]
 8004864:	4a29      	ldr	r2, [pc, #164]	@ (800490c <US01_TriggerOne+0xb4>)
 8004866:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800486a:	79fb      	ldrb	r3, [r7, #7]
 800486c:	4a28      	ldr	r2, [pc, #160]	@ (8004910 <US01_TriggerOne+0xb8>)
 800486e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004872:	2201      	movs	r2, #1
 8004874:	4619      	mov	r1, r3
 8004876:	f002 fe43 	bl	8007500 <HAL_GPIO_WritePin>
    delay_us(10);
 800487a:	200a      	movs	r0, #10
 800487c:	f7ff ffd0 	bl	8004820 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT[id], TRIG_PIN[id], GPIO_PIN_RESET);
 8004880:	79fb      	ldrb	r3, [r7, #7]
 8004882:	4a22      	ldr	r2, [pc, #136]	@ (800490c <US01_TriggerOne+0xb4>)
 8004884:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004888:	79fb      	ldrb	r3, [r7, #7]
 800488a:	4a21      	ldr	r2, [pc, #132]	@ (8004910 <US01_TriggerOne+0xb8>)
 800488c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004890:	2200      	movs	r2, #0
 8004892:	4619      	mov	r1, r3
 8004894:	f002 fe34 	bl	8007500 <HAL_GPIO_WritePin>

    Is_First_Captured[id] = 0;
 8004898:	79fb      	ldrb	r3, [r7, #7]
 800489a:	4a1e      	ldr	r2, [pc, #120]	@ (8004914 <US01_TriggerOne+0xbc>)
 800489c:	2100      	movs	r1, #0
 800489e:	54d1      	strb	r1, [r2, r3]
    HAL_TIM_IC_Start_IT(htim[id], TIM_CHANNEL[id]);
 80048a0:	79fb      	ldrb	r3, [r7, #7]
 80048a2:	4a1d      	ldr	r2, [pc, #116]	@ (8004918 <US01_TriggerOne+0xc0>)
 80048a4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80048a8:	79fb      	ldrb	r3, [r7, #7]
 80048aa:	491c      	ldr	r1, [pc, #112]	@ (800491c <US01_TriggerOne+0xc4>)
 80048ac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80048b0:	4619      	mov	r1, r3
 80048b2:	4610      	mov	r0, r2
 80048b4:	f006 fb08 	bl	800aec8 <HAL_TIM_IC_Start_IT>
    __HAL_TIM_ENABLE_IT(htim[id], TIM_IT_CC[id]);
 80048b8:	79fb      	ldrb	r3, [r7, #7]
 80048ba:	4a17      	ldr	r2, [pc, #92]	@ (8004918 <US01_TriggerOne+0xc0>)
 80048bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68d9      	ldr	r1, [r3, #12]
 80048c4:	79fb      	ldrb	r3, [r7, #7]
 80048c6:	4a16      	ldr	r2, [pc, #88]	@ (8004920 <US01_TriggerOne+0xc8>)
 80048c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80048cc:	79fb      	ldrb	r3, [r7, #7]
 80048ce:	4812      	ldr	r0, [pc, #72]	@ (8004918 <US01_TriggerOne+0xc0>)
 80048d0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	430a      	orrs	r2, r1
 80048d8:	60da      	str	r2, [r3, #12]

    char msg[64];
    snprintf(msg, sizeof(msg), "TRIG sensor %d\r\n", id);
 80048da:	79fb      	ldrb	r3, [r7, #7]
 80048dc:	f107 0008 	add.w	r0, r7, #8
 80048e0:	4a10      	ldr	r2, [pc, #64]	@ (8004924 <US01_TriggerOne+0xcc>)
 80048e2:	2140      	movs	r1, #64	@ 0x40
 80048e4:	f009 fb00 	bl	800dee8 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80048e8:	f107 0308 	add.w	r3, r7, #8
 80048ec:	4618      	mov	r0, r3
 80048ee:	f7fb fcbf 	bl	8000270 <strlen>
 80048f2:	4603      	mov	r3, r0
 80048f4:	b29a      	uxth	r2, r3
 80048f6:	f107 0108 	add.w	r1, r7, #8
 80048fa:	f04f 33ff 	mov.w	r3, #4294967295
 80048fe:	480a      	ldr	r0, [pc, #40]	@ (8004928 <US01_TriggerOne+0xd0>)
 8004900:	f007 fda2 	bl	800c448 <HAL_UART_Transmit>
}
 8004904:	bf00      	nop
 8004906:	3748      	adds	r7, #72	@ 0x48
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}
 800490c:	200000f4 	.word	0x200000f4
 8004910:	20000104 	.word	0x20000104
 8004914:	200017c4 	.word	0x200017c4
 8004918:	2000010c 	.word	0x2000010c
 800491c:	20001794 	.word	0x20001794
 8004920:	2000011c 	.word	0x2000011c
 8004924:	080111e8 	.word	0x080111e8
 8004928:	200006d0 	.word	0x200006d0

0800492c <HAL_TIM_IC_CaptureCallback>:

// ==== NGT INPUT CAPTURE ====
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htimx) {
 800492c:	b580      	push	{r7, lr}
 800492e:	b0a8      	sub	sp, #160	@ 0xa0
 8004930:	af02      	add	r7, sp, #8
 8004932:	6078      	str	r0, [r7, #4]
    check_it(htimx);
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f7fd fd4f 	bl	80023d8 <check_it>
    for (int i = 0; i < NUM_SENSORS; i++) {
 800493a:	2300      	movs	r3, #0
 800493c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004940:	e1a9      	b.n	8004c96 <HAL_TIM_IC_CaptureCallback+0x36a>
        if (htimx->Instance == htim[i]->Instance) {
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	49ac      	ldr	r1, [pc, #688]	@ (8004bf8 <HAL_TIM_IC_CaptureCallback+0x2cc>)
 8004948:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800494c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	429a      	cmp	r2, r3
 8004954:	f040 819a 	bne.w	8004c8c <HAL_TIM_IC_CaptureCallback+0x360>
            if (Is_First_Captured[i] == 0) {
 8004958:	4aa8      	ldr	r2, [pc, #672]	@ (8004bfc <HAL_TIM_IC_CaptureCallback+0x2d0>)
 800495a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800495e:	4413      	add	r3, r2
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b00      	cmp	r3, #0
 8004966:	f040 8086 	bne.w	8004a76 <HAL_TIM_IC_CaptureCallback+0x14a>
                IC_Val1[i] = HAL_TIM_ReadCapturedValue(htimx, TIM_CHANNEL[i]);
 800496a:	4aa5      	ldr	r2, [pc, #660]	@ (8004c00 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 800496c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004970:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004974:	4619      	mov	r1, r3
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f006 ff92 	bl	800b8a0 <HAL_TIM_ReadCapturedValue>
 800497c:	4602      	mov	r2, r0
 800497e:	49a1      	ldr	r1, [pc, #644]	@ (8004c04 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8004980:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004984:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                Is_First_Captured[i] = 1;
 8004988:	4a9c      	ldr	r2, [pc, #624]	@ (8004bfc <HAL_TIM_IC_CaptureCallback+0x2d0>)
 800498a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800498e:	4413      	add	r3, r2
 8004990:	2201      	movs	r2, #1
 8004992:	701a      	strb	r2, [r3, #0]
                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_FALLING);
 8004994:	4a9a      	ldr	r2, [pc, #616]	@ (8004c00 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004996:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800499a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d108      	bne.n	80049b4 <HAL_TIM_IC_CaptureCallback+0x88>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	6a1a      	ldr	r2, [r3, #32]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 020a 	bic.w	r2, r2, #10
 80049b0:	621a      	str	r2, [r3, #32]
 80049b2:	e027      	b.n	8004a04 <HAL_TIM_IC_CaptureCallback+0xd8>
 80049b4:	4a92      	ldr	r2, [pc, #584]	@ (8004c00 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 80049b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80049ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049be:	2b04      	cmp	r3, #4
 80049c0:	d108      	bne.n	80049d4 <HAL_TIM_IC_CaptureCallback+0xa8>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	6a1b      	ldr	r3, [r3, #32]
 80049c8:	687a      	ldr	r2, [r7, #4]
 80049ca:	6812      	ldr	r2, [r2, #0]
 80049cc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80049d0:	6213      	str	r3, [r2, #32]
 80049d2:	e017      	b.n	8004a04 <HAL_TIM_IC_CaptureCallback+0xd8>
 80049d4:	4a8a      	ldr	r2, [pc, #552]	@ (8004c00 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 80049d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80049da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049de:	2b08      	cmp	r3, #8
 80049e0:	d108      	bne.n	80049f4 <HAL_TIM_IC_CaptureCallback+0xc8>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	6a1b      	ldr	r3, [r3, #32]
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	6812      	ldr	r2, [r2, #0]
 80049ec:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80049f0:	6213      	str	r3, [r2, #32]
 80049f2:	e007      	b.n	8004a04 <HAL_TIM_IC_CaptureCallback+0xd8>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	6812      	ldr	r2, [r2, #0]
 80049fe:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004a02:	6213      	str	r3, [r2, #32]
 8004a04:	4a7e      	ldr	r2, [pc, #504]	@ (8004c00 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004a06:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004a0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d108      	bne.n	8004a24 <HAL_TIM_IC_CaptureCallback+0xf8>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	6a1a      	ldr	r2, [r3, #32]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f042 0202 	orr.w	r2, r2, #2
 8004a20:	621a      	str	r2, [r3, #32]

                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_RISING);
                __HAL_TIM_DISABLE_IT(htimx, TIM_IT_CC[i]);
                HAL_TIM_IC_Stop_IT(htimx, TIM_CHANNEL[i]);
            }
            break;
 8004a22:	e13e      	b.n	8004ca2 <HAL_TIM_IC_CaptureCallback+0x376>
                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_FALLING);
 8004a24:	4a76      	ldr	r2, [pc, #472]	@ (8004c00 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004a26:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004a2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a2e:	2b04      	cmp	r3, #4
 8004a30:	d108      	bne.n	8004a44 <HAL_TIM_IC_CaptureCallback+0x118>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	6a1b      	ldr	r3, [r3, #32]
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	6812      	ldr	r2, [r2, #0]
 8004a3c:	f043 0320 	orr.w	r3, r3, #32
 8004a40:	6213      	str	r3, [r2, #32]
 8004a42:	e122      	b.n	8004c8a <HAL_TIM_IC_CaptureCallback+0x35e>
 8004a44:	4a6e      	ldr	r2, [pc, #440]	@ (8004c00 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004a46:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a4e:	2b08      	cmp	r3, #8
 8004a50:	d108      	bne.n	8004a64 <HAL_TIM_IC_CaptureCallback+0x138>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	6a1b      	ldr	r3, [r3, #32]
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	6812      	ldr	r2, [r2, #0]
 8004a5c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a60:	6213      	str	r3, [r2, #32]
 8004a62:	e112      	b.n	8004c8a <HAL_TIM_IC_CaptureCallback+0x35e>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	6a1b      	ldr	r3, [r3, #32]
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	6812      	ldr	r2, [r2, #0]
 8004a6e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004a72:	6213      	str	r3, [r2, #32]
            break;
 8004a74:	e115      	b.n	8004ca2 <HAL_TIM_IC_CaptureCallback+0x376>
                IC_Val2[i] = HAL_TIM_ReadCapturedValue(htimx, TIM_CHANNEL[i]);
 8004a76:	4a62      	ldr	r2, [pc, #392]	@ (8004c00 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004a78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004a7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a80:	4619      	mov	r1, r3
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f006 ff0c 	bl	800b8a0 <HAL_TIM_ReadCapturedValue>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	495f      	ldr	r1, [pc, #380]	@ (8004c08 <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8004a8c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004a90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                __HAL_TIM_SET_COUNTER(htimx, 0);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	625a      	str	r2, [r3, #36]	@ 0x24
                uint32_t max_timer = __HAL_TIM_GET_AUTORELOAD(htim[i]);
 8004a9c:	4a56      	ldr	r2, [pc, #344]	@ (8004bf8 <HAL_TIM_IC_CaptureCallback+0x2cc>)
 8004a9e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004aa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aaa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                uint32_t diff = (IC_Val2[i] > IC_Val1[i]) ?
 8004aae:	4a56      	ldr	r2, [pc, #344]	@ (8004c08 <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8004ab0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ab4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004ab8:	4952      	ldr	r1, [pc, #328]	@ (8004c04 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8004aba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004abe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
                                (IC_Val2[i] - IC_Val1[i]) :
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d90b      	bls.n	8004ade <HAL_TIM_IC_CaptureCallback+0x1b2>
 8004ac6:	4a50      	ldr	r2, [pc, #320]	@ (8004c08 <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8004ac8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004acc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004ad0:	494c      	ldr	r1, [pc, #304]	@ (8004c04 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8004ad2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ad6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	e00d      	b.n	8004afa <HAL_TIM_IC_CaptureCallback+0x1ce>
                                ((max_timer - IC_Val1[i]) + IC_Val2[i]);
 8004ade:	4a49      	ldr	r2, [pc, #292]	@ (8004c04 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8004ae0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ae4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ae8:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8004aec:	1ad2      	subs	r2, r2, r3
 8004aee:	4946      	ldr	r1, [pc, #280]	@ (8004c08 <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8004af0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004af4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
                                (IC_Val2[i] - IC_Val1[i]) :
 8004af8:	4413      	add	r3, r2
                uint32_t diff = (IC_Val2[i] > IC_Val1[i]) ?
 8004afa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                uint32_t raw = (diff * 0.034f) / 2.0f;
 8004afe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b02:	ee07 3a90 	vmov	s15, r3
 8004b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b0a:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8004c0c <HAL_TIM_IC_CaptureCallback+0x2e0>
 8004b0e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004b12:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004b16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004b1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b1e:	ee17 3a90 	vmov	r3, s15
 8004b22:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                Distances[i]=raw;
 8004b26:	493a      	ldr	r1, [pc, #232]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 8004b28:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b2c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8004b30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                Is_First_Captured[i] = 0;
 8004b34:	4a31      	ldr	r2, [pc, #196]	@ (8004bfc <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8004b36:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b3a:	4413      	add	r3, r2
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	701a      	strb	r2, [r3, #0]
                         i, raw, Distances[i]);
 8004b40:	4a33      	ldr	r2, [pc, #204]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 8004b42:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                snprintf(msg, sizeof(msg),
 8004b4a:	f107 0008 	add.w	r0, r7, #8
 8004b4e:	9301      	str	r3, [sp, #4]
 8004b50:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b54:	9300      	str	r3, [sp, #0]
 8004b56:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b5a:	4a2e      	ldr	r2, [pc, #184]	@ (8004c14 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 8004b5c:	2180      	movs	r1, #128	@ 0x80
 8004b5e:	f009 f9c3 	bl	800dee8 <sniprintf>
                UART_SendString(msg);
 8004b62:	f107 0308 	add.w	r3, r7, #8
 8004b66:	4618      	mov	r0, r3
 8004b68:	f000 f8ba 	bl	8004ce0 <UART_SendString>
                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_RISING);
 8004b6c:	4a24      	ldr	r2, [pc, #144]	@ (8004c00 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004b6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d108      	bne.n	8004b8c <HAL_TIM_IC_CaptureCallback+0x260>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	6a1a      	ldr	r2, [r3, #32]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f022 020a 	bic.w	r2, r2, #10
 8004b88:	621a      	str	r2, [r3, #32]
 8004b8a:	e027      	b.n	8004bdc <HAL_TIM_IC_CaptureCallback+0x2b0>
 8004b8c:	4a1c      	ldr	r2, [pc, #112]	@ (8004c00 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004b8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b96:	2b04      	cmp	r3, #4
 8004b98:	d108      	bne.n	8004bac <HAL_TIM_IC_CaptureCallback+0x280>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	6a1b      	ldr	r3, [r3, #32]
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	6812      	ldr	r2, [r2, #0]
 8004ba4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ba8:	6213      	str	r3, [r2, #32]
 8004baa:	e017      	b.n	8004bdc <HAL_TIM_IC_CaptureCallback+0x2b0>
 8004bac:	4a14      	ldr	r2, [pc, #80]	@ (8004c00 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004bae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004bb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bb6:	2b08      	cmp	r3, #8
 8004bb8:	d108      	bne.n	8004bcc <HAL_TIM_IC_CaptureCallback+0x2a0>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	6a1b      	ldr	r3, [r3, #32]
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	6812      	ldr	r2, [r2, #0]
 8004bc4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004bc8:	6213      	str	r3, [r2, #32]
 8004bca:	e007      	b.n	8004bdc <HAL_TIM_IC_CaptureCallback+0x2b0>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	6a1b      	ldr	r3, [r3, #32]
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	6812      	ldr	r2, [r2, #0]
 8004bd6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004bda:	6213      	str	r3, [r2, #32]
 8004bdc:	4a08      	ldr	r2, [pc, #32]	@ (8004c00 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004bde:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004be2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d116      	bne.n	8004c18 <HAL_TIM_IC_CaptureCallback+0x2ec>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	6a12      	ldr	r2, [r2, #32]
 8004bf4:	621a      	str	r2, [r3, #32]
 8004bf6:	e031      	b.n	8004c5c <HAL_TIM_IC_CaptureCallback+0x330>
 8004bf8:	2000010c 	.word	0x2000010c
 8004bfc:	200017c4 	.word	0x200017c4
 8004c00:	20001794 	.word	0x20001794
 8004c04:	200017a4 	.word	0x200017a4
 8004c08:	200017b4 	.word	0x200017b4
 8004c0c:	3d0b4396 	.word	0x3d0b4396
 8004c10:	200017c8 	.word	0x200017c8
 8004c14:	080111fc 	.word	0x080111fc
 8004c18:	4a24      	ldr	r2, [pc, #144]	@ (8004cac <HAL_TIM_IC_CaptureCallback+0x380>)
 8004c1a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c22:	2b04      	cmp	r3, #4
 8004c24:	d106      	bne.n	8004c34 <HAL_TIM_IC_CaptureCallback+0x308>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	6812      	ldr	r2, [r2, #0]
 8004c2e:	6a1b      	ldr	r3, [r3, #32]
 8004c30:	6213      	str	r3, [r2, #32]
 8004c32:	e013      	b.n	8004c5c <HAL_TIM_IC_CaptureCallback+0x330>
 8004c34:	4a1d      	ldr	r2, [pc, #116]	@ (8004cac <HAL_TIM_IC_CaptureCallback+0x380>)
 8004c36:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c3e:	2b08      	cmp	r3, #8
 8004c40:	d106      	bne.n	8004c50 <HAL_TIM_IC_CaptureCallback+0x324>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	6812      	ldr	r2, [r2, #0]
 8004c4a:	6a1b      	ldr	r3, [r3, #32]
 8004c4c:	6213      	str	r3, [r2, #32]
 8004c4e:	e005      	b.n	8004c5c <HAL_TIM_IC_CaptureCallback+0x330>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	687a      	ldr	r2, [r7, #4]
 8004c56:	6812      	ldr	r2, [r2, #0]
 8004c58:	6a1b      	ldr	r3, [r3, #32]
 8004c5a:	6213      	str	r3, [r2, #32]
                __HAL_TIM_DISABLE_IT(htimx, TIM_IT_CC[i]);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	68d9      	ldr	r1, [r3, #12]
 8004c62:	4a13      	ldr	r2, [pc, #76]	@ (8004cb0 <HAL_TIM_IC_CaptureCallback+0x384>)
 8004c64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c6c:	43da      	mvns	r2, r3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	400a      	ands	r2, r1
 8004c74:	60da      	str	r2, [r3, #12]
                HAL_TIM_IC_Stop_IT(htimx, TIM_CHANNEL[i]);
 8004c76:	4a0d      	ldr	r2, [pc, #52]	@ (8004cac <HAL_TIM_IC_CaptureCallback+0x380>)
 8004c78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c80:	4619      	mov	r1, r3
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f006 fa48 	bl	800b118 <HAL_TIM_IC_Stop_IT>
            break;
 8004c88:	e00b      	b.n	8004ca2 <HAL_TIM_IC_CaptureCallback+0x376>
 8004c8a:	e00a      	b.n	8004ca2 <HAL_TIM_IC_CaptureCallback+0x376>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8004c8c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c90:	3301      	adds	r3, #1
 8004c92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004c96:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c9a:	2b03      	cmp	r3, #3
 8004c9c:	f77f ae51 	ble.w	8004942 <HAL_TIM_IC_CaptureCallback+0x16>
        }
    }
}
 8004ca0:	bf00      	nop
 8004ca2:	bf00      	nop
 8004ca4:	3798      	adds	r7, #152	@ 0x98
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop
 8004cac:	20001794 	.word	0x20001794
 8004cb0:	2000011c 	.word	0x2000011c

08004cb4 <US01_GetDistance>:

// ==== TRUY XUT GI TR ====
uint32_t US01_GetDistance(uint8_t id) {
 8004cb4:	b480      	push	{r7}
 8004cb6:	b083      	sub	sp, #12
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	4603      	mov	r3, r0
 8004cbc:	71fb      	strb	r3, [r7, #7]
    return (id < NUM_SENSORS) ? Distances[id] : 0;
 8004cbe:	79fb      	ldrb	r3, [r7, #7]
 8004cc0:	2b03      	cmp	r3, #3
 8004cc2:	d804      	bhi.n	8004cce <US01_GetDistance+0x1a>
 8004cc4:	79fb      	ldrb	r3, [r7, #7]
 8004cc6:	4a05      	ldr	r2, [pc, #20]	@ (8004cdc <US01_GetDistance+0x28>)
 8004cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ccc:	e000      	b.n	8004cd0 <US01_GetDistance+0x1c>
 8004cce:	2300      	movs	r3, #0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	370c      	adds	r7, #12
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr
 8004cdc:	200017c8 	.word	0x200017c8

08004ce0 <UART_SendString>:

void UART_SendString(char *str) {
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f7fb fac1 	bl	8000270 <strlen>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	b29a      	uxth	r2, r3
 8004cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8004cf6:	6879      	ldr	r1, [r7, #4]
 8004cf8:	4803      	ldr	r0, [pc, #12]	@ (8004d08 <UART_SendString+0x28>)
 8004cfa:	f007 fba5 	bl	800c448 <HAL_UART_Transmit>
}
 8004cfe:	bf00      	nop
 8004d00:	3708      	adds	r7, #8
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	200006d0 	.word	0x200006d0

08004d0c <US01_SendAllDistances_CAN>:

// ==== GI D LIU CAN ====
void US01_SendAllDistances_CAN(void) {
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
    uint8_t data[8];

    for (int i = 0; i < NUM_SENSORS; i++) {
 8004d12:	2300      	movs	r3, #0
 8004d14:	60fb      	str	r3, [r7, #12]
 8004d16:	e025      	b.n	8004d64 <US01_SendAllDistances_CAN+0x58>
        uint16_t dist = (uint16_t)US01_GetDistance(i);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f7ff ffc9 	bl	8004cb4 <US01_GetDistance>
 8004d22:	4603      	mov	r3, r0
 8004d24:	817b      	strh	r3, [r7, #10]

        if (dist > 500 || dist <= 1) {
 8004d26:	897b      	ldrh	r3, [r7, #10]
 8004d28:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004d2c:	d802      	bhi.n	8004d34 <US01_SendAllDistances_CAN+0x28>
 8004d2e:	897b      	ldrh	r3, [r7, #10]
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d801      	bhi.n	8004d38 <US01_SendAllDistances_CAN+0x2c>
            dist = 0x0033;
 8004d34:	2333      	movs	r3, #51	@ 0x33
 8004d36:	817b      	strh	r3, [r7, #10]
        }

        data[2 * i]     = (dist >> 8) & 0xFF;
 8004d38:	897b      	ldrh	r3, [r7, #10]
 8004d3a:	0a1b      	lsrs	r3, r3, #8
 8004d3c:	b29a      	uxth	r2, r3
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	005b      	lsls	r3, r3, #1
 8004d42:	b2d2      	uxtb	r2, r2
 8004d44:	3310      	adds	r3, #16
 8004d46:	443b      	add	r3, r7
 8004d48:	f803 2c10 	strb.w	r2, [r3, #-16]
        data[2 * i + 1] = dist & 0xFF;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	005b      	lsls	r3, r3, #1
 8004d50:	3301      	adds	r3, #1
 8004d52:	897a      	ldrh	r2, [r7, #10]
 8004d54:	b2d2      	uxtb	r2, r2
 8004d56:	3310      	adds	r3, #16
 8004d58:	443b      	add	r3, r7
 8004d5a:	f803 2c10 	strb.w	r2, [r3, #-16]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	3301      	adds	r3, #1
 8004d62:	60fb      	str	r3, [r7, #12]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2b03      	cmp	r3, #3
 8004d68:	ddd6      	ble.n	8004d18 <US01_SendAllDistances_CAN+0xc>
    }

    CAN_SendTopicData(TOPIC_ID_US01, data, 8);
 8004d6a:	463b      	mov	r3, r7
 8004d6c:	2208      	movs	r2, #8
 8004d6e:	4619      	mov	r1, r3
 8004d70:	2016      	movs	r0, #22
 8004d72:	f7fd faa5 	bl	80022c0 <CAN_SendTopicData>
}
 8004d76:	bf00      	nop
 8004d78:	3710      	adds	r7, #16
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}

08004d7e <US01_TriggerAll_Sequential>:

void US01_TriggerAll_Sequential(void) {
 8004d7e:	b580      	push	{r7, lr}
 8004d80:	b082      	sub	sp, #8
 8004d82:	af00      	add	r7, sp, #0
    // KHNG DNG nu bn  dng trigger tng sensor trong vng lp
    for (int i = 0; i < NUM_SENSORS; i++) {
 8004d84:	2300      	movs	r3, #0
 8004d86:	607b      	str	r3, [r7, #4]
 8004d88:	e00a      	b.n	8004da0 <US01_TriggerAll_Sequential+0x22>
        US01_TriggerOne(i);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f7ff fd62 	bl	8004858 <US01_TriggerOne>
        delay_us(10);
 8004d94:	200a      	movs	r0, #10
 8004d96:	f7ff fd43 	bl	8004820 <delay_us>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	607b      	str	r3, [r7, #4]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2b03      	cmp	r3, #3
 8004da4:	ddf1      	ble.n	8004d8a <US01_TriggerAll_Sequential+0xc>
    }
}
 8004da6:	bf00      	nop
 8004da8:	bf00      	nop
 8004daa:	3708      	adds	r7, #8
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <PrintAllDistances>:

// ==== IN KT QU ====
void PrintAllDistances(void) {
 8004db0:	b590      	push	{r4, r7, lr}
 8004db2:	b0a5      	sub	sp, #148	@ 0x94
 8004db4:	af04      	add	r7, sp, #16
    char buf[128];
    snprintf(buf, sizeof(buf),
             "Truoc2: %lucm | Trai: %lucm | Truoc1: %lucm | Phai: %lucm\r\n",
             Distances[0], Distances[1], Distances[2], Distances[3]);
 8004db6:	4b0c      	ldr	r3, [pc, #48]	@ (8004de8 <PrintAllDistances+0x38>)
 8004db8:	681c      	ldr	r4, [r3, #0]
 8004dba:	4b0b      	ldr	r3, [pc, #44]	@ (8004de8 <PrintAllDistances+0x38>)
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	4a0a      	ldr	r2, [pc, #40]	@ (8004de8 <PrintAllDistances+0x38>)
 8004dc0:	6892      	ldr	r2, [r2, #8]
 8004dc2:	4909      	ldr	r1, [pc, #36]	@ (8004de8 <PrintAllDistances+0x38>)
 8004dc4:	68c9      	ldr	r1, [r1, #12]
    snprintf(buf, sizeof(buf),
 8004dc6:	4638      	mov	r0, r7
 8004dc8:	9102      	str	r1, [sp, #8]
 8004dca:	9201      	str	r2, [sp, #4]
 8004dcc:	9300      	str	r3, [sp, #0]
 8004dce:	4623      	mov	r3, r4
 8004dd0:	4a06      	ldr	r2, [pc, #24]	@ (8004dec <PrintAllDistances+0x3c>)
 8004dd2:	2180      	movs	r1, #128	@ 0x80
 8004dd4:	f009 f888 	bl	800dee8 <sniprintf>
    UART_SendString(buf);
 8004dd8:	463b      	mov	r3, r7
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f7ff ff80 	bl	8004ce0 <UART_SendString>
}
 8004de0:	bf00      	nop
 8004de2:	3784      	adds	r7, #132	@ 0x84
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd90      	pop	{r4, r7, pc}
 8004de8:	200017c8 	.word	0x200017c8
 8004dec:	08011220 	.word	0x08011220

08004df0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004df0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004e28 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004df4:	f7ff fd02 	bl	80047fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004df8:	480c      	ldr	r0, [pc, #48]	@ (8004e2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004dfa:	490d      	ldr	r1, [pc, #52]	@ (8004e30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004dfc:	4a0d      	ldr	r2, [pc, #52]	@ (8004e34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004dfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004e00:	e002      	b.n	8004e08 <LoopCopyDataInit>

08004e02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e06:	3304      	adds	r3, #4

08004e08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e0c:	d3f9      	bcc.n	8004e02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e0e:	4a0a      	ldr	r2, [pc, #40]	@ (8004e38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004e10:	4c0a      	ldr	r4, [pc, #40]	@ (8004e3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004e12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e14:	e001      	b.n	8004e1a <LoopFillZerobss>

08004e16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e18:	3204      	adds	r2, #4

08004e1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e1c:	d3fb      	bcc.n	8004e16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004e1e:	f009 f9fb 	bl	800e218 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004e22:	f7fd fdf7 	bl	8002a14 <main>
  bx  lr    
 8004e26:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004e28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004e2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e30:	200002fc 	.word	0x200002fc
  ldr r2, =_sidata
 8004e34:	0801161c 	.word	0x0801161c
  ldr r2, =_sbss
 8004e38:	200002fc 	.word	0x200002fc
  ldr r4, =_ebss
 8004e3c:	20001928 	.word	0x20001928

08004e40 <CAN1_SCE_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004e40:	e7fe      	b.n	8004e40 <CAN1_SCE_IRQHandler>
	...

08004e44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004e48:	4b0e      	ldr	r3, [pc, #56]	@ (8004e84 <HAL_Init+0x40>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8004e84 <HAL_Init+0x40>)
 8004e4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004e54:	4b0b      	ldr	r3, [pc, #44]	@ (8004e84 <HAL_Init+0x40>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a0a      	ldr	r2, [pc, #40]	@ (8004e84 <HAL_Init+0x40>)
 8004e5a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004e5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004e60:	4b08      	ldr	r3, [pc, #32]	@ (8004e84 <HAL_Init+0x40>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a07      	ldr	r2, [pc, #28]	@ (8004e84 <HAL_Init+0x40>)
 8004e66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e6c:	2003      	movs	r0, #3
 8004e6e:	f001 fcb9 	bl	80067e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004e72:	200f      	movs	r0, #15
 8004e74:	f000 f808 	bl	8004e88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004e78:	f7fe fe20 	bl	8003abc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	40023c00 	.word	0x40023c00

08004e88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b082      	sub	sp, #8
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004e90:	4b12      	ldr	r3, [pc, #72]	@ (8004edc <HAL_InitTick+0x54>)
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	4b12      	ldr	r3, [pc, #72]	@ (8004ee0 <HAL_InitTick+0x58>)
 8004e96:	781b      	ldrb	r3, [r3, #0]
 8004e98:	4619      	mov	r1, r3
 8004e9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004e9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f001 fcdf 	bl	800686a <HAL_SYSTICK_Config>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d001      	beq.n	8004eb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e00e      	b.n	8004ed4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2b0f      	cmp	r3, #15
 8004eba:	d80a      	bhi.n	8004ed2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	6879      	ldr	r1, [r7, #4]
 8004ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ec4:	f001 fc99 	bl	80067fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004ec8:	4a06      	ldr	r2, [pc, #24]	@ (8004ee4 <HAL_InitTick+0x5c>)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	e000      	b.n	8004ed4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3708      	adds	r7, #8
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	200000f0 	.word	0x200000f0
 8004ee0:	20000130 	.word	0x20000130
 8004ee4:	2000012c 	.word	0x2000012c

08004ee8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004eec:	4b06      	ldr	r3, [pc, #24]	@ (8004f08 <HAL_IncTick+0x20>)
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	4b06      	ldr	r3, [pc, #24]	@ (8004f0c <HAL_IncTick+0x24>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4413      	add	r3, r2
 8004ef8:	4a04      	ldr	r2, [pc, #16]	@ (8004f0c <HAL_IncTick+0x24>)
 8004efa:	6013      	str	r3, [r2, #0]
}
 8004efc:	bf00      	nop
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	20000130 	.word	0x20000130
 8004f0c:	200017d8 	.word	0x200017d8

08004f10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f10:	b480      	push	{r7}
 8004f12:	af00      	add	r7, sp, #0
  return uwTick;
 8004f14:	4b03      	ldr	r3, [pc, #12]	@ (8004f24 <HAL_GetTick+0x14>)
 8004f16:	681b      	ldr	r3, [r3, #0]
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	200017d8 	.word	0x200017d8

08004f28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f30:	f7ff ffee 	bl	8004f10 <HAL_GetTick>
 8004f34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f40:	d005      	beq.n	8004f4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004f42:	4b0a      	ldr	r3, [pc, #40]	@ (8004f6c <HAL_Delay+0x44>)
 8004f44:	781b      	ldrb	r3, [r3, #0]
 8004f46:	461a      	mov	r2, r3
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	4413      	add	r3, r2
 8004f4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004f4e:	bf00      	nop
 8004f50:	f7ff ffde 	bl	8004f10 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	68fa      	ldr	r2, [r7, #12]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d8f7      	bhi.n	8004f50 <HAL_Delay+0x28>
  {
  }
}
 8004f60:	bf00      	nop
 8004f62:	bf00      	nop
 8004f64:	3710      	adds	r7, #16
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	bf00      	nop
 8004f6c:	20000130 	.word	0x20000130

08004f70 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b084      	sub	sp, #16
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d101      	bne.n	8004f86 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e033      	b.n	8004fee <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d109      	bne.n	8004fa2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f7fe fdc2 	bl	8003b18 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2200      	movs	r2, #0
 8004f98:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa6:	f003 0310 	and.w	r3, r3, #16
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d118      	bne.n	8004fe0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004fb6:	f023 0302 	bic.w	r3, r3, #2
 8004fba:	f043 0202 	orr.w	r2, r3, #2
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f000 fb86 	bl	80056d4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd2:	f023 0303 	bic.w	r3, r3, #3
 8004fd6:	f043 0201 	orr.w	r2, r3, #1
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	641a      	str	r2, [r3, #64]	@ 0x40
 8004fde:	e001      	b.n	8004fe4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3710      	adds	r7, #16
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
	...

08004ff8 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005000:	2300      	movs	r3, #0
 8005002:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800500a:	2b01      	cmp	r3, #1
 800500c:	d101      	bne.n	8005012 <HAL_ADC_Start_IT+0x1a>
 800500e:	2302      	movs	r3, #2
 8005010:	e0bd      	b.n	800518e <HAL_ADC_Start_IT+0x196>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2201      	movs	r2, #1
 8005016:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f003 0301 	and.w	r3, r3, #1
 8005024:	2b01      	cmp	r3, #1
 8005026:	d018      	beq.n	800505a <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	689a      	ldr	r2, [r3, #8]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f042 0201 	orr.w	r2, r2, #1
 8005036:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005038:	4b58      	ldr	r3, [pc, #352]	@ (800519c <HAL_ADC_Start_IT+0x1a4>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a58      	ldr	r2, [pc, #352]	@ (80051a0 <HAL_ADC_Start_IT+0x1a8>)
 800503e:	fba2 2303 	umull	r2, r3, r2, r3
 8005042:	0c9a      	lsrs	r2, r3, #18
 8005044:	4613      	mov	r3, r2
 8005046:	005b      	lsls	r3, r3, #1
 8005048:	4413      	add	r3, r2
 800504a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800504c:	e002      	b.n	8005054 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	3b01      	subs	r3, #1
 8005052:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d1f9      	bne.n	800504e <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	f003 0301 	and.w	r3, r3, #1
 8005064:	2b01      	cmp	r3, #1
 8005066:	f040 8085 	bne.w	8005174 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800506e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005072:	f023 0301 	bic.w	r3, r3, #1
 8005076:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005088:	2b00      	cmp	r3, #0
 800508a:	d007      	beq.n	800509c <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005090:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005094:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80050a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050a8:	d106      	bne.n	80050b8 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ae:	f023 0206 	bic.w	r2, r3, #6
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	645a      	str	r2, [r3, #68]	@ 0x44
 80050b6:	e002      	b.n	80050be <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80050c6:	4b37      	ldr	r3, [pc, #220]	@ (80051a4 <HAL_ADC_Start_IT+0x1ac>)
 80050c8:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80050d2:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	6812      	ldr	r2, [r2, #0]
 80050de:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80050e2:	f043 0320 	orr.w	r3, r3, #32
 80050e6:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f003 031f 	and.w	r3, r3, #31
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d12a      	bne.n	800514a <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a2b      	ldr	r2, [pc, #172]	@ (80051a8 <HAL_ADC_Start_IT+0x1b0>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d015      	beq.n	800512a <HAL_ADC_Start_IT+0x132>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a2a      	ldr	r2, [pc, #168]	@ (80051ac <HAL_ADC_Start_IT+0x1b4>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d105      	bne.n	8005114 <HAL_ADC_Start_IT+0x11c>
 8005108:	4b26      	ldr	r3, [pc, #152]	@ (80051a4 <HAL_ADC_Start_IT+0x1ac>)
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	f003 031f 	and.w	r3, r3, #31
 8005110:	2b00      	cmp	r3, #0
 8005112:	d00a      	beq.n	800512a <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a25      	ldr	r2, [pc, #148]	@ (80051b0 <HAL_ADC_Start_IT+0x1b8>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d136      	bne.n	800518c <HAL_ADC_Start_IT+0x194>
 800511e:	4b21      	ldr	r3, [pc, #132]	@ (80051a4 <HAL_ADC_Start_IT+0x1ac>)
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	f003 0310 	and.w	r3, r3, #16
 8005126:	2b00      	cmp	r3, #0
 8005128:	d130      	bne.n	800518c <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d129      	bne.n	800518c <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	689a      	ldr	r2, [r3, #8]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005146:	609a      	str	r2, [r3, #8]
 8005148:	e020      	b.n	800518c <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a16      	ldr	r2, [pc, #88]	@ (80051a8 <HAL_ADC_Start_IT+0x1b0>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d11b      	bne.n	800518c <HAL_ADC_Start_IT+0x194>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800515e:	2b00      	cmp	r3, #0
 8005160:	d114      	bne.n	800518c <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	689a      	ldr	r2, [r3, #8]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005170:	609a      	str	r2, [r3, #8]
 8005172:	e00b      	b.n	800518c <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005178:	f043 0210 	orr.w	r2, r3, #16
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005184:	f043 0201 	orr.w	r2, r3, #1
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800518c:	2300      	movs	r3, #0
}
 800518e:	4618      	mov	r0, r3
 8005190:	3714      	adds	r7, #20
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr
 800519a:	bf00      	nop
 800519c:	200000f0 	.word	0x200000f0
 80051a0:	431bde83 	.word	0x431bde83
 80051a4:	40012300 	.word	0x40012300
 80051a8:	40012000 	.word	0x40012000
 80051ac:	40012100 	.word	0x40012100
 80051b0:	40012200 	.word	0x40012200

080051b4 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d101      	bne.n	80051ca <HAL_ADC_Stop_IT+0x16>
 80051c6:	2302      	movs	r3, #2
 80051c8:	e02b      	b.n	8005222 <HAL_ADC_Stop_IT+0x6e>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	689a      	ldr	r2, [r3, #8]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f022 0201 	bic.w	r2, r2, #1
 80051e0:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	f003 0301 	and.w	r3, r3, #1
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d113      	bne.n	8005218 <HAL_ADC_Stop_IT+0x64>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	6812      	ldr	r2, [r2, #0]
 80051fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80051fe:	f023 0320 	bic.w	r3, r3, #32
 8005202:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005208:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800520c:	f023 0301 	bic.w	r3, r3, #1
 8005210:	f043 0201 	orr.w	r2, r3, #1
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	370c      	adds	r7, #12
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr

0800522e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800522e:	b580      	push	{r7, lr}
 8005230:	b086      	sub	sp, #24
 8005232:	af00      	add	r7, sp, #0
 8005234:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8005236:	2300      	movs	r3, #0
 8005238:	617b      	str	r3, [r7, #20]
 800523a:	2300      	movs	r3, #0
 800523c:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	f003 0302 	and.w	r3, r3, #2
 8005254:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	f003 0320 	and.w	r3, r3, #32
 800525c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d049      	beq.n	80052f8 <HAL_ADC_IRQHandler+0xca>
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d046      	beq.n	80052f8 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800526e:	f003 0310 	and.w	r3, r3, #16
 8005272:	2b00      	cmp	r3, #0
 8005274:	d105      	bne.n	8005282 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800527a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d12b      	bne.n	80052e8 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005294:	2b00      	cmp	r3, #0
 8005296:	d127      	bne.n	80052e8 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800529e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d006      	beq.n	80052b4 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d119      	bne.n	80052e8 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	685a      	ldr	r2, [r3, #4]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f022 0220 	bic.w	r2, r2, #32
 80052c2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d105      	bne.n	80052e8 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e0:	f043 0201 	orr.w	r2, r3, #1
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f7fd fb63 	bl	80029b4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f06f 0212 	mvn.w	r2, #18
 80052f6:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f003 0304 	and.w	r3, r3, #4
 80052fe:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005306:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d057      	beq.n	80053be <HAL_ADC_IRQHandler+0x190>
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d054      	beq.n	80053be <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005318:	f003 0310 	and.w	r3, r3, #16
 800531c:	2b00      	cmp	r3, #0
 800531e:	d105      	bne.n	800532c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005324:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005336:	2b00      	cmp	r3, #0
 8005338:	d139      	bne.n	80053ae <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005340:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005344:	2b00      	cmp	r3, #0
 8005346:	d006      	beq.n	8005356 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8005352:	2b00      	cmp	r3, #0
 8005354:	d12b      	bne.n	80053ae <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005360:	2b00      	cmp	r3, #0
 8005362:	d124      	bne.n	80053ae <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800536e:	2b00      	cmp	r3, #0
 8005370:	d11d      	bne.n	80053ae <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005376:	2b00      	cmp	r3, #0
 8005378:	d119      	bne.n	80053ae <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	685a      	ldr	r2, [r3, #4]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005388:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800539a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d105      	bne.n	80053ae <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a6:	f043 0201 	orr.w	r2, r3, #1
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f000 fa8c 	bl	80058cc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f06f 020c 	mvn.w	r2, #12
 80053bc:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	f003 0301 	and.w	r3, r3, #1
 80053c4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053cc:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d017      	beq.n	8005404 <HAL_ADC_IRQHandler+0x1d6>
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d014      	beq.n	8005404 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f003 0301 	and.w	r3, r3, #1
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d10d      	bne.n	8005404 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ec:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f000 f837 	bl	8005468 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f06f 0201 	mvn.w	r2, #1
 8005402:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f003 0320 	and.w	r3, r3, #32
 800540a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005412:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d015      	beq.n	8005446 <HAL_ADC_IRQHandler+0x218>
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d012      	beq.n	8005446 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005424:	f043 0202 	orr.w	r2, r3, #2
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f06f 0220 	mvn.w	r2, #32
 8005434:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 f820 	bl	800547c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f06f 0220 	mvn.w	r2, #32
 8005444:	601a      	str	r2, [r3, #0]
  }
}
 8005446:	bf00      	nop
 8005448:	3718      	adds	r7, #24
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}

0800544e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800544e:	b480      	push	{r7}
 8005450:	b083      	sub	sp, #12
 8005452:	af00      	add	r7, sp, #0
 8005454:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800545c:	4618      	mov	r0, r3
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8005470:	bf00      	nop
 8005472:	370c      	adds	r7, #12
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800547c:	b480      	push	{r7}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005484:	bf00      	nop
 8005486:	370c      	adds	r7, #12
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr

08005490 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005490:	b480      	push	{r7}
 8005492:	b085      	sub	sp, #20
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800549a:	2300      	movs	r3, #0
 800549c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d101      	bne.n	80054ac <HAL_ADC_ConfigChannel+0x1c>
 80054a8:	2302      	movs	r3, #2
 80054aa:	e105      	b.n	80056b8 <HAL_ADC_ConfigChannel+0x228>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2201      	movs	r2, #1
 80054b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2b09      	cmp	r3, #9
 80054ba:	d925      	bls.n	8005508 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68d9      	ldr	r1, [r3, #12]
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	461a      	mov	r2, r3
 80054ca:	4613      	mov	r3, r2
 80054cc:	005b      	lsls	r3, r3, #1
 80054ce:	4413      	add	r3, r2
 80054d0:	3b1e      	subs	r3, #30
 80054d2:	2207      	movs	r2, #7
 80054d4:	fa02 f303 	lsl.w	r3, r2, r3
 80054d8:	43da      	mvns	r2, r3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	400a      	ands	r2, r1
 80054e0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	68d9      	ldr	r1, [r3, #12]
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	689a      	ldr	r2, [r3, #8]
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	b29b      	uxth	r3, r3
 80054f2:	4618      	mov	r0, r3
 80054f4:	4603      	mov	r3, r0
 80054f6:	005b      	lsls	r3, r3, #1
 80054f8:	4403      	add	r3, r0
 80054fa:	3b1e      	subs	r3, #30
 80054fc:	409a      	lsls	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	430a      	orrs	r2, r1
 8005504:	60da      	str	r2, [r3, #12]
 8005506:	e022      	b.n	800554e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	6919      	ldr	r1, [r3, #16]
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	b29b      	uxth	r3, r3
 8005514:	461a      	mov	r2, r3
 8005516:	4613      	mov	r3, r2
 8005518:	005b      	lsls	r3, r3, #1
 800551a:	4413      	add	r3, r2
 800551c:	2207      	movs	r2, #7
 800551e:	fa02 f303 	lsl.w	r3, r2, r3
 8005522:	43da      	mvns	r2, r3
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	400a      	ands	r2, r1
 800552a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	6919      	ldr	r1, [r3, #16]
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	689a      	ldr	r2, [r3, #8]
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	b29b      	uxth	r3, r3
 800553c:	4618      	mov	r0, r3
 800553e:	4603      	mov	r3, r0
 8005540:	005b      	lsls	r3, r3, #1
 8005542:	4403      	add	r3, r0
 8005544:	409a      	lsls	r2, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	430a      	orrs	r2, r1
 800554c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	2b06      	cmp	r3, #6
 8005554:	d824      	bhi.n	80055a0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	685a      	ldr	r2, [r3, #4]
 8005560:	4613      	mov	r3, r2
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	4413      	add	r3, r2
 8005566:	3b05      	subs	r3, #5
 8005568:	221f      	movs	r2, #31
 800556a:	fa02 f303 	lsl.w	r3, r2, r3
 800556e:	43da      	mvns	r2, r3
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	400a      	ands	r2, r1
 8005576:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	b29b      	uxth	r3, r3
 8005584:	4618      	mov	r0, r3
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	685a      	ldr	r2, [r3, #4]
 800558a:	4613      	mov	r3, r2
 800558c:	009b      	lsls	r3, r3, #2
 800558e:	4413      	add	r3, r2
 8005590:	3b05      	subs	r3, #5
 8005592:	fa00 f203 	lsl.w	r2, r0, r3
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	430a      	orrs	r2, r1
 800559c:	635a      	str	r2, [r3, #52]	@ 0x34
 800559e:	e04c      	b.n	800563a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	2b0c      	cmp	r3, #12
 80055a6:	d824      	bhi.n	80055f2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	685a      	ldr	r2, [r3, #4]
 80055b2:	4613      	mov	r3, r2
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	4413      	add	r3, r2
 80055b8:	3b23      	subs	r3, #35	@ 0x23
 80055ba:	221f      	movs	r2, #31
 80055bc:	fa02 f303 	lsl.w	r3, r2, r3
 80055c0:	43da      	mvns	r2, r3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	400a      	ands	r2, r1
 80055c8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	b29b      	uxth	r3, r3
 80055d6:	4618      	mov	r0, r3
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	685a      	ldr	r2, [r3, #4]
 80055dc:	4613      	mov	r3, r2
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	4413      	add	r3, r2
 80055e2:	3b23      	subs	r3, #35	@ 0x23
 80055e4:	fa00 f203 	lsl.w	r2, r0, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	430a      	orrs	r2, r1
 80055ee:	631a      	str	r2, [r3, #48]	@ 0x30
 80055f0:	e023      	b.n	800563a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	685a      	ldr	r2, [r3, #4]
 80055fc:	4613      	mov	r3, r2
 80055fe:	009b      	lsls	r3, r3, #2
 8005600:	4413      	add	r3, r2
 8005602:	3b41      	subs	r3, #65	@ 0x41
 8005604:	221f      	movs	r2, #31
 8005606:	fa02 f303 	lsl.w	r3, r2, r3
 800560a:	43da      	mvns	r2, r3
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	400a      	ands	r2, r1
 8005612:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	b29b      	uxth	r3, r3
 8005620:	4618      	mov	r0, r3
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	685a      	ldr	r2, [r3, #4]
 8005626:	4613      	mov	r3, r2
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	4413      	add	r3, r2
 800562c:	3b41      	subs	r3, #65	@ 0x41
 800562e:	fa00 f203 	lsl.w	r2, r0, r3
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	430a      	orrs	r2, r1
 8005638:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800563a:	4b22      	ldr	r3, [pc, #136]	@ (80056c4 <HAL_ADC_ConfigChannel+0x234>)
 800563c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a21      	ldr	r2, [pc, #132]	@ (80056c8 <HAL_ADC_ConfigChannel+0x238>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d109      	bne.n	800565c <HAL_ADC_ConfigChannel+0x1cc>
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	2b12      	cmp	r3, #18
 800564e:	d105      	bne.n	800565c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a19      	ldr	r2, [pc, #100]	@ (80056c8 <HAL_ADC_ConfigChannel+0x238>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d123      	bne.n	80056ae <HAL_ADC_ConfigChannel+0x21e>
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	2b10      	cmp	r3, #16
 800566c:	d003      	beq.n	8005676 <HAL_ADC_ConfigChannel+0x1e6>
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	2b11      	cmp	r3, #17
 8005674:	d11b      	bne.n	80056ae <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	2b10      	cmp	r3, #16
 8005688:	d111      	bne.n	80056ae <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800568a:	4b10      	ldr	r3, [pc, #64]	@ (80056cc <HAL_ADC_ConfigChannel+0x23c>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a10      	ldr	r2, [pc, #64]	@ (80056d0 <HAL_ADC_ConfigChannel+0x240>)
 8005690:	fba2 2303 	umull	r2, r3, r2, r3
 8005694:	0c9a      	lsrs	r2, r3, #18
 8005696:	4613      	mov	r3, r2
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	4413      	add	r3, r2
 800569c:	005b      	lsls	r3, r3, #1
 800569e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80056a0:	e002      	b.n	80056a8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	3b01      	subs	r3, #1
 80056a6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1f9      	bne.n	80056a2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80056b6:	2300      	movs	r3, #0
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3714      	adds	r7, #20
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr
 80056c4:	40012300 	.word	0x40012300
 80056c8:	40012000 	.word	0x40012000
 80056cc:	200000f0 	.word	0x200000f0
 80056d0:	431bde83 	.word	0x431bde83

080056d4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b085      	sub	sp, #20
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80056dc:	4b79      	ldr	r3, [pc, #484]	@ (80058c4 <ADC_Init+0x1f0>)
 80056de:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	685a      	ldr	r2, [r3, #4]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	431a      	orrs	r2, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	685a      	ldr	r2, [r3, #4]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005708:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	6859      	ldr	r1, [r3, #4]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	691b      	ldr	r3, [r3, #16]
 8005714:	021a      	lsls	r2, r3, #8
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	430a      	orrs	r2, r1
 800571c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	685a      	ldr	r2, [r3, #4]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800572c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	6859      	ldr	r1, [r3, #4]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	689a      	ldr	r2, [r3, #8]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	430a      	orrs	r2, r1
 800573e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	689a      	ldr	r2, [r3, #8]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800574e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	6899      	ldr	r1, [r3, #8]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	68da      	ldr	r2, [r3, #12]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	430a      	orrs	r2, r1
 8005760:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005766:	4a58      	ldr	r2, [pc, #352]	@ (80058c8 <ADC_Init+0x1f4>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d022      	beq.n	80057b2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	689a      	ldr	r2, [r3, #8]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800577a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	6899      	ldr	r1, [r3, #8]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	430a      	orrs	r2, r1
 800578c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	689a      	ldr	r2, [r3, #8]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800579c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	6899      	ldr	r1, [r3, #8]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	430a      	orrs	r2, r1
 80057ae:	609a      	str	r2, [r3, #8]
 80057b0:	e00f      	b.n	80057d2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	689a      	ldr	r2, [r3, #8]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80057c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	689a      	ldr	r2, [r3, #8]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80057d0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	689a      	ldr	r2, [r3, #8]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f022 0202 	bic.w	r2, r2, #2
 80057e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	6899      	ldr	r1, [r3, #8]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	7e1b      	ldrb	r3, [r3, #24]
 80057ec:	005a      	lsls	r2, r3, #1
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	430a      	orrs	r2, r1
 80057f4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d01b      	beq.n	8005838 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	685a      	ldr	r2, [r3, #4]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800580e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	685a      	ldr	r2, [r3, #4]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800581e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	6859      	ldr	r1, [r3, #4]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800582a:	3b01      	subs	r3, #1
 800582c:	035a      	lsls	r2, r3, #13
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	430a      	orrs	r2, r1
 8005834:	605a      	str	r2, [r3, #4]
 8005836:	e007      	b.n	8005848 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	685a      	ldr	r2, [r3, #4]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005846:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005856:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	69db      	ldr	r3, [r3, #28]
 8005862:	3b01      	subs	r3, #1
 8005864:	051a      	lsls	r2, r3, #20
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	430a      	orrs	r2, r1
 800586c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	689a      	ldr	r2, [r3, #8]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800587c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	6899      	ldr	r1, [r3, #8]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800588a:	025a      	lsls	r2, r3, #9
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	430a      	orrs	r2, r1
 8005892:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	689a      	ldr	r2, [r3, #8]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	6899      	ldr	r1, [r3, #8]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	695b      	ldr	r3, [r3, #20]
 80058ae:	029a      	lsls	r2, r3, #10
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	430a      	orrs	r2, r1
 80058b6:	609a      	str	r2, [r3, #8]
}
 80058b8:	bf00      	nop
 80058ba:	3714      	adds	r7, #20
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr
 80058c4:	40012300 	.word	0x40012300
 80058c8:	0f000001 	.word	0x0f000001

080058cc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80058d4:	bf00      	nop
 80058d6:	370c      	adds	r7, #12
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b084      	sub	sp, #16
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d101      	bne.n	80058f2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e0ed      	b.n	8005ace <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d102      	bne.n	8005904 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f7fe f988 	bl	8003c14 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f042 0201 	orr.w	r2, r2, #1
 8005912:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005914:	f7ff fafc 	bl	8004f10 <HAL_GetTick>
 8005918:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800591a:	e012      	b.n	8005942 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800591c:	f7ff faf8 	bl	8004f10 <HAL_GetTick>
 8005920:	4602      	mov	r2, r0
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	1ad3      	subs	r3, r2, r3
 8005926:	2b0a      	cmp	r3, #10
 8005928:	d90b      	bls.n	8005942 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800592e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2205      	movs	r2, #5
 800593a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e0c5      	b.n	8005ace <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	f003 0301 	and.w	r3, r3, #1
 800594c:	2b00      	cmp	r3, #0
 800594e:	d0e5      	beq.n	800591c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f022 0202 	bic.w	r2, r2, #2
 800595e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005960:	f7ff fad6 	bl	8004f10 <HAL_GetTick>
 8005964:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005966:	e012      	b.n	800598e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005968:	f7ff fad2 	bl	8004f10 <HAL_GetTick>
 800596c:	4602      	mov	r2, r0
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	2b0a      	cmp	r3, #10
 8005974:	d90b      	bls.n	800598e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800597a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2205      	movs	r2, #5
 8005986:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e09f      	b.n	8005ace <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	f003 0302 	and.w	r3, r3, #2
 8005998:	2b00      	cmp	r3, #0
 800599a:	d1e5      	bne.n	8005968 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	7e1b      	ldrb	r3, [r3, #24]
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d108      	bne.n	80059b6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80059b2:	601a      	str	r2, [r3, #0]
 80059b4:	e007      	b.n	80059c6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80059c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	7e5b      	ldrb	r3, [r3, #25]
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d108      	bne.n	80059e0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059dc:	601a      	str	r2, [r3, #0]
 80059de:	e007      	b.n	80059f0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	7e9b      	ldrb	r3, [r3, #26]
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d108      	bne.n	8005a0a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f042 0220 	orr.w	r2, r2, #32
 8005a06:	601a      	str	r2, [r3, #0]
 8005a08:	e007      	b.n	8005a1a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f022 0220 	bic.w	r2, r2, #32
 8005a18:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	7edb      	ldrb	r3, [r3, #27]
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	d108      	bne.n	8005a34 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f022 0210 	bic.w	r2, r2, #16
 8005a30:	601a      	str	r2, [r3, #0]
 8005a32:	e007      	b.n	8005a44 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f042 0210 	orr.w	r2, r2, #16
 8005a42:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	7f1b      	ldrb	r3, [r3, #28]
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d108      	bne.n	8005a5e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f042 0208 	orr.w	r2, r2, #8
 8005a5a:	601a      	str	r2, [r3, #0]
 8005a5c:	e007      	b.n	8005a6e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f022 0208 	bic.w	r2, r2, #8
 8005a6c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	7f5b      	ldrb	r3, [r3, #29]
 8005a72:	2b01      	cmp	r3, #1
 8005a74:	d108      	bne.n	8005a88 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f042 0204 	orr.w	r2, r2, #4
 8005a84:	601a      	str	r2, [r3, #0]
 8005a86:	e007      	b.n	8005a98 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f022 0204 	bic.w	r2, r2, #4
 8005a96:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	689a      	ldr	r2, [r3, #8]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	68db      	ldr	r3, [r3, #12]
 8005aa0:	431a      	orrs	r2, r3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	691b      	ldr	r3, [r3, #16]
 8005aa6:	431a      	orrs	r2, r3
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	695b      	ldr	r3, [r3, #20]
 8005aac:	ea42 0103 	orr.w	r1, r2, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	1e5a      	subs	r2, r3, #1
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	430a      	orrs	r2, r1
 8005abc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3710      	adds	r7, #16
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
	...

08005ad8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b087      	sub	sp, #28
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ae8:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8005aea:	7dfb      	ldrb	r3, [r7, #23]
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d003      	beq.n	8005af8 <HAL_CAN_ConfigFilter+0x20>
 8005af0:	7dfb      	ldrb	r3, [r7, #23]
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	f040 80be 	bne.w	8005c74 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005af8:	4b65      	ldr	r3, [pc, #404]	@ (8005c90 <HAL_CAN_ConfigFilter+0x1b8>)
 8005afa:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005b02:	f043 0201 	orr.w	r2, r3, #1
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005b12:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b26:	021b      	lsls	r3, r3, #8
 8005b28:	431a      	orrs	r2, r3
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	695b      	ldr	r3, [r3, #20]
 8005b34:	f003 031f 	and.w	r3, r3, #31
 8005b38:	2201      	movs	r2, #1
 8005b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b3e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	43db      	mvns	r3, r3
 8005b4a:	401a      	ands	r2, r3
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	69db      	ldr	r3, [r3, #28]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d123      	bne.n	8005ba2 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	43db      	mvns	r3, r3
 8005b64:	401a      	ands	r2, r3
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	68db      	ldr	r3, [r3, #12]
 8005b70:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b78:	683a      	ldr	r2, [r7, #0]
 8005b7a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005b7c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	3248      	adds	r2, #72	@ 0x48
 8005b82:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b96:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b98:	6939      	ldr	r1, [r7, #16]
 8005b9a:	3348      	adds	r3, #72	@ 0x48
 8005b9c:	00db      	lsls	r3, r3, #3
 8005b9e:	440b      	add	r3, r1
 8005ba0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	69db      	ldr	r3, [r3, #28]
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d122      	bne.n	8005bf0 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	431a      	orrs	r2, r3
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005bc6:	683a      	ldr	r2, [r7, #0]
 8005bc8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005bca:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	3248      	adds	r2, #72	@ 0x48
 8005bd0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	68db      	ldr	r3, [r3, #12]
 8005bde:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005be4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005be6:	6939      	ldr	r1, [r7, #16]
 8005be8:	3348      	adds	r3, #72	@ 0x48
 8005bea:	00db      	lsls	r3, r3, #3
 8005bec:	440b      	add	r3, r1
 8005bee:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	699b      	ldr	r3, [r3, #24]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d109      	bne.n	8005c0c <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	43db      	mvns	r3, r3
 8005c02:	401a      	ands	r2, r3
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8005c0a:	e007      	b.n	8005c1c <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	431a      	orrs	r2, r3
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	691b      	ldr	r3, [r3, #16]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d109      	bne.n	8005c38 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	43db      	mvns	r3, r3
 8005c2e:	401a      	ands	r2, r3
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8005c36:	e007      	b.n	8005c48 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	431a      	orrs	r2, r3
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	6a1b      	ldr	r3, [r3, #32]
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d107      	bne.n	8005c60 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	431a      	orrs	r2, r3
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005c66:	f023 0201 	bic.w	r2, r3, #1
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8005c70:	2300      	movs	r3, #0
 8005c72:	e006      	b.n	8005c82 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c78:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
  }
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	371c      	adds	r7, #28
 8005c86:	46bd      	mov	sp, r7
 8005c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8c:	4770      	bx	lr
 8005c8e:	bf00      	nop
 8005c90:	40006400 	.word	0x40006400

08005c94 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b084      	sub	sp, #16
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d12e      	bne.n	8005d06 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2202      	movs	r2, #2
 8005cac:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f022 0201 	bic.w	r2, r2, #1
 8005cbe:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005cc0:	f7ff f926 	bl	8004f10 <HAL_GetTick>
 8005cc4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005cc6:	e012      	b.n	8005cee <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005cc8:	f7ff f922 	bl	8004f10 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b0a      	cmp	r3, #10
 8005cd4:	d90b      	bls.n	8005cee <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cda:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2205      	movs	r2, #5
 8005ce6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e012      	b.n	8005d14 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	f003 0301 	and.w	r3, r3, #1
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d1e5      	bne.n	8005cc8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8005d02:	2300      	movs	r3, #0
 8005d04:	e006      	b.n	8005d14 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d0a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
  }
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3710      	adds	r7, #16
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b089      	sub	sp, #36	@ 0x24
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	60b9      	str	r1, [r7, #8]
 8005d26:	607a      	str	r2, [r7, #4]
 8005d28:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d30:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005d3a:	7ffb      	ldrb	r3, [r7, #31]
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d003      	beq.n	8005d48 <HAL_CAN_AddTxMessage+0x2c>
 8005d40:	7ffb      	ldrb	r3, [r7, #31]
 8005d42:	2b02      	cmp	r3, #2
 8005d44:	f040 80ad 	bne.w	8005ea2 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005d48:	69bb      	ldr	r3, [r7, #24]
 8005d4a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d10a      	bne.n	8005d68 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005d52:	69bb      	ldr	r3, [r7, #24]
 8005d54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d105      	bne.n	8005d68 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005d5c:	69bb      	ldr	r3, [r7, #24]
 8005d5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	f000 8095 	beq.w	8005e92 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	0e1b      	lsrs	r3, r3, #24
 8005d6c:	f003 0303 	and.w	r3, r3, #3
 8005d70:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005d72:	2201      	movs	r2, #1
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	409a      	lsls	r2, r3
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d10d      	bne.n	8005da0 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005d8e:	68f9      	ldr	r1, [r7, #12]
 8005d90:	6809      	ldr	r1, [r1, #0]
 8005d92:	431a      	orrs	r2, r3
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	3318      	adds	r3, #24
 8005d98:	011b      	lsls	r3, r3, #4
 8005d9a:	440b      	add	r3, r1
 8005d9c:	601a      	str	r2, [r3, #0]
 8005d9e:	e00f      	b.n	8005dc0 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005daa:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005db0:	68f9      	ldr	r1, [r7, #12]
 8005db2:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005db4:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	3318      	adds	r3, #24
 8005dba:	011b      	lsls	r3, r3, #4
 8005dbc:	440b      	add	r3, r1
 8005dbe:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6819      	ldr	r1, [r3, #0]
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	691a      	ldr	r2, [r3, #16]
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	3318      	adds	r3, #24
 8005dcc:	011b      	lsls	r3, r3, #4
 8005dce:	440b      	add	r3, r1
 8005dd0:	3304      	adds	r3, #4
 8005dd2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	7d1b      	ldrb	r3, [r3, #20]
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d111      	bne.n	8005e00 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	3318      	adds	r3, #24
 8005de4:	011b      	lsls	r3, r3, #4
 8005de6:	4413      	add	r3, r2
 8005de8:	3304      	adds	r3, #4
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	6811      	ldr	r1, [r2, #0]
 8005df0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	3318      	adds	r3, #24
 8005df8:	011b      	lsls	r3, r3, #4
 8005dfa:	440b      	add	r3, r1
 8005dfc:	3304      	adds	r3, #4
 8005dfe:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	3307      	adds	r3, #7
 8005e04:	781b      	ldrb	r3, [r3, #0]
 8005e06:	061a      	lsls	r2, r3, #24
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	3306      	adds	r3, #6
 8005e0c:	781b      	ldrb	r3, [r3, #0]
 8005e0e:	041b      	lsls	r3, r3, #16
 8005e10:	431a      	orrs	r2, r3
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	3305      	adds	r3, #5
 8005e16:	781b      	ldrb	r3, [r3, #0]
 8005e18:	021b      	lsls	r3, r3, #8
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	3204      	adds	r2, #4
 8005e20:	7812      	ldrb	r2, [r2, #0]
 8005e22:	4610      	mov	r0, r2
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	6811      	ldr	r1, [r2, #0]
 8005e28:	ea43 0200 	orr.w	r2, r3, r0
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	011b      	lsls	r3, r3, #4
 8005e30:	440b      	add	r3, r1
 8005e32:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8005e36:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	3303      	adds	r3, #3
 8005e3c:	781b      	ldrb	r3, [r3, #0]
 8005e3e:	061a      	lsls	r2, r3, #24
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	3302      	adds	r3, #2
 8005e44:	781b      	ldrb	r3, [r3, #0]
 8005e46:	041b      	lsls	r3, r3, #16
 8005e48:	431a      	orrs	r2, r3
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	3301      	adds	r3, #1
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	021b      	lsls	r3, r3, #8
 8005e52:	4313      	orrs	r3, r2
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	7812      	ldrb	r2, [r2, #0]
 8005e58:	4610      	mov	r0, r2
 8005e5a:	68fa      	ldr	r2, [r7, #12]
 8005e5c:	6811      	ldr	r1, [r2, #0]
 8005e5e:	ea43 0200 	orr.w	r2, r3, r0
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	011b      	lsls	r3, r3, #4
 8005e66:	440b      	add	r3, r1
 8005e68:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8005e6c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	3318      	adds	r3, #24
 8005e76:	011b      	lsls	r3, r3, #4
 8005e78:	4413      	add	r3, r2
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68fa      	ldr	r2, [r7, #12]
 8005e7e:	6811      	ldr	r1, [r2, #0]
 8005e80:	f043 0201 	orr.w	r2, r3, #1
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	3318      	adds	r3, #24
 8005e88:	011b      	lsls	r3, r3, #4
 8005e8a:	440b      	add	r3, r1
 8005e8c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	e00e      	b.n	8005eb0 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e96:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e006      	b.n	8005eb0 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
  }
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3724      	adds	r7, #36	@ 0x24
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b087      	sub	sp, #28
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	607a      	str	r2, [r7, #4]
 8005ec8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ed0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005ed2:	7dfb      	ldrb	r3, [r7, #23]
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d003      	beq.n	8005ee0 <HAL_CAN_GetRxMessage+0x24>
 8005ed8:	7dfb      	ldrb	r3, [r7, #23]
 8005eda:	2b02      	cmp	r3, #2
 8005edc:	f040 8103 	bne.w	80060e6 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d10e      	bne.n	8005f04 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	f003 0303 	and.w	r3, r3, #3
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d116      	bne.n	8005f22 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e0f7      	b.n	80060f4 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	691b      	ldr	r3, [r3, #16]
 8005f0a:	f003 0303 	and.w	r3, r3, #3
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d107      	bne.n	8005f22 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f16:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e0e8      	b.n	80060f4 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	331b      	adds	r3, #27
 8005f2a:	011b      	lsls	r3, r3, #4
 8005f2c:	4413      	add	r3, r2
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 0204 	and.w	r2, r3, #4
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d10c      	bne.n	8005f5a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	331b      	adds	r3, #27
 8005f48:	011b      	lsls	r3, r3, #4
 8005f4a:	4413      	add	r3, r2
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	0d5b      	lsrs	r3, r3, #21
 8005f50:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	601a      	str	r2, [r3, #0]
 8005f58:	e00b      	b.n	8005f72 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	331b      	adds	r3, #27
 8005f62:	011b      	lsls	r3, r3, #4
 8005f64:	4413      	add	r3, r2
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	08db      	lsrs	r3, r3, #3
 8005f6a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	331b      	adds	r3, #27
 8005f7a:	011b      	lsls	r3, r3, #4
 8005f7c:	4413      	add	r3, r2
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f003 0202 	and.w	r2, r3, #2
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	331b      	adds	r3, #27
 8005f90:	011b      	lsls	r3, r3, #4
 8005f92:	4413      	add	r3, r2
 8005f94:	3304      	adds	r3, #4
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0308 	and.w	r3, r3, #8
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d003      	beq.n	8005fa8 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2208      	movs	r2, #8
 8005fa4:	611a      	str	r2, [r3, #16]
 8005fa6:	e00b      	b.n	8005fc0 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	331b      	adds	r3, #27
 8005fb0:	011b      	lsls	r3, r3, #4
 8005fb2:	4413      	add	r3, r2
 8005fb4:	3304      	adds	r3, #4
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f003 020f 	and.w	r2, r3, #15
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	331b      	adds	r3, #27
 8005fc8:	011b      	lsls	r3, r3, #4
 8005fca:	4413      	add	r3, r2
 8005fcc:	3304      	adds	r3, #4
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	0a1b      	lsrs	r3, r3, #8
 8005fd2:	b2da      	uxtb	r2, r3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	331b      	adds	r3, #27
 8005fe0:	011b      	lsls	r3, r3, #4
 8005fe2:	4413      	add	r3, r2
 8005fe4:	3304      	adds	r3, #4
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	0c1b      	lsrs	r3, r3, #16
 8005fea:	b29a      	uxth	r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	011b      	lsls	r3, r3, #4
 8005ff8:	4413      	add	r3, r2
 8005ffa:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	b2da      	uxtb	r2, r3
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	011b      	lsls	r3, r3, #4
 800600e:	4413      	add	r3, r2
 8006010:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	0a1a      	lsrs	r2, r3, #8
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	3301      	adds	r3, #1
 800601c:	b2d2      	uxtb	r2, r2
 800601e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	011b      	lsls	r3, r3, #4
 8006028:	4413      	add	r3, r2
 800602a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	0c1a      	lsrs	r2, r3, #16
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	3302      	adds	r3, #2
 8006036:	b2d2      	uxtb	r2, r2
 8006038:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	011b      	lsls	r3, r3, #4
 8006042:	4413      	add	r3, r2
 8006044:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	0e1a      	lsrs	r2, r3, #24
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	3303      	adds	r3, #3
 8006050:	b2d2      	uxtb	r2, r2
 8006052:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	011b      	lsls	r3, r3, #4
 800605c:	4413      	add	r3, r2
 800605e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	3304      	adds	r3, #4
 8006068:	b2d2      	uxtb	r2, r2
 800606a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	011b      	lsls	r3, r3, #4
 8006074:	4413      	add	r3, r2
 8006076:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	0a1a      	lsrs	r2, r3, #8
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	3305      	adds	r3, #5
 8006082:	b2d2      	uxtb	r2, r2
 8006084:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	011b      	lsls	r3, r3, #4
 800608e:	4413      	add	r3, r2
 8006090:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	0c1a      	lsrs	r2, r3, #16
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	3306      	adds	r3, #6
 800609c:	b2d2      	uxtb	r2, r2
 800609e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	011b      	lsls	r3, r3, #4
 80060a8:	4413      	add	r3, r2
 80060aa:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	0e1a      	lsrs	r2, r3, #24
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	3307      	adds	r3, #7
 80060b6:	b2d2      	uxtb	r2, r2
 80060b8:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d108      	bne.n	80060d2 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	68da      	ldr	r2, [r3, #12]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f042 0220 	orr.w	r2, r2, #32
 80060ce:	60da      	str	r2, [r3, #12]
 80060d0:	e007      	b.n	80060e2 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	691a      	ldr	r2, [r3, #16]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f042 0220 	orr.w	r2, r2, #32
 80060e0:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80060e2:	2300      	movs	r3, #0
 80060e4:	e006      	b.n	80060f4 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ea:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
  }
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	371c      	adds	r7, #28
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8006100:	b480      	push	{r7}
 8006102:	b085      	sub	sp, #20
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 800610a:	2300      	movs	r3, #0
 800610c:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006114:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8006116:	7afb      	ldrb	r3, [r7, #11]
 8006118:	2b01      	cmp	r3, #1
 800611a:	d002      	beq.n	8006122 <HAL_CAN_GetRxFifoFillLevel+0x22>
 800611c:	7afb      	ldrb	r3, [r7, #11]
 800611e:	2b02      	cmp	r3, #2
 8006120:	d10f      	bne.n	8006142 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d106      	bne.n	8006136 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	68db      	ldr	r3, [r3, #12]
 800612e:	f003 0303 	and.w	r3, r3, #3
 8006132:	60fb      	str	r3, [r7, #12]
 8006134:	e005      	b.n	8006142 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	691b      	ldr	r3, [r3, #16]
 800613c:	f003 0303 	and.w	r3, r3, #3
 8006140:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8006142:	68fb      	ldr	r3, [r7, #12]
}
 8006144:	4618      	mov	r0, r3
 8006146:	3714      	adds	r7, #20
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006150:	b480      	push	{r7}
 8006152:	b085      	sub	sp, #20
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
 8006158:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006160:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006162:	7bfb      	ldrb	r3, [r7, #15]
 8006164:	2b01      	cmp	r3, #1
 8006166:	d002      	beq.n	800616e <HAL_CAN_ActivateNotification+0x1e>
 8006168:	7bfb      	ldrb	r3, [r7, #15]
 800616a:	2b02      	cmp	r3, #2
 800616c:	d109      	bne.n	8006182 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	6959      	ldr	r1, [r3, #20]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	683a      	ldr	r2, [r7, #0]
 800617a:	430a      	orrs	r2, r1
 800617c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800617e:	2300      	movs	r3, #0
 8006180:	e006      	b.n	8006190 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006186:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800618e:	2301      	movs	r3, #1
  }
}
 8006190:	4618      	mov	r0, r3
 8006192:	3714      	adds	r7, #20
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr

0800619c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b08a      	sub	sp, #40	@ 0x28
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80061a4:	2300      	movs	r3, #0
 80061a6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	695b      	ldr	r3, [r3, #20]
 80061ae:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	699b      	ldr	r3, [r3, #24]
 80061d6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80061d8:	6a3b      	ldr	r3, [r7, #32]
 80061da:	f003 0301 	and.w	r3, r3, #1
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d07c      	beq.n	80062dc <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80061e2:	69bb      	ldr	r3, [r7, #24]
 80061e4:	f003 0301 	and.w	r3, r3, #1
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d023      	beq.n	8006234 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2201      	movs	r2, #1
 80061f2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	f003 0302 	and.w	r3, r3, #2
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d003      	beq.n	8006206 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	f000 f983 	bl	800650a <HAL_CAN_TxMailbox0CompleteCallback>
 8006204:	e016      	b.n	8006234 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	f003 0304 	and.w	r3, r3, #4
 800620c:	2b00      	cmp	r3, #0
 800620e:	d004      	beq.n	800621a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8006210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006212:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006216:	627b      	str	r3, [r7, #36]	@ 0x24
 8006218:	e00c      	b.n	8006234 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800621a:	69bb      	ldr	r3, [r7, #24]
 800621c:	f003 0308 	and.w	r3, r3, #8
 8006220:	2b00      	cmp	r3, #0
 8006222:	d004      	beq.n	800622e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8006224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006226:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800622a:	627b      	str	r3, [r7, #36]	@ 0x24
 800622c:	e002      	b.n	8006234 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f000 f989 	bl	8006546 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800623a:	2b00      	cmp	r3, #0
 800623c:	d024      	beq.n	8006288 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006246:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8006248:	69bb      	ldr	r3, [r7, #24]
 800624a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800624e:	2b00      	cmp	r3, #0
 8006250:	d003      	beq.n	800625a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f000 f963 	bl	800651e <HAL_CAN_TxMailbox1CompleteCallback>
 8006258:	e016      	b.n	8006288 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800625a:	69bb      	ldr	r3, [r7, #24]
 800625c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006260:	2b00      	cmp	r3, #0
 8006262:	d004      	beq.n	800626e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8006264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006266:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800626a:	627b      	str	r3, [r7, #36]	@ 0x24
 800626c:	e00c      	b.n	8006288 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800626e:	69bb      	ldr	r3, [r7, #24]
 8006270:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006274:	2b00      	cmp	r3, #0
 8006276:	d004      	beq.n	8006282 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8006278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800627a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800627e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006280:	e002      	b.n	8006288 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f000 f969 	bl	800655a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8006288:	69bb      	ldr	r3, [r7, #24]
 800628a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800628e:	2b00      	cmp	r3, #0
 8006290:	d024      	beq.n	80062dc <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800629a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800629c:	69bb      	ldr	r3, [r7, #24]
 800629e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d003      	beq.n	80062ae <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f000 f943 	bl	8006532 <HAL_CAN_TxMailbox2CompleteCallback>
 80062ac:	e016      	b.n	80062dc <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80062ae:	69bb      	ldr	r3, [r7, #24]
 80062b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d004      	beq.n	80062c2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80062b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062be:	627b      	str	r3, [r7, #36]	@ 0x24
 80062c0:	e00c      	b.n	80062dc <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80062c2:	69bb      	ldr	r3, [r7, #24]
 80062c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d004      	beq.n	80062d6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80062cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80062d4:	e002      	b.n	80062dc <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f000 f949 	bl	800656e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80062dc:	6a3b      	ldr	r3, [r7, #32]
 80062de:	f003 0308 	and.w	r3, r3, #8
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d00c      	beq.n	8006300 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	f003 0310 	and.w	r3, r3, #16
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d007      	beq.n	8006300 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80062f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80062f6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	2210      	movs	r2, #16
 80062fe:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8006300:	6a3b      	ldr	r3, [r7, #32]
 8006302:	f003 0304 	and.w	r3, r3, #4
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00b      	beq.n	8006322 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	f003 0308 	and.w	r3, r3, #8
 8006310:	2b00      	cmp	r3, #0
 8006312:	d006      	beq.n	8006322 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	2208      	movs	r2, #8
 800631a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f000 f930 	bl	8006582 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8006322:	6a3b      	ldr	r3, [r7, #32]
 8006324:	f003 0302 	and.w	r3, r3, #2
 8006328:	2b00      	cmp	r3, #0
 800632a:	d009      	beq.n	8006340 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	68db      	ldr	r3, [r3, #12]
 8006332:	f003 0303 	and.w	r3, r3, #3
 8006336:	2b00      	cmp	r3, #0
 8006338:	d002      	beq.n	8006340 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f7fb ffa2 	bl	8002284 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006340:	6a3b      	ldr	r3, [r7, #32]
 8006342:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006346:	2b00      	cmp	r3, #0
 8006348:	d00c      	beq.n	8006364 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	f003 0310 	and.w	r3, r3, #16
 8006350:	2b00      	cmp	r3, #0
 8006352:	d007      	beq.n	8006364 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006356:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800635a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	2210      	movs	r2, #16
 8006362:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8006364:	6a3b      	ldr	r3, [r7, #32]
 8006366:	f003 0320 	and.w	r3, r3, #32
 800636a:	2b00      	cmp	r3, #0
 800636c:	d00b      	beq.n	8006386 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	f003 0308 	and.w	r3, r3, #8
 8006374:	2b00      	cmp	r3, #0
 8006376:	d006      	beq.n	8006386 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2208      	movs	r2, #8
 800637e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f000 f912 	bl	80065aa <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8006386:	6a3b      	ldr	r3, [r7, #32]
 8006388:	f003 0310 	and.w	r3, r3, #16
 800638c:	2b00      	cmp	r3, #0
 800638e:	d009      	beq.n	80063a4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	691b      	ldr	r3, [r3, #16]
 8006396:	f003 0303 	and.w	r3, r3, #3
 800639a:	2b00      	cmp	r3, #0
 800639c:	d002      	beq.n	80063a4 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f000 f8f9 	bl	8006596 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80063a4:	6a3b      	ldr	r3, [r7, #32]
 80063a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d00b      	beq.n	80063c6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	f003 0310 	and.w	r3, r3, #16
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d006      	beq.n	80063c6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	2210      	movs	r2, #16
 80063be:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f000 f8fc 	bl	80065be <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80063c6:	6a3b      	ldr	r3, [r7, #32]
 80063c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d00b      	beq.n	80063e8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80063d0:	69fb      	ldr	r3, [r7, #28]
 80063d2:	f003 0308 	and.w	r3, r3, #8
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d006      	beq.n	80063e8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	2208      	movs	r2, #8
 80063e0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f000 f8f5 	bl	80065d2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80063e8:	6a3b      	ldr	r3, [r7, #32]
 80063ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d07b      	beq.n	80064ea <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	f003 0304 	and.w	r3, r3, #4
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d072      	beq.n	80064e2 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80063fc:	6a3b      	ldr	r3, [r7, #32]
 80063fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006402:	2b00      	cmp	r3, #0
 8006404:	d008      	beq.n	8006418 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800640c:	2b00      	cmp	r3, #0
 800640e:	d003      	beq.n	8006418 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006412:	f043 0301 	orr.w	r3, r3, #1
 8006416:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006418:	6a3b      	ldr	r3, [r7, #32]
 800641a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800641e:	2b00      	cmp	r3, #0
 8006420:	d008      	beq.n	8006434 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006428:	2b00      	cmp	r3, #0
 800642a:	d003      	beq.n	8006434 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800642c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800642e:	f043 0302 	orr.w	r3, r3, #2
 8006432:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006434:	6a3b      	ldr	r3, [r7, #32]
 8006436:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800643a:	2b00      	cmp	r3, #0
 800643c:	d008      	beq.n	8006450 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006444:	2b00      	cmp	r3, #0
 8006446:	d003      	beq.n	8006450 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800644a:	f043 0304 	orr.w	r3, r3, #4
 800644e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006450:	6a3b      	ldr	r3, [r7, #32]
 8006452:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006456:	2b00      	cmp	r3, #0
 8006458:	d043      	beq.n	80064e2 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006460:	2b00      	cmp	r3, #0
 8006462:	d03e      	beq.n	80064e2 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800646a:	2b60      	cmp	r3, #96	@ 0x60
 800646c:	d02b      	beq.n	80064c6 <HAL_CAN_IRQHandler+0x32a>
 800646e:	2b60      	cmp	r3, #96	@ 0x60
 8006470:	d82e      	bhi.n	80064d0 <HAL_CAN_IRQHandler+0x334>
 8006472:	2b50      	cmp	r3, #80	@ 0x50
 8006474:	d022      	beq.n	80064bc <HAL_CAN_IRQHandler+0x320>
 8006476:	2b50      	cmp	r3, #80	@ 0x50
 8006478:	d82a      	bhi.n	80064d0 <HAL_CAN_IRQHandler+0x334>
 800647a:	2b40      	cmp	r3, #64	@ 0x40
 800647c:	d019      	beq.n	80064b2 <HAL_CAN_IRQHandler+0x316>
 800647e:	2b40      	cmp	r3, #64	@ 0x40
 8006480:	d826      	bhi.n	80064d0 <HAL_CAN_IRQHandler+0x334>
 8006482:	2b30      	cmp	r3, #48	@ 0x30
 8006484:	d010      	beq.n	80064a8 <HAL_CAN_IRQHandler+0x30c>
 8006486:	2b30      	cmp	r3, #48	@ 0x30
 8006488:	d822      	bhi.n	80064d0 <HAL_CAN_IRQHandler+0x334>
 800648a:	2b10      	cmp	r3, #16
 800648c:	d002      	beq.n	8006494 <HAL_CAN_IRQHandler+0x2f8>
 800648e:	2b20      	cmp	r3, #32
 8006490:	d005      	beq.n	800649e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006492:	e01d      	b.n	80064d0 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006496:	f043 0308 	orr.w	r3, r3, #8
 800649a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800649c:	e019      	b.n	80064d2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800649e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a0:	f043 0310 	orr.w	r3, r3, #16
 80064a4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80064a6:	e014      	b.n	80064d2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80064a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064aa:	f043 0320 	orr.w	r3, r3, #32
 80064ae:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80064b0:	e00f      	b.n	80064d2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80064b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064b8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80064ba:	e00a      	b.n	80064d2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80064bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064c2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80064c4:	e005      	b.n	80064d2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80064c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064cc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80064ce:	e000      	b.n	80064d2 <HAL_CAN_IRQHandler+0x336>
            break;
 80064d0:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	699a      	ldr	r2, [r3, #24]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80064e0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	2204      	movs	r2, #4
 80064e8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80064ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d008      	beq.n	8006502 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80064f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f6:	431a      	orrs	r2, r3
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	f000 f872 	bl	80065e6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006502:	bf00      	nop
 8006504:	3728      	adds	r7, #40	@ 0x28
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}

0800650a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800650a:	b480      	push	{r7}
 800650c:	b083      	sub	sp, #12
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8006512:	bf00      	nop
 8006514:	370c      	adds	r7, #12
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr

0800651e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800651e:	b480      	push	{r7}
 8006520:	b083      	sub	sp, #12
 8006522:	af00      	add	r7, sp, #0
 8006524:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8006526:	bf00      	nop
 8006528:	370c      	adds	r7, #12
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr

08006532 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006532:	b480      	push	{r7}
 8006534:	b083      	sub	sp, #12
 8006536:	af00      	add	r7, sp, #0
 8006538:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800653a:	bf00      	nop
 800653c:	370c      	adds	r7, #12
 800653e:	46bd      	mov	sp, r7
 8006540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006544:	4770      	bx	lr

08006546 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006546:	b480      	push	{r7}
 8006548:	b083      	sub	sp, #12
 800654a:	af00      	add	r7, sp, #0
 800654c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800654e:	bf00      	nop
 8006550:	370c      	adds	r7, #12
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr

0800655a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800655a:	b480      	push	{r7}
 800655c:	b083      	sub	sp, #12
 800655e:	af00      	add	r7, sp, #0
 8006560:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006562:	bf00      	nop
 8006564:	370c      	adds	r7, #12
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr

0800656e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800656e:	b480      	push	{r7}
 8006570:	b083      	sub	sp, #12
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006576:	bf00      	nop
 8006578:	370c      	adds	r7, #12
 800657a:	46bd      	mov	sp, r7
 800657c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006580:	4770      	bx	lr

08006582 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006582:	b480      	push	{r7}
 8006584:	b083      	sub	sp, #12
 8006586:	af00      	add	r7, sp, #0
 8006588:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800658a:	bf00      	nop
 800658c:	370c      	adds	r7, #12
 800658e:	46bd      	mov	sp, r7
 8006590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006594:	4770      	bx	lr

08006596 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006596:	b480      	push	{r7}
 8006598:	b083      	sub	sp, #12
 800659a:	af00      	add	r7, sp, #0
 800659c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800659e:	bf00      	nop
 80065a0:	370c      	adds	r7, #12
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr

080065aa <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80065aa:	b480      	push	{r7}
 80065ac:	b083      	sub	sp, #12
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80065b2:	bf00      	nop
 80065b4:	370c      	adds	r7, #12
 80065b6:	46bd      	mov	sp, r7
 80065b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065bc:	4770      	bx	lr

080065be <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80065be:	b480      	push	{r7}
 80065c0:	b083      	sub	sp, #12
 80065c2:	af00      	add	r7, sp, #0
 80065c4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80065c6:	bf00      	nop
 80065c8:	370c      	adds	r7, #12
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr

080065d2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80065d2:	b480      	push	{r7}
 80065d4:	b083      	sub	sp, #12
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80065da:	bf00      	nop
 80065dc:	370c      	adds	r7, #12
 80065de:	46bd      	mov	sp, r7
 80065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e4:	4770      	bx	lr

080065e6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80065e6:	b480      	push	{r7}
 80065e8:	b083      	sub	sp, #12
 80065ea:	af00      	add	r7, sp, #0
 80065ec:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80065ee:	bf00      	nop
 80065f0:	370c      	adds	r7, #12
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr
	...

080065fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b085      	sub	sp, #20
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f003 0307 	and.w	r3, r3, #7
 800660a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800660c:	4b0c      	ldr	r3, [pc, #48]	@ (8006640 <__NVIC_SetPriorityGrouping+0x44>)
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006612:	68ba      	ldr	r2, [r7, #8]
 8006614:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006618:	4013      	ands	r3, r2
 800661a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006624:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006628:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800662c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800662e:	4a04      	ldr	r2, [pc, #16]	@ (8006640 <__NVIC_SetPriorityGrouping+0x44>)
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	60d3      	str	r3, [r2, #12]
}
 8006634:	bf00      	nop
 8006636:	3714      	adds	r7, #20
 8006638:	46bd      	mov	sp, r7
 800663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663e:	4770      	bx	lr
 8006640:	e000ed00 	.word	0xe000ed00

08006644 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006644:	b480      	push	{r7}
 8006646:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006648:	4b04      	ldr	r3, [pc, #16]	@ (800665c <__NVIC_GetPriorityGrouping+0x18>)
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	0a1b      	lsrs	r3, r3, #8
 800664e:	f003 0307 	and.w	r3, r3, #7
}
 8006652:	4618      	mov	r0, r3
 8006654:	46bd      	mov	sp, r7
 8006656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665a:	4770      	bx	lr
 800665c:	e000ed00 	.word	0xe000ed00

08006660 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	4603      	mov	r3, r0
 8006668:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800666a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800666e:	2b00      	cmp	r3, #0
 8006670:	db0b      	blt.n	800668a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006672:	79fb      	ldrb	r3, [r7, #7]
 8006674:	f003 021f 	and.w	r2, r3, #31
 8006678:	4907      	ldr	r1, [pc, #28]	@ (8006698 <__NVIC_EnableIRQ+0x38>)
 800667a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800667e:	095b      	lsrs	r3, r3, #5
 8006680:	2001      	movs	r0, #1
 8006682:	fa00 f202 	lsl.w	r2, r0, r2
 8006686:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800668a:	bf00      	nop
 800668c:	370c      	adds	r7, #12
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr
 8006696:	bf00      	nop
 8006698:	e000e100 	.word	0xe000e100

0800669c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800669c:	b480      	push	{r7}
 800669e:	b083      	sub	sp, #12
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	4603      	mov	r3, r0
 80066a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80066a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	db12      	blt.n	80066d4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80066ae:	79fb      	ldrb	r3, [r7, #7]
 80066b0:	f003 021f 	and.w	r2, r3, #31
 80066b4:	490a      	ldr	r1, [pc, #40]	@ (80066e0 <__NVIC_DisableIRQ+0x44>)
 80066b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066ba:	095b      	lsrs	r3, r3, #5
 80066bc:	2001      	movs	r0, #1
 80066be:	fa00 f202 	lsl.w	r2, r0, r2
 80066c2:	3320      	adds	r3, #32
 80066c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80066c8:	f3bf 8f4f 	dsb	sy
}
 80066cc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80066ce:	f3bf 8f6f 	isb	sy
}
 80066d2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80066d4:	bf00      	nop
 80066d6:	370c      	adds	r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr
 80066e0:	e000e100 	.word	0xe000e100

080066e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b083      	sub	sp, #12
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	4603      	mov	r3, r0
 80066ec:	6039      	str	r1, [r7, #0]
 80066ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80066f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	db0a      	blt.n	800670e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	b2da      	uxtb	r2, r3
 80066fc:	490c      	ldr	r1, [pc, #48]	@ (8006730 <__NVIC_SetPriority+0x4c>)
 80066fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006702:	0112      	lsls	r2, r2, #4
 8006704:	b2d2      	uxtb	r2, r2
 8006706:	440b      	add	r3, r1
 8006708:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800670c:	e00a      	b.n	8006724 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	b2da      	uxtb	r2, r3
 8006712:	4908      	ldr	r1, [pc, #32]	@ (8006734 <__NVIC_SetPriority+0x50>)
 8006714:	79fb      	ldrb	r3, [r7, #7]
 8006716:	f003 030f 	and.w	r3, r3, #15
 800671a:	3b04      	subs	r3, #4
 800671c:	0112      	lsls	r2, r2, #4
 800671e:	b2d2      	uxtb	r2, r2
 8006720:	440b      	add	r3, r1
 8006722:	761a      	strb	r2, [r3, #24]
}
 8006724:	bf00      	nop
 8006726:	370c      	adds	r7, #12
 8006728:	46bd      	mov	sp, r7
 800672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672e:	4770      	bx	lr
 8006730:	e000e100 	.word	0xe000e100
 8006734:	e000ed00 	.word	0xe000ed00

08006738 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006738:	b480      	push	{r7}
 800673a:	b089      	sub	sp, #36	@ 0x24
 800673c:	af00      	add	r7, sp, #0
 800673e:	60f8      	str	r0, [r7, #12]
 8006740:	60b9      	str	r1, [r7, #8]
 8006742:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f003 0307 	and.w	r3, r3, #7
 800674a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800674c:	69fb      	ldr	r3, [r7, #28]
 800674e:	f1c3 0307 	rsb	r3, r3, #7
 8006752:	2b04      	cmp	r3, #4
 8006754:	bf28      	it	cs
 8006756:	2304      	movcs	r3, #4
 8006758:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800675a:	69fb      	ldr	r3, [r7, #28]
 800675c:	3304      	adds	r3, #4
 800675e:	2b06      	cmp	r3, #6
 8006760:	d902      	bls.n	8006768 <NVIC_EncodePriority+0x30>
 8006762:	69fb      	ldr	r3, [r7, #28]
 8006764:	3b03      	subs	r3, #3
 8006766:	e000      	b.n	800676a <NVIC_EncodePriority+0x32>
 8006768:	2300      	movs	r3, #0
 800676a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800676c:	f04f 32ff 	mov.w	r2, #4294967295
 8006770:	69bb      	ldr	r3, [r7, #24]
 8006772:	fa02 f303 	lsl.w	r3, r2, r3
 8006776:	43da      	mvns	r2, r3
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	401a      	ands	r2, r3
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006780:	f04f 31ff 	mov.w	r1, #4294967295
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	fa01 f303 	lsl.w	r3, r1, r3
 800678a:	43d9      	mvns	r1, r3
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006790:	4313      	orrs	r3, r2
         );
}
 8006792:	4618      	mov	r0, r3
 8006794:	3724      	adds	r7, #36	@ 0x24
 8006796:	46bd      	mov	sp, r7
 8006798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679c:	4770      	bx	lr
	...

080067a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b082      	sub	sp, #8
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	3b01      	subs	r3, #1
 80067ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067b0:	d301      	bcc.n	80067b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80067b2:	2301      	movs	r3, #1
 80067b4:	e00f      	b.n	80067d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80067b6:	4a0a      	ldr	r2, [pc, #40]	@ (80067e0 <SysTick_Config+0x40>)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	3b01      	subs	r3, #1
 80067bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80067be:	210f      	movs	r1, #15
 80067c0:	f04f 30ff 	mov.w	r0, #4294967295
 80067c4:	f7ff ff8e 	bl	80066e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80067c8:	4b05      	ldr	r3, [pc, #20]	@ (80067e0 <SysTick_Config+0x40>)
 80067ca:	2200      	movs	r2, #0
 80067cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80067ce:	4b04      	ldr	r3, [pc, #16]	@ (80067e0 <SysTick_Config+0x40>)
 80067d0:	2207      	movs	r2, #7
 80067d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80067d4:	2300      	movs	r3, #0
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3708      	adds	r7, #8
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	bf00      	nop
 80067e0:	e000e010 	.word	0xe000e010

080067e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b082      	sub	sp, #8
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f7ff ff05 	bl	80065fc <__NVIC_SetPriorityGrouping>
}
 80067f2:	bf00      	nop
 80067f4:	3708      	adds	r7, #8
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}

080067fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80067fa:	b580      	push	{r7, lr}
 80067fc:	b086      	sub	sp, #24
 80067fe:	af00      	add	r7, sp, #0
 8006800:	4603      	mov	r3, r0
 8006802:	60b9      	str	r1, [r7, #8]
 8006804:	607a      	str	r2, [r7, #4]
 8006806:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006808:	2300      	movs	r3, #0
 800680a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800680c:	f7ff ff1a 	bl	8006644 <__NVIC_GetPriorityGrouping>
 8006810:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	68b9      	ldr	r1, [r7, #8]
 8006816:	6978      	ldr	r0, [r7, #20]
 8006818:	f7ff ff8e 	bl	8006738 <NVIC_EncodePriority>
 800681c:	4602      	mov	r2, r0
 800681e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006822:	4611      	mov	r1, r2
 8006824:	4618      	mov	r0, r3
 8006826:	f7ff ff5d 	bl	80066e4 <__NVIC_SetPriority>
}
 800682a:	bf00      	nop
 800682c:	3718      	adds	r7, #24
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}

08006832 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006832:	b580      	push	{r7, lr}
 8006834:	b082      	sub	sp, #8
 8006836:	af00      	add	r7, sp, #0
 8006838:	4603      	mov	r3, r0
 800683a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800683c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006840:	4618      	mov	r0, r3
 8006842:	f7ff ff0d 	bl	8006660 <__NVIC_EnableIRQ>
}
 8006846:	bf00      	nop
 8006848:	3708      	adds	r7, #8
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}

0800684e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800684e:	b580      	push	{r7, lr}
 8006850:	b082      	sub	sp, #8
 8006852:	af00      	add	r7, sp, #0
 8006854:	4603      	mov	r3, r0
 8006856:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800685c:	4618      	mov	r0, r3
 800685e:	f7ff ff1d 	bl	800669c <__NVIC_DisableIRQ>
}
 8006862:	bf00      	nop
 8006864:	3708      	adds	r7, #8
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}

0800686a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800686a:	b580      	push	{r7, lr}
 800686c:	b082      	sub	sp, #8
 800686e:	af00      	add	r7, sp, #0
 8006870:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f7ff ff94 	bl	80067a0 <SysTick_Config>
 8006878:	4603      	mov	r3, r0
}
 800687a:	4618      	mov	r0, r3
 800687c:	3708      	adds	r7, #8
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}

08006882 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006882:	b580      	push	{r7, lr}
 8006884:	b082      	sub	sp, #8
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d101      	bne.n	8006894 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	e00e      	b.n	80068b2 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	795b      	ldrb	r3, [r3, #5]
 8006898:	b2db      	uxtb	r3, r3
 800689a:	2b00      	cmp	r3, #0
 800689c:	d105      	bne.n	80068aa <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2200      	movs	r2, #0
 80068a2:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f7fd fa7d 	bl	8003da4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2201      	movs	r2, #1
 80068ae:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80068b0:	2300      	movs	r3, #0
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3708      	adds	r7, #8
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}
	...

080068bc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b086      	sub	sp, #24
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80068c4:	2300      	movs	r3, #0
 80068c6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80068c8:	f7fe fb22 	bl	8004f10 <HAL_GetTick>
 80068cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d101      	bne.n	80068d8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80068d4:	2301      	movs	r3, #1
 80068d6:	e099      	b.n	8006a0c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2202      	movs	r2, #2
 80068dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	681a      	ldr	r2, [r3, #0]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f022 0201 	bic.w	r2, r2, #1
 80068f6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80068f8:	e00f      	b.n	800691a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80068fa:	f7fe fb09 	bl	8004f10 <HAL_GetTick>
 80068fe:	4602      	mov	r2, r0
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	1ad3      	subs	r3, r2, r3
 8006904:	2b05      	cmp	r3, #5
 8006906:	d908      	bls.n	800691a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2220      	movs	r2, #32
 800690c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2203      	movs	r2, #3
 8006912:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006916:	2303      	movs	r3, #3
 8006918:	e078      	b.n	8006a0c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f003 0301 	and.w	r3, r3, #1
 8006924:	2b00      	cmp	r3, #0
 8006926:	d1e8      	bne.n	80068fa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006930:	697a      	ldr	r2, [r7, #20]
 8006932:	4b38      	ldr	r3, [pc, #224]	@ (8006a14 <HAL_DMA_Init+0x158>)
 8006934:	4013      	ands	r3, r2
 8006936:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	685a      	ldr	r2, [r3, #4]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006946:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	691b      	ldr	r3, [r3, #16]
 800694c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006952:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	699b      	ldr	r3, [r3, #24]
 8006958:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800695e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6a1b      	ldr	r3, [r3, #32]
 8006964:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006966:	697a      	ldr	r2, [r7, #20]
 8006968:	4313      	orrs	r3, r2
 800696a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006970:	2b04      	cmp	r3, #4
 8006972:	d107      	bne.n	8006984 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800697c:	4313      	orrs	r3, r2
 800697e:	697a      	ldr	r2, [r7, #20]
 8006980:	4313      	orrs	r3, r2
 8006982:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	697a      	ldr	r2, [r7, #20]
 800698a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	f023 0307 	bic.w	r3, r3, #7
 800699a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069a0:	697a      	ldr	r2, [r7, #20]
 80069a2:	4313      	orrs	r3, r2
 80069a4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069aa:	2b04      	cmp	r3, #4
 80069ac:	d117      	bne.n	80069de <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b2:	697a      	ldr	r2, [r7, #20]
 80069b4:	4313      	orrs	r3, r2
 80069b6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d00e      	beq.n	80069de <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f000 fa89 	bl	8006ed8 <DMA_CheckFifoParam>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d008      	beq.n	80069de <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2240      	movs	r2, #64	@ 0x40
 80069d0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2201      	movs	r2, #1
 80069d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80069da:	2301      	movs	r3, #1
 80069dc:	e016      	b.n	8006a0c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	697a      	ldr	r2, [r7, #20]
 80069e4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f000 fa40 	bl	8006e6c <DMA_CalcBaseAndBitshift>
 80069ec:	4603      	mov	r3, r0
 80069ee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069f4:	223f      	movs	r2, #63	@ 0x3f
 80069f6:	409a      	lsls	r2, r3
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2200      	movs	r2, #0
 8006a00:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2201      	movs	r2, #1
 8006a06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3718      	adds	r7, #24
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}
 8006a14:	f010803f 	.word	0xf010803f

08006a18 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a24:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006a26:	f7fe fa73 	bl	8004f10 <HAL_GetTick>
 8006a2a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	2b02      	cmp	r3, #2
 8006a36:	d008      	beq.n	8006a4a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2280      	movs	r2, #128	@ 0x80
 8006a3c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	e052      	b.n	8006af0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	681a      	ldr	r2, [r3, #0]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f022 0216 	bic.w	r2, r2, #22
 8006a58:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	695a      	ldr	r2, [r3, #20]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006a68:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d103      	bne.n	8006a7a <HAL_DMA_Abort+0x62>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d007      	beq.n	8006a8a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f022 0208 	bic.w	r2, r2, #8
 8006a88:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	681a      	ldr	r2, [r3, #0]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f022 0201 	bic.w	r2, r2, #1
 8006a98:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a9a:	e013      	b.n	8006ac4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006a9c:	f7fe fa38 	bl	8004f10 <HAL_GetTick>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	1ad3      	subs	r3, r2, r3
 8006aa6:	2b05      	cmp	r3, #5
 8006aa8:	d90c      	bls.n	8006ac4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2220      	movs	r2, #32
 8006aae:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2203      	movs	r2, #3
 8006ab4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006ac0:	2303      	movs	r3, #3
 8006ac2:	e015      	b.n	8006af0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 0301 	and.w	r3, r3, #1
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d1e4      	bne.n	8006a9c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ad6:	223f      	movs	r2, #63	@ 0x3f
 8006ad8:	409a      	lsls	r2, r3
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006aee:	2300      	movs	r3, #0
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3710      	adds	r7, #16
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}

08006af8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b083      	sub	sp, #12
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006b06:	b2db      	uxtb	r3, r3
 8006b08:	2b02      	cmp	r3, #2
 8006b0a:	d004      	beq.n	8006b16 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2280      	movs	r2, #128	@ 0x80
 8006b10:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006b12:	2301      	movs	r3, #1
 8006b14:	e00c      	b.n	8006b30 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2205      	movs	r2, #5
 8006b1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f022 0201 	bic.w	r2, r2, #1
 8006b2c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006b2e:	2300      	movs	r3, #0
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b086      	sub	sp, #24
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006b44:	2300      	movs	r3, #0
 8006b46:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006b48:	4b8e      	ldr	r3, [pc, #568]	@ (8006d84 <HAL_DMA_IRQHandler+0x248>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a8e      	ldr	r2, [pc, #568]	@ (8006d88 <HAL_DMA_IRQHandler+0x24c>)
 8006b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8006b52:	0a9b      	lsrs	r3, r3, #10
 8006b54:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b5a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b66:	2208      	movs	r2, #8
 8006b68:	409a      	lsls	r2, r3
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	4013      	ands	r3, r2
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d01a      	beq.n	8006ba8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f003 0304 	and.w	r3, r3, #4
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d013      	beq.n	8006ba8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f022 0204 	bic.w	r2, r2, #4
 8006b8e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b94:	2208      	movs	r2, #8
 8006b96:	409a      	lsls	r2, r3
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ba0:	f043 0201 	orr.w	r2, r3, #1
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bac:	2201      	movs	r2, #1
 8006bae:	409a      	lsls	r2, r3
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	4013      	ands	r3, r2
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d012      	beq.n	8006bde <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	695b      	ldr	r3, [r3, #20]
 8006bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d00b      	beq.n	8006bde <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bca:	2201      	movs	r2, #1
 8006bcc:	409a      	lsls	r2, r3
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bd6:	f043 0202 	orr.w	r2, r3, #2
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006be2:	2204      	movs	r2, #4
 8006be4:	409a      	lsls	r2, r3
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	4013      	ands	r3, r2
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d012      	beq.n	8006c14 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f003 0302 	and.w	r3, r3, #2
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d00b      	beq.n	8006c14 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c00:	2204      	movs	r2, #4
 8006c02:	409a      	lsls	r2, r3
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c0c:	f043 0204 	orr.w	r2, r3, #4
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c18:	2210      	movs	r2, #16
 8006c1a:	409a      	lsls	r2, r3
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	4013      	ands	r3, r2
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d043      	beq.n	8006cac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f003 0308 	and.w	r3, r3, #8
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d03c      	beq.n	8006cac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c36:	2210      	movs	r2, #16
 8006c38:	409a      	lsls	r2, r3
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d018      	beq.n	8006c7e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d108      	bne.n	8006c6c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d024      	beq.n	8006cac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	4798      	blx	r3
 8006c6a:	e01f      	b.n	8006cac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d01b      	beq.n	8006cac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	4798      	blx	r3
 8006c7c:	e016      	b.n	8006cac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d107      	bne.n	8006c9c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f022 0208 	bic.w	r2, r2, #8
 8006c9a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d003      	beq.n	8006cac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cb0:	2220      	movs	r2, #32
 8006cb2:	409a      	lsls	r2, r3
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	4013      	ands	r3, r2
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	f000 808f 	beq.w	8006ddc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 0310 	and.w	r3, r3, #16
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	f000 8087 	beq.w	8006ddc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cd2:	2220      	movs	r2, #32
 8006cd4:	409a      	lsls	r2, r3
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	2b05      	cmp	r3, #5
 8006ce4:	d136      	bne.n	8006d54 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	681a      	ldr	r2, [r3, #0]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f022 0216 	bic.w	r2, r2, #22
 8006cf4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	695a      	ldr	r2, [r3, #20]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d04:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d103      	bne.n	8006d16 <HAL_DMA_IRQHandler+0x1da>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d007      	beq.n	8006d26 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f022 0208 	bic.w	r2, r2, #8
 8006d24:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d2a:	223f      	movs	r2, #63	@ 0x3f
 8006d2c:	409a      	lsls	r2, r3
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2201      	movs	r2, #1
 8006d36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d07e      	beq.n	8006e48 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	4798      	blx	r3
        }
        return;
 8006d52:	e079      	b.n	8006e48 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d01d      	beq.n	8006d9e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d10d      	bne.n	8006d8c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d031      	beq.n	8006ddc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d7c:	6878      	ldr	r0, [r7, #4]
 8006d7e:	4798      	blx	r3
 8006d80:	e02c      	b.n	8006ddc <HAL_DMA_IRQHandler+0x2a0>
 8006d82:	bf00      	nop
 8006d84:	200000f0 	.word	0x200000f0
 8006d88:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d023      	beq.n	8006ddc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d98:	6878      	ldr	r0, [r7, #4]
 8006d9a:	4798      	blx	r3
 8006d9c:	e01e      	b.n	8006ddc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d10f      	bne.n	8006dcc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	681a      	ldr	r2, [r3, #0]
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f022 0210 	bic.w	r2, r2, #16
 8006dba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d003      	beq.n	8006ddc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d032      	beq.n	8006e4a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006de8:	f003 0301 	and.w	r3, r3, #1
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d022      	beq.n	8006e36 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2205      	movs	r2, #5
 8006df4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f022 0201 	bic.w	r2, r2, #1
 8006e06:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	3301      	adds	r3, #1
 8006e0c:	60bb      	str	r3, [r7, #8]
 8006e0e:	697a      	ldr	r2, [r7, #20]
 8006e10:	429a      	cmp	r2, r3
 8006e12:	d307      	bcc.n	8006e24 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f003 0301 	and.w	r3, r3, #1
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d1f2      	bne.n	8006e08 <HAL_DMA_IRQHandler+0x2cc>
 8006e22:	e000      	b.n	8006e26 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006e24:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2201      	movs	r2, #1
 8006e2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2200      	movs	r2, #0
 8006e32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d005      	beq.n	8006e4a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	4798      	blx	r3
 8006e46:	e000      	b.n	8006e4a <HAL_DMA_IRQHandler+0x30e>
        return;
 8006e48:	bf00      	nop
    }
  }
}
 8006e4a:	3718      	adds	r7, #24
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}

08006e50 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006e5e:	b2db      	uxtb	r3, r3
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	370c      	adds	r7, #12
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr

08006e6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	3b10      	subs	r3, #16
 8006e7c:	4a14      	ldr	r2, [pc, #80]	@ (8006ed0 <DMA_CalcBaseAndBitshift+0x64>)
 8006e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e82:	091b      	lsrs	r3, r3, #4
 8006e84:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006e86:	4a13      	ldr	r2, [pc, #76]	@ (8006ed4 <DMA_CalcBaseAndBitshift+0x68>)
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	4413      	add	r3, r2
 8006e8c:	781b      	ldrb	r3, [r3, #0]
 8006e8e:	461a      	mov	r2, r3
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2b03      	cmp	r3, #3
 8006e98:	d909      	bls.n	8006eae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006ea2:	f023 0303 	bic.w	r3, r3, #3
 8006ea6:	1d1a      	adds	r2, r3, #4
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	659a      	str	r2, [r3, #88]	@ 0x58
 8006eac:	e007      	b.n	8006ebe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006eb6:	f023 0303 	bic.w	r3, r3, #3
 8006eba:	687a      	ldr	r2, [r7, #4]
 8006ebc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	3714      	adds	r7, #20
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ecc:	4770      	bx	lr
 8006ece:	bf00      	nop
 8006ed0:	aaaaaaab 	.word	0xaaaaaaab
 8006ed4:	08011274 	.word	0x08011274

08006ed8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b085      	sub	sp, #20
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ee8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	699b      	ldr	r3, [r3, #24]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d11f      	bne.n	8006f32 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	2b03      	cmp	r3, #3
 8006ef6:	d856      	bhi.n	8006fa6 <DMA_CheckFifoParam+0xce>
 8006ef8:	a201      	add	r2, pc, #4	@ (adr r2, 8006f00 <DMA_CheckFifoParam+0x28>)
 8006efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006efe:	bf00      	nop
 8006f00:	08006f11 	.word	0x08006f11
 8006f04:	08006f23 	.word	0x08006f23
 8006f08:	08006f11 	.word	0x08006f11
 8006f0c:	08006fa7 	.word	0x08006fa7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d046      	beq.n	8006faa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f20:	e043      	b.n	8006faa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f26:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006f2a:	d140      	bne.n	8006fae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f30:	e03d      	b.n	8006fae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	699b      	ldr	r3, [r3, #24]
 8006f36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f3a:	d121      	bne.n	8006f80 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	2b03      	cmp	r3, #3
 8006f40:	d837      	bhi.n	8006fb2 <DMA_CheckFifoParam+0xda>
 8006f42:	a201      	add	r2, pc, #4	@ (adr r2, 8006f48 <DMA_CheckFifoParam+0x70>)
 8006f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f48:	08006f59 	.word	0x08006f59
 8006f4c:	08006f5f 	.word	0x08006f5f
 8006f50:	08006f59 	.word	0x08006f59
 8006f54:	08006f71 	.word	0x08006f71
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	73fb      	strb	r3, [r7, #15]
      break;
 8006f5c:	e030      	b.n	8006fc0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f62:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d025      	beq.n	8006fb6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f6e:	e022      	b.n	8006fb6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f74:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006f78:	d11f      	bne.n	8006fba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006f7e:	e01c      	b.n	8006fba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	2b02      	cmp	r3, #2
 8006f84:	d903      	bls.n	8006f8e <DMA_CheckFifoParam+0xb6>
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	2b03      	cmp	r3, #3
 8006f8a:	d003      	beq.n	8006f94 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006f8c:	e018      	b.n	8006fc0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006f8e:	2301      	movs	r3, #1
 8006f90:	73fb      	strb	r3, [r7, #15]
      break;
 8006f92:	e015      	b.n	8006fc0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d00e      	beq.n	8006fbe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	73fb      	strb	r3, [r7, #15]
      break;
 8006fa4:	e00b      	b.n	8006fbe <DMA_CheckFifoParam+0xe6>
      break;
 8006fa6:	bf00      	nop
 8006fa8:	e00a      	b.n	8006fc0 <DMA_CheckFifoParam+0xe8>
      break;
 8006faa:	bf00      	nop
 8006fac:	e008      	b.n	8006fc0 <DMA_CheckFifoParam+0xe8>
      break;
 8006fae:	bf00      	nop
 8006fb0:	e006      	b.n	8006fc0 <DMA_CheckFifoParam+0xe8>
      break;
 8006fb2:	bf00      	nop
 8006fb4:	e004      	b.n	8006fc0 <DMA_CheckFifoParam+0xe8>
      break;
 8006fb6:	bf00      	nop
 8006fb8:	e002      	b.n	8006fc0 <DMA_CheckFifoParam+0xe8>
      break;   
 8006fba:	bf00      	nop
 8006fbc:	e000      	b.n	8006fc0 <DMA_CheckFifoParam+0xe8>
      break;
 8006fbe:	bf00      	nop
    }
  } 
  
  return status; 
 8006fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3714      	adds	r7, #20
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr
 8006fce:	bf00      	nop

08006fd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b089      	sub	sp, #36	@ 0x24
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	61fb      	str	r3, [r7, #28]
 8006fea:	e16b      	b.n	80072c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006fec:	2201      	movs	r2, #1
 8006fee:	69fb      	ldr	r3, [r7, #28]
 8006ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	697a      	ldr	r2, [r7, #20]
 8006ffc:	4013      	ands	r3, r2
 8006ffe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007000:	693a      	ldr	r2, [r7, #16]
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	429a      	cmp	r2, r3
 8007006:	f040 815a 	bne.w	80072be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	f003 0303 	and.w	r3, r3, #3
 8007012:	2b01      	cmp	r3, #1
 8007014:	d005      	beq.n	8007022 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800701e:	2b02      	cmp	r3, #2
 8007020:	d130      	bne.n	8007084 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007028:	69fb      	ldr	r3, [r7, #28]
 800702a:	005b      	lsls	r3, r3, #1
 800702c:	2203      	movs	r2, #3
 800702e:	fa02 f303 	lsl.w	r3, r2, r3
 8007032:	43db      	mvns	r3, r3
 8007034:	69ba      	ldr	r2, [r7, #24]
 8007036:	4013      	ands	r3, r2
 8007038:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	68da      	ldr	r2, [r3, #12]
 800703e:	69fb      	ldr	r3, [r7, #28]
 8007040:	005b      	lsls	r3, r3, #1
 8007042:	fa02 f303 	lsl.w	r3, r2, r3
 8007046:	69ba      	ldr	r2, [r7, #24]
 8007048:	4313      	orrs	r3, r2
 800704a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	69ba      	ldr	r2, [r7, #24]
 8007050:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007058:	2201      	movs	r2, #1
 800705a:	69fb      	ldr	r3, [r7, #28]
 800705c:	fa02 f303 	lsl.w	r3, r2, r3
 8007060:	43db      	mvns	r3, r3
 8007062:	69ba      	ldr	r2, [r7, #24]
 8007064:	4013      	ands	r3, r2
 8007066:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	091b      	lsrs	r3, r3, #4
 800706e:	f003 0201 	and.w	r2, r3, #1
 8007072:	69fb      	ldr	r3, [r7, #28]
 8007074:	fa02 f303 	lsl.w	r3, r2, r3
 8007078:	69ba      	ldr	r2, [r7, #24]
 800707a:	4313      	orrs	r3, r2
 800707c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	69ba      	ldr	r2, [r7, #24]
 8007082:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	f003 0303 	and.w	r3, r3, #3
 800708c:	2b03      	cmp	r3, #3
 800708e:	d017      	beq.n	80070c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	68db      	ldr	r3, [r3, #12]
 8007094:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007096:	69fb      	ldr	r3, [r7, #28]
 8007098:	005b      	lsls	r3, r3, #1
 800709a:	2203      	movs	r2, #3
 800709c:	fa02 f303 	lsl.w	r3, r2, r3
 80070a0:	43db      	mvns	r3, r3
 80070a2:	69ba      	ldr	r2, [r7, #24]
 80070a4:	4013      	ands	r3, r2
 80070a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	689a      	ldr	r2, [r3, #8]
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	005b      	lsls	r3, r3, #1
 80070b0:	fa02 f303 	lsl.w	r3, r2, r3
 80070b4:	69ba      	ldr	r2, [r7, #24]
 80070b6:	4313      	orrs	r3, r2
 80070b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	69ba      	ldr	r2, [r7, #24]
 80070be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	f003 0303 	and.w	r3, r3, #3
 80070c8:	2b02      	cmp	r3, #2
 80070ca:	d123      	bne.n	8007114 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80070cc:	69fb      	ldr	r3, [r7, #28]
 80070ce:	08da      	lsrs	r2, r3, #3
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	3208      	adds	r2, #8
 80070d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80070da:	69fb      	ldr	r3, [r7, #28]
 80070dc:	f003 0307 	and.w	r3, r3, #7
 80070e0:	009b      	lsls	r3, r3, #2
 80070e2:	220f      	movs	r2, #15
 80070e4:	fa02 f303 	lsl.w	r3, r2, r3
 80070e8:	43db      	mvns	r3, r3
 80070ea:	69ba      	ldr	r2, [r7, #24]
 80070ec:	4013      	ands	r3, r2
 80070ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	691a      	ldr	r2, [r3, #16]
 80070f4:	69fb      	ldr	r3, [r7, #28]
 80070f6:	f003 0307 	and.w	r3, r3, #7
 80070fa:	009b      	lsls	r3, r3, #2
 80070fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007100:	69ba      	ldr	r2, [r7, #24]
 8007102:	4313      	orrs	r3, r2
 8007104:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	08da      	lsrs	r2, r3, #3
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	3208      	adds	r2, #8
 800710e:	69b9      	ldr	r1, [r7, #24]
 8007110:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	005b      	lsls	r3, r3, #1
 800711e:	2203      	movs	r2, #3
 8007120:	fa02 f303 	lsl.w	r3, r2, r3
 8007124:	43db      	mvns	r3, r3
 8007126:	69ba      	ldr	r2, [r7, #24]
 8007128:	4013      	ands	r3, r2
 800712a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	f003 0203 	and.w	r2, r3, #3
 8007134:	69fb      	ldr	r3, [r7, #28]
 8007136:	005b      	lsls	r3, r3, #1
 8007138:	fa02 f303 	lsl.w	r3, r2, r3
 800713c:	69ba      	ldr	r2, [r7, #24]
 800713e:	4313      	orrs	r3, r2
 8007140:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	69ba      	ldr	r2, [r7, #24]
 8007146:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007150:	2b00      	cmp	r3, #0
 8007152:	f000 80b4 	beq.w	80072be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007156:	2300      	movs	r3, #0
 8007158:	60fb      	str	r3, [r7, #12]
 800715a:	4b60      	ldr	r3, [pc, #384]	@ (80072dc <HAL_GPIO_Init+0x30c>)
 800715c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800715e:	4a5f      	ldr	r2, [pc, #380]	@ (80072dc <HAL_GPIO_Init+0x30c>)
 8007160:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007164:	6453      	str	r3, [r2, #68]	@ 0x44
 8007166:	4b5d      	ldr	r3, [pc, #372]	@ (80072dc <HAL_GPIO_Init+0x30c>)
 8007168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800716a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800716e:	60fb      	str	r3, [r7, #12]
 8007170:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007172:	4a5b      	ldr	r2, [pc, #364]	@ (80072e0 <HAL_GPIO_Init+0x310>)
 8007174:	69fb      	ldr	r3, [r7, #28]
 8007176:	089b      	lsrs	r3, r3, #2
 8007178:	3302      	adds	r3, #2
 800717a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800717e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007180:	69fb      	ldr	r3, [r7, #28]
 8007182:	f003 0303 	and.w	r3, r3, #3
 8007186:	009b      	lsls	r3, r3, #2
 8007188:	220f      	movs	r2, #15
 800718a:	fa02 f303 	lsl.w	r3, r2, r3
 800718e:	43db      	mvns	r3, r3
 8007190:	69ba      	ldr	r2, [r7, #24]
 8007192:	4013      	ands	r3, r2
 8007194:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	4a52      	ldr	r2, [pc, #328]	@ (80072e4 <HAL_GPIO_Init+0x314>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d02b      	beq.n	80071f6 <HAL_GPIO_Init+0x226>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	4a51      	ldr	r2, [pc, #324]	@ (80072e8 <HAL_GPIO_Init+0x318>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d025      	beq.n	80071f2 <HAL_GPIO_Init+0x222>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	4a50      	ldr	r2, [pc, #320]	@ (80072ec <HAL_GPIO_Init+0x31c>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d01f      	beq.n	80071ee <HAL_GPIO_Init+0x21e>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	4a4f      	ldr	r2, [pc, #316]	@ (80072f0 <HAL_GPIO_Init+0x320>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d019      	beq.n	80071ea <HAL_GPIO_Init+0x21a>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	4a4e      	ldr	r2, [pc, #312]	@ (80072f4 <HAL_GPIO_Init+0x324>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d013      	beq.n	80071e6 <HAL_GPIO_Init+0x216>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	4a4d      	ldr	r2, [pc, #308]	@ (80072f8 <HAL_GPIO_Init+0x328>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d00d      	beq.n	80071e2 <HAL_GPIO_Init+0x212>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	4a4c      	ldr	r2, [pc, #304]	@ (80072fc <HAL_GPIO_Init+0x32c>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d007      	beq.n	80071de <HAL_GPIO_Init+0x20e>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	4a4b      	ldr	r2, [pc, #300]	@ (8007300 <HAL_GPIO_Init+0x330>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d101      	bne.n	80071da <HAL_GPIO_Init+0x20a>
 80071d6:	2307      	movs	r3, #7
 80071d8:	e00e      	b.n	80071f8 <HAL_GPIO_Init+0x228>
 80071da:	2308      	movs	r3, #8
 80071dc:	e00c      	b.n	80071f8 <HAL_GPIO_Init+0x228>
 80071de:	2306      	movs	r3, #6
 80071e0:	e00a      	b.n	80071f8 <HAL_GPIO_Init+0x228>
 80071e2:	2305      	movs	r3, #5
 80071e4:	e008      	b.n	80071f8 <HAL_GPIO_Init+0x228>
 80071e6:	2304      	movs	r3, #4
 80071e8:	e006      	b.n	80071f8 <HAL_GPIO_Init+0x228>
 80071ea:	2303      	movs	r3, #3
 80071ec:	e004      	b.n	80071f8 <HAL_GPIO_Init+0x228>
 80071ee:	2302      	movs	r3, #2
 80071f0:	e002      	b.n	80071f8 <HAL_GPIO_Init+0x228>
 80071f2:	2301      	movs	r3, #1
 80071f4:	e000      	b.n	80071f8 <HAL_GPIO_Init+0x228>
 80071f6:	2300      	movs	r3, #0
 80071f8:	69fa      	ldr	r2, [r7, #28]
 80071fa:	f002 0203 	and.w	r2, r2, #3
 80071fe:	0092      	lsls	r2, r2, #2
 8007200:	4093      	lsls	r3, r2
 8007202:	69ba      	ldr	r2, [r7, #24]
 8007204:	4313      	orrs	r3, r2
 8007206:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007208:	4935      	ldr	r1, [pc, #212]	@ (80072e0 <HAL_GPIO_Init+0x310>)
 800720a:	69fb      	ldr	r3, [r7, #28]
 800720c:	089b      	lsrs	r3, r3, #2
 800720e:	3302      	adds	r3, #2
 8007210:	69ba      	ldr	r2, [r7, #24]
 8007212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007216:	4b3b      	ldr	r3, [pc, #236]	@ (8007304 <HAL_GPIO_Init+0x334>)
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	43db      	mvns	r3, r3
 8007220:	69ba      	ldr	r2, [r7, #24]
 8007222:	4013      	ands	r3, r2
 8007224:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	685b      	ldr	r3, [r3, #4]
 800722a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800722e:	2b00      	cmp	r3, #0
 8007230:	d003      	beq.n	800723a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007232:	69ba      	ldr	r2, [r7, #24]
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	4313      	orrs	r3, r2
 8007238:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800723a:	4a32      	ldr	r2, [pc, #200]	@ (8007304 <HAL_GPIO_Init+0x334>)
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007240:	4b30      	ldr	r3, [pc, #192]	@ (8007304 <HAL_GPIO_Init+0x334>)
 8007242:	68db      	ldr	r3, [r3, #12]
 8007244:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	43db      	mvns	r3, r3
 800724a:	69ba      	ldr	r2, [r7, #24]
 800724c:	4013      	ands	r3, r2
 800724e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007258:	2b00      	cmp	r3, #0
 800725a:	d003      	beq.n	8007264 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800725c:	69ba      	ldr	r2, [r7, #24]
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	4313      	orrs	r3, r2
 8007262:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007264:	4a27      	ldr	r2, [pc, #156]	@ (8007304 <HAL_GPIO_Init+0x334>)
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800726a:	4b26      	ldr	r3, [pc, #152]	@ (8007304 <HAL_GPIO_Init+0x334>)
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	43db      	mvns	r3, r3
 8007274:	69ba      	ldr	r2, [r7, #24]
 8007276:	4013      	ands	r3, r2
 8007278:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007282:	2b00      	cmp	r3, #0
 8007284:	d003      	beq.n	800728e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007286:	69ba      	ldr	r2, [r7, #24]
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	4313      	orrs	r3, r2
 800728c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800728e:	4a1d      	ldr	r2, [pc, #116]	@ (8007304 <HAL_GPIO_Init+0x334>)
 8007290:	69bb      	ldr	r3, [r7, #24]
 8007292:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007294:	4b1b      	ldr	r3, [pc, #108]	@ (8007304 <HAL_GPIO_Init+0x334>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	43db      	mvns	r3, r3
 800729e:	69ba      	ldr	r2, [r7, #24]
 80072a0:	4013      	ands	r3, r2
 80072a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d003      	beq.n	80072b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80072b0:	69ba      	ldr	r2, [r7, #24]
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	4313      	orrs	r3, r2
 80072b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80072b8:	4a12      	ldr	r2, [pc, #72]	@ (8007304 <HAL_GPIO_Init+0x334>)
 80072ba:	69bb      	ldr	r3, [r7, #24]
 80072bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80072be:	69fb      	ldr	r3, [r7, #28]
 80072c0:	3301      	adds	r3, #1
 80072c2:	61fb      	str	r3, [r7, #28]
 80072c4:	69fb      	ldr	r3, [r7, #28]
 80072c6:	2b0f      	cmp	r3, #15
 80072c8:	f67f ae90 	bls.w	8006fec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80072cc:	bf00      	nop
 80072ce:	bf00      	nop
 80072d0:	3724      	adds	r7, #36	@ 0x24
 80072d2:	46bd      	mov	sp, r7
 80072d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d8:	4770      	bx	lr
 80072da:	bf00      	nop
 80072dc:	40023800 	.word	0x40023800
 80072e0:	40013800 	.word	0x40013800
 80072e4:	40020000 	.word	0x40020000
 80072e8:	40020400 	.word	0x40020400
 80072ec:	40020800 	.word	0x40020800
 80072f0:	40020c00 	.word	0x40020c00
 80072f4:	40021000 	.word	0x40021000
 80072f8:	40021400 	.word	0x40021400
 80072fc:	40021800 	.word	0x40021800
 8007300:	40021c00 	.word	0x40021c00
 8007304:	40013c00 	.word	0x40013c00

08007308 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007308:	b480      	push	{r7}
 800730a:	b087      	sub	sp, #28
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007312:	2300      	movs	r3, #0
 8007314:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8007316:	2300      	movs	r3, #0
 8007318:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800731a:	2300      	movs	r3, #0
 800731c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800731e:	2300      	movs	r3, #0
 8007320:	617b      	str	r3, [r7, #20]
 8007322:	e0cd      	b.n	80074c0 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007324:	2201      	movs	r2, #1
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	fa02 f303 	lsl.w	r3, r2, r3
 800732c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800732e:	683a      	ldr	r2, [r7, #0]
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	4013      	ands	r3, r2
 8007334:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8007336:	68fa      	ldr	r2, [r7, #12]
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	429a      	cmp	r2, r3
 800733c:	f040 80bd 	bne.w	80074ba <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007340:	4a65      	ldr	r2, [pc, #404]	@ (80074d8 <HAL_GPIO_DeInit+0x1d0>)
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	089b      	lsrs	r3, r3, #2
 8007346:	3302      	adds	r3, #2
 8007348:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800734c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	f003 0303 	and.w	r3, r3, #3
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	220f      	movs	r2, #15
 8007358:	fa02 f303 	lsl.w	r3, r2, r3
 800735c:	68ba      	ldr	r2, [r7, #8]
 800735e:	4013      	ands	r3, r2
 8007360:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	4a5d      	ldr	r2, [pc, #372]	@ (80074dc <HAL_GPIO_DeInit+0x1d4>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d02b      	beq.n	80073c2 <HAL_GPIO_DeInit+0xba>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	4a5c      	ldr	r2, [pc, #368]	@ (80074e0 <HAL_GPIO_DeInit+0x1d8>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d025      	beq.n	80073be <HAL_GPIO_DeInit+0xb6>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	4a5b      	ldr	r2, [pc, #364]	@ (80074e4 <HAL_GPIO_DeInit+0x1dc>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d01f      	beq.n	80073ba <HAL_GPIO_DeInit+0xb2>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	4a5a      	ldr	r2, [pc, #360]	@ (80074e8 <HAL_GPIO_DeInit+0x1e0>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d019      	beq.n	80073b6 <HAL_GPIO_DeInit+0xae>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	4a59      	ldr	r2, [pc, #356]	@ (80074ec <HAL_GPIO_DeInit+0x1e4>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d013      	beq.n	80073b2 <HAL_GPIO_DeInit+0xaa>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	4a58      	ldr	r2, [pc, #352]	@ (80074f0 <HAL_GPIO_DeInit+0x1e8>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d00d      	beq.n	80073ae <HAL_GPIO_DeInit+0xa6>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	4a57      	ldr	r2, [pc, #348]	@ (80074f4 <HAL_GPIO_DeInit+0x1ec>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d007      	beq.n	80073aa <HAL_GPIO_DeInit+0xa2>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	4a56      	ldr	r2, [pc, #344]	@ (80074f8 <HAL_GPIO_DeInit+0x1f0>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d101      	bne.n	80073a6 <HAL_GPIO_DeInit+0x9e>
 80073a2:	2307      	movs	r3, #7
 80073a4:	e00e      	b.n	80073c4 <HAL_GPIO_DeInit+0xbc>
 80073a6:	2308      	movs	r3, #8
 80073a8:	e00c      	b.n	80073c4 <HAL_GPIO_DeInit+0xbc>
 80073aa:	2306      	movs	r3, #6
 80073ac:	e00a      	b.n	80073c4 <HAL_GPIO_DeInit+0xbc>
 80073ae:	2305      	movs	r3, #5
 80073b0:	e008      	b.n	80073c4 <HAL_GPIO_DeInit+0xbc>
 80073b2:	2304      	movs	r3, #4
 80073b4:	e006      	b.n	80073c4 <HAL_GPIO_DeInit+0xbc>
 80073b6:	2303      	movs	r3, #3
 80073b8:	e004      	b.n	80073c4 <HAL_GPIO_DeInit+0xbc>
 80073ba:	2302      	movs	r3, #2
 80073bc:	e002      	b.n	80073c4 <HAL_GPIO_DeInit+0xbc>
 80073be:	2301      	movs	r3, #1
 80073c0:	e000      	b.n	80073c4 <HAL_GPIO_DeInit+0xbc>
 80073c2:	2300      	movs	r3, #0
 80073c4:	697a      	ldr	r2, [r7, #20]
 80073c6:	f002 0203 	and.w	r2, r2, #3
 80073ca:	0092      	lsls	r2, r2, #2
 80073cc:	4093      	lsls	r3, r2
 80073ce:	68ba      	ldr	r2, [r7, #8]
 80073d0:	429a      	cmp	r2, r3
 80073d2:	d132      	bne.n	800743a <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80073d4:	4b49      	ldr	r3, [pc, #292]	@ (80074fc <HAL_GPIO_DeInit+0x1f4>)
 80073d6:	681a      	ldr	r2, [r3, #0]
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	43db      	mvns	r3, r3
 80073dc:	4947      	ldr	r1, [pc, #284]	@ (80074fc <HAL_GPIO_DeInit+0x1f4>)
 80073de:	4013      	ands	r3, r2
 80073e0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80073e2:	4b46      	ldr	r3, [pc, #280]	@ (80074fc <HAL_GPIO_DeInit+0x1f4>)
 80073e4:	685a      	ldr	r2, [r3, #4]
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	43db      	mvns	r3, r3
 80073ea:	4944      	ldr	r1, [pc, #272]	@ (80074fc <HAL_GPIO_DeInit+0x1f4>)
 80073ec:	4013      	ands	r3, r2
 80073ee:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80073f0:	4b42      	ldr	r3, [pc, #264]	@ (80074fc <HAL_GPIO_DeInit+0x1f4>)
 80073f2:	68da      	ldr	r2, [r3, #12]
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	43db      	mvns	r3, r3
 80073f8:	4940      	ldr	r1, [pc, #256]	@ (80074fc <HAL_GPIO_DeInit+0x1f4>)
 80073fa:	4013      	ands	r3, r2
 80073fc:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80073fe:	4b3f      	ldr	r3, [pc, #252]	@ (80074fc <HAL_GPIO_DeInit+0x1f4>)
 8007400:	689a      	ldr	r2, [r3, #8]
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	43db      	mvns	r3, r3
 8007406:	493d      	ldr	r1, [pc, #244]	@ (80074fc <HAL_GPIO_DeInit+0x1f4>)
 8007408:	4013      	ands	r3, r2
 800740a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	f003 0303 	and.w	r3, r3, #3
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	220f      	movs	r2, #15
 8007416:	fa02 f303 	lsl.w	r3, r2, r3
 800741a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800741c:	4a2e      	ldr	r2, [pc, #184]	@ (80074d8 <HAL_GPIO_DeInit+0x1d0>)
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	089b      	lsrs	r3, r3, #2
 8007422:	3302      	adds	r3, #2
 8007424:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	43da      	mvns	r2, r3
 800742c:	482a      	ldr	r0, [pc, #168]	@ (80074d8 <HAL_GPIO_DeInit+0x1d0>)
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	089b      	lsrs	r3, r3, #2
 8007432:	400a      	ands	r2, r1
 8007434:	3302      	adds	r3, #2
 8007436:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681a      	ldr	r2, [r3, #0]
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	005b      	lsls	r3, r3, #1
 8007442:	2103      	movs	r1, #3
 8007444:	fa01 f303 	lsl.w	r3, r1, r3
 8007448:	43db      	mvns	r3, r3
 800744a:	401a      	ands	r2, r3
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	08da      	lsrs	r2, r3, #3
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	3208      	adds	r2, #8
 8007458:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	f003 0307 	and.w	r3, r3, #7
 8007462:	009b      	lsls	r3, r3, #2
 8007464:	220f      	movs	r2, #15
 8007466:	fa02 f303 	lsl.w	r3, r2, r3
 800746a:	43db      	mvns	r3, r3
 800746c:	697a      	ldr	r2, [r7, #20]
 800746e:	08d2      	lsrs	r2, r2, #3
 8007470:	4019      	ands	r1, r3
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	3208      	adds	r2, #8
 8007476:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	68da      	ldr	r2, [r3, #12]
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	005b      	lsls	r3, r3, #1
 8007482:	2103      	movs	r1, #3
 8007484:	fa01 f303 	lsl.w	r3, r1, r3
 8007488:	43db      	mvns	r3, r3
 800748a:	401a      	ands	r2, r3
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	685a      	ldr	r2, [r3, #4]
 8007494:	2101      	movs	r1, #1
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	fa01 f303 	lsl.w	r3, r1, r3
 800749c:	43db      	mvns	r3, r3
 800749e:	401a      	ands	r2, r3
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	689a      	ldr	r2, [r3, #8]
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	005b      	lsls	r3, r3, #1
 80074ac:	2103      	movs	r1, #3
 80074ae:	fa01 f303 	lsl.w	r3, r1, r3
 80074b2:	43db      	mvns	r3, r3
 80074b4:	401a      	ands	r2, r3
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	3301      	adds	r3, #1
 80074be:	617b      	str	r3, [r7, #20]
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	2b0f      	cmp	r3, #15
 80074c4:	f67f af2e 	bls.w	8007324 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80074c8:	bf00      	nop
 80074ca:	bf00      	nop
 80074cc:	371c      	adds	r7, #28
 80074ce:	46bd      	mov	sp, r7
 80074d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d4:	4770      	bx	lr
 80074d6:	bf00      	nop
 80074d8:	40013800 	.word	0x40013800
 80074dc:	40020000 	.word	0x40020000
 80074e0:	40020400 	.word	0x40020400
 80074e4:	40020800 	.word	0x40020800
 80074e8:	40020c00 	.word	0x40020c00
 80074ec:	40021000 	.word	0x40021000
 80074f0:	40021400 	.word	0x40021400
 80074f4:	40021800 	.word	0x40021800
 80074f8:	40021c00 	.word	0x40021c00
 80074fc:	40013c00 	.word	0x40013c00

08007500 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007500:	b480      	push	{r7}
 8007502:	b083      	sub	sp, #12
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
 8007508:	460b      	mov	r3, r1
 800750a:	807b      	strh	r3, [r7, #2]
 800750c:	4613      	mov	r3, r2
 800750e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007510:	787b      	ldrb	r3, [r7, #1]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d003      	beq.n	800751e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007516:	887a      	ldrh	r2, [r7, #2]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800751c:	e003      	b.n	8007526 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800751e:	887b      	ldrh	r3, [r7, #2]
 8007520:	041a      	lsls	r2, r3, #16
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	619a      	str	r2, [r3, #24]
}
 8007526:	bf00      	nop
 8007528:	370c      	adds	r7, #12
 800752a:	46bd      	mov	sp, r7
 800752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007530:	4770      	bx	lr
	...

08007534 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d101      	bne.n	8007546 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007542:	2301      	movs	r3, #1
 8007544:	e12b      	b.n	800779e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800754c:	b2db      	uxtb	r3, r3
 800754e:	2b00      	cmp	r3, #0
 8007550:	d106      	bne.n	8007560 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2200      	movs	r2, #0
 8007556:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f7fc fc44 	bl	8003de8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2224      	movs	r2, #36	@ 0x24
 8007564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	681a      	ldr	r2, [r3, #0]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f022 0201 	bic.w	r2, r2, #1
 8007576:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007586:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	681a      	ldr	r2, [r3, #0]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007596:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007598:	f002 ff5e 	bl	800a458 <HAL_RCC_GetPCLK1Freq>
 800759c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	4a81      	ldr	r2, [pc, #516]	@ (80077a8 <HAL_I2C_Init+0x274>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d807      	bhi.n	80075b8 <HAL_I2C_Init+0x84>
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	4a80      	ldr	r2, [pc, #512]	@ (80077ac <HAL_I2C_Init+0x278>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	bf94      	ite	ls
 80075b0:	2301      	movls	r3, #1
 80075b2:	2300      	movhi	r3, #0
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	e006      	b.n	80075c6 <HAL_I2C_Init+0x92>
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	4a7d      	ldr	r2, [pc, #500]	@ (80077b0 <HAL_I2C_Init+0x27c>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	bf94      	ite	ls
 80075c0:	2301      	movls	r3, #1
 80075c2:	2300      	movhi	r3, #0
 80075c4:	b2db      	uxtb	r3, r3
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d001      	beq.n	80075ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	e0e7      	b.n	800779e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	4a78      	ldr	r2, [pc, #480]	@ (80077b4 <HAL_I2C_Init+0x280>)
 80075d2:	fba2 2303 	umull	r2, r3, r2, r3
 80075d6:	0c9b      	lsrs	r3, r3, #18
 80075d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	68ba      	ldr	r2, [r7, #8]
 80075ea:	430a      	orrs	r2, r1
 80075ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	6a1b      	ldr	r3, [r3, #32]
 80075f4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	4a6a      	ldr	r2, [pc, #424]	@ (80077a8 <HAL_I2C_Init+0x274>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d802      	bhi.n	8007608 <HAL_I2C_Init+0xd4>
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	3301      	adds	r3, #1
 8007606:	e009      	b.n	800761c <HAL_I2C_Init+0xe8>
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800760e:	fb02 f303 	mul.w	r3, r2, r3
 8007612:	4a69      	ldr	r2, [pc, #420]	@ (80077b8 <HAL_I2C_Init+0x284>)
 8007614:	fba2 2303 	umull	r2, r3, r2, r3
 8007618:	099b      	lsrs	r3, r3, #6
 800761a:	3301      	adds	r3, #1
 800761c:	687a      	ldr	r2, [r7, #4]
 800761e:	6812      	ldr	r2, [r2, #0]
 8007620:	430b      	orrs	r3, r1
 8007622:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	69db      	ldr	r3, [r3, #28]
 800762a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800762e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	495c      	ldr	r1, [pc, #368]	@ (80077a8 <HAL_I2C_Init+0x274>)
 8007638:	428b      	cmp	r3, r1
 800763a:	d819      	bhi.n	8007670 <HAL_I2C_Init+0x13c>
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	1e59      	subs	r1, r3, #1
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	005b      	lsls	r3, r3, #1
 8007646:	fbb1 f3f3 	udiv	r3, r1, r3
 800764a:	1c59      	adds	r1, r3, #1
 800764c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007650:	400b      	ands	r3, r1
 8007652:	2b00      	cmp	r3, #0
 8007654:	d00a      	beq.n	800766c <HAL_I2C_Init+0x138>
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	1e59      	subs	r1, r3, #1
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	005b      	lsls	r3, r3, #1
 8007660:	fbb1 f3f3 	udiv	r3, r1, r3
 8007664:	3301      	adds	r3, #1
 8007666:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800766a:	e051      	b.n	8007710 <HAL_I2C_Init+0x1dc>
 800766c:	2304      	movs	r3, #4
 800766e:	e04f      	b.n	8007710 <HAL_I2C_Init+0x1dc>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d111      	bne.n	800769c <HAL_I2C_Init+0x168>
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	1e58      	subs	r0, r3, #1
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6859      	ldr	r1, [r3, #4]
 8007680:	460b      	mov	r3, r1
 8007682:	005b      	lsls	r3, r3, #1
 8007684:	440b      	add	r3, r1
 8007686:	fbb0 f3f3 	udiv	r3, r0, r3
 800768a:	3301      	adds	r3, #1
 800768c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007690:	2b00      	cmp	r3, #0
 8007692:	bf0c      	ite	eq
 8007694:	2301      	moveq	r3, #1
 8007696:	2300      	movne	r3, #0
 8007698:	b2db      	uxtb	r3, r3
 800769a:	e012      	b.n	80076c2 <HAL_I2C_Init+0x18e>
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	1e58      	subs	r0, r3, #1
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6859      	ldr	r1, [r3, #4]
 80076a4:	460b      	mov	r3, r1
 80076a6:	009b      	lsls	r3, r3, #2
 80076a8:	440b      	add	r3, r1
 80076aa:	0099      	lsls	r1, r3, #2
 80076ac:	440b      	add	r3, r1
 80076ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80076b2:	3301      	adds	r3, #1
 80076b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	bf0c      	ite	eq
 80076bc:	2301      	moveq	r3, #1
 80076be:	2300      	movne	r3, #0
 80076c0:	b2db      	uxtb	r3, r3
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d001      	beq.n	80076ca <HAL_I2C_Init+0x196>
 80076c6:	2301      	movs	r3, #1
 80076c8:	e022      	b.n	8007710 <HAL_I2C_Init+0x1dc>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d10e      	bne.n	80076f0 <HAL_I2C_Init+0x1bc>
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	1e58      	subs	r0, r3, #1
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6859      	ldr	r1, [r3, #4]
 80076da:	460b      	mov	r3, r1
 80076dc:	005b      	lsls	r3, r3, #1
 80076de:	440b      	add	r3, r1
 80076e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80076e4:	3301      	adds	r3, #1
 80076e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076ee:	e00f      	b.n	8007710 <HAL_I2C_Init+0x1dc>
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	1e58      	subs	r0, r3, #1
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6859      	ldr	r1, [r3, #4]
 80076f8:	460b      	mov	r3, r1
 80076fa:	009b      	lsls	r3, r3, #2
 80076fc:	440b      	add	r3, r1
 80076fe:	0099      	lsls	r1, r3, #2
 8007700:	440b      	add	r3, r1
 8007702:	fbb0 f3f3 	udiv	r3, r0, r3
 8007706:	3301      	adds	r3, #1
 8007708:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800770c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007710:	6879      	ldr	r1, [r7, #4]
 8007712:	6809      	ldr	r1, [r1, #0]
 8007714:	4313      	orrs	r3, r2
 8007716:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	69da      	ldr	r2, [r3, #28]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6a1b      	ldr	r3, [r3, #32]
 800772a:	431a      	orrs	r2, r3
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	430a      	orrs	r2, r1
 8007732:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	689b      	ldr	r3, [r3, #8]
 800773a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800773e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007742:	687a      	ldr	r2, [r7, #4]
 8007744:	6911      	ldr	r1, [r2, #16]
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	68d2      	ldr	r2, [r2, #12]
 800774a:	4311      	orrs	r1, r2
 800774c:	687a      	ldr	r2, [r7, #4]
 800774e:	6812      	ldr	r2, [r2, #0]
 8007750:	430b      	orrs	r3, r1
 8007752:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	695a      	ldr	r2, [r3, #20]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	699b      	ldr	r3, [r3, #24]
 8007766:	431a      	orrs	r2, r3
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	430a      	orrs	r2, r1
 800776e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	681a      	ldr	r2, [r3, #0]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f042 0201 	orr.w	r2, r2, #1
 800777e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2200      	movs	r2, #0
 8007784:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2220      	movs	r2, #32
 800778a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2200      	movs	r2, #0
 8007792:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2200      	movs	r2, #0
 8007798:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800779c:	2300      	movs	r3, #0
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3710      	adds	r7, #16
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}
 80077a6:	bf00      	nop
 80077a8:	000186a0 	.word	0x000186a0
 80077ac:	001e847f 	.word	0x001e847f
 80077b0:	003d08ff 	.word	0x003d08ff
 80077b4:	431bde83 	.word	0x431bde83
 80077b8:	10624dd3 	.word	0x10624dd3

080077bc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b082      	sub	sp, #8
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d101      	bne.n	80077ce <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80077ca:	2301      	movs	r3, #1
 80077cc:	e021      	b.n	8007812 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2224      	movs	r2, #36	@ 0x24
 80077d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f022 0201 	bic.w	r2, r2, #1
 80077e4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f7fc fb78 	bl	8003edc <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2200      	movs	r2, #0
 80077f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2200      	movs	r2, #0
 80077f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2200      	movs	r2, #0
 80077fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2200      	movs	r2, #0
 8007804:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2200      	movs	r2, #0
 800780c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007810:	2300      	movs	r3, #0
}
 8007812:	4618      	mov	r0, r3
 8007814:	3708      	adds	r7, #8
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}

0800781a <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800781a:	b480      	push	{r7}
 800781c:	b083      	sub	sp, #12
 800781e:	af00      	add	r7, sp, #0
 8007820:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	695b      	ldr	r3, [r3, #20]
 8007828:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800782c:	2b80      	cmp	r3, #128	@ 0x80
 800782e:	d103      	bne.n	8007838 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	2200      	movs	r2, #0
 8007836:	611a      	str	r2, [r3, #16]
  }
}
 8007838:	bf00      	nop
 800783a:	370c      	adds	r7, #12
 800783c:	46bd      	mov	sp, r7
 800783e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007842:	4770      	bx	lr

08007844 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b088      	sub	sp, #32
 8007848:	af02      	add	r7, sp, #8
 800784a:	60f8      	str	r0, [r7, #12]
 800784c:	607a      	str	r2, [r7, #4]
 800784e:	461a      	mov	r2, r3
 8007850:	460b      	mov	r3, r1
 8007852:	817b      	strh	r3, [r7, #10]
 8007854:	4613      	mov	r3, r2
 8007856:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007858:	f7fd fb5a 	bl	8004f10 <HAL_GetTick>
 800785c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007864:	b2db      	uxtb	r3, r3
 8007866:	2b20      	cmp	r3, #32
 8007868:	f040 80e0 	bne.w	8007a2c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	9300      	str	r3, [sp, #0]
 8007870:	2319      	movs	r3, #25
 8007872:	2201      	movs	r2, #1
 8007874:	4970      	ldr	r1, [pc, #448]	@ (8007a38 <HAL_I2C_Master_Transmit+0x1f4>)
 8007876:	68f8      	ldr	r0, [r7, #12]
 8007878:	f001 ff58 	bl	800972c <I2C_WaitOnFlagUntilTimeout>
 800787c:	4603      	mov	r3, r0
 800787e:	2b00      	cmp	r3, #0
 8007880:	d001      	beq.n	8007886 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007882:	2302      	movs	r3, #2
 8007884:	e0d3      	b.n	8007a2e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800788c:	2b01      	cmp	r3, #1
 800788e:	d101      	bne.n	8007894 <HAL_I2C_Master_Transmit+0x50>
 8007890:	2302      	movs	r3, #2
 8007892:	e0cc      	b.n	8007a2e <HAL_I2C_Master_Transmit+0x1ea>
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	2201      	movs	r2, #1
 8007898:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f003 0301 	and.w	r3, r3, #1
 80078a6:	2b01      	cmp	r3, #1
 80078a8:	d007      	beq.n	80078ba <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	681a      	ldr	r2, [r3, #0]
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f042 0201 	orr.w	r2, r2, #1
 80078b8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80078c8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2221      	movs	r2, #33	@ 0x21
 80078ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	2210      	movs	r2, #16
 80078d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	2200      	movs	r2, #0
 80078de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	687a      	ldr	r2, [r7, #4]
 80078e4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	893a      	ldrh	r2, [r7, #8]
 80078ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078f0:	b29a      	uxth	r2, r3
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	4a50      	ldr	r2, [pc, #320]	@ (8007a3c <HAL_I2C_Master_Transmit+0x1f8>)
 80078fa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80078fc:	8979      	ldrh	r1, [r7, #10]
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	6a3a      	ldr	r2, [r7, #32]
 8007902:	68f8      	ldr	r0, [r7, #12]
 8007904:	f001 fde8 	bl	80094d8 <I2C_MasterRequestWrite>
 8007908:	4603      	mov	r3, r0
 800790a:	2b00      	cmp	r3, #0
 800790c:	d001      	beq.n	8007912 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800790e:	2301      	movs	r3, #1
 8007910:	e08d      	b.n	8007a2e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007912:	2300      	movs	r3, #0
 8007914:	613b      	str	r3, [r7, #16]
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	695b      	ldr	r3, [r3, #20]
 800791c:	613b      	str	r3, [r7, #16]
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	699b      	ldr	r3, [r3, #24]
 8007924:	613b      	str	r3, [r7, #16]
 8007926:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007928:	e066      	b.n	80079f8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800792a:	697a      	ldr	r2, [r7, #20]
 800792c:	6a39      	ldr	r1, [r7, #32]
 800792e:	68f8      	ldr	r0, [r7, #12]
 8007930:	f002 f816 	bl	8009960 <I2C_WaitOnTXEFlagUntilTimeout>
 8007934:	4603      	mov	r3, r0
 8007936:	2b00      	cmp	r3, #0
 8007938:	d00d      	beq.n	8007956 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800793e:	2b04      	cmp	r3, #4
 8007940:	d107      	bne.n	8007952 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007950:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	e06b      	b.n	8007a2e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800795a:	781a      	ldrb	r2, [r3, #0]
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007966:	1c5a      	adds	r2, r3, #1
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007970:	b29b      	uxth	r3, r3
 8007972:	3b01      	subs	r3, #1
 8007974:	b29a      	uxth	r2, r3
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800797e:	3b01      	subs	r3, #1
 8007980:	b29a      	uxth	r2, r3
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	695b      	ldr	r3, [r3, #20]
 800798c:	f003 0304 	and.w	r3, r3, #4
 8007990:	2b04      	cmp	r3, #4
 8007992:	d11b      	bne.n	80079cc <HAL_I2C_Master_Transmit+0x188>
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007998:	2b00      	cmp	r3, #0
 800799a:	d017      	beq.n	80079cc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079a0:	781a      	ldrb	r2, [r3, #0]
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079ac:	1c5a      	adds	r2, r3, #1
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079b6:	b29b      	uxth	r3, r3
 80079b8:	3b01      	subs	r3, #1
 80079ba:	b29a      	uxth	r2, r3
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079c4:	3b01      	subs	r3, #1
 80079c6:	b29a      	uxth	r2, r3
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80079cc:	697a      	ldr	r2, [r7, #20]
 80079ce:	6a39      	ldr	r1, [r7, #32]
 80079d0:	68f8      	ldr	r0, [r7, #12]
 80079d2:	f002 f80d 	bl	80099f0 <I2C_WaitOnBTFFlagUntilTimeout>
 80079d6:	4603      	mov	r3, r0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d00d      	beq.n	80079f8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079e0:	2b04      	cmp	r3, #4
 80079e2:	d107      	bne.n	80079f4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80079f2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80079f4:	2301      	movs	r3, #1
 80079f6:	e01a      	b.n	8007a2e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d194      	bne.n	800792a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2220      	movs	r2, #32
 8007a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2200      	movs	r2, #0
 8007a24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007a28:	2300      	movs	r3, #0
 8007a2a:	e000      	b.n	8007a2e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007a2c:	2302      	movs	r3, #2
  }
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3718      	adds	r7, #24
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}
 8007a36:	bf00      	nop
 8007a38:	00100002 	.word	0x00100002
 8007a3c:	ffff0000 	.word	0xffff0000

08007a40 <HAL_I2C_Mem_Write_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b087      	sub	sp, #28
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	60f8      	str	r0, [r7, #12]
 8007a48:	4608      	mov	r0, r1
 8007a4a:	4611      	mov	r1, r2
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	4603      	mov	r3, r0
 8007a50:	817b      	strh	r3, [r7, #10]
 8007a52:	460b      	mov	r3, r1
 8007a54:	813b      	strh	r3, [r7, #8]
 8007a56:	4613      	mov	r3, r2
 8007a58:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a64:	b2db      	uxtb	r3, r3
 8007a66:	2b20      	cmp	r3, #32
 8007a68:	f040 808a 	bne.w	8007b80 <HAL_I2C_Mem_Write_IT+0x140>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8007a6c:	4b48      	ldr	r3, [pc, #288]	@ (8007b90 <HAL_I2C_Mem_Write_IT+0x150>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	08db      	lsrs	r3, r3, #3
 8007a72:	4a48      	ldr	r2, [pc, #288]	@ (8007b94 <HAL_I2C_Mem_Write_IT+0x154>)
 8007a74:	fba2 2303 	umull	r2, r3, r2, r3
 8007a78:	0a1a      	lsrs	r2, r3, #8
 8007a7a:	4613      	mov	r3, r2
 8007a7c:	009b      	lsls	r3, r3, #2
 8007a7e:	4413      	add	r3, r2
 8007a80:	009a      	lsls	r2, r3, #2
 8007a82:	4413      	add	r3, r2
 8007a84:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	3b01      	subs	r3, #1
 8007a8a:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d112      	bne.n	8007ab8 <HAL_I2C_Mem_Write_IT+0x78>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	2200      	movs	r2, #0
 8007a96:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2220      	movs	r2, #32
 8007a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aac:	f043 0220 	orr.w	r2, r3, #32
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8007ab4:	2302      	movs	r3, #2
 8007ab6:	e064      	b.n	8007b82 <HAL_I2C_Mem_Write_IT+0x142>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	699b      	ldr	r3, [r3, #24]
 8007abe:	f003 0302 	and.w	r3, r3, #2
 8007ac2:	2b02      	cmp	r3, #2
 8007ac4:	d0df      	beq.n	8007a86 <HAL_I2C_Mem_Write_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007acc:	2b01      	cmp	r3, #1
 8007ace:	d101      	bne.n	8007ad4 <HAL_I2C_Mem_Write_IT+0x94>
 8007ad0:	2302      	movs	r3, #2
 8007ad2:	e056      	b.n	8007b82 <HAL_I2C_Mem_Write_IT+0x142>
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f003 0301 	and.w	r3, r3, #1
 8007ae6:	2b01      	cmp	r3, #1
 8007ae8:	d007      	beq.n	8007afa <HAL_I2C_Mem_Write_IT+0xba>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	681a      	ldr	r2, [r3, #0]
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f042 0201 	orr.w	r2, r2, #1
 8007af8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	681a      	ldr	r2, [r3, #0]
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007b08:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2221      	movs	r2, #33	@ 0x21
 8007b0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	2240      	movs	r2, #64	@ 0x40
 8007b16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	6a3a      	ldr	r2, [r7, #32]
 8007b24:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007b2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b30:	b29a      	uxth	r2, r3
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	4a17      	ldr	r2, [pc, #92]	@ (8007b98 <HAL_I2C_Mem_Write_IT+0x158>)
 8007b3a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8007b3c:	897a      	ldrh	r2, [r7, #10]
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8007b42:	893a      	ldrh	r2, [r7, #8]
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8007b48:	88fa      	ldrh	r2, [r7, #6]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2200      	movs	r2, #0
 8007b52:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	681a      	ldr	r2, [r3, #0]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007b62:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	2200      	movs	r2, #0
 8007b68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	685a      	ldr	r2, [r3, #4]
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8007b7a:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	e000      	b.n	8007b82 <HAL_I2C_Mem_Write_IT+0x142>
  }
  else
  {
    return HAL_BUSY;
 8007b80:	2302      	movs	r3, #2
  }
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	371c      	adds	r7, #28
 8007b86:	46bd      	mov	sp, r7
 8007b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8c:	4770      	bx	lr
 8007b8e:	bf00      	nop
 8007b90:	200000f0 	.word	0x200000f0
 8007b94:	14f8b589 	.word	0x14f8b589
 8007b98:	ffff0000 	.word	0xffff0000

08007b9c <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b087      	sub	sp, #28
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	60f8      	str	r0, [r7, #12]
 8007ba4:	4608      	mov	r0, r1
 8007ba6:	4611      	mov	r1, r2
 8007ba8:	461a      	mov	r2, r3
 8007baa:	4603      	mov	r3, r0
 8007bac:	817b      	strh	r3, [r7, #10]
 8007bae:	460b      	mov	r3, r1
 8007bb0:	813b      	strh	r3, [r7, #8]
 8007bb2:	4613      	mov	r3, r2
 8007bb4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007bc0:	b2db      	uxtb	r3, r3
 8007bc2:	2b20      	cmp	r3, #32
 8007bc4:	f040 8096 	bne.w	8007cf4 <HAL_I2C_Mem_Read_IT+0x158>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8007bc8:	4b4e      	ldr	r3, [pc, #312]	@ (8007d04 <HAL_I2C_Mem_Read_IT+0x168>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	08db      	lsrs	r3, r3, #3
 8007bce:	4a4e      	ldr	r2, [pc, #312]	@ (8007d08 <HAL_I2C_Mem_Read_IT+0x16c>)
 8007bd0:	fba2 2303 	umull	r2, r3, r2, r3
 8007bd4:	0a1a      	lsrs	r2, r3, #8
 8007bd6:	4613      	mov	r3, r2
 8007bd8:	009b      	lsls	r3, r3, #2
 8007bda:	4413      	add	r3, r2
 8007bdc:	009a      	lsls	r2, r3, #2
 8007bde:	4413      	add	r3, r2
 8007be0:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	3b01      	subs	r3, #1
 8007be6:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8007be8:	697b      	ldr	r3, [r7, #20]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d112      	bne.n	8007c14 <HAL_I2C_Mem_Read_IT+0x78>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	2220      	movs	r2, #32
 8007bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c08:	f043 0220 	orr.w	r2, r3, #32
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8007c10:	2302      	movs	r3, #2
 8007c12:	e070      	b.n	8007cf6 <HAL_I2C_Mem_Read_IT+0x15a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	699b      	ldr	r3, [r3, #24]
 8007c1a:	f003 0302 	and.w	r3, r3, #2
 8007c1e:	2b02      	cmp	r3, #2
 8007c20:	d0df      	beq.n	8007be2 <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d101      	bne.n	8007c30 <HAL_I2C_Mem_Read_IT+0x94>
 8007c2c:	2302      	movs	r3, #2
 8007c2e:	e062      	b.n	8007cf6 <HAL_I2C_Mem_Read_IT+0x15a>
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2201      	movs	r2, #1
 8007c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f003 0301 	and.w	r3, r3, #1
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d007      	beq.n	8007c56 <HAL_I2C_Mem_Read_IT+0xba>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f042 0201 	orr.w	r2, r2, #1
 8007c54:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	681a      	ldr	r2, [r3, #0]
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c64:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2222      	movs	r2, #34	@ 0x22
 8007c6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2240      	movs	r2, #64	@ 0x40
 8007c72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6a3a      	ldr	r2, [r7, #32]
 8007c80:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007c86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c8c:	b29a      	uxth	r2, r3
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	4a1d      	ldr	r2, [pc, #116]	@ (8007d0c <HAL_I2C_Mem_Read_IT+0x170>)
 8007c96:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8007c98:	897a      	ldrh	r2, [r7, #10]
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8007c9e:	893a      	ldrh	r2, [r7, #8]
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8007ca4:	88fa      	ldrh	r2, [r7, #6]
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2200      	movs	r2, #0
 8007cae:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007cbe:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007cce:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if (hi2c->XferSize > 0U)
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d007      	beq.n	8007cf0 <HAL_I2C_Mem_Read_IT+0x154>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	685a      	ldr	r2, [r3, #4]
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8007cee:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	e000      	b.n	8007cf6 <HAL_I2C_Mem_Read_IT+0x15a>
  }
  else
  {
    return HAL_BUSY;
 8007cf4:	2302      	movs	r3, #2
  }
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	371c      	adds	r7, #28
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop
 8007d04:	200000f0 	.word	0x200000f0
 8007d08:	14f8b589 	.word	0x14f8b589
 8007d0c:	ffff0000 	.word	0xffff0000

08007d10 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b088      	sub	sp, #32
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8007d18:	2300      	movs	r3, #0
 8007d1a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d28:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007d30:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d38:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8007d3a:	7bfb      	ldrb	r3, [r7, #15]
 8007d3c:	2b10      	cmp	r3, #16
 8007d3e:	d003      	beq.n	8007d48 <HAL_I2C_EV_IRQHandler+0x38>
 8007d40:	7bfb      	ldrb	r3, [r7, #15]
 8007d42:	2b40      	cmp	r3, #64	@ 0x40
 8007d44:	f040 80c1 	bne.w	8007eca <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	699b      	ldr	r3, [r3, #24]
 8007d4e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	695b      	ldr	r3, [r3, #20]
 8007d56:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8007d58:	69fb      	ldr	r3, [r7, #28]
 8007d5a:	f003 0301 	and.w	r3, r3, #1
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d10d      	bne.n	8007d7e <HAL_I2C_EV_IRQHandler+0x6e>
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8007d68:	d003      	beq.n	8007d72 <HAL_I2C_EV_IRQHandler+0x62>
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007d70:	d101      	bne.n	8007d76 <HAL_I2C_EV_IRQHandler+0x66>
 8007d72:	2301      	movs	r3, #1
 8007d74:	e000      	b.n	8007d78 <HAL_I2C_EV_IRQHandler+0x68>
 8007d76:	2300      	movs	r3, #0
 8007d78:	2b01      	cmp	r3, #1
 8007d7a:	f000 8132 	beq.w	8007fe2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007d7e:	69fb      	ldr	r3, [r7, #28]
 8007d80:	f003 0301 	and.w	r3, r3, #1
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d00c      	beq.n	8007da2 <HAL_I2C_EV_IRQHandler+0x92>
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	0a5b      	lsrs	r3, r3, #9
 8007d8c:	f003 0301 	and.w	r3, r3, #1
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d006      	beq.n	8007da2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f001 fed4 	bl	8009b42 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f000 fd7d 	bl	800889a <I2C_Master_SB>
 8007da0:	e092      	b.n	8007ec8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007da2:	69fb      	ldr	r3, [r7, #28]
 8007da4:	08db      	lsrs	r3, r3, #3
 8007da6:	f003 0301 	and.w	r3, r3, #1
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d009      	beq.n	8007dc2 <HAL_I2C_EV_IRQHandler+0xb2>
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	0a5b      	lsrs	r3, r3, #9
 8007db2:	f003 0301 	and.w	r3, r3, #1
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d003      	beq.n	8007dc2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f000 fdf3 	bl	80089a6 <I2C_Master_ADD10>
 8007dc0:	e082      	b.n	8007ec8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007dc2:	69fb      	ldr	r3, [r7, #28]
 8007dc4:	085b      	lsrs	r3, r3, #1
 8007dc6:	f003 0301 	and.w	r3, r3, #1
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d009      	beq.n	8007de2 <HAL_I2C_EV_IRQHandler+0xd2>
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	0a5b      	lsrs	r3, r3, #9
 8007dd2:	f003 0301 	and.w	r3, r3, #1
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d003      	beq.n	8007de2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f000 fe0d 	bl	80089fa <I2C_Master_ADDR>
 8007de0:	e072      	b.n	8007ec8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8007de2:	69bb      	ldr	r3, [r7, #24]
 8007de4:	089b      	lsrs	r3, r3, #2
 8007de6:	f003 0301 	and.w	r3, r3, #1
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d03b      	beq.n	8007e66 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007df8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007dfc:	f000 80f3 	beq.w	8007fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007e00:	69fb      	ldr	r3, [r7, #28]
 8007e02:	09db      	lsrs	r3, r3, #7
 8007e04:	f003 0301 	and.w	r3, r3, #1
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d00f      	beq.n	8007e2c <HAL_I2C_EV_IRQHandler+0x11c>
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	0a9b      	lsrs	r3, r3, #10
 8007e10:	f003 0301 	and.w	r3, r3, #1
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d009      	beq.n	8007e2c <HAL_I2C_EV_IRQHandler+0x11c>
 8007e18:	69fb      	ldr	r3, [r7, #28]
 8007e1a:	089b      	lsrs	r3, r3, #2
 8007e1c:	f003 0301 	and.w	r3, r3, #1
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d103      	bne.n	8007e2c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f000 f9d5 	bl	80081d4 <I2C_MasterTransmit_TXE>
 8007e2a:	e04d      	b.n	8007ec8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007e2c:	69fb      	ldr	r3, [r7, #28]
 8007e2e:	089b      	lsrs	r3, r3, #2
 8007e30:	f003 0301 	and.w	r3, r3, #1
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	f000 80d6 	beq.w	8007fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	0a5b      	lsrs	r3, r3, #9
 8007e3e:	f003 0301 	and.w	r3, r3, #1
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	f000 80cf 	beq.w	8007fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007e48:	7bbb      	ldrb	r3, [r7, #14]
 8007e4a:	2b21      	cmp	r3, #33	@ 0x21
 8007e4c:	d103      	bne.n	8007e56 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 fa5c 	bl	800830c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007e54:	e0c7      	b.n	8007fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8007e56:	7bfb      	ldrb	r3, [r7, #15]
 8007e58:	2b40      	cmp	r3, #64	@ 0x40
 8007e5a:	f040 80c4 	bne.w	8007fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 faca 	bl	80083f8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007e64:	e0bf      	b.n	8007fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	685b      	ldr	r3, [r3, #4]
 8007e6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e74:	f000 80b7 	beq.w	8007fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007e78:	69fb      	ldr	r3, [r7, #28]
 8007e7a:	099b      	lsrs	r3, r3, #6
 8007e7c:	f003 0301 	and.w	r3, r3, #1
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d00f      	beq.n	8007ea4 <HAL_I2C_EV_IRQHandler+0x194>
 8007e84:	697b      	ldr	r3, [r7, #20]
 8007e86:	0a9b      	lsrs	r3, r3, #10
 8007e88:	f003 0301 	and.w	r3, r3, #1
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d009      	beq.n	8007ea4 <HAL_I2C_EV_IRQHandler+0x194>
 8007e90:	69fb      	ldr	r3, [r7, #28]
 8007e92:	089b      	lsrs	r3, r3, #2
 8007e94:	f003 0301 	and.w	r3, r3, #1
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d103      	bne.n	8007ea4 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f000 fb43 	bl	8008528 <I2C_MasterReceive_RXNE>
 8007ea2:	e011      	b.n	8007ec8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007ea4:	69fb      	ldr	r3, [r7, #28]
 8007ea6:	089b      	lsrs	r3, r3, #2
 8007ea8:	f003 0301 	and.w	r3, r3, #1
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	f000 809a 	beq.w	8007fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	0a5b      	lsrs	r3, r3, #9
 8007eb6:	f003 0301 	and.w	r3, r3, #1
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	f000 8093 	beq.w	8007fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f000 fbf9 	bl	80086b8 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007ec6:	e08e      	b.n	8007fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8007ec8:	e08d      	b.n	8007fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d004      	beq.n	8007edc <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	695b      	ldr	r3, [r3, #20]
 8007ed8:	61fb      	str	r3, [r7, #28]
 8007eda:	e007      	b.n	8007eec <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	699b      	ldr	r3, [r3, #24]
 8007ee2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	695b      	ldr	r3, [r3, #20]
 8007eea:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007eec:	69fb      	ldr	r3, [r7, #28]
 8007eee:	085b      	lsrs	r3, r3, #1
 8007ef0:	f003 0301 	and.w	r3, r3, #1
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d012      	beq.n	8007f1e <HAL_I2C_EV_IRQHandler+0x20e>
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	0a5b      	lsrs	r3, r3, #9
 8007efc:	f003 0301 	and.w	r3, r3, #1
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d00c      	beq.n	8007f1e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d003      	beq.n	8007f14 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	699b      	ldr	r3, [r3, #24]
 8007f12:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8007f14:	69b9      	ldr	r1, [r7, #24]
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f000 ffbe 	bl	8008e98 <I2C_Slave_ADDR>
 8007f1c:	e066      	b.n	8007fec <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007f1e:	69fb      	ldr	r3, [r7, #28]
 8007f20:	091b      	lsrs	r3, r3, #4
 8007f22:	f003 0301 	and.w	r3, r3, #1
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d009      	beq.n	8007f3e <HAL_I2C_EV_IRQHandler+0x22e>
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	0a5b      	lsrs	r3, r3, #9
 8007f2e:	f003 0301 	and.w	r3, r3, #1
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d003      	beq.n	8007f3e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f000 fff8 	bl	8008f2c <I2C_Slave_STOPF>
 8007f3c:	e056      	b.n	8007fec <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007f3e:	7bbb      	ldrb	r3, [r7, #14]
 8007f40:	2b21      	cmp	r3, #33	@ 0x21
 8007f42:	d002      	beq.n	8007f4a <HAL_I2C_EV_IRQHandler+0x23a>
 8007f44:	7bbb      	ldrb	r3, [r7, #14]
 8007f46:	2b29      	cmp	r3, #41	@ 0x29
 8007f48:	d125      	bne.n	8007f96 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007f4a:	69fb      	ldr	r3, [r7, #28]
 8007f4c:	09db      	lsrs	r3, r3, #7
 8007f4e:	f003 0301 	and.w	r3, r3, #1
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d00f      	beq.n	8007f76 <HAL_I2C_EV_IRQHandler+0x266>
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	0a9b      	lsrs	r3, r3, #10
 8007f5a:	f003 0301 	and.w	r3, r3, #1
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d009      	beq.n	8007f76 <HAL_I2C_EV_IRQHandler+0x266>
 8007f62:	69fb      	ldr	r3, [r7, #28]
 8007f64:	089b      	lsrs	r3, r3, #2
 8007f66:	f003 0301 	and.w	r3, r3, #1
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d103      	bne.n	8007f76 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f000 fed4 	bl	8008d1c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007f74:	e039      	b.n	8007fea <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007f76:	69fb      	ldr	r3, [r7, #28]
 8007f78:	089b      	lsrs	r3, r3, #2
 8007f7a:	f003 0301 	and.w	r3, r3, #1
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d033      	beq.n	8007fea <HAL_I2C_EV_IRQHandler+0x2da>
 8007f82:	697b      	ldr	r3, [r7, #20]
 8007f84:	0a5b      	lsrs	r3, r3, #9
 8007f86:	f003 0301 	and.w	r3, r3, #1
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d02d      	beq.n	8007fea <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f000 ff01 	bl	8008d96 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007f94:	e029      	b.n	8007fea <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007f96:	69fb      	ldr	r3, [r7, #28]
 8007f98:	099b      	lsrs	r3, r3, #6
 8007f9a:	f003 0301 	and.w	r3, r3, #1
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d00f      	beq.n	8007fc2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8007fa2:	697b      	ldr	r3, [r7, #20]
 8007fa4:	0a9b      	lsrs	r3, r3, #10
 8007fa6:	f003 0301 	and.w	r3, r3, #1
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d009      	beq.n	8007fc2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8007fae:	69fb      	ldr	r3, [r7, #28]
 8007fb0:	089b      	lsrs	r3, r3, #2
 8007fb2:	f003 0301 	and.w	r3, r3, #1
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d103      	bne.n	8007fc2 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f000 ff0c 	bl	8008dd8 <I2C_SlaveReceive_RXNE>
 8007fc0:	e014      	b.n	8007fec <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007fc2:	69fb      	ldr	r3, [r7, #28]
 8007fc4:	089b      	lsrs	r3, r3, #2
 8007fc6:	f003 0301 	and.w	r3, r3, #1
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d00e      	beq.n	8007fec <HAL_I2C_EV_IRQHandler+0x2dc>
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	0a5b      	lsrs	r3, r3, #9
 8007fd2:	f003 0301 	and.w	r3, r3, #1
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d008      	beq.n	8007fec <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f000 ff3a 	bl	8008e54 <I2C_SlaveReceive_BTF>
 8007fe0:	e004      	b.n	8007fec <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8007fe2:	bf00      	nop
 8007fe4:	e002      	b.n	8007fec <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007fe6:	bf00      	nop
 8007fe8:	e000      	b.n	8007fec <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007fea:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8007fec:	3720      	adds	r7, #32
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	bd80      	pop	{r7, pc}

08007ff2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007ff2:	b580      	push	{r7, lr}
 8007ff4:	b08a      	sub	sp, #40	@ 0x28
 8007ff6:	af00      	add	r7, sp, #0
 8007ff8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	695b      	ldr	r3, [r3, #20]
 8008000:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	685b      	ldr	r3, [r3, #4]
 8008008:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800800a:	2300      	movs	r3, #0
 800800c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008014:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008016:	6a3b      	ldr	r3, [r7, #32]
 8008018:	0a1b      	lsrs	r3, r3, #8
 800801a:	f003 0301 	and.w	r3, r3, #1
 800801e:	2b00      	cmp	r3, #0
 8008020:	d00e      	beq.n	8008040 <HAL_I2C_ER_IRQHandler+0x4e>
 8008022:	69fb      	ldr	r3, [r7, #28]
 8008024:	0a1b      	lsrs	r3, r3, #8
 8008026:	f003 0301 	and.w	r3, r3, #1
 800802a:	2b00      	cmp	r3, #0
 800802c:	d008      	beq.n	8008040 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800802e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008030:	f043 0301 	orr.w	r3, r3, #1
 8008034:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800803e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008040:	6a3b      	ldr	r3, [r7, #32]
 8008042:	0a5b      	lsrs	r3, r3, #9
 8008044:	f003 0301 	and.w	r3, r3, #1
 8008048:	2b00      	cmp	r3, #0
 800804a:	d00e      	beq.n	800806a <HAL_I2C_ER_IRQHandler+0x78>
 800804c:	69fb      	ldr	r3, [r7, #28]
 800804e:	0a1b      	lsrs	r3, r3, #8
 8008050:	f003 0301 	and.w	r3, r3, #1
 8008054:	2b00      	cmp	r3, #0
 8008056:	d008      	beq.n	800806a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8008058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800805a:	f043 0302 	orr.w	r3, r3, #2
 800805e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8008068:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800806a:	6a3b      	ldr	r3, [r7, #32]
 800806c:	0a9b      	lsrs	r3, r3, #10
 800806e:	f003 0301 	and.w	r3, r3, #1
 8008072:	2b00      	cmp	r3, #0
 8008074:	d03f      	beq.n	80080f6 <HAL_I2C_ER_IRQHandler+0x104>
 8008076:	69fb      	ldr	r3, [r7, #28]
 8008078:	0a1b      	lsrs	r3, r3, #8
 800807a:	f003 0301 	and.w	r3, r3, #1
 800807e:	2b00      	cmp	r3, #0
 8008080:	d039      	beq.n	80080f6 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8008082:	7efb      	ldrb	r3, [r7, #27]
 8008084:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800808a:	b29b      	uxth	r3, r3
 800808c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008094:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800809a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800809c:	7ebb      	ldrb	r3, [r7, #26]
 800809e:	2b20      	cmp	r3, #32
 80080a0:	d112      	bne.n	80080c8 <HAL_I2C_ER_IRQHandler+0xd6>
 80080a2:	697b      	ldr	r3, [r7, #20]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d10f      	bne.n	80080c8 <HAL_I2C_ER_IRQHandler+0xd6>
 80080a8:	7cfb      	ldrb	r3, [r7, #19]
 80080aa:	2b21      	cmp	r3, #33	@ 0x21
 80080ac:	d008      	beq.n	80080c0 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80080ae:	7cfb      	ldrb	r3, [r7, #19]
 80080b0:	2b29      	cmp	r3, #41	@ 0x29
 80080b2:	d005      	beq.n	80080c0 <HAL_I2C_ER_IRQHandler+0xce>
 80080b4:	7cfb      	ldrb	r3, [r7, #19]
 80080b6:	2b28      	cmp	r3, #40	@ 0x28
 80080b8:	d106      	bne.n	80080c8 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2b21      	cmp	r3, #33	@ 0x21
 80080be:	d103      	bne.n	80080c8 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f001 f863 	bl	800918c <I2C_Slave_AF>
 80080c6:	e016      	b.n	80080f6 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80080d0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80080d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d4:	f043 0304 	orr.w	r3, r3, #4
 80080d8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80080da:	7efb      	ldrb	r3, [r7, #27]
 80080dc:	2b10      	cmp	r3, #16
 80080de:	d002      	beq.n	80080e6 <HAL_I2C_ER_IRQHandler+0xf4>
 80080e0:	7efb      	ldrb	r3, [r7, #27]
 80080e2:	2b40      	cmp	r3, #64	@ 0x40
 80080e4:	d107      	bne.n	80080f6 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	681a      	ldr	r2, [r3, #0]
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80080f4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80080f6:	6a3b      	ldr	r3, [r7, #32]
 80080f8:	0adb      	lsrs	r3, r3, #11
 80080fa:	f003 0301 	and.w	r3, r3, #1
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d00e      	beq.n	8008120 <HAL_I2C_ER_IRQHandler+0x12e>
 8008102:	69fb      	ldr	r3, [r7, #28]
 8008104:	0a1b      	lsrs	r3, r3, #8
 8008106:	f003 0301 	and.w	r3, r3, #1
 800810a:	2b00      	cmp	r3, #0
 800810c:	d008      	beq.n	8008120 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800810e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008110:	f043 0308 	orr.w	r3, r3, #8
 8008114:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800811e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8008120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008122:	2b00      	cmp	r3, #0
 8008124:	d008      	beq.n	8008138 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800812a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800812c:	431a      	orrs	r2, r3
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f001 f89e 	bl	8009274 <I2C_ITError>
  }
}
 8008138:	bf00      	nop
 800813a:	3728      	adds	r7, #40	@ 0x28
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}

08008140 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008140:	b480      	push	{r7}
 8008142:	b083      	sub	sp, #12
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8008148:	bf00      	nop
 800814a:	370c      	adds	r7, #12
 800814c:	46bd      	mov	sp, r7
 800814e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008152:	4770      	bx	lr

08008154 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008154:	b480      	push	{r7}
 8008156:	b083      	sub	sp, #12
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800815c:	bf00      	nop
 800815e:	370c      	adds	r7, #12
 8008160:	46bd      	mov	sp, r7
 8008162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008166:	4770      	bx	lr

08008168 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008168:	b480      	push	{r7}
 800816a:	b083      	sub	sp, #12
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008170:	bf00      	nop
 8008172:	370c      	adds	r7, #12
 8008174:	46bd      	mov	sp, r7
 8008176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817a:	4770      	bx	lr

0800817c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800817c:	b480      	push	{r7}
 800817e:	b083      	sub	sp, #12
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008184:	bf00      	nop
 8008186:	370c      	adds	r7, #12
 8008188:	46bd      	mov	sp, r7
 800818a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818e:	4770      	bx	lr

08008190 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008190:	b480      	push	{r7}
 8008192:	b083      	sub	sp, #12
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
 8008198:	460b      	mov	r3, r1
 800819a:	70fb      	strb	r3, [r7, #3]
 800819c:	4613      	mov	r3, r2
 800819e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80081a0:	bf00      	nop
 80081a2:	370c      	adds	r7, #12
 80081a4:	46bd      	mov	sp, r7
 80081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081aa:	4770      	bx	lr

080081ac <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b083      	sub	sp, #12
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80081b4:	bf00      	nop
 80081b6:	370c      	adds	r7, #12
 80081b8:	46bd      	mov	sp, r7
 80081ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081be:	4770      	bx	lr

080081c0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b083      	sub	sp, #12
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80081c8:	bf00      	nop
 80081ca:	370c      	adds	r7, #12
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr

080081d4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b084      	sub	sp, #16
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081e2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80081ea:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081f0:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d150      	bne.n	800829c <I2C_MasterTransmit_TXE+0xc8>
 80081fa:	7bfb      	ldrb	r3, [r7, #15]
 80081fc:	2b21      	cmp	r3, #33	@ 0x21
 80081fe:	d14d      	bne.n	800829c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	2b08      	cmp	r3, #8
 8008204:	d01d      	beq.n	8008242 <I2C_MasterTransmit_TXE+0x6e>
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	2b20      	cmp	r3, #32
 800820a:	d01a      	beq.n	8008242 <I2C_MasterTransmit_TXE+0x6e>
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008212:	d016      	beq.n	8008242 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	685a      	ldr	r2, [r3, #4]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008222:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2211      	movs	r2, #17
 8008228:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2200      	movs	r2, #0
 800822e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2220      	movs	r2, #32
 8008236:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f7ff ff80 	bl	8008140 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008240:	e060      	b.n	8008304 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	685a      	ldr	r2, [r3, #4]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008250:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008260:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2200      	movs	r2, #0
 8008266:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2220      	movs	r2, #32
 800826c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008276:	b2db      	uxtb	r3, r3
 8008278:	2b40      	cmp	r3, #64	@ 0x40
 800827a:	d107      	bne.n	800828c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2200      	movs	r2, #0
 8008280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f7f8 ff29 	bl	80010dc <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800828a:	e03b      	b.n	8008304 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2200      	movs	r2, #0
 8008290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f7ff ff53 	bl	8008140 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800829a:	e033      	b.n	8008304 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800829c:	7bfb      	ldrb	r3, [r7, #15]
 800829e:	2b21      	cmp	r3, #33	@ 0x21
 80082a0:	d005      	beq.n	80082ae <I2C_MasterTransmit_TXE+0xda>
 80082a2:	7bbb      	ldrb	r3, [r7, #14]
 80082a4:	2b40      	cmp	r3, #64	@ 0x40
 80082a6:	d12d      	bne.n	8008304 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80082a8:	7bfb      	ldrb	r3, [r7, #15]
 80082aa:	2b22      	cmp	r3, #34	@ 0x22
 80082ac:	d12a      	bne.n	8008304 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082b2:	b29b      	uxth	r3, r3
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d108      	bne.n	80082ca <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	685a      	ldr	r2, [r3, #4]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80082c6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80082c8:	e01c      	b.n	8008304 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80082d0:	b2db      	uxtb	r3, r3
 80082d2:	2b40      	cmp	r3, #64	@ 0x40
 80082d4:	d103      	bne.n	80082de <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 f88e 	bl	80083f8 <I2C_MemoryTransmit_TXE_BTF>
}
 80082dc:	e012      	b.n	8008304 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082e2:	781a      	ldrb	r2, [r3, #0]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082ee:	1c5a      	adds	r2, r3, #1
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082f8:	b29b      	uxth	r3, r3
 80082fa:	3b01      	subs	r3, #1
 80082fc:	b29a      	uxth	r2, r3
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008302:	e7ff      	b.n	8008304 <I2C_MasterTransmit_TXE+0x130>
 8008304:	bf00      	nop
 8008306:	3710      	adds	r7, #16
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b084      	sub	sp, #16
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008318:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008320:	b2db      	uxtb	r3, r3
 8008322:	2b21      	cmp	r3, #33	@ 0x21
 8008324:	d164      	bne.n	80083f0 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800832a:	b29b      	uxth	r3, r3
 800832c:	2b00      	cmp	r3, #0
 800832e:	d012      	beq.n	8008356 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008334:	781a      	ldrb	r2, [r3, #0]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008340:	1c5a      	adds	r2, r3, #1
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800834a:	b29b      	uxth	r3, r3
 800834c:	3b01      	subs	r3, #1
 800834e:	b29a      	uxth	r2, r3
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8008354:	e04c      	b.n	80083f0 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2b08      	cmp	r3, #8
 800835a:	d01d      	beq.n	8008398 <I2C_MasterTransmit_BTF+0x8c>
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	2b20      	cmp	r3, #32
 8008360:	d01a      	beq.n	8008398 <I2C_MasterTransmit_BTF+0x8c>
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008368:	d016      	beq.n	8008398 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	685a      	ldr	r2, [r3, #4]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008378:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2211      	movs	r2, #17
 800837e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2200      	movs	r2, #0
 8008384:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2220      	movs	r2, #32
 800838c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f7ff fed5 	bl	8008140 <HAL_I2C_MasterTxCpltCallback>
}
 8008396:	e02b      	b.n	80083f0 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	685a      	ldr	r2, [r3, #4]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80083a6:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	681a      	ldr	r2, [r3, #0]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80083b6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2200      	movs	r2, #0
 80083bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2220      	movs	r2, #32
 80083c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	2b40      	cmp	r3, #64	@ 0x40
 80083d0:	d107      	bne.n	80083e2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f7f8 fe7e 	bl	80010dc <HAL_I2C_MemTxCpltCallback>
}
 80083e0:	e006      	b.n	80083f0 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2200      	movs	r2, #0
 80083e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f7ff fea8 	bl	8008140 <HAL_I2C_MasterTxCpltCallback>
}
 80083f0:	bf00      	nop
 80083f2:	3710      	adds	r7, #16
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}

080083f8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b084      	sub	sp, #16
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008406:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800840c:	2b00      	cmp	r3, #0
 800840e:	d11d      	bne.n	800844c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008414:	2b01      	cmp	r3, #1
 8008416:	d10b      	bne.n	8008430 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800841c:	b2da      	uxtb	r2, r3
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008428:	1c9a      	adds	r2, r3, #2
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800842e:	e077      	b.n	8008520 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008434:	b29b      	uxth	r3, r3
 8008436:	121b      	asrs	r3, r3, #8
 8008438:	b2da      	uxtb	r2, r3
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008444:	1c5a      	adds	r2, r3, #1
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800844a:	e069      	b.n	8008520 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008450:	2b01      	cmp	r3, #1
 8008452:	d10b      	bne.n	800846c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008458:	b2da      	uxtb	r2, r3
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008464:	1c5a      	adds	r2, r3, #1
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800846a:	e059      	b.n	8008520 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008470:	2b02      	cmp	r3, #2
 8008472:	d152      	bne.n	800851a <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8008474:	7bfb      	ldrb	r3, [r7, #15]
 8008476:	2b22      	cmp	r3, #34	@ 0x22
 8008478:	d10d      	bne.n	8008496 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	681a      	ldr	r2, [r3, #0]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008488:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800848e:	1c5a      	adds	r2, r3, #1
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008494:	e044      	b.n	8008520 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800849a:	b29b      	uxth	r3, r3
 800849c:	2b00      	cmp	r3, #0
 800849e:	d015      	beq.n	80084cc <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80084a0:	7bfb      	ldrb	r3, [r7, #15]
 80084a2:	2b21      	cmp	r3, #33	@ 0x21
 80084a4:	d112      	bne.n	80084cc <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084aa:	781a      	ldrb	r2, [r3, #0]
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084b6:	1c5a      	adds	r2, r3, #1
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	3b01      	subs	r3, #1
 80084c4:	b29a      	uxth	r2, r3
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80084ca:	e029      	b.n	8008520 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d124      	bne.n	8008520 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80084d6:	7bfb      	ldrb	r3, [r7, #15]
 80084d8:	2b21      	cmp	r3, #33	@ 0x21
 80084da:	d121      	bne.n	8008520 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	685a      	ldr	r2, [r3, #4]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80084ea:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	681a      	ldr	r2, [r3, #0]
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80084fa:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2200      	movs	r2, #0
 8008500:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2220      	movs	r2, #32
 8008506:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2200      	movs	r2, #0
 800850e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8008512:	6878      	ldr	r0, [r7, #4]
 8008514:	f7f8 fde2 	bl	80010dc <HAL_I2C_MemTxCpltCallback>
}
 8008518:	e002      	b.n	8008520 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f7ff f97d 	bl	800781a <I2C_Flush_DR>
}
 8008520:	bf00      	nop
 8008522:	3710      	adds	r7, #16
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}

08008528 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008536:	b2db      	uxtb	r3, r3
 8008538:	2b22      	cmp	r3, #34	@ 0x22
 800853a:	f040 80b9 	bne.w	80086b0 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008542:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008548:	b29b      	uxth	r3, r3
 800854a:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	2b03      	cmp	r3, #3
 8008550:	d921      	bls.n	8008596 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	691a      	ldr	r2, [r3, #16]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800855c:	b2d2      	uxtb	r2, r2
 800855e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008564:	1c5a      	adds	r2, r3, #1
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800856e:	b29b      	uxth	r3, r3
 8008570:	3b01      	subs	r3, #1
 8008572:	b29a      	uxth	r2, r3
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800857c:	b29b      	uxth	r3, r3
 800857e:	2b03      	cmp	r3, #3
 8008580:	f040 8096 	bne.w	80086b0 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	685a      	ldr	r2, [r3, #4]
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008592:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8008594:	e08c      	b.n	80086b0 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800859a:	2b02      	cmp	r3, #2
 800859c:	d07f      	beq.n	800869e <I2C_MasterReceive_RXNE+0x176>
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	2b01      	cmp	r3, #1
 80085a2:	d002      	beq.n	80085aa <I2C_MasterReceive_RXNE+0x82>
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d179      	bne.n	800869e <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f001 fa68 	bl	8009a80 <I2C_WaitOnSTOPRequestThroughIT>
 80085b0:	4603      	mov	r3, r0
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d14c      	bne.n	8008650 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	681a      	ldr	r2, [r3, #0]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80085c4:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	685a      	ldr	r2, [r3, #4]
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80085d4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	691a      	ldr	r2, [r3, #16]
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085e0:	b2d2      	uxtb	r2, r2
 80085e2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085e8:	1c5a      	adds	r2, r3, #1
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085f2:	b29b      	uxth	r3, r3
 80085f4:	3b01      	subs	r3, #1
 80085f6:	b29a      	uxth	r2, r3
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2220      	movs	r2, #32
 8008600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800860a:	b2db      	uxtb	r3, r3
 800860c:	2b40      	cmp	r3, #64	@ 0x40
 800860e:	d10a      	bne.n	8008626 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2200      	movs	r2, #0
 8008614:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2200      	movs	r2, #0
 800861c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f7f8 fd44 	bl	80010ac <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008624:	e044      	b.n	80086b0 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2200      	movs	r2, #0
 800862a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2b08      	cmp	r3, #8
 8008632:	d002      	beq.n	800863a <I2C_MasterReceive_RXNE+0x112>
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	2b20      	cmp	r3, #32
 8008638:	d103      	bne.n	8008642 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2200      	movs	r2, #0
 800863e:	631a      	str	r2, [r3, #48]	@ 0x30
 8008640:	e002      	b.n	8008648 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2212      	movs	r2, #18
 8008646:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f7ff fd83 	bl	8008154 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800864e:	e02f      	b.n	80086b0 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	685a      	ldr	r2, [r3, #4]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800865e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	691a      	ldr	r2, [r3, #16]
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800866a:	b2d2      	uxtb	r2, r2
 800866c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008672:	1c5a      	adds	r2, r3, #1
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800867c:	b29b      	uxth	r3, r3
 800867e:	3b01      	subs	r3, #1
 8008680:	b29a      	uxth	r2, r3
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2220      	movs	r2, #32
 800868a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2200      	movs	r2, #0
 8008692:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f7f8 fd38 	bl	800110c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800869c:	e008      	b.n	80086b0 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	685a      	ldr	r2, [r3, #4]
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80086ac:	605a      	str	r2, [r3, #4]
}
 80086ae:	e7ff      	b.n	80086b0 <I2C_MasterReceive_RXNE+0x188>
 80086b0:	bf00      	nop
 80086b2:	3710      	adds	r7, #16
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}

080086b8 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b084      	sub	sp, #16
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086c4:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086ca:	b29b      	uxth	r3, r3
 80086cc:	2b04      	cmp	r3, #4
 80086ce:	d11b      	bne.n	8008708 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	685a      	ldr	r2, [r3, #4]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80086de:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	691a      	ldr	r2, [r3, #16]
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086ea:	b2d2      	uxtb	r2, r2
 80086ec:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086f2:	1c5a      	adds	r2, r3, #1
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086fc:	b29b      	uxth	r3, r3
 80086fe:	3b01      	subs	r3, #1
 8008700:	b29a      	uxth	r2, r3
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8008706:	e0c4      	b.n	8008892 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800870c:	b29b      	uxth	r3, r3
 800870e:	2b03      	cmp	r3, #3
 8008710:	d129      	bne.n	8008766 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	685a      	ldr	r2, [r3, #4]
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008720:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	2b04      	cmp	r3, #4
 8008726:	d00a      	beq.n	800873e <I2C_MasterReceive_BTF+0x86>
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	2b02      	cmp	r3, #2
 800872c:	d007      	beq.n	800873e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800873c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	691a      	ldr	r2, [r3, #16]
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008748:	b2d2      	uxtb	r2, r2
 800874a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008750:	1c5a      	adds	r2, r3, #1
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800875a:	b29b      	uxth	r3, r3
 800875c:	3b01      	subs	r3, #1
 800875e:	b29a      	uxth	r2, r3
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008764:	e095      	b.n	8008892 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800876a:	b29b      	uxth	r3, r3
 800876c:	2b02      	cmp	r3, #2
 800876e:	d17d      	bne.n	800886c <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	2b01      	cmp	r3, #1
 8008774:	d002      	beq.n	800877c <I2C_MasterReceive_BTF+0xc4>
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	2b10      	cmp	r3, #16
 800877a:	d108      	bne.n	800878e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	681a      	ldr	r2, [r3, #0]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800878a:	601a      	str	r2, [r3, #0]
 800878c:	e016      	b.n	80087bc <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2b04      	cmp	r3, #4
 8008792:	d002      	beq.n	800879a <I2C_MasterReceive_BTF+0xe2>
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2b02      	cmp	r3, #2
 8008798:	d108      	bne.n	80087ac <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	681a      	ldr	r2, [r3, #0]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80087a8:	601a      	str	r2, [r3, #0]
 80087aa:	e007      	b.n	80087bc <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	681a      	ldr	r2, [r3, #0]
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80087ba:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	691a      	ldr	r2, [r3, #16]
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087c6:	b2d2      	uxtb	r2, r2
 80087c8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087ce:	1c5a      	adds	r2, r3, #1
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087d8:	b29b      	uxth	r3, r3
 80087da:	3b01      	subs	r3, #1
 80087dc:	b29a      	uxth	r2, r3
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	691a      	ldr	r2, [r3, #16]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087ec:	b2d2      	uxtb	r2, r2
 80087ee:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087f4:	1c5a      	adds	r2, r3, #1
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087fe:	b29b      	uxth	r3, r3
 8008800:	3b01      	subs	r3, #1
 8008802:	b29a      	uxth	r2, r3
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	685a      	ldr	r2, [r3, #4]
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8008816:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2220      	movs	r2, #32
 800881c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008826:	b2db      	uxtb	r3, r3
 8008828:	2b40      	cmp	r3, #64	@ 0x40
 800882a:	d10a      	bne.n	8008842 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2200      	movs	r2, #0
 8008838:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f7f8 fc36 	bl	80010ac <HAL_I2C_MemRxCpltCallback>
}
 8008840:	e027      	b.n	8008892 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2200      	movs	r2, #0
 8008846:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2b08      	cmp	r3, #8
 800884e:	d002      	beq.n	8008856 <I2C_MasterReceive_BTF+0x19e>
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	2b20      	cmp	r3, #32
 8008854:	d103      	bne.n	800885e <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2200      	movs	r2, #0
 800885a:	631a      	str	r2, [r3, #48]	@ 0x30
 800885c:	e002      	b.n	8008864 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2212      	movs	r2, #18
 8008862:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f7ff fc75 	bl	8008154 <HAL_I2C_MasterRxCpltCallback>
}
 800886a:	e012      	b.n	8008892 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	691a      	ldr	r2, [r3, #16]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008876:	b2d2      	uxtb	r2, r2
 8008878:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800887e:	1c5a      	adds	r2, r3, #1
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008888:	b29b      	uxth	r3, r3
 800888a:	3b01      	subs	r3, #1
 800888c:	b29a      	uxth	r2, r3
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008892:	bf00      	nop
 8008894:	3710      	adds	r7, #16
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}

0800889a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800889a:	b480      	push	{r7}
 800889c:	b083      	sub	sp, #12
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80088a8:	b2db      	uxtb	r3, r3
 80088aa:	2b40      	cmp	r3, #64	@ 0x40
 80088ac:	d117      	bne.n	80088de <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d109      	bne.n	80088ca <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	461a      	mov	r2, r3
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80088c6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80088c8:	e067      	b.n	800899a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	f043 0301 	orr.w	r3, r3, #1
 80088d4:	b2da      	uxtb	r2, r3
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	611a      	str	r2, [r3, #16]
}
 80088dc:	e05d      	b.n	800899a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	691b      	ldr	r3, [r3, #16]
 80088e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088e6:	d133      	bne.n	8008950 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088ee:	b2db      	uxtb	r3, r3
 80088f0:	2b21      	cmp	r3, #33	@ 0x21
 80088f2:	d109      	bne.n	8008908 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088f8:	b2db      	uxtb	r3, r3
 80088fa:	461a      	mov	r2, r3
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008904:	611a      	str	r2, [r3, #16]
 8008906:	e008      	b.n	800891a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800890c:	b2db      	uxtb	r3, r3
 800890e:	f043 0301 	orr.w	r3, r3, #1
 8008912:	b2da      	uxtb	r2, r3
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800891e:	2b00      	cmp	r3, #0
 8008920:	d004      	beq.n	800892c <I2C_Master_SB+0x92>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008928:	2b00      	cmp	r3, #0
 800892a:	d108      	bne.n	800893e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008930:	2b00      	cmp	r3, #0
 8008932:	d032      	beq.n	800899a <I2C_Master_SB+0x100>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008938:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800893a:	2b00      	cmp	r3, #0
 800893c:	d02d      	beq.n	800899a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	685a      	ldr	r2, [r3, #4]
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800894c:	605a      	str	r2, [r3, #4]
}
 800894e:	e024      	b.n	800899a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008954:	2b00      	cmp	r3, #0
 8008956:	d10e      	bne.n	8008976 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800895c:	b29b      	uxth	r3, r3
 800895e:	11db      	asrs	r3, r3, #7
 8008960:	b2db      	uxtb	r3, r3
 8008962:	f003 0306 	and.w	r3, r3, #6
 8008966:	b2db      	uxtb	r3, r3
 8008968:	f063 030f 	orn	r3, r3, #15
 800896c:	b2da      	uxtb	r2, r3
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	611a      	str	r2, [r3, #16]
}
 8008974:	e011      	b.n	800899a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800897a:	2b01      	cmp	r3, #1
 800897c:	d10d      	bne.n	800899a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008982:	b29b      	uxth	r3, r3
 8008984:	11db      	asrs	r3, r3, #7
 8008986:	b2db      	uxtb	r3, r3
 8008988:	f003 0306 	and.w	r3, r3, #6
 800898c:	b2db      	uxtb	r3, r3
 800898e:	f063 030e 	orn	r3, r3, #14
 8008992:	b2da      	uxtb	r2, r3
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	611a      	str	r2, [r3, #16]
}
 800899a:	bf00      	nop
 800899c:	370c      	adds	r7, #12
 800899e:	46bd      	mov	sp, r7
 80089a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a4:	4770      	bx	lr

080089a6 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80089a6:	b480      	push	{r7}
 80089a8:	b083      	sub	sp, #12
 80089aa:	af00      	add	r7, sp, #0
 80089ac:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089b2:	b2da      	uxtb	r2, r3
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d004      	beq.n	80089cc <I2C_Master_ADD10+0x26>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d108      	bne.n	80089de <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d00c      	beq.n	80089ee <I2C_Master_ADD10+0x48>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d007      	beq.n	80089ee <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	685a      	ldr	r2, [r3, #4]
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80089ec:	605a      	str	r2, [r3, #4]
  }
}
 80089ee:	bf00      	nop
 80089f0:	370c      	adds	r7, #12
 80089f2:	46bd      	mov	sp, r7
 80089f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f8:	4770      	bx	lr

080089fa <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80089fa:	b480      	push	{r7}
 80089fc:	b091      	sub	sp, #68	@ 0x44
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008a08:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a10:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a16:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a1e:	b2db      	uxtb	r3, r3
 8008a20:	2b22      	cmp	r3, #34	@ 0x22
 8008a22:	f040 8169 	bne.w	8008cf8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d10f      	bne.n	8008a4e <I2C_Master_ADDR+0x54>
 8008a2e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008a32:	2b40      	cmp	r3, #64	@ 0x40
 8008a34:	d10b      	bne.n	8008a4e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008a36:	2300      	movs	r3, #0
 8008a38:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	695b      	ldr	r3, [r3, #20]
 8008a40:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	699b      	ldr	r3, [r3, #24]
 8008a48:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4c:	e160      	b.n	8008d10 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d11d      	bne.n	8008a92 <I2C_Master_ADDR+0x98>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	691b      	ldr	r3, [r3, #16]
 8008a5a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008a5e:	d118      	bne.n	8008a92 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008a60:	2300      	movs	r3, #0
 8008a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	695b      	ldr	r3, [r3, #20]
 8008a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	699b      	ldr	r3, [r3, #24]
 8008a72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	681a      	ldr	r2, [r3, #0]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008a84:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a8a:	1c5a      	adds	r2, r3, #1
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	651a      	str	r2, [r3, #80]	@ 0x50
 8008a90:	e13e      	b.n	8008d10 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a96:	b29b      	uxth	r3, r3
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d113      	bne.n	8008ac4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	695b      	ldr	r3, [r3, #20]
 8008aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	699b      	ldr	r3, [r3, #24]
 8008aae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	681a      	ldr	r2, [r3, #0]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ac0:	601a      	str	r2, [r3, #0]
 8008ac2:	e115      	b.n	8008cf0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ac8:	b29b      	uxth	r3, r3
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	f040 808a 	bne.w	8008be4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8008ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ad2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008ad6:	d137      	bne.n	8008b48 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	681a      	ldr	r2, [r3, #0]
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008ae6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	685b      	ldr	r3, [r3, #4]
 8008aee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008af2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008af6:	d113      	bne.n	8008b20 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	681a      	ldr	r2, [r3, #0]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b06:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b08:	2300      	movs	r3, #0
 8008b0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	695b      	ldr	r3, [r3, #20]
 8008b12:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	699b      	ldr	r3, [r3, #24]
 8008b1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b1e:	e0e7      	b.n	8008cf0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b20:	2300      	movs	r3, #0
 8008b22:	623b      	str	r3, [r7, #32]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	695b      	ldr	r3, [r3, #20]
 8008b2a:	623b      	str	r3, [r7, #32]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	699b      	ldr	r3, [r3, #24]
 8008b32:	623b      	str	r3, [r7, #32]
 8008b34:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b44:	601a      	str	r2, [r3, #0]
 8008b46:	e0d3      	b.n	8008cf0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8008b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b4a:	2b08      	cmp	r3, #8
 8008b4c:	d02e      	beq.n	8008bac <I2C_Master_ADDR+0x1b2>
 8008b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b50:	2b20      	cmp	r3, #32
 8008b52:	d02b      	beq.n	8008bac <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8008b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b56:	2b12      	cmp	r3, #18
 8008b58:	d102      	bne.n	8008b60 <I2C_Master_ADDR+0x166>
 8008b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	d125      	bne.n	8008bac <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8008b60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b62:	2b04      	cmp	r3, #4
 8008b64:	d00e      	beq.n	8008b84 <I2C_Master_ADDR+0x18a>
 8008b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b68:	2b02      	cmp	r3, #2
 8008b6a:	d00b      	beq.n	8008b84 <I2C_Master_ADDR+0x18a>
 8008b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b6e:	2b10      	cmp	r3, #16
 8008b70:	d008      	beq.n	8008b84 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	681a      	ldr	r2, [r3, #0]
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b80:	601a      	str	r2, [r3, #0]
 8008b82:	e007      	b.n	8008b94 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	681a      	ldr	r2, [r3, #0]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008b92:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b94:	2300      	movs	r3, #0
 8008b96:	61fb      	str	r3, [r7, #28]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	695b      	ldr	r3, [r3, #20]
 8008b9e:	61fb      	str	r3, [r7, #28]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	699b      	ldr	r3, [r3, #24]
 8008ba6:	61fb      	str	r3, [r7, #28]
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	e0a1      	b.n	8008cf0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	681a      	ldr	r2, [r3, #0]
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008bba:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	61bb      	str	r3, [r7, #24]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	695b      	ldr	r3, [r3, #20]
 8008bc6:	61bb      	str	r3, [r7, #24]
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	699b      	ldr	r3, [r3, #24]
 8008bce:	61bb      	str	r3, [r7, #24]
 8008bd0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	681a      	ldr	r2, [r3, #0]
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008be0:	601a      	str	r2, [r3, #0]
 8008be2:	e085      	b.n	8008cf0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008be8:	b29b      	uxth	r3, r3
 8008bea:	2b02      	cmp	r3, #2
 8008bec:	d14d      	bne.n	8008c8a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8008bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf0:	2b04      	cmp	r3, #4
 8008bf2:	d016      	beq.n	8008c22 <I2C_Master_ADDR+0x228>
 8008bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf6:	2b02      	cmp	r3, #2
 8008bf8:	d013      	beq.n	8008c22 <I2C_Master_ADDR+0x228>
 8008bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bfc:	2b10      	cmp	r3, #16
 8008bfe:	d010      	beq.n	8008c22 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	681a      	ldr	r2, [r3, #0]
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c0e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	681a      	ldr	r2, [r3, #0]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c1e:	601a      	str	r2, [r3, #0]
 8008c20:	e007      	b.n	8008c32 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	681a      	ldr	r2, [r3, #0]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008c30:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008c3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008c40:	d117      	bne.n	8008c72 <I2C_Master_ADDR+0x278>
 8008c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c44:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008c48:	d00b      	beq.n	8008c62 <I2C_Master_ADDR+0x268>
 8008c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c4c:	2b01      	cmp	r3, #1
 8008c4e:	d008      	beq.n	8008c62 <I2C_Master_ADDR+0x268>
 8008c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c52:	2b08      	cmp	r3, #8
 8008c54:	d005      	beq.n	8008c62 <I2C_Master_ADDR+0x268>
 8008c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c58:	2b10      	cmp	r3, #16
 8008c5a:	d002      	beq.n	8008c62 <I2C_Master_ADDR+0x268>
 8008c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c5e:	2b20      	cmp	r3, #32
 8008c60:	d107      	bne.n	8008c72 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	685a      	ldr	r2, [r3, #4]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008c70:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c72:	2300      	movs	r3, #0
 8008c74:	617b      	str	r3, [r7, #20]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	695b      	ldr	r3, [r3, #20]
 8008c7c:	617b      	str	r3, [r7, #20]
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	699b      	ldr	r3, [r3, #24]
 8008c84:	617b      	str	r3, [r7, #20]
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	e032      	b.n	8008cf0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	681a      	ldr	r2, [r3, #0]
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008c98:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	685b      	ldr	r3, [r3, #4]
 8008ca0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008ca4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ca8:	d117      	bne.n	8008cda <I2C_Master_ADDR+0x2e0>
 8008caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cac:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008cb0:	d00b      	beq.n	8008cca <I2C_Master_ADDR+0x2d0>
 8008cb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d008      	beq.n	8008cca <I2C_Master_ADDR+0x2d0>
 8008cb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cba:	2b08      	cmp	r3, #8
 8008cbc:	d005      	beq.n	8008cca <I2C_Master_ADDR+0x2d0>
 8008cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cc0:	2b10      	cmp	r3, #16
 8008cc2:	d002      	beq.n	8008cca <I2C_Master_ADDR+0x2d0>
 8008cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cc6:	2b20      	cmp	r3, #32
 8008cc8:	d107      	bne.n	8008cda <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	685a      	ldr	r2, [r3, #4]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008cd8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008cda:	2300      	movs	r3, #0
 8008cdc:	613b      	str	r3, [r7, #16]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	695b      	ldr	r3, [r3, #20]
 8008ce4:	613b      	str	r3, [r7, #16]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	699b      	ldr	r3, [r3, #24]
 8008cec:	613b      	str	r3, [r7, #16]
 8008cee:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8008cf6:	e00b      	b.n	8008d10 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	60fb      	str	r3, [r7, #12]
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	695b      	ldr	r3, [r3, #20]
 8008d02:	60fb      	str	r3, [r7, #12]
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	699b      	ldr	r3, [r3, #24]
 8008d0a:	60fb      	str	r3, [r7, #12]
 8008d0c:	68fb      	ldr	r3, [r7, #12]
}
 8008d0e:	e7ff      	b.n	8008d10 <I2C_Master_ADDR+0x316>
 8008d10:	bf00      	nop
 8008d12:	3744      	adds	r7, #68	@ 0x44
 8008d14:	46bd      	mov	sp, r7
 8008d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1a:	4770      	bx	lr

08008d1c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b084      	sub	sp, #16
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d2a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d30:	b29b      	uxth	r3, r3
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d02b      	beq.n	8008d8e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d3a:	781a      	ldrb	r2, [r3, #0]
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d46:	1c5a      	adds	r2, r3, #1
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	3b01      	subs	r3, #1
 8008d54:	b29a      	uxth	r2, r3
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d5e:	b29b      	uxth	r3, r3
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d114      	bne.n	8008d8e <I2C_SlaveTransmit_TXE+0x72>
 8008d64:	7bfb      	ldrb	r3, [r7, #15]
 8008d66:	2b29      	cmp	r3, #41	@ 0x29
 8008d68:	d111      	bne.n	8008d8e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	685a      	ldr	r2, [r3, #4]
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008d78:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2221      	movs	r2, #33	@ 0x21
 8008d7e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2228      	movs	r2, #40	@ 0x28
 8008d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f7ff f9ed 	bl	8008168 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8008d8e:	bf00      	nop
 8008d90:	3710      	adds	r7, #16
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}

08008d96 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8008d96:	b480      	push	{r7}
 8008d98:	b083      	sub	sp, #12
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008da2:	b29b      	uxth	r3, r3
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d011      	beq.n	8008dcc <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dac:	781a      	ldrb	r2, [r3, #0]
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008db8:	1c5a      	adds	r2, r3, #1
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008dc2:	b29b      	uxth	r3, r3
 8008dc4:	3b01      	subs	r3, #1
 8008dc6:	b29a      	uxth	r2, r3
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8008dcc:	bf00      	nop
 8008dce:	370c      	adds	r7, #12
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr

08008dd8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b084      	sub	sp, #16
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008de6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008dec:	b29b      	uxth	r3, r3
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d02c      	beq.n	8008e4c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	691a      	ldr	r2, [r3, #16]
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dfc:	b2d2      	uxtb	r2, r2
 8008dfe:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e04:	1c5a      	adds	r2, r3, #1
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	3b01      	subs	r3, #1
 8008e12:	b29a      	uxth	r2, r3
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e1c:	b29b      	uxth	r3, r3
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d114      	bne.n	8008e4c <I2C_SlaveReceive_RXNE+0x74>
 8008e22:	7bfb      	ldrb	r3, [r7, #15]
 8008e24:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e26:	d111      	bne.n	8008e4c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	685a      	ldr	r2, [r3, #4]
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e36:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2222      	movs	r2, #34	@ 0x22
 8008e3c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2228      	movs	r2, #40	@ 0x28
 8008e42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	f7ff f998 	bl	800817c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8008e4c:	bf00      	nop
 8008e4e:	3710      	adds	r7, #16
 8008e50:	46bd      	mov	sp, r7
 8008e52:	bd80      	pop	{r7, pc}

08008e54 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008e54:	b480      	push	{r7}
 8008e56:	b083      	sub	sp, #12
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e60:	b29b      	uxth	r3, r3
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d012      	beq.n	8008e8c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	691a      	ldr	r2, [r3, #16]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e70:	b2d2      	uxtb	r2, r2
 8008e72:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e78:	1c5a      	adds	r2, r3, #1
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e82:	b29b      	uxth	r3, r3
 8008e84:	3b01      	subs	r3, #1
 8008e86:	b29a      	uxth	r2, r3
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8008e8c:	bf00      	nop
 8008e8e:	370c      	adds	r7, #12
 8008e90:	46bd      	mov	sp, r7
 8008e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e96:	4770      	bx	lr

08008e98 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
 8008ea0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008eac:	b2db      	uxtb	r3, r3
 8008eae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008eb2:	2b28      	cmp	r3, #40	@ 0x28
 8008eb4:	d127      	bne.n	8008f06 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	685a      	ldr	r2, [r3, #4]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008ec4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	089b      	lsrs	r3, r3, #2
 8008eca:	f003 0301 	and.w	r3, r3, #1
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d101      	bne.n	8008ed6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	09db      	lsrs	r3, r3, #7
 8008eda:	f003 0301 	and.w	r3, r3, #1
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d103      	bne.n	8008eea <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	68db      	ldr	r3, [r3, #12]
 8008ee6:	81bb      	strh	r3, [r7, #12]
 8008ee8:	e002      	b.n	8008ef0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	699b      	ldr	r3, [r3, #24]
 8008eee:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8008ef8:	89ba      	ldrh	r2, [r7, #12]
 8008efa:	7bfb      	ldrb	r3, [r7, #15]
 8008efc:	4619      	mov	r1, r3
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f7ff f946 	bl	8008190 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008f04:	e00e      	b.n	8008f24 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008f06:	2300      	movs	r3, #0
 8008f08:	60bb      	str	r3, [r7, #8]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	695b      	ldr	r3, [r3, #20]
 8008f10:	60bb      	str	r3, [r7, #8]
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	699b      	ldr	r3, [r3, #24]
 8008f18:	60bb      	str	r3, [r7, #8]
 8008f1a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8008f24:	bf00      	nop
 8008f26:	3710      	adds	r7, #16
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}

08008f2c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b084      	sub	sp, #16
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008f3a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	685a      	ldr	r2, [r3, #4]
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008f4a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	60bb      	str	r3, [r7, #8]
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	695b      	ldr	r3, [r3, #20]
 8008f56:	60bb      	str	r3, [r7, #8]
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	681a      	ldr	r2, [r3, #0]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f042 0201 	orr.w	r2, r2, #1
 8008f66:	601a      	str	r2, [r3, #0]
 8008f68:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f78:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	685b      	ldr	r3, [r3, #4]
 8008f80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008f84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f88:	d172      	bne.n	8009070 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008f8a:	7bfb      	ldrb	r3, [r7, #15]
 8008f8c:	2b22      	cmp	r3, #34	@ 0x22
 8008f8e:	d002      	beq.n	8008f96 <I2C_Slave_STOPF+0x6a>
 8008f90:	7bfb      	ldrb	r3, [r7, #15]
 8008f92:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f94:	d135      	bne.n	8009002 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	b29a      	uxth	r2, r3
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008fa8:	b29b      	uxth	r3, r3
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d005      	beq.n	8008fba <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fb2:	f043 0204 	orr.w	r2, r3, #4
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	685a      	ldr	r2, [r3, #4]
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008fc8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fce:	4618      	mov	r0, r3
 8008fd0:	f7fd ff3e 	bl	8006e50 <HAL_DMA_GetState>
 8008fd4:	4603      	mov	r3, r0
 8008fd6:	2b01      	cmp	r3, #1
 8008fd8:	d049      	beq.n	800906e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fde:	4a69      	ldr	r2, [pc, #420]	@ (8009184 <I2C_Slave_STOPF+0x258>)
 8008fe0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	f7fd fd86 	bl	8006af8 <HAL_DMA_Abort_IT>
 8008fec:	4603      	mov	r3, r0
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d03d      	beq.n	800906e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ff8:	687a      	ldr	r2, [r7, #4]
 8008ffa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008ffc:	4610      	mov	r0, r2
 8008ffe:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009000:	e035      	b.n	800906e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	685b      	ldr	r3, [r3, #4]
 800900a:	b29a      	uxth	r2, r3
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009014:	b29b      	uxth	r3, r3
 8009016:	2b00      	cmp	r3, #0
 8009018:	d005      	beq.n	8009026 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800901e:	f043 0204 	orr.w	r2, r3, #4
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	685a      	ldr	r2, [r3, #4]
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009034:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800903a:	4618      	mov	r0, r3
 800903c:	f7fd ff08 	bl	8006e50 <HAL_DMA_GetState>
 8009040:	4603      	mov	r3, r0
 8009042:	2b01      	cmp	r3, #1
 8009044:	d014      	beq.n	8009070 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800904a:	4a4e      	ldr	r2, [pc, #312]	@ (8009184 <I2C_Slave_STOPF+0x258>)
 800904c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009052:	4618      	mov	r0, r3
 8009054:	f7fd fd50 	bl	8006af8 <HAL_DMA_Abort_IT>
 8009058:	4603      	mov	r3, r0
 800905a:	2b00      	cmp	r3, #0
 800905c:	d008      	beq.n	8009070 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009062:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009064:	687a      	ldr	r2, [r7, #4]
 8009066:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009068:	4610      	mov	r0, r2
 800906a:	4798      	blx	r3
 800906c:	e000      	b.n	8009070 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800906e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009074:	b29b      	uxth	r3, r3
 8009076:	2b00      	cmp	r3, #0
 8009078:	d03e      	beq.n	80090f8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	695b      	ldr	r3, [r3, #20]
 8009080:	f003 0304 	and.w	r3, r3, #4
 8009084:	2b04      	cmp	r3, #4
 8009086:	d112      	bne.n	80090ae <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	691a      	ldr	r2, [r3, #16]
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009092:	b2d2      	uxtb	r2, r2
 8009094:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800909a:	1c5a      	adds	r2, r3, #1
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090a4:	b29b      	uxth	r3, r3
 80090a6:	3b01      	subs	r3, #1
 80090a8:	b29a      	uxth	r2, r3
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	695b      	ldr	r3, [r3, #20]
 80090b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090b8:	2b40      	cmp	r3, #64	@ 0x40
 80090ba:	d112      	bne.n	80090e2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	691a      	ldr	r2, [r3, #16]
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090c6:	b2d2      	uxtb	r2, r2
 80090c8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090ce:	1c5a      	adds	r2, r3, #1
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090d8:	b29b      	uxth	r3, r3
 80090da:	3b01      	subs	r3, #1
 80090dc:	b29a      	uxth	r2, r3
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090e6:	b29b      	uxth	r3, r3
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d005      	beq.n	80090f8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090f0:	f043 0204 	orr.w	r2, r3, #4
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d003      	beq.n	8009108 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f000 f8b7 	bl	8009274 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8009106:	e039      	b.n	800917c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009108:	7bfb      	ldrb	r3, [r7, #15]
 800910a:	2b2a      	cmp	r3, #42	@ 0x2a
 800910c:	d109      	bne.n	8009122 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2200      	movs	r2, #0
 8009112:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2228      	movs	r2, #40	@ 0x28
 8009118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f7ff f82d 	bl	800817c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009128:	b2db      	uxtb	r3, r3
 800912a:	2b28      	cmp	r3, #40	@ 0x28
 800912c:	d111      	bne.n	8009152 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	4a15      	ldr	r2, [pc, #84]	@ (8009188 <I2C_Slave_STOPF+0x25c>)
 8009132:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2200      	movs	r2, #0
 8009138:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2220      	movs	r2, #32
 800913e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2200      	movs	r2, #0
 8009146:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	f7ff f82e 	bl	80081ac <HAL_I2C_ListenCpltCallback>
}
 8009150:	e014      	b.n	800917c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009156:	2b22      	cmp	r3, #34	@ 0x22
 8009158:	d002      	beq.n	8009160 <I2C_Slave_STOPF+0x234>
 800915a:	7bfb      	ldrb	r3, [r7, #15]
 800915c:	2b22      	cmp	r3, #34	@ 0x22
 800915e:	d10d      	bne.n	800917c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2200      	movs	r2, #0
 8009164:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2220      	movs	r2, #32
 800916a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2200      	movs	r2, #0
 8009172:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009176:	6878      	ldr	r0, [r7, #4]
 8009178:	f7ff f800 	bl	800817c <HAL_I2C_SlaveRxCpltCallback>
}
 800917c:	bf00      	nop
 800917e:	3710      	adds	r7, #16
 8009180:	46bd      	mov	sp, r7
 8009182:	bd80      	pop	{r7, pc}
 8009184:	080095dd 	.word	0x080095dd
 8009188:	ffff0000 	.word	0xffff0000

0800918c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b084      	sub	sp, #16
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800919a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091a0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	2b08      	cmp	r3, #8
 80091a6:	d002      	beq.n	80091ae <I2C_Slave_AF+0x22>
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	2b20      	cmp	r3, #32
 80091ac:	d129      	bne.n	8009202 <I2C_Slave_AF+0x76>
 80091ae:	7bfb      	ldrb	r3, [r7, #15]
 80091b0:	2b28      	cmp	r3, #40	@ 0x28
 80091b2:	d126      	bne.n	8009202 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	4a2e      	ldr	r2, [pc, #184]	@ (8009270 <I2C_Slave_AF+0xe4>)
 80091b8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	685a      	ldr	r2, [r3, #4]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80091c8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80091d2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	681a      	ldr	r2, [r3, #0]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091e2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2200      	movs	r2, #0
 80091e8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2220      	movs	r2, #32
 80091ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2200      	movs	r2, #0
 80091f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f7fe ffd6 	bl	80081ac <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8009200:	e031      	b.n	8009266 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8009202:	7bfb      	ldrb	r3, [r7, #15]
 8009204:	2b21      	cmp	r3, #33	@ 0x21
 8009206:	d129      	bne.n	800925c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	4a19      	ldr	r2, [pc, #100]	@ (8009270 <I2C_Slave_AF+0xe4>)
 800920c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2221      	movs	r2, #33	@ 0x21
 8009212:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2220      	movs	r2, #32
 8009218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2200      	movs	r2, #0
 8009220:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	685a      	ldr	r2, [r3, #4]
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009232:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800923c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	681a      	ldr	r2, [r3, #0]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800924c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f7fe fae3 	bl	800781a <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	f7fe ff87 	bl	8008168 <HAL_I2C_SlaveTxCpltCallback>
}
 800925a:	e004      	b.n	8009266 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009264:	615a      	str	r2, [r3, #20]
}
 8009266:	bf00      	nop
 8009268:	3710      	adds	r7, #16
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
 800926e:	bf00      	nop
 8009270:	ffff0000 	.word	0xffff0000

08009274 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b084      	sub	sp, #16
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009282:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800928a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800928c:	7bbb      	ldrb	r3, [r7, #14]
 800928e:	2b10      	cmp	r3, #16
 8009290:	d002      	beq.n	8009298 <I2C_ITError+0x24>
 8009292:	7bbb      	ldrb	r3, [r7, #14]
 8009294:	2b40      	cmp	r3, #64	@ 0x40
 8009296:	d10a      	bne.n	80092ae <I2C_ITError+0x3a>
 8009298:	7bfb      	ldrb	r3, [r7, #15]
 800929a:	2b22      	cmp	r3, #34	@ 0x22
 800929c:	d107      	bne.n	80092ae <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	681a      	ldr	r2, [r3, #0]
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80092ac:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80092ae:	7bfb      	ldrb	r3, [r7, #15]
 80092b0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80092b4:	2b28      	cmp	r3, #40	@ 0x28
 80092b6:	d107      	bne.n	80092c8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2200      	movs	r2, #0
 80092bc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2228      	movs	r2, #40	@ 0x28
 80092c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80092c6:	e015      	b.n	80092f4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	685b      	ldr	r3, [r3, #4]
 80092ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80092d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80092d6:	d00a      	beq.n	80092ee <I2C_ITError+0x7a>
 80092d8:	7bfb      	ldrb	r3, [r7, #15]
 80092da:	2b60      	cmp	r3, #96	@ 0x60
 80092dc:	d007      	beq.n	80092ee <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2220      	movs	r2, #32
 80092e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2200      	movs	r2, #0
 80092ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2200      	movs	r2, #0
 80092f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	685b      	ldr	r3, [r3, #4]
 80092fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80092fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009302:	d162      	bne.n	80093ca <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	685a      	ldr	r2, [r3, #4]
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009312:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009318:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800931c:	b2db      	uxtb	r3, r3
 800931e:	2b01      	cmp	r3, #1
 8009320:	d020      	beq.n	8009364 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009326:	4a6a      	ldr	r2, [pc, #424]	@ (80094d0 <I2C_ITError+0x25c>)
 8009328:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800932e:	4618      	mov	r0, r3
 8009330:	f7fd fbe2 	bl	8006af8 <HAL_DMA_Abort_IT>
 8009334:	4603      	mov	r3, r0
 8009336:	2b00      	cmp	r3, #0
 8009338:	f000 8089 	beq.w	800944e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	681a      	ldr	r2, [r3, #0]
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f022 0201 	bic.w	r2, r2, #1
 800934a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2220      	movs	r2, #32
 8009350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009358:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800935a:	687a      	ldr	r2, [r7, #4]
 800935c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800935e:	4610      	mov	r0, r2
 8009360:	4798      	blx	r3
 8009362:	e074      	b.n	800944e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009368:	4a59      	ldr	r2, [pc, #356]	@ (80094d0 <I2C_ITError+0x25c>)
 800936a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009370:	4618      	mov	r0, r3
 8009372:	f7fd fbc1 	bl	8006af8 <HAL_DMA_Abort_IT>
 8009376:	4603      	mov	r3, r0
 8009378:	2b00      	cmp	r3, #0
 800937a:	d068      	beq.n	800944e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	695b      	ldr	r3, [r3, #20]
 8009382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009386:	2b40      	cmp	r3, #64	@ 0x40
 8009388:	d10b      	bne.n	80093a2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	691a      	ldr	r2, [r3, #16]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009394:	b2d2      	uxtb	r2, r2
 8009396:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800939c:	1c5a      	adds	r2, r3, #1
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	681a      	ldr	r2, [r3, #0]
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f022 0201 	bic.w	r2, r2, #1
 80093b0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2220      	movs	r2, #32
 80093b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093c0:	687a      	ldr	r2, [r7, #4]
 80093c2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80093c4:	4610      	mov	r0, r2
 80093c6:	4798      	blx	r3
 80093c8:	e041      	b.n	800944e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80093d0:	b2db      	uxtb	r3, r3
 80093d2:	2b60      	cmp	r3, #96	@ 0x60
 80093d4:	d125      	bne.n	8009422 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2220      	movs	r2, #32
 80093da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2200      	movs	r2, #0
 80093e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	695b      	ldr	r3, [r3, #20]
 80093ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093ee:	2b40      	cmp	r3, #64	@ 0x40
 80093f0:	d10b      	bne.n	800940a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	691a      	ldr	r2, [r3, #16]
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093fc:	b2d2      	uxtb	r2, r2
 80093fe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009404:	1c5a      	adds	r2, r3, #1
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	681a      	ldr	r2, [r3, #0]
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f022 0201 	bic.w	r2, r2, #1
 8009418:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f7fe fed0 	bl	80081c0 <HAL_I2C_AbortCpltCallback>
 8009420:	e015      	b.n	800944e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	695b      	ldr	r3, [r3, #20]
 8009428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800942c:	2b40      	cmp	r3, #64	@ 0x40
 800942e:	d10b      	bne.n	8009448 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	691a      	ldr	r2, [r3, #16]
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800943a:	b2d2      	uxtb	r2, r2
 800943c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009442:	1c5a      	adds	r2, r3, #1
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f7f7 fe5f 	bl	800110c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009452:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	f003 0301 	and.w	r3, r3, #1
 800945a:	2b00      	cmp	r3, #0
 800945c:	d10e      	bne.n	800947c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8009464:	2b00      	cmp	r3, #0
 8009466:	d109      	bne.n	800947c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800946e:	2b00      	cmp	r3, #0
 8009470:	d104      	bne.n	800947c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8009472:	68bb      	ldr	r3, [r7, #8]
 8009474:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009478:	2b00      	cmp	r3, #0
 800947a:	d007      	beq.n	800948c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	685a      	ldr	r2, [r3, #4]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800948a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009492:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009498:	f003 0304 	and.w	r3, r3, #4
 800949c:	2b04      	cmp	r3, #4
 800949e:	d113      	bne.n	80094c8 <I2C_ITError+0x254>
 80094a0:	7bfb      	ldrb	r3, [r7, #15]
 80094a2:	2b28      	cmp	r3, #40	@ 0x28
 80094a4:	d110      	bne.n	80094c8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	4a0a      	ldr	r2, [pc, #40]	@ (80094d4 <I2C_ITError+0x260>)
 80094aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2200      	movs	r2, #0
 80094b0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2220      	movs	r2, #32
 80094b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2200      	movs	r2, #0
 80094be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80094c2:	6878      	ldr	r0, [r7, #4]
 80094c4:	f7fe fe72 	bl	80081ac <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80094c8:	bf00      	nop
 80094ca:	3710      	adds	r7, #16
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}
 80094d0:	080095dd 	.word	0x080095dd
 80094d4:	ffff0000 	.word	0xffff0000

080094d8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b088      	sub	sp, #32
 80094dc:	af02      	add	r7, sp, #8
 80094de:	60f8      	str	r0, [r7, #12]
 80094e0:	607a      	str	r2, [r7, #4]
 80094e2:	603b      	str	r3, [r7, #0]
 80094e4:	460b      	mov	r3, r1
 80094e6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094ec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80094ee:	697b      	ldr	r3, [r7, #20]
 80094f0:	2b08      	cmp	r3, #8
 80094f2:	d006      	beq.n	8009502 <I2C_MasterRequestWrite+0x2a>
 80094f4:	697b      	ldr	r3, [r7, #20]
 80094f6:	2b01      	cmp	r3, #1
 80094f8:	d003      	beq.n	8009502 <I2C_MasterRequestWrite+0x2a>
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009500:	d108      	bne.n	8009514 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	681a      	ldr	r2, [r3, #0]
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009510:	601a      	str	r2, [r3, #0]
 8009512:	e00b      	b.n	800952c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009518:	2b12      	cmp	r3, #18
 800951a:	d107      	bne.n	800952c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	681a      	ldr	r2, [r3, #0]
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800952a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	9300      	str	r3, [sp, #0]
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2200      	movs	r2, #0
 8009534:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009538:	68f8      	ldr	r0, [r7, #12]
 800953a:	f000 f8f7 	bl	800972c <I2C_WaitOnFlagUntilTimeout>
 800953e:	4603      	mov	r3, r0
 8009540:	2b00      	cmp	r3, #0
 8009542:	d00d      	beq.n	8009560 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800954e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009552:	d103      	bne.n	800955c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800955a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800955c:	2303      	movs	r3, #3
 800955e:	e035      	b.n	80095cc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	691b      	ldr	r3, [r3, #16]
 8009564:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009568:	d108      	bne.n	800957c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800956a:	897b      	ldrh	r3, [r7, #10]
 800956c:	b2db      	uxtb	r3, r3
 800956e:	461a      	mov	r2, r3
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009578:	611a      	str	r2, [r3, #16]
 800957a:	e01b      	b.n	80095b4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800957c:	897b      	ldrh	r3, [r7, #10]
 800957e:	11db      	asrs	r3, r3, #7
 8009580:	b2db      	uxtb	r3, r3
 8009582:	f003 0306 	and.w	r3, r3, #6
 8009586:	b2db      	uxtb	r3, r3
 8009588:	f063 030f 	orn	r3, r3, #15
 800958c:	b2da      	uxtb	r2, r3
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	687a      	ldr	r2, [r7, #4]
 8009598:	490e      	ldr	r1, [pc, #56]	@ (80095d4 <I2C_MasterRequestWrite+0xfc>)
 800959a:	68f8      	ldr	r0, [r7, #12]
 800959c:	f000 f940 	bl	8009820 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80095a0:	4603      	mov	r3, r0
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d001      	beq.n	80095aa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80095a6:	2301      	movs	r3, #1
 80095a8:	e010      	b.n	80095cc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80095aa:	897b      	ldrh	r3, [r7, #10]
 80095ac:	b2da      	uxtb	r2, r3
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	687a      	ldr	r2, [r7, #4]
 80095b8:	4907      	ldr	r1, [pc, #28]	@ (80095d8 <I2C_MasterRequestWrite+0x100>)
 80095ba:	68f8      	ldr	r0, [r7, #12]
 80095bc:	f000 f930 	bl	8009820 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80095c0:	4603      	mov	r3, r0
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d001      	beq.n	80095ca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80095c6:	2301      	movs	r3, #1
 80095c8:	e000      	b.n	80095cc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80095ca:	2300      	movs	r3, #0
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	3718      	adds	r7, #24
 80095d0:	46bd      	mov	sp, r7
 80095d2:	bd80      	pop	{r7, pc}
 80095d4:	00010008 	.word	0x00010008
 80095d8:	00010002 	.word	0x00010002

080095dc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b086      	sub	sp, #24
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80095e4:	2300      	movs	r3, #0
 80095e6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095ec:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80095ee:	697b      	ldr	r3, [r7, #20]
 80095f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80095f4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80095f6:	4b4b      	ldr	r3, [pc, #300]	@ (8009724 <I2C_DMAAbort+0x148>)
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	08db      	lsrs	r3, r3, #3
 80095fc:	4a4a      	ldr	r2, [pc, #296]	@ (8009728 <I2C_DMAAbort+0x14c>)
 80095fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009602:	0a1a      	lsrs	r2, r3, #8
 8009604:	4613      	mov	r3, r2
 8009606:	009b      	lsls	r3, r3, #2
 8009608:	4413      	add	r3, r2
 800960a:	00da      	lsls	r2, r3, #3
 800960c:	1ad3      	subs	r3, r2, r3
 800960e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d106      	bne.n	8009624 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009616:	697b      	ldr	r3, [r7, #20]
 8009618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800961a:	f043 0220 	orr.w	r2, r3, #32
 800961e:	697b      	ldr	r3, [r7, #20]
 8009620:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8009622:	e00a      	b.n	800963a <I2C_DMAAbort+0x5e>
    }
    count--;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	3b01      	subs	r3, #1
 8009628:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009634:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009638:	d0ea      	beq.n	8009610 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800963e:	2b00      	cmp	r3, #0
 8009640:	d003      	beq.n	800964a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009646:	2200      	movs	r2, #0
 8009648:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800964e:	2b00      	cmp	r3, #0
 8009650:	d003      	beq.n	800965a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009656:	2200      	movs	r2, #0
 8009658:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800965a:	697b      	ldr	r3, [r7, #20]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	681a      	ldr	r2, [r3, #0]
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009668:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	2200      	movs	r2, #0
 800966e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009674:	2b00      	cmp	r3, #0
 8009676:	d003      	beq.n	8009680 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800967c:	2200      	movs	r2, #0
 800967e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009684:	2b00      	cmp	r3, #0
 8009686:	d003      	beq.n	8009690 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009688:	697b      	ldr	r3, [r7, #20]
 800968a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800968c:	2200      	movs	r2, #0
 800968e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	681a      	ldr	r2, [r3, #0]
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f022 0201 	bic.w	r2, r2, #1
 800969e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80096a0:	697b      	ldr	r3, [r7, #20]
 80096a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80096a6:	b2db      	uxtb	r3, r3
 80096a8:	2b60      	cmp	r3, #96	@ 0x60
 80096aa:	d10e      	bne.n	80096ca <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	2220      	movs	r2, #32
 80096b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	2200      	movs	r2, #0
 80096b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	2200      	movs	r2, #0
 80096c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80096c2:	6978      	ldr	r0, [r7, #20]
 80096c4:	f7fe fd7c 	bl	80081c0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80096c8:	e027      	b.n	800971a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80096ca:	7cfb      	ldrb	r3, [r7, #19]
 80096cc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80096d0:	2b28      	cmp	r3, #40	@ 0x28
 80096d2:	d117      	bne.n	8009704 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	681a      	ldr	r2, [r3, #0]
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f042 0201 	orr.w	r2, r2, #1
 80096e2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80096e4:	697b      	ldr	r3, [r7, #20]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	681a      	ldr	r2, [r3, #0]
 80096ea:	697b      	ldr	r3, [r7, #20]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80096f2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80096f4:	697b      	ldr	r3, [r7, #20]
 80096f6:	2200      	movs	r2, #0
 80096f8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	2228      	movs	r2, #40	@ 0x28
 80096fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8009702:	e007      	b.n	8009714 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	2220      	movs	r2, #32
 8009708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800970c:	697b      	ldr	r3, [r7, #20]
 800970e:	2200      	movs	r2, #0
 8009710:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8009714:	6978      	ldr	r0, [r7, #20]
 8009716:	f7f7 fcf9 	bl	800110c <HAL_I2C_ErrorCallback>
}
 800971a:	bf00      	nop
 800971c:	3718      	adds	r7, #24
 800971e:	46bd      	mov	sp, r7
 8009720:	bd80      	pop	{r7, pc}
 8009722:	bf00      	nop
 8009724:	200000f0 	.word	0x200000f0
 8009728:	14f8b589 	.word	0x14f8b589

0800972c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b084      	sub	sp, #16
 8009730:	af00      	add	r7, sp, #0
 8009732:	60f8      	str	r0, [r7, #12]
 8009734:	60b9      	str	r1, [r7, #8]
 8009736:	603b      	str	r3, [r7, #0]
 8009738:	4613      	mov	r3, r2
 800973a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800973c:	e048      	b.n	80097d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009744:	d044      	beq.n	80097d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009746:	f7fb fbe3 	bl	8004f10 <HAL_GetTick>
 800974a:	4602      	mov	r2, r0
 800974c:	69bb      	ldr	r3, [r7, #24]
 800974e:	1ad3      	subs	r3, r2, r3
 8009750:	683a      	ldr	r2, [r7, #0]
 8009752:	429a      	cmp	r2, r3
 8009754:	d302      	bcc.n	800975c <I2C_WaitOnFlagUntilTimeout+0x30>
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d139      	bne.n	80097d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	0c1b      	lsrs	r3, r3, #16
 8009760:	b2db      	uxtb	r3, r3
 8009762:	2b01      	cmp	r3, #1
 8009764:	d10d      	bne.n	8009782 <I2C_WaitOnFlagUntilTimeout+0x56>
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	695b      	ldr	r3, [r3, #20]
 800976c:	43da      	mvns	r2, r3
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	4013      	ands	r3, r2
 8009772:	b29b      	uxth	r3, r3
 8009774:	2b00      	cmp	r3, #0
 8009776:	bf0c      	ite	eq
 8009778:	2301      	moveq	r3, #1
 800977a:	2300      	movne	r3, #0
 800977c:	b2db      	uxtb	r3, r3
 800977e:	461a      	mov	r2, r3
 8009780:	e00c      	b.n	800979c <I2C_WaitOnFlagUntilTimeout+0x70>
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	699b      	ldr	r3, [r3, #24]
 8009788:	43da      	mvns	r2, r3
 800978a:	68bb      	ldr	r3, [r7, #8]
 800978c:	4013      	ands	r3, r2
 800978e:	b29b      	uxth	r3, r3
 8009790:	2b00      	cmp	r3, #0
 8009792:	bf0c      	ite	eq
 8009794:	2301      	moveq	r3, #1
 8009796:	2300      	movne	r3, #0
 8009798:	b2db      	uxtb	r3, r3
 800979a:	461a      	mov	r2, r3
 800979c:	79fb      	ldrb	r3, [r7, #7]
 800979e:	429a      	cmp	r2, r3
 80097a0:	d116      	bne.n	80097d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2200      	movs	r2, #0
 80097a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	2220      	movs	r2, #32
 80097ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	2200      	movs	r2, #0
 80097b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097bc:	f043 0220 	orr.w	r2, r3, #32
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	2200      	movs	r2, #0
 80097c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80097cc:	2301      	movs	r3, #1
 80097ce:	e023      	b.n	8009818 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	0c1b      	lsrs	r3, r3, #16
 80097d4:	b2db      	uxtb	r3, r3
 80097d6:	2b01      	cmp	r3, #1
 80097d8:	d10d      	bne.n	80097f6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	695b      	ldr	r3, [r3, #20]
 80097e0:	43da      	mvns	r2, r3
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	4013      	ands	r3, r2
 80097e6:	b29b      	uxth	r3, r3
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	bf0c      	ite	eq
 80097ec:	2301      	moveq	r3, #1
 80097ee:	2300      	movne	r3, #0
 80097f0:	b2db      	uxtb	r3, r3
 80097f2:	461a      	mov	r2, r3
 80097f4:	e00c      	b.n	8009810 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	699b      	ldr	r3, [r3, #24]
 80097fc:	43da      	mvns	r2, r3
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	4013      	ands	r3, r2
 8009802:	b29b      	uxth	r3, r3
 8009804:	2b00      	cmp	r3, #0
 8009806:	bf0c      	ite	eq
 8009808:	2301      	moveq	r3, #1
 800980a:	2300      	movne	r3, #0
 800980c:	b2db      	uxtb	r3, r3
 800980e:	461a      	mov	r2, r3
 8009810:	79fb      	ldrb	r3, [r7, #7]
 8009812:	429a      	cmp	r2, r3
 8009814:	d093      	beq.n	800973e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009816:	2300      	movs	r3, #0
}
 8009818:	4618      	mov	r0, r3
 800981a:	3710      	adds	r7, #16
 800981c:	46bd      	mov	sp, r7
 800981e:	bd80      	pop	{r7, pc}

08009820 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b084      	sub	sp, #16
 8009824:	af00      	add	r7, sp, #0
 8009826:	60f8      	str	r0, [r7, #12]
 8009828:	60b9      	str	r1, [r7, #8]
 800982a:	607a      	str	r2, [r7, #4]
 800982c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800982e:	e071      	b.n	8009914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	695b      	ldr	r3, [r3, #20]
 8009836:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800983a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800983e:	d123      	bne.n	8009888 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	681a      	ldr	r2, [r3, #0]
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800984e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009858:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	2200      	movs	r2, #0
 800985e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	2220      	movs	r2, #32
 8009864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	2200      	movs	r2, #0
 800986c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009874:	f043 0204 	orr.w	r2, r3, #4
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	2200      	movs	r2, #0
 8009880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009884:	2301      	movs	r3, #1
 8009886:	e067      	b.n	8009958 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800988e:	d041      	beq.n	8009914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009890:	f7fb fb3e 	bl	8004f10 <HAL_GetTick>
 8009894:	4602      	mov	r2, r0
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	1ad3      	subs	r3, r2, r3
 800989a:	687a      	ldr	r2, [r7, #4]
 800989c:	429a      	cmp	r2, r3
 800989e:	d302      	bcc.n	80098a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d136      	bne.n	8009914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	0c1b      	lsrs	r3, r3, #16
 80098aa:	b2db      	uxtb	r3, r3
 80098ac:	2b01      	cmp	r3, #1
 80098ae:	d10c      	bne.n	80098ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	695b      	ldr	r3, [r3, #20]
 80098b6:	43da      	mvns	r2, r3
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	4013      	ands	r3, r2
 80098bc:	b29b      	uxth	r3, r3
 80098be:	2b00      	cmp	r3, #0
 80098c0:	bf14      	ite	ne
 80098c2:	2301      	movne	r3, #1
 80098c4:	2300      	moveq	r3, #0
 80098c6:	b2db      	uxtb	r3, r3
 80098c8:	e00b      	b.n	80098e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	699b      	ldr	r3, [r3, #24]
 80098d0:	43da      	mvns	r2, r3
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	4013      	ands	r3, r2
 80098d6:	b29b      	uxth	r3, r3
 80098d8:	2b00      	cmp	r3, #0
 80098da:	bf14      	ite	ne
 80098dc:	2301      	movne	r3, #1
 80098de:	2300      	moveq	r3, #0
 80098e0:	b2db      	uxtb	r3, r3
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d016      	beq.n	8009914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	2200      	movs	r2, #0
 80098ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	2220      	movs	r2, #32
 80098f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	2200      	movs	r2, #0
 80098f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009900:	f043 0220 	orr.w	r2, r3, #32
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	2200      	movs	r2, #0
 800990c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009910:	2301      	movs	r3, #1
 8009912:	e021      	b.n	8009958 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009914:	68bb      	ldr	r3, [r7, #8]
 8009916:	0c1b      	lsrs	r3, r3, #16
 8009918:	b2db      	uxtb	r3, r3
 800991a:	2b01      	cmp	r3, #1
 800991c:	d10c      	bne.n	8009938 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	695b      	ldr	r3, [r3, #20]
 8009924:	43da      	mvns	r2, r3
 8009926:	68bb      	ldr	r3, [r7, #8]
 8009928:	4013      	ands	r3, r2
 800992a:	b29b      	uxth	r3, r3
 800992c:	2b00      	cmp	r3, #0
 800992e:	bf14      	ite	ne
 8009930:	2301      	movne	r3, #1
 8009932:	2300      	moveq	r3, #0
 8009934:	b2db      	uxtb	r3, r3
 8009936:	e00b      	b.n	8009950 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	699b      	ldr	r3, [r3, #24]
 800993e:	43da      	mvns	r2, r3
 8009940:	68bb      	ldr	r3, [r7, #8]
 8009942:	4013      	ands	r3, r2
 8009944:	b29b      	uxth	r3, r3
 8009946:	2b00      	cmp	r3, #0
 8009948:	bf14      	ite	ne
 800994a:	2301      	movne	r3, #1
 800994c:	2300      	moveq	r3, #0
 800994e:	b2db      	uxtb	r3, r3
 8009950:	2b00      	cmp	r3, #0
 8009952:	f47f af6d 	bne.w	8009830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8009956:	2300      	movs	r3, #0
}
 8009958:	4618      	mov	r0, r3
 800995a:	3710      	adds	r7, #16
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}

08009960 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b084      	sub	sp, #16
 8009964:	af00      	add	r7, sp, #0
 8009966:	60f8      	str	r0, [r7, #12]
 8009968:	60b9      	str	r1, [r7, #8]
 800996a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800996c:	e034      	b.n	80099d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800996e:	68f8      	ldr	r0, [r7, #12]
 8009970:	f000 f8b8 	bl	8009ae4 <I2C_IsAcknowledgeFailed>
 8009974:	4603      	mov	r3, r0
 8009976:	2b00      	cmp	r3, #0
 8009978:	d001      	beq.n	800997e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800997a:	2301      	movs	r3, #1
 800997c:	e034      	b.n	80099e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009984:	d028      	beq.n	80099d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009986:	f7fb fac3 	bl	8004f10 <HAL_GetTick>
 800998a:	4602      	mov	r2, r0
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	1ad3      	subs	r3, r2, r3
 8009990:	68ba      	ldr	r2, [r7, #8]
 8009992:	429a      	cmp	r2, r3
 8009994:	d302      	bcc.n	800999c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d11d      	bne.n	80099d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	695b      	ldr	r3, [r3, #20]
 80099a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099a6:	2b80      	cmp	r3, #128	@ 0x80
 80099a8:	d016      	beq.n	80099d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	2200      	movs	r2, #0
 80099ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	2220      	movs	r2, #32
 80099b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2200      	movs	r2, #0
 80099bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099c4:	f043 0220 	orr.w	r2, r3, #32
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	2200      	movs	r2, #0
 80099d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80099d4:	2301      	movs	r3, #1
 80099d6:	e007      	b.n	80099e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	695b      	ldr	r3, [r3, #20]
 80099de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099e2:	2b80      	cmp	r3, #128	@ 0x80
 80099e4:	d1c3      	bne.n	800996e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80099e6:	2300      	movs	r3, #0
}
 80099e8:	4618      	mov	r0, r3
 80099ea:	3710      	adds	r7, #16
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}

080099f0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b084      	sub	sp, #16
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	60f8      	str	r0, [r7, #12]
 80099f8:	60b9      	str	r1, [r7, #8]
 80099fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80099fc:	e034      	b.n	8009a68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80099fe:	68f8      	ldr	r0, [r7, #12]
 8009a00:	f000 f870 	bl	8009ae4 <I2C_IsAcknowledgeFailed>
 8009a04:	4603      	mov	r3, r0
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d001      	beq.n	8009a0e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	e034      	b.n	8009a78 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a14:	d028      	beq.n	8009a68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a16:	f7fb fa7b 	bl	8004f10 <HAL_GetTick>
 8009a1a:	4602      	mov	r2, r0
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	1ad3      	subs	r3, r2, r3
 8009a20:	68ba      	ldr	r2, [r7, #8]
 8009a22:	429a      	cmp	r2, r3
 8009a24:	d302      	bcc.n	8009a2c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d11d      	bne.n	8009a68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	695b      	ldr	r3, [r3, #20]
 8009a32:	f003 0304 	and.w	r3, r3, #4
 8009a36:	2b04      	cmp	r3, #4
 8009a38:	d016      	beq.n	8009a68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	2220      	movs	r2, #32
 8009a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a54:	f043 0220 	orr.w	r2, r3, #32
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	2200      	movs	r2, #0
 8009a60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009a64:	2301      	movs	r3, #1
 8009a66:	e007      	b.n	8009a78 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	695b      	ldr	r3, [r3, #20]
 8009a6e:	f003 0304 	and.w	r3, r3, #4
 8009a72:	2b04      	cmp	r3, #4
 8009a74:	d1c3      	bne.n	80099fe <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009a76:	2300      	movs	r3, #0
}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	3710      	adds	r7, #16
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}

08009a80 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8009a80:	b480      	push	{r7}
 8009a82:	b085      	sub	sp, #20
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009a88:	2300      	movs	r3, #0
 8009a8a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8009a8c:	4b13      	ldr	r3, [pc, #76]	@ (8009adc <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	08db      	lsrs	r3, r3, #3
 8009a92:	4a13      	ldr	r2, [pc, #76]	@ (8009ae0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8009a94:	fba2 2303 	umull	r2, r3, r2, r3
 8009a98:	0a1a      	lsrs	r2, r3, #8
 8009a9a:	4613      	mov	r3, r2
 8009a9c:	009b      	lsls	r3, r3, #2
 8009a9e:	4413      	add	r3, r2
 8009aa0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	3b01      	subs	r3, #1
 8009aa6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d107      	bne.n	8009abe <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ab2:	f043 0220 	orr.w	r2, r3, #32
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8009aba:	2301      	movs	r3, #1
 8009abc:	e008      	b.n	8009ad0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009ac8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009acc:	d0e9      	beq.n	8009aa2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8009ace:	2300      	movs	r3, #0
}
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	3714      	adds	r7, #20
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ada:	4770      	bx	lr
 8009adc:	200000f0 	.word	0x200000f0
 8009ae0:	14f8b589 	.word	0x14f8b589

08009ae4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009ae4:	b480      	push	{r7}
 8009ae6:	b083      	sub	sp, #12
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	695b      	ldr	r3, [r3, #20]
 8009af2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009af6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009afa:	d11b      	bne.n	8009b34 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009b04:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	2200      	movs	r2, #0
 8009b0a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2220      	movs	r2, #32
 8009b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2200      	movs	r2, #0
 8009b18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b20:	f043 0204 	orr.w	r2, r3, #4
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8009b30:	2301      	movs	r3, #1
 8009b32:	e000      	b.n	8009b36 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009b34:	2300      	movs	r3, #0
}
 8009b36:	4618      	mov	r0, r3
 8009b38:	370c      	adds	r7, #12
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b40:	4770      	bx	lr

08009b42 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8009b42:	b480      	push	{r7}
 8009b44:	b083      	sub	sp, #12
 8009b46:	af00      	add	r7, sp, #0
 8009b48:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b4e:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8009b52:	d103      	bne.n	8009b5c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2201      	movs	r2, #1
 8009b58:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8009b5a:	e007      	b.n	8009b6c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b60:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8009b64:	d102      	bne.n	8009b6c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2208      	movs	r2, #8
 8009b6a:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8009b6c:	bf00      	nop
 8009b6e:	370c      	adds	r7, #12
 8009b70:	46bd      	mov	sp, r7
 8009b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b76:	4770      	bx	lr

08009b78 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b086      	sub	sp, #24
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d101      	bne.n	8009b8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009b86:	2301      	movs	r3, #1
 8009b88:	e267      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f003 0301 	and.w	r3, r3, #1
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d075      	beq.n	8009c82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8009b96:	4b88      	ldr	r3, [pc, #544]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009b98:	689b      	ldr	r3, [r3, #8]
 8009b9a:	f003 030c 	and.w	r3, r3, #12
 8009b9e:	2b04      	cmp	r3, #4
 8009ba0:	d00c      	beq.n	8009bbc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009ba2:	4b85      	ldr	r3, [pc, #532]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009ba4:	689b      	ldr	r3, [r3, #8]
 8009ba6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8009baa:	2b08      	cmp	r3, #8
 8009bac:	d112      	bne.n	8009bd4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009bae:	4b82      	ldr	r3, [pc, #520]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009bb0:	685b      	ldr	r3, [r3, #4]
 8009bb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009bb6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009bba:	d10b      	bne.n	8009bd4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009bbc:	4b7e      	ldr	r3, [pc, #504]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d05b      	beq.n	8009c80 <HAL_RCC_OscConfig+0x108>
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	685b      	ldr	r3, [r3, #4]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d157      	bne.n	8009c80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	e242      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	685b      	ldr	r3, [r3, #4]
 8009bd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009bdc:	d106      	bne.n	8009bec <HAL_RCC_OscConfig+0x74>
 8009bde:	4b76      	ldr	r3, [pc, #472]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a75      	ldr	r2, [pc, #468]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009be4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009be8:	6013      	str	r3, [r2, #0]
 8009bea:	e01d      	b.n	8009c28 <HAL_RCC_OscConfig+0xb0>
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	685b      	ldr	r3, [r3, #4]
 8009bf0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009bf4:	d10c      	bne.n	8009c10 <HAL_RCC_OscConfig+0x98>
 8009bf6:	4b70      	ldr	r3, [pc, #448]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	4a6f      	ldr	r2, [pc, #444]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009bfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009c00:	6013      	str	r3, [r2, #0]
 8009c02:	4b6d      	ldr	r3, [pc, #436]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	4a6c      	ldr	r2, [pc, #432]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009c08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009c0c:	6013      	str	r3, [r2, #0]
 8009c0e:	e00b      	b.n	8009c28 <HAL_RCC_OscConfig+0xb0>
 8009c10:	4b69      	ldr	r3, [pc, #420]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	4a68      	ldr	r2, [pc, #416]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009c16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009c1a:	6013      	str	r3, [r2, #0]
 8009c1c:	4b66      	ldr	r3, [pc, #408]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	4a65      	ldr	r2, [pc, #404]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009c22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009c26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	685b      	ldr	r3, [r3, #4]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d013      	beq.n	8009c58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c30:	f7fb f96e 	bl	8004f10 <HAL_GetTick>
 8009c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009c36:	e008      	b.n	8009c4a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009c38:	f7fb f96a 	bl	8004f10 <HAL_GetTick>
 8009c3c:	4602      	mov	r2, r0
 8009c3e:	693b      	ldr	r3, [r7, #16]
 8009c40:	1ad3      	subs	r3, r2, r3
 8009c42:	2b64      	cmp	r3, #100	@ 0x64
 8009c44:	d901      	bls.n	8009c4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009c46:	2303      	movs	r3, #3
 8009c48:	e207      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009c4a:	4b5b      	ldr	r3, [pc, #364]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d0f0      	beq.n	8009c38 <HAL_RCC_OscConfig+0xc0>
 8009c56:	e014      	b.n	8009c82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c58:	f7fb f95a 	bl	8004f10 <HAL_GetTick>
 8009c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009c5e:	e008      	b.n	8009c72 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009c60:	f7fb f956 	bl	8004f10 <HAL_GetTick>
 8009c64:	4602      	mov	r2, r0
 8009c66:	693b      	ldr	r3, [r7, #16]
 8009c68:	1ad3      	subs	r3, r2, r3
 8009c6a:	2b64      	cmp	r3, #100	@ 0x64
 8009c6c:	d901      	bls.n	8009c72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009c6e:	2303      	movs	r3, #3
 8009c70:	e1f3      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009c72:	4b51      	ldr	r3, [pc, #324]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d1f0      	bne.n	8009c60 <HAL_RCC_OscConfig+0xe8>
 8009c7e:	e000      	b.n	8009c82 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009c80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f003 0302 	and.w	r3, r3, #2
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d063      	beq.n	8009d56 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8009c8e:	4b4a      	ldr	r3, [pc, #296]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009c90:	689b      	ldr	r3, [r3, #8]
 8009c92:	f003 030c 	and.w	r3, r3, #12
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d00b      	beq.n	8009cb2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009c9a:	4b47      	ldr	r3, [pc, #284]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8009ca2:	2b08      	cmp	r3, #8
 8009ca4:	d11c      	bne.n	8009ce0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009ca6:	4b44      	ldr	r3, [pc, #272]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009ca8:	685b      	ldr	r3, [r3, #4]
 8009caa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d116      	bne.n	8009ce0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009cb2:	4b41      	ldr	r3, [pc, #260]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f003 0302 	and.w	r3, r3, #2
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d005      	beq.n	8009cca <HAL_RCC_OscConfig+0x152>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	68db      	ldr	r3, [r3, #12]
 8009cc2:	2b01      	cmp	r3, #1
 8009cc4:	d001      	beq.n	8009cca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	e1c7      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009cca:	4b3b      	ldr	r3, [pc, #236]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	691b      	ldr	r3, [r3, #16]
 8009cd6:	00db      	lsls	r3, r3, #3
 8009cd8:	4937      	ldr	r1, [pc, #220]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009cda:	4313      	orrs	r3, r2
 8009cdc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009cde:	e03a      	b.n	8009d56 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	68db      	ldr	r3, [r3, #12]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d020      	beq.n	8009d2a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009ce8:	4b34      	ldr	r3, [pc, #208]	@ (8009dbc <HAL_RCC_OscConfig+0x244>)
 8009cea:	2201      	movs	r2, #1
 8009cec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009cee:	f7fb f90f 	bl	8004f10 <HAL_GetTick>
 8009cf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009cf4:	e008      	b.n	8009d08 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009cf6:	f7fb f90b 	bl	8004f10 <HAL_GetTick>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	693b      	ldr	r3, [r7, #16]
 8009cfe:	1ad3      	subs	r3, r2, r3
 8009d00:	2b02      	cmp	r3, #2
 8009d02:	d901      	bls.n	8009d08 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009d04:	2303      	movs	r3, #3
 8009d06:	e1a8      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009d08:	4b2b      	ldr	r3, [pc, #172]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f003 0302 	and.w	r3, r3, #2
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d0f0      	beq.n	8009cf6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009d14:	4b28      	ldr	r3, [pc, #160]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	691b      	ldr	r3, [r3, #16]
 8009d20:	00db      	lsls	r3, r3, #3
 8009d22:	4925      	ldr	r1, [pc, #148]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009d24:	4313      	orrs	r3, r2
 8009d26:	600b      	str	r3, [r1, #0]
 8009d28:	e015      	b.n	8009d56 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009d2a:	4b24      	ldr	r3, [pc, #144]	@ (8009dbc <HAL_RCC_OscConfig+0x244>)
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d30:	f7fb f8ee 	bl	8004f10 <HAL_GetTick>
 8009d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009d36:	e008      	b.n	8009d4a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009d38:	f7fb f8ea 	bl	8004f10 <HAL_GetTick>
 8009d3c:	4602      	mov	r2, r0
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	1ad3      	subs	r3, r2, r3
 8009d42:	2b02      	cmp	r3, #2
 8009d44:	d901      	bls.n	8009d4a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009d46:	2303      	movs	r3, #3
 8009d48:	e187      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009d4a:	4b1b      	ldr	r3, [pc, #108]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	f003 0302 	and.w	r3, r3, #2
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d1f0      	bne.n	8009d38 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f003 0308 	and.w	r3, r3, #8
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d036      	beq.n	8009dd0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	695b      	ldr	r3, [r3, #20]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d016      	beq.n	8009d98 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009d6a:	4b15      	ldr	r3, [pc, #84]	@ (8009dc0 <HAL_RCC_OscConfig+0x248>)
 8009d6c:	2201      	movs	r2, #1
 8009d6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d70:	f7fb f8ce 	bl	8004f10 <HAL_GetTick>
 8009d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009d76:	e008      	b.n	8009d8a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009d78:	f7fb f8ca 	bl	8004f10 <HAL_GetTick>
 8009d7c:	4602      	mov	r2, r0
 8009d7e:	693b      	ldr	r3, [r7, #16]
 8009d80:	1ad3      	subs	r3, r2, r3
 8009d82:	2b02      	cmp	r3, #2
 8009d84:	d901      	bls.n	8009d8a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009d86:	2303      	movs	r3, #3
 8009d88:	e167      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8009db8 <HAL_RCC_OscConfig+0x240>)
 8009d8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d8e:	f003 0302 	and.w	r3, r3, #2
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d0f0      	beq.n	8009d78 <HAL_RCC_OscConfig+0x200>
 8009d96:	e01b      	b.n	8009dd0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009d98:	4b09      	ldr	r3, [pc, #36]	@ (8009dc0 <HAL_RCC_OscConfig+0x248>)
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009d9e:	f7fb f8b7 	bl	8004f10 <HAL_GetTick>
 8009da2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009da4:	e00e      	b.n	8009dc4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009da6:	f7fb f8b3 	bl	8004f10 <HAL_GetTick>
 8009daa:	4602      	mov	r2, r0
 8009dac:	693b      	ldr	r3, [r7, #16]
 8009dae:	1ad3      	subs	r3, r2, r3
 8009db0:	2b02      	cmp	r3, #2
 8009db2:	d907      	bls.n	8009dc4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009db4:	2303      	movs	r3, #3
 8009db6:	e150      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
 8009db8:	40023800 	.word	0x40023800
 8009dbc:	42470000 	.word	0x42470000
 8009dc0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009dc4:	4b88      	ldr	r3, [pc, #544]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009dc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009dc8:	f003 0302 	and.w	r3, r3, #2
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d1ea      	bne.n	8009da6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	f003 0304 	and.w	r3, r3, #4
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	f000 8097 	beq.w	8009f0c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009dde:	2300      	movs	r3, #0
 8009de0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009de2:	4b81      	ldr	r3, [pc, #516]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009de6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d10f      	bne.n	8009e0e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009dee:	2300      	movs	r3, #0
 8009df0:	60bb      	str	r3, [r7, #8]
 8009df2:	4b7d      	ldr	r3, [pc, #500]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009df6:	4a7c      	ldr	r2, [pc, #496]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009df8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009dfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8009dfe:	4b7a      	ldr	r3, [pc, #488]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009e06:	60bb      	str	r3, [r7, #8]
 8009e08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009e0e:	4b77      	ldr	r3, [pc, #476]	@ (8009fec <HAL_RCC_OscConfig+0x474>)
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d118      	bne.n	8009e4c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009e1a:	4b74      	ldr	r3, [pc, #464]	@ (8009fec <HAL_RCC_OscConfig+0x474>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	4a73      	ldr	r2, [pc, #460]	@ (8009fec <HAL_RCC_OscConfig+0x474>)
 8009e20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009e26:	f7fb f873 	bl	8004f10 <HAL_GetTick>
 8009e2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009e2c:	e008      	b.n	8009e40 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009e2e:	f7fb f86f 	bl	8004f10 <HAL_GetTick>
 8009e32:	4602      	mov	r2, r0
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	1ad3      	subs	r3, r2, r3
 8009e38:	2b02      	cmp	r3, #2
 8009e3a:	d901      	bls.n	8009e40 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8009e3c:	2303      	movs	r3, #3
 8009e3e:	e10c      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009e40:	4b6a      	ldr	r3, [pc, #424]	@ (8009fec <HAL_RCC_OscConfig+0x474>)
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d0f0      	beq.n	8009e2e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	689b      	ldr	r3, [r3, #8]
 8009e50:	2b01      	cmp	r3, #1
 8009e52:	d106      	bne.n	8009e62 <HAL_RCC_OscConfig+0x2ea>
 8009e54:	4b64      	ldr	r3, [pc, #400]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009e56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e58:	4a63      	ldr	r2, [pc, #396]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009e5a:	f043 0301 	orr.w	r3, r3, #1
 8009e5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009e60:	e01c      	b.n	8009e9c <HAL_RCC_OscConfig+0x324>
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	689b      	ldr	r3, [r3, #8]
 8009e66:	2b05      	cmp	r3, #5
 8009e68:	d10c      	bne.n	8009e84 <HAL_RCC_OscConfig+0x30c>
 8009e6a:	4b5f      	ldr	r3, [pc, #380]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009e6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e6e:	4a5e      	ldr	r2, [pc, #376]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009e70:	f043 0304 	orr.w	r3, r3, #4
 8009e74:	6713      	str	r3, [r2, #112]	@ 0x70
 8009e76:	4b5c      	ldr	r3, [pc, #368]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009e78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e7a:	4a5b      	ldr	r2, [pc, #364]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009e7c:	f043 0301 	orr.w	r3, r3, #1
 8009e80:	6713      	str	r3, [r2, #112]	@ 0x70
 8009e82:	e00b      	b.n	8009e9c <HAL_RCC_OscConfig+0x324>
 8009e84:	4b58      	ldr	r3, [pc, #352]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009e86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e88:	4a57      	ldr	r2, [pc, #348]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009e8a:	f023 0301 	bic.w	r3, r3, #1
 8009e8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009e90:	4b55      	ldr	r3, [pc, #340]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009e92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e94:	4a54      	ldr	r2, [pc, #336]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009e96:	f023 0304 	bic.w	r3, r3, #4
 8009e9a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	689b      	ldr	r3, [r3, #8]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d015      	beq.n	8009ed0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ea4:	f7fb f834 	bl	8004f10 <HAL_GetTick>
 8009ea8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009eaa:	e00a      	b.n	8009ec2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009eac:	f7fb f830 	bl	8004f10 <HAL_GetTick>
 8009eb0:	4602      	mov	r2, r0
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	1ad3      	subs	r3, r2, r3
 8009eb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	d901      	bls.n	8009ec2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8009ebe:	2303      	movs	r3, #3
 8009ec0:	e0cb      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009ec2:	4b49      	ldr	r3, [pc, #292]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009ec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ec6:	f003 0302 	and.w	r3, r3, #2
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d0ee      	beq.n	8009eac <HAL_RCC_OscConfig+0x334>
 8009ece:	e014      	b.n	8009efa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009ed0:	f7fb f81e 	bl	8004f10 <HAL_GetTick>
 8009ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009ed6:	e00a      	b.n	8009eee <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009ed8:	f7fb f81a 	bl	8004f10 <HAL_GetTick>
 8009edc:	4602      	mov	r2, r0
 8009ede:	693b      	ldr	r3, [r7, #16]
 8009ee0:	1ad3      	subs	r3, r2, r3
 8009ee2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d901      	bls.n	8009eee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8009eea:	2303      	movs	r3, #3
 8009eec:	e0b5      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009eee:	4b3e      	ldr	r3, [pc, #248]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009ef0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ef2:	f003 0302 	and.w	r3, r3, #2
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d1ee      	bne.n	8009ed8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009efa:	7dfb      	ldrb	r3, [r7, #23]
 8009efc:	2b01      	cmp	r3, #1
 8009efe:	d105      	bne.n	8009f0c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009f00:	4b39      	ldr	r3, [pc, #228]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f04:	4a38      	ldr	r2, [pc, #224]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009f06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009f0a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	699b      	ldr	r3, [r3, #24]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	f000 80a1 	beq.w	800a058 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009f16:	4b34      	ldr	r3, [pc, #208]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009f18:	689b      	ldr	r3, [r3, #8]
 8009f1a:	f003 030c 	and.w	r3, r3, #12
 8009f1e:	2b08      	cmp	r3, #8
 8009f20:	d05c      	beq.n	8009fdc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	699b      	ldr	r3, [r3, #24]
 8009f26:	2b02      	cmp	r3, #2
 8009f28:	d141      	bne.n	8009fae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f2a:	4b31      	ldr	r3, [pc, #196]	@ (8009ff0 <HAL_RCC_OscConfig+0x478>)
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009f30:	f7fa ffee 	bl	8004f10 <HAL_GetTick>
 8009f34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009f36:	e008      	b.n	8009f4a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f38:	f7fa ffea 	bl	8004f10 <HAL_GetTick>
 8009f3c:	4602      	mov	r2, r0
 8009f3e:	693b      	ldr	r3, [r7, #16]
 8009f40:	1ad3      	subs	r3, r2, r3
 8009f42:	2b02      	cmp	r3, #2
 8009f44:	d901      	bls.n	8009f4a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8009f46:	2303      	movs	r3, #3
 8009f48:	e087      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009f4a:	4b27      	ldr	r3, [pc, #156]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d1f0      	bne.n	8009f38 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	69da      	ldr	r2, [r3, #28]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6a1b      	ldr	r3, [r3, #32]
 8009f5e:	431a      	orrs	r2, r3
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f64:	019b      	lsls	r3, r3, #6
 8009f66:	431a      	orrs	r2, r3
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f6c:	085b      	lsrs	r3, r3, #1
 8009f6e:	3b01      	subs	r3, #1
 8009f70:	041b      	lsls	r3, r3, #16
 8009f72:	431a      	orrs	r2, r3
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f78:	061b      	lsls	r3, r3, #24
 8009f7a:	491b      	ldr	r1, [pc, #108]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009f7c:	4313      	orrs	r3, r2
 8009f7e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009f80:	4b1b      	ldr	r3, [pc, #108]	@ (8009ff0 <HAL_RCC_OscConfig+0x478>)
 8009f82:	2201      	movs	r2, #1
 8009f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009f86:	f7fa ffc3 	bl	8004f10 <HAL_GetTick>
 8009f8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009f8c:	e008      	b.n	8009fa0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f8e:	f7fa ffbf 	bl	8004f10 <HAL_GetTick>
 8009f92:	4602      	mov	r2, r0
 8009f94:	693b      	ldr	r3, [r7, #16]
 8009f96:	1ad3      	subs	r3, r2, r3
 8009f98:	2b02      	cmp	r3, #2
 8009f9a:	d901      	bls.n	8009fa0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009f9c:	2303      	movs	r3, #3
 8009f9e:	e05c      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009fa0:	4b11      	ldr	r3, [pc, #68]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d0f0      	beq.n	8009f8e <HAL_RCC_OscConfig+0x416>
 8009fac:	e054      	b.n	800a058 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009fae:	4b10      	ldr	r3, [pc, #64]	@ (8009ff0 <HAL_RCC_OscConfig+0x478>)
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009fb4:	f7fa ffac 	bl	8004f10 <HAL_GetTick>
 8009fb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009fba:	e008      	b.n	8009fce <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009fbc:	f7fa ffa8 	bl	8004f10 <HAL_GetTick>
 8009fc0:	4602      	mov	r2, r0
 8009fc2:	693b      	ldr	r3, [r7, #16]
 8009fc4:	1ad3      	subs	r3, r2, r3
 8009fc6:	2b02      	cmp	r3, #2
 8009fc8:	d901      	bls.n	8009fce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8009fca:	2303      	movs	r3, #3
 8009fcc:	e045      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009fce:	4b06      	ldr	r3, [pc, #24]	@ (8009fe8 <HAL_RCC_OscConfig+0x470>)
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d1f0      	bne.n	8009fbc <HAL_RCC_OscConfig+0x444>
 8009fda:	e03d      	b.n	800a058 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	699b      	ldr	r3, [r3, #24]
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d107      	bne.n	8009ff4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	e038      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
 8009fe8:	40023800 	.word	0x40023800
 8009fec:	40007000 	.word	0x40007000
 8009ff0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009ff4:	4b1b      	ldr	r3, [pc, #108]	@ (800a064 <HAL_RCC_OscConfig+0x4ec>)
 8009ff6:	685b      	ldr	r3, [r3, #4]
 8009ff8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	699b      	ldr	r3, [r3, #24]
 8009ffe:	2b01      	cmp	r3, #1
 800a000:	d028      	beq.n	800a054 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a00c:	429a      	cmp	r2, r3
 800a00e:	d121      	bne.n	800a054 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a01a:	429a      	cmp	r2, r3
 800a01c:	d11a      	bne.n	800a054 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a01e:	68fa      	ldr	r2, [r7, #12]
 800a020:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800a024:	4013      	ands	r3, r2
 800a026:	687a      	ldr	r2, [r7, #4]
 800a028:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a02a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a02c:	4293      	cmp	r3, r2
 800a02e:	d111      	bne.n	800a054 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a03a:	085b      	lsrs	r3, r3, #1
 800a03c:	3b01      	subs	r3, #1
 800a03e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a040:	429a      	cmp	r2, r3
 800a042:	d107      	bne.n	800a054 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a04e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a050:	429a      	cmp	r2, r3
 800a052:	d001      	beq.n	800a058 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800a054:	2301      	movs	r3, #1
 800a056:	e000      	b.n	800a05a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800a058:	2300      	movs	r3, #0
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3718      	adds	r7, #24
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}
 800a062:	bf00      	nop
 800a064:	40023800 	.word	0x40023800

0800a068 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b084      	sub	sp, #16
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
 800a070:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d101      	bne.n	800a07c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a078:	2301      	movs	r3, #1
 800a07a:	e0cc      	b.n	800a216 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a07c:	4b68      	ldr	r3, [pc, #416]	@ (800a220 <HAL_RCC_ClockConfig+0x1b8>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	f003 0307 	and.w	r3, r3, #7
 800a084:	683a      	ldr	r2, [r7, #0]
 800a086:	429a      	cmp	r2, r3
 800a088:	d90c      	bls.n	800a0a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a08a:	4b65      	ldr	r3, [pc, #404]	@ (800a220 <HAL_RCC_ClockConfig+0x1b8>)
 800a08c:	683a      	ldr	r2, [r7, #0]
 800a08e:	b2d2      	uxtb	r2, r2
 800a090:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a092:	4b63      	ldr	r3, [pc, #396]	@ (800a220 <HAL_RCC_ClockConfig+0x1b8>)
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	f003 0307 	and.w	r3, r3, #7
 800a09a:	683a      	ldr	r2, [r7, #0]
 800a09c:	429a      	cmp	r2, r3
 800a09e:	d001      	beq.n	800a0a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a0a0:	2301      	movs	r3, #1
 800a0a2:	e0b8      	b.n	800a216 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f003 0302 	and.w	r3, r3, #2
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d020      	beq.n	800a0f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	f003 0304 	and.w	r3, r3, #4
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d005      	beq.n	800a0c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a0bc:	4b59      	ldr	r3, [pc, #356]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a0be:	689b      	ldr	r3, [r3, #8]
 800a0c0:	4a58      	ldr	r2, [pc, #352]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a0c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800a0c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f003 0308 	and.w	r3, r3, #8
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d005      	beq.n	800a0e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a0d4:	4b53      	ldr	r3, [pc, #332]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a0d6:	689b      	ldr	r3, [r3, #8]
 800a0d8:	4a52      	ldr	r2, [pc, #328]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a0da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800a0de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a0e0:	4b50      	ldr	r3, [pc, #320]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a0e2:	689b      	ldr	r3, [r3, #8]
 800a0e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	689b      	ldr	r3, [r3, #8]
 800a0ec:	494d      	ldr	r1, [pc, #308]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a0ee:	4313      	orrs	r3, r2
 800a0f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	f003 0301 	and.w	r3, r3, #1
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d044      	beq.n	800a188 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	685b      	ldr	r3, [r3, #4]
 800a102:	2b01      	cmp	r3, #1
 800a104:	d107      	bne.n	800a116 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a106:	4b47      	ldr	r3, [pc, #284]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d119      	bne.n	800a146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a112:	2301      	movs	r3, #1
 800a114:	e07f      	b.n	800a216 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	685b      	ldr	r3, [r3, #4]
 800a11a:	2b02      	cmp	r3, #2
 800a11c:	d003      	beq.n	800a126 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a122:	2b03      	cmp	r3, #3
 800a124:	d107      	bne.n	800a136 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a126:	4b3f      	ldr	r3, [pc, #252]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d109      	bne.n	800a146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a132:	2301      	movs	r3, #1
 800a134:	e06f      	b.n	800a216 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a136:	4b3b      	ldr	r3, [pc, #236]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f003 0302 	and.w	r3, r3, #2
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d101      	bne.n	800a146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a142:	2301      	movs	r3, #1
 800a144:	e067      	b.n	800a216 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a146:	4b37      	ldr	r3, [pc, #220]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a148:	689b      	ldr	r3, [r3, #8]
 800a14a:	f023 0203 	bic.w	r2, r3, #3
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	685b      	ldr	r3, [r3, #4]
 800a152:	4934      	ldr	r1, [pc, #208]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a154:	4313      	orrs	r3, r2
 800a156:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a158:	f7fa feda 	bl	8004f10 <HAL_GetTick>
 800a15c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a15e:	e00a      	b.n	800a176 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a160:	f7fa fed6 	bl	8004f10 <HAL_GetTick>
 800a164:	4602      	mov	r2, r0
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	1ad3      	subs	r3, r2, r3
 800a16a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a16e:	4293      	cmp	r3, r2
 800a170:	d901      	bls.n	800a176 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a172:	2303      	movs	r3, #3
 800a174:	e04f      	b.n	800a216 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a176:	4b2b      	ldr	r3, [pc, #172]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a178:	689b      	ldr	r3, [r3, #8]
 800a17a:	f003 020c 	and.w	r2, r3, #12
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	685b      	ldr	r3, [r3, #4]
 800a182:	009b      	lsls	r3, r3, #2
 800a184:	429a      	cmp	r2, r3
 800a186:	d1eb      	bne.n	800a160 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a188:	4b25      	ldr	r3, [pc, #148]	@ (800a220 <HAL_RCC_ClockConfig+0x1b8>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	f003 0307 	and.w	r3, r3, #7
 800a190:	683a      	ldr	r2, [r7, #0]
 800a192:	429a      	cmp	r2, r3
 800a194:	d20c      	bcs.n	800a1b0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a196:	4b22      	ldr	r3, [pc, #136]	@ (800a220 <HAL_RCC_ClockConfig+0x1b8>)
 800a198:	683a      	ldr	r2, [r7, #0]
 800a19a:	b2d2      	uxtb	r2, r2
 800a19c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a19e:	4b20      	ldr	r3, [pc, #128]	@ (800a220 <HAL_RCC_ClockConfig+0x1b8>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f003 0307 	and.w	r3, r3, #7
 800a1a6:	683a      	ldr	r2, [r7, #0]
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d001      	beq.n	800a1b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	e032      	b.n	800a216 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	f003 0304 	and.w	r3, r3, #4
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d008      	beq.n	800a1ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a1bc:	4b19      	ldr	r3, [pc, #100]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a1be:	689b      	ldr	r3, [r3, #8]
 800a1c0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	68db      	ldr	r3, [r3, #12]
 800a1c8:	4916      	ldr	r1, [pc, #88]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a1ca:	4313      	orrs	r3, r2
 800a1cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f003 0308 	and.w	r3, r3, #8
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d009      	beq.n	800a1ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a1da:	4b12      	ldr	r3, [pc, #72]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a1dc:	689b      	ldr	r3, [r3, #8]
 800a1de:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	691b      	ldr	r3, [r3, #16]
 800a1e6:	00db      	lsls	r3, r3, #3
 800a1e8:	490e      	ldr	r1, [pc, #56]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a1ea:	4313      	orrs	r3, r2
 800a1ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a1ee:	f000 f821 	bl	800a234 <HAL_RCC_GetSysClockFreq>
 800a1f2:	4602      	mov	r2, r0
 800a1f4:	4b0b      	ldr	r3, [pc, #44]	@ (800a224 <HAL_RCC_ClockConfig+0x1bc>)
 800a1f6:	689b      	ldr	r3, [r3, #8]
 800a1f8:	091b      	lsrs	r3, r3, #4
 800a1fa:	f003 030f 	and.w	r3, r3, #15
 800a1fe:	490a      	ldr	r1, [pc, #40]	@ (800a228 <HAL_RCC_ClockConfig+0x1c0>)
 800a200:	5ccb      	ldrb	r3, [r1, r3]
 800a202:	fa22 f303 	lsr.w	r3, r2, r3
 800a206:	4a09      	ldr	r2, [pc, #36]	@ (800a22c <HAL_RCC_ClockConfig+0x1c4>)
 800a208:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800a20a:	4b09      	ldr	r3, [pc, #36]	@ (800a230 <HAL_RCC_ClockConfig+0x1c8>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	4618      	mov	r0, r3
 800a210:	f7fa fe3a 	bl	8004e88 <HAL_InitTick>

  return HAL_OK;
 800a214:	2300      	movs	r3, #0
}
 800a216:	4618      	mov	r0, r3
 800a218:	3710      	adds	r7, #16
 800a21a:	46bd      	mov	sp, r7
 800a21c:	bd80      	pop	{r7, pc}
 800a21e:	bf00      	nop
 800a220:	40023c00 	.word	0x40023c00
 800a224:	40023800 	.word	0x40023800
 800a228:	0801125c 	.word	0x0801125c
 800a22c:	200000f0 	.word	0x200000f0
 800a230:	2000012c 	.word	0x2000012c

0800a234 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a234:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a238:	b094      	sub	sp, #80	@ 0x50
 800a23a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800a23c:	2300      	movs	r3, #0
 800a23e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800a240:	2300      	movs	r3, #0
 800a242:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800a244:	2300      	movs	r3, #0
 800a246:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800a248:	2300      	movs	r3, #0
 800a24a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a24c:	4b79      	ldr	r3, [pc, #484]	@ (800a434 <HAL_RCC_GetSysClockFreq+0x200>)
 800a24e:	689b      	ldr	r3, [r3, #8]
 800a250:	f003 030c 	and.w	r3, r3, #12
 800a254:	2b08      	cmp	r3, #8
 800a256:	d00d      	beq.n	800a274 <HAL_RCC_GetSysClockFreq+0x40>
 800a258:	2b08      	cmp	r3, #8
 800a25a:	f200 80e1 	bhi.w	800a420 <HAL_RCC_GetSysClockFreq+0x1ec>
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d002      	beq.n	800a268 <HAL_RCC_GetSysClockFreq+0x34>
 800a262:	2b04      	cmp	r3, #4
 800a264:	d003      	beq.n	800a26e <HAL_RCC_GetSysClockFreq+0x3a>
 800a266:	e0db      	b.n	800a420 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a268:	4b73      	ldr	r3, [pc, #460]	@ (800a438 <HAL_RCC_GetSysClockFreq+0x204>)
 800a26a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a26c:	e0db      	b.n	800a426 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a26e:	4b73      	ldr	r3, [pc, #460]	@ (800a43c <HAL_RCC_GetSysClockFreq+0x208>)
 800a270:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a272:	e0d8      	b.n	800a426 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a274:	4b6f      	ldr	r3, [pc, #444]	@ (800a434 <HAL_RCC_GetSysClockFreq+0x200>)
 800a276:	685b      	ldr	r3, [r3, #4]
 800a278:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a27c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a27e:	4b6d      	ldr	r3, [pc, #436]	@ (800a434 <HAL_RCC_GetSysClockFreq+0x200>)
 800a280:	685b      	ldr	r3, [r3, #4]
 800a282:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a286:	2b00      	cmp	r3, #0
 800a288:	d063      	beq.n	800a352 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a28a:	4b6a      	ldr	r3, [pc, #424]	@ (800a434 <HAL_RCC_GetSysClockFreq+0x200>)
 800a28c:	685b      	ldr	r3, [r3, #4]
 800a28e:	099b      	lsrs	r3, r3, #6
 800a290:	2200      	movs	r2, #0
 800a292:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a294:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800a296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a298:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a29c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a29e:	2300      	movs	r3, #0
 800a2a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2a2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800a2a6:	4622      	mov	r2, r4
 800a2a8:	462b      	mov	r3, r5
 800a2aa:	f04f 0000 	mov.w	r0, #0
 800a2ae:	f04f 0100 	mov.w	r1, #0
 800a2b2:	0159      	lsls	r1, r3, #5
 800a2b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a2b8:	0150      	lsls	r0, r2, #5
 800a2ba:	4602      	mov	r2, r0
 800a2bc:	460b      	mov	r3, r1
 800a2be:	4621      	mov	r1, r4
 800a2c0:	1a51      	subs	r1, r2, r1
 800a2c2:	6139      	str	r1, [r7, #16]
 800a2c4:	4629      	mov	r1, r5
 800a2c6:	eb63 0301 	sbc.w	r3, r3, r1
 800a2ca:	617b      	str	r3, [r7, #20]
 800a2cc:	f04f 0200 	mov.w	r2, #0
 800a2d0:	f04f 0300 	mov.w	r3, #0
 800a2d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a2d8:	4659      	mov	r1, fp
 800a2da:	018b      	lsls	r3, r1, #6
 800a2dc:	4651      	mov	r1, sl
 800a2de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800a2e2:	4651      	mov	r1, sl
 800a2e4:	018a      	lsls	r2, r1, #6
 800a2e6:	4651      	mov	r1, sl
 800a2e8:	ebb2 0801 	subs.w	r8, r2, r1
 800a2ec:	4659      	mov	r1, fp
 800a2ee:	eb63 0901 	sbc.w	r9, r3, r1
 800a2f2:	f04f 0200 	mov.w	r2, #0
 800a2f6:	f04f 0300 	mov.w	r3, #0
 800a2fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a2fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a302:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a306:	4690      	mov	r8, r2
 800a308:	4699      	mov	r9, r3
 800a30a:	4623      	mov	r3, r4
 800a30c:	eb18 0303 	adds.w	r3, r8, r3
 800a310:	60bb      	str	r3, [r7, #8]
 800a312:	462b      	mov	r3, r5
 800a314:	eb49 0303 	adc.w	r3, r9, r3
 800a318:	60fb      	str	r3, [r7, #12]
 800a31a:	f04f 0200 	mov.w	r2, #0
 800a31e:	f04f 0300 	mov.w	r3, #0
 800a322:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800a326:	4629      	mov	r1, r5
 800a328:	024b      	lsls	r3, r1, #9
 800a32a:	4621      	mov	r1, r4
 800a32c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800a330:	4621      	mov	r1, r4
 800a332:	024a      	lsls	r2, r1, #9
 800a334:	4610      	mov	r0, r2
 800a336:	4619      	mov	r1, r3
 800a338:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a33a:	2200      	movs	r2, #0
 800a33c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a33e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a340:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a344:	f7f6 fc80 	bl	8000c48 <__aeabi_uldivmod>
 800a348:	4602      	mov	r2, r0
 800a34a:	460b      	mov	r3, r1
 800a34c:	4613      	mov	r3, r2
 800a34e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a350:	e058      	b.n	800a404 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a352:	4b38      	ldr	r3, [pc, #224]	@ (800a434 <HAL_RCC_GetSysClockFreq+0x200>)
 800a354:	685b      	ldr	r3, [r3, #4]
 800a356:	099b      	lsrs	r3, r3, #6
 800a358:	2200      	movs	r2, #0
 800a35a:	4618      	mov	r0, r3
 800a35c:	4611      	mov	r1, r2
 800a35e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800a362:	623b      	str	r3, [r7, #32]
 800a364:	2300      	movs	r3, #0
 800a366:	627b      	str	r3, [r7, #36]	@ 0x24
 800a368:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800a36c:	4642      	mov	r2, r8
 800a36e:	464b      	mov	r3, r9
 800a370:	f04f 0000 	mov.w	r0, #0
 800a374:	f04f 0100 	mov.w	r1, #0
 800a378:	0159      	lsls	r1, r3, #5
 800a37a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a37e:	0150      	lsls	r0, r2, #5
 800a380:	4602      	mov	r2, r0
 800a382:	460b      	mov	r3, r1
 800a384:	4641      	mov	r1, r8
 800a386:	ebb2 0a01 	subs.w	sl, r2, r1
 800a38a:	4649      	mov	r1, r9
 800a38c:	eb63 0b01 	sbc.w	fp, r3, r1
 800a390:	f04f 0200 	mov.w	r2, #0
 800a394:	f04f 0300 	mov.w	r3, #0
 800a398:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800a39c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800a3a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800a3a4:	ebb2 040a 	subs.w	r4, r2, sl
 800a3a8:	eb63 050b 	sbc.w	r5, r3, fp
 800a3ac:	f04f 0200 	mov.w	r2, #0
 800a3b0:	f04f 0300 	mov.w	r3, #0
 800a3b4:	00eb      	lsls	r3, r5, #3
 800a3b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a3ba:	00e2      	lsls	r2, r4, #3
 800a3bc:	4614      	mov	r4, r2
 800a3be:	461d      	mov	r5, r3
 800a3c0:	4643      	mov	r3, r8
 800a3c2:	18e3      	adds	r3, r4, r3
 800a3c4:	603b      	str	r3, [r7, #0]
 800a3c6:	464b      	mov	r3, r9
 800a3c8:	eb45 0303 	adc.w	r3, r5, r3
 800a3cc:	607b      	str	r3, [r7, #4]
 800a3ce:	f04f 0200 	mov.w	r2, #0
 800a3d2:	f04f 0300 	mov.w	r3, #0
 800a3d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a3da:	4629      	mov	r1, r5
 800a3dc:	028b      	lsls	r3, r1, #10
 800a3de:	4621      	mov	r1, r4
 800a3e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800a3e4:	4621      	mov	r1, r4
 800a3e6:	028a      	lsls	r2, r1, #10
 800a3e8:	4610      	mov	r0, r2
 800a3ea:	4619      	mov	r1, r3
 800a3ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	61bb      	str	r3, [r7, #24]
 800a3f2:	61fa      	str	r2, [r7, #28]
 800a3f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a3f8:	f7f6 fc26 	bl	8000c48 <__aeabi_uldivmod>
 800a3fc:	4602      	mov	r2, r0
 800a3fe:	460b      	mov	r3, r1
 800a400:	4613      	mov	r3, r2
 800a402:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800a404:	4b0b      	ldr	r3, [pc, #44]	@ (800a434 <HAL_RCC_GetSysClockFreq+0x200>)
 800a406:	685b      	ldr	r3, [r3, #4]
 800a408:	0c1b      	lsrs	r3, r3, #16
 800a40a:	f003 0303 	and.w	r3, r3, #3
 800a40e:	3301      	adds	r3, #1
 800a410:	005b      	lsls	r3, r3, #1
 800a412:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800a414:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a416:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a418:	fbb2 f3f3 	udiv	r3, r2, r3
 800a41c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a41e:	e002      	b.n	800a426 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a420:	4b05      	ldr	r3, [pc, #20]	@ (800a438 <HAL_RCC_GetSysClockFreq+0x204>)
 800a422:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a424:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a426:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800a428:	4618      	mov	r0, r3
 800a42a:	3750      	adds	r7, #80	@ 0x50
 800a42c:	46bd      	mov	sp, r7
 800a42e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a432:	bf00      	nop
 800a434:	40023800 	.word	0x40023800
 800a438:	00f42400 	.word	0x00f42400
 800a43c:	007a1200 	.word	0x007a1200

0800a440 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a440:	b480      	push	{r7}
 800a442:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a444:	4b03      	ldr	r3, [pc, #12]	@ (800a454 <HAL_RCC_GetHCLKFreq+0x14>)
 800a446:	681b      	ldr	r3, [r3, #0]
}
 800a448:	4618      	mov	r0, r3
 800a44a:	46bd      	mov	sp, r7
 800a44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a450:	4770      	bx	lr
 800a452:	bf00      	nop
 800a454:	200000f0 	.word	0x200000f0

0800a458 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a45c:	f7ff fff0 	bl	800a440 <HAL_RCC_GetHCLKFreq>
 800a460:	4602      	mov	r2, r0
 800a462:	4b05      	ldr	r3, [pc, #20]	@ (800a478 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a464:	689b      	ldr	r3, [r3, #8]
 800a466:	0a9b      	lsrs	r3, r3, #10
 800a468:	f003 0307 	and.w	r3, r3, #7
 800a46c:	4903      	ldr	r1, [pc, #12]	@ (800a47c <HAL_RCC_GetPCLK1Freq+0x24>)
 800a46e:	5ccb      	ldrb	r3, [r1, r3]
 800a470:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a474:	4618      	mov	r0, r3
 800a476:	bd80      	pop	{r7, pc}
 800a478:	40023800 	.word	0x40023800
 800a47c:	0801126c 	.word	0x0801126c

0800a480 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a484:	f7ff ffdc 	bl	800a440 <HAL_RCC_GetHCLKFreq>
 800a488:	4602      	mov	r2, r0
 800a48a:	4b05      	ldr	r3, [pc, #20]	@ (800a4a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a48c:	689b      	ldr	r3, [r3, #8]
 800a48e:	0b5b      	lsrs	r3, r3, #13
 800a490:	f003 0307 	and.w	r3, r3, #7
 800a494:	4903      	ldr	r1, [pc, #12]	@ (800a4a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a496:	5ccb      	ldrb	r3, [r1, r3]
 800a498:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	bd80      	pop	{r7, pc}
 800a4a0:	40023800 	.word	0x40023800
 800a4a4:	0801126c 	.word	0x0801126c

0800a4a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b082      	sub	sp, #8
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d101      	bne.n	800a4ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	e07b      	b.n	800a5b2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d108      	bne.n	800a4d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	685b      	ldr	r3, [r3, #4]
 800a4c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a4ca:	d009      	beq.n	800a4e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	61da      	str	r2, [r3, #28]
 800a4d2:	e005      	b.n	800a4e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2200      	movs	r2, #0
 800a4de:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a4ec:	b2db      	uxtb	r3, r3
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d106      	bne.n	800a500 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f7f9 fd1a 	bl	8003f34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2202      	movs	r2, #2
 800a504:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	681a      	ldr	r2, [r3, #0]
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a516:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	685b      	ldr	r3, [r3, #4]
 800a51c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	689b      	ldr	r3, [r3, #8]
 800a524:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a528:	431a      	orrs	r2, r3
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	68db      	ldr	r3, [r3, #12]
 800a52e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a532:	431a      	orrs	r2, r3
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	691b      	ldr	r3, [r3, #16]
 800a538:	f003 0302 	and.w	r3, r3, #2
 800a53c:	431a      	orrs	r2, r3
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	695b      	ldr	r3, [r3, #20]
 800a542:	f003 0301 	and.w	r3, r3, #1
 800a546:	431a      	orrs	r2, r3
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	699b      	ldr	r3, [r3, #24]
 800a54c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a550:	431a      	orrs	r2, r3
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	69db      	ldr	r3, [r3, #28]
 800a556:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a55a:	431a      	orrs	r2, r3
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6a1b      	ldr	r3, [r3, #32]
 800a560:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a564:	ea42 0103 	orr.w	r1, r2, r3
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a56c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	430a      	orrs	r2, r1
 800a576:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	699b      	ldr	r3, [r3, #24]
 800a57c:	0c1b      	lsrs	r3, r3, #16
 800a57e:	f003 0104 	and.w	r1, r3, #4
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a586:	f003 0210 	and.w	r2, r3, #16
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	430a      	orrs	r2, r1
 800a590:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	69da      	ldr	r2, [r3, #28]
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a5a0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2201      	movs	r2, #1
 800a5ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800a5b0:	2300      	movs	r3, #0
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3708      	adds	r7, #8
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}

0800a5ba <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a5ba:	b580      	push	{r7, lr}
 800a5bc:	b08a      	sub	sp, #40	@ 0x28
 800a5be:	af00      	add	r7, sp, #0
 800a5c0:	60f8      	str	r0, [r7, #12]
 800a5c2:	60b9      	str	r1, [r7, #8]
 800a5c4:	607a      	str	r2, [r7, #4]
 800a5c6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a5cc:	f7fa fca0 	bl	8004f10 <HAL_GetTick>
 800a5d0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a5d8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	685b      	ldr	r3, [r3, #4]
 800a5de:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a5e0:	887b      	ldrh	r3, [r7, #2]
 800a5e2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a5e4:	7ffb      	ldrb	r3, [r7, #31]
 800a5e6:	2b01      	cmp	r3, #1
 800a5e8:	d00c      	beq.n	800a604 <HAL_SPI_TransmitReceive+0x4a>
 800a5ea:	69bb      	ldr	r3, [r7, #24]
 800a5ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a5f0:	d106      	bne.n	800a600 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	689b      	ldr	r3, [r3, #8]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d102      	bne.n	800a600 <HAL_SPI_TransmitReceive+0x46>
 800a5fa:	7ffb      	ldrb	r3, [r7, #31]
 800a5fc:	2b04      	cmp	r3, #4
 800a5fe:	d001      	beq.n	800a604 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800a600:	2302      	movs	r3, #2
 800a602:	e17f      	b.n	800a904 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d005      	beq.n	800a616 <HAL_SPI_TransmitReceive+0x5c>
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d002      	beq.n	800a616 <HAL_SPI_TransmitReceive+0x5c>
 800a610:	887b      	ldrh	r3, [r7, #2]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d101      	bne.n	800a61a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800a616:	2301      	movs	r3, #1
 800a618:	e174      	b.n	800a904 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a620:	2b01      	cmp	r3, #1
 800a622:	d101      	bne.n	800a628 <HAL_SPI_TransmitReceive+0x6e>
 800a624:	2302      	movs	r3, #2
 800a626:	e16d      	b.n	800a904 <HAL_SPI_TransmitReceive+0x34a>
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	2201      	movs	r2, #1
 800a62c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a636:	b2db      	uxtb	r3, r3
 800a638:	2b04      	cmp	r3, #4
 800a63a:	d003      	beq.n	800a644 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	2205      	movs	r2, #5
 800a640:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	2200      	movs	r2, #0
 800a648:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	687a      	ldr	r2, [r7, #4]
 800a64e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	887a      	ldrh	r2, [r7, #2]
 800a654:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	887a      	ldrh	r2, [r7, #2]
 800a65a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	68ba      	ldr	r2, [r7, #8]
 800a660:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	887a      	ldrh	r2, [r7, #2]
 800a666:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	887a      	ldrh	r2, [r7, #2]
 800a66c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	2200      	movs	r2, #0
 800a672:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	2200      	movs	r2, #0
 800a678:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a684:	2b40      	cmp	r3, #64	@ 0x40
 800a686:	d007      	beq.n	800a698 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	681a      	ldr	r2, [r3, #0]
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a696:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	68db      	ldr	r3, [r3, #12]
 800a69c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a6a0:	d17e      	bne.n	800a7a0 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	685b      	ldr	r3, [r3, #4]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d002      	beq.n	800a6b0 <HAL_SPI_TransmitReceive+0xf6>
 800a6aa:	8afb      	ldrh	r3, [r7, #22]
 800a6ac:	2b01      	cmp	r3, #1
 800a6ae:	d16c      	bne.n	800a78a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6b4:	881a      	ldrh	r2, [r3, #0]
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6c0:	1c9a      	adds	r2, r3, #2
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a6ca:	b29b      	uxth	r3, r3
 800a6cc:	3b01      	subs	r3, #1
 800a6ce:	b29a      	uxth	r2, r3
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a6d4:	e059      	b.n	800a78a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	689b      	ldr	r3, [r3, #8]
 800a6dc:	f003 0302 	and.w	r3, r3, #2
 800a6e0:	2b02      	cmp	r3, #2
 800a6e2:	d11b      	bne.n	800a71c <HAL_SPI_TransmitReceive+0x162>
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a6e8:	b29b      	uxth	r3, r3
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d016      	beq.n	800a71c <HAL_SPI_TransmitReceive+0x162>
 800a6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6f0:	2b01      	cmp	r3, #1
 800a6f2:	d113      	bne.n	800a71c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6f8:	881a      	ldrh	r2, [r3, #0]
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a704:	1c9a      	adds	r2, r3, #2
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a70e:	b29b      	uxth	r3, r3
 800a710:	3b01      	subs	r3, #1
 800a712:	b29a      	uxth	r2, r3
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a718:	2300      	movs	r3, #0
 800a71a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	689b      	ldr	r3, [r3, #8]
 800a722:	f003 0301 	and.w	r3, r3, #1
 800a726:	2b01      	cmp	r3, #1
 800a728:	d119      	bne.n	800a75e <HAL_SPI_TransmitReceive+0x1a4>
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a72e:	b29b      	uxth	r3, r3
 800a730:	2b00      	cmp	r3, #0
 800a732:	d014      	beq.n	800a75e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	68da      	ldr	r2, [r3, #12]
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a73e:	b292      	uxth	r2, r2
 800a740:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a746:	1c9a      	adds	r2, r3, #2
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a750:	b29b      	uxth	r3, r3
 800a752:	3b01      	subs	r3, #1
 800a754:	b29a      	uxth	r2, r3
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a75a:	2301      	movs	r3, #1
 800a75c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a75e:	f7fa fbd7 	bl	8004f10 <HAL_GetTick>
 800a762:	4602      	mov	r2, r0
 800a764:	6a3b      	ldr	r3, [r7, #32]
 800a766:	1ad3      	subs	r3, r2, r3
 800a768:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a76a:	429a      	cmp	r2, r3
 800a76c:	d80d      	bhi.n	800a78a <HAL_SPI_TransmitReceive+0x1d0>
 800a76e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a770:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a774:	d009      	beq.n	800a78a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	2201      	movs	r2, #1
 800a77a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	2200      	movs	r2, #0
 800a782:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a786:	2303      	movs	r3, #3
 800a788:	e0bc      	b.n	800a904 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a78e:	b29b      	uxth	r3, r3
 800a790:	2b00      	cmp	r3, #0
 800a792:	d1a0      	bne.n	800a6d6 <HAL_SPI_TransmitReceive+0x11c>
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a798:	b29b      	uxth	r3, r3
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d19b      	bne.n	800a6d6 <HAL_SPI_TransmitReceive+0x11c>
 800a79e:	e082      	b.n	800a8a6 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	685b      	ldr	r3, [r3, #4]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d002      	beq.n	800a7ae <HAL_SPI_TransmitReceive+0x1f4>
 800a7a8:	8afb      	ldrh	r3, [r7, #22]
 800a7aa:	2b01      	cmp	r3, #1
 800a7ac:	d171      	bne.n	800a892 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	330c      	adds	r3, #12
 800a7b8:	7812      	ldrb	r2, [r2, #0]
 800a7ba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7c0:	1c5a      	adds	r2, r3, #1
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a7ca:	b29b      	uxth	r3, r3
 800a7cc:	3b01      	subs	r3, #1
 800a7ce:	b29a      	uxth	r2, r3
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a7d4:	e05d      	b.n	800a892 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	689b      	ldr	r3, [r3, #8]
 800a7dc:	f003 0302 	and.w	r3, r3, #2
 800a7e0:	2b02      	cmp	r3, #2
 800a7e2:	d11c      	bne.n	800a81e <HAL_SPI_TransmitReceive+0x264>
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a7e8:	b29b      	uxth	r3, r3
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d017      	beq.n	800a81e <HAL_SPI_TransmitReceive+0x264>
 800a7ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f0:	2b01      	cmp	r3, #1
 800a7f2:	d114      	bne.n	800a81e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	330c      	adds	r3, #12
 800a7fe:	7812      	ldrb	r2, [r2, #0]
 800a800:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a806:	1c5a      	adds	r2, r3, #1
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a810:	b29b      	uxth	r3, r3
 800a812:	3b01      	subs	r3, #1
 800a814:	b29a      	uxth	r2, r3
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a81a:	2300      	movs	r3, #0
 800a81c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	689b      	ldr	r3, [r3, #8]
 800a824:	f003 0301 	and.w	r3, r3, #1
 800a828:	2b01      	cmp	r3, #1
 800a82a:	d119      	bne.n	800a860 <HAL_SPI_TransmitReceive+0x2a6>
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a830:	b29b      	uxth	r3, r3
 800a832:	2b00      	cmp	r3, #0
 800a834:	d014      	beq.n	800a860 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	68da      	ldr	r2, [r3, #12]
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a840:	b2d2      	uxtb	r2, r2
 800a842:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a848:	1c5a      	adds	r2, r3, #1
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a852:	b29b      	uxth	r3, r3
 800a854:	3b01      	subs	r3, #1
 800a856:	b29a      	uxth	r2, r3
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a85c:	2301      	movs	r3, #1
 800a85e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a860:	f7fa fb56 	bl	8004f10 <HAL_GetTick>
 800a864:	4602      	mov	r2, r0
 800a866:	6a3b      	ldr	r3, [r7, #32]
 800a868:	1ad3      	subs	r3, r2, r3
 800a86a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a86c:	429a      	cmp	r2, r3
 800a86e:	d803      	bhi.n	800a878 <HAL_SPI_TransmitReceive+0x2be>
 800a870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a872:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a876:	d102      	bne.n	800a87e <HAL_SPI_TransmitReceive+0x2c4>
 800a878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d109      	bne.n	800a892 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	2201      	movs	r2, #1
 800a882:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	2200      	movs	r2, #0
 800a88a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a88e:	2303      	movs	r3, #3
 800a890:	e038      	b.n	800a904 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a896:	b29b      	uxth	r3, r3
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d19c      	bne.n	800a7d6 <HAL_SPI_TransmitReceive+0x21c>
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a8a0:	b29b      	uxth	r3, r3
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d197      	bne.n	800a7d6 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a8a6:	6a3a      	ldr	r2, [r7, #32]
 800a8a8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a8aa:	68f8      	ldr	r0, [r7, #12]
 800a8ac:	f000 f8b6 	bl	800aa1c <SPI_EndRxTxTransaction>
 800a8b0:	4603      	mov	r3, r0
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d008      	beq.n	800a8c8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	2220      	movs	r2, #32
 800a8ba:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	2200      	movs	r2, #0
 800a8c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	e01d      	b.n	800a904 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	689b      	ldr	r3, [r3, #8]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d10a      	bne.n	800a8e6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	613b      	str	r3, [r7, #16]
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	68db      	ldr	r3, [r3, #12]
 800a8da:	613b      	str	r3, [r7, #16]
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	689b      	ldr	r3, [r3, #8]
 800a8e2:	613b      	str	r3, [r7, #16]
 800a8e4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	2201      	movs	r2, #1
 800a8ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d001      	beq.n	800a902 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800a8fe:	2301      	movs	r3, #1
 800a900:	e000      	b.n	800a904 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800a902:	2300      	movs	r3, #0
  }
}
 800a904:	4618      	mov	r0, r3
 800a906:	3728      	adds	r7, #40	@ 0x28
 800a908:	46bd      	mov	sp, r7
 800a90a:	bd80      	pop	{r7, pc}

0800a90c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b088      	sub	sp, #32
 800a910:	af00      	add	r7, sp, #0
 800a912:	60f8      	str	r0, [r7, #12]
 800a914:	60b9      	str	r1, [r7, #8]
 800a916:	603b      	str	r3, [r7, #0]
 800a918:	4613      	mov	r3, r2
 800a91a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a91c:	f7fa faf8 	bl	8004f10 <HAL_GetTick>
 800a920:	4602      	mov	r2, r0
 800a922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a924:	1a9b      	subs	r3, r3, r2
 800a926:	683a      	ldr	r2, [r7, #0]
 800a928:	4413      	add	r3, r2
 800a92a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a92c:	f7fa faf0 	bl	8004f10 <HAL_GetTick>
 800a930:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a932:	4b39      	ldr	r3, [pc, #228]	@ (800aa18 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	015b      	lsls	r3, r3, #5
 800a938:	0d1b      	lsrs	r3, r3, #20
 800a93a:	69fa      	ldr	r2, [r7, #28]
 800a93c:	fb02 f303 	mul.w	r3, r2, r3
 800a940:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a942:	e055      	b.n	800a9f0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a94a:	d051      	beq.n	800a9f0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a94c:	f7fa fae0 	bl	8004f10 <HAL_GetTick>
 800a950:	4602      	mov	r2, r0
 800a952:	69bb      	ldr	r3, [r7, #24]
 800a954:	1ad3      	subs	r3, r2, r3
 800a956:	69fa      	ldr	r2, [r7, #28]
 800a958:	429a      	cmp	r2, r3
 800a95a:	d902      	bls.n	800a962 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a95c:	69fb      	ldr	r3, [r7, #28]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d13d      	bne.n	800a9de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	685a      	ldr	r2, [r3, #4]
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a970:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	685b      	ldr	r3, [r3, #4]
 800a976:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a97a:	d111      	bne.n	800a9a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	689b      	ldr	r3, [r3, #8]
 800a980:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a984:	d004      	beq.n	800a990 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	689b      	ldr	r3, [r3, #8]
 800a98a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a98e:	d107      	bne.n	800a9a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	681a      	ldr	r2, [r3, #0]
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a99e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a9a8:	d10f      	bne.n	800a9ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	681a      	ldr	r2, [r3, #0]
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a9b8:	601a      	str	r2, [r3, #0]
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	681a      	ldr	r2, [r3, #0]
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a9c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	2201      	movs	r2, #1
 800a9ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800a9da:	2303      	movs	r3, #3
 800a9dc:	e018      	b.n	800aa10 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a9de:	697b      	ldr	r3, [r7, #20]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d102      	bne.n	800a9ea <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	61fb      	str	r3, [r7, #28]
 800a9e8:	e002      	b.n	800a9f0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800a9ea:	697b      	ldr	r3, [r7, #20]
 800a9ec:	3b01      	subs	r3, #1
 800a9ee:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	689a      	ldr	r2, [r3, #8]
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	4013      	ands	r3, r2
 800a9fa:	68ba      	ldr	r2, [r7, #8]
 800a9fc:	429a      	cmp	r2, r3
 800a9fe:	bf0c      	ite	eq
 800aa00:	2301      	moveq	r3, #1
 800aa02:	2300      	movne	r3, #0
 800aa04:	b2db      	uxtb	r3, r3
 800aa06:	461a      	mov	r2, r3
 800aa08:	79fb      	ldrb	r3, [r7, #7]
 800aa0a:	429a      	cmp	r2, r3
 800aa0c:	d19a      	bne.n	800a944 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800aa0e:	2300      	movs	r3, #0
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	3720      	adds	r7, #32
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bd80      	pop	{r7, pc}
 800aa18:	200000f0 	.word	0x200000f0

0800aa1c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b088      	sub	sp, #32
 800aa20:	af02      	add	r7, sp, #8
 800aa22:	60f8      	str	r0, [r7, #12]
 800aa24:	60b9      	str	r1, [r7, #8]
 800aa26:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	9300      	str	r3, [sp, #0]
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	2201      	movs	r2, #1
 800aa30:	2102      	movs	r1, #2
 800aa32:	68f8      	ldr	r0, [r7, #12]
 800aa34:	f7ff ff6a 	bl	800a90c <SPI_WaitFlagStateUntilTimeout>
 800aa38:	4603      	mov	r3, r0
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d007      	beq.n	800aa4e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa42:	f043 0220 	orr.w	r2, r3, #32
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800aa4a:	2303      	movs	r3, #3
 800aa4c:	e032      	b.n	800aab4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800aa4e:	4b1b      	ldr	r3, [pc, #108]	@ (800aabc <SPI_EndRxTxTransaction+0xa0>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	4a1b      	ldr	r2, [pc, #108]	@ (800aac0 <SPI_EndRxTxTransaction+0xa4>)
 800aa54:	fba2 2303 	umull	r2, r3, r2, r3
 800aa58:	0d5b      	lsrs	r3, r3, #21
 800aa5a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800aa5e:	fb02 f303 	mul.w	r3, r2, r3
 800aa62:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	685b      	ldr	r3, [r3, #4]
 800aa68:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aa6c:	d112      	bne.n	800aa94 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	9300      	str	r3, [sp, #0]
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	2200      	movs	r2, #0
 800aa76:	2180      	movs	r1, #128	@ 0x80
 800aa78:	68f8      	ldr	r0, [r7, #12]
 800aa7a:	f7ff ff47 	bl	800a90c <SPI_WaitFlagStateUntilTimeout>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d016      	beq.n	800aab2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa88:	f043 0220 	orr.w	r2, r3, #32
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800aa90:	2303      	movs	r3, #3
 800aa92:	e00f      	b.n	800aab4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800aa94:	697b      	ldr	r3, [r7, #20]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d00a      	beq.n	800aab0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800aa9a:	697b      	ldr	r3, [r7, #20]
 800aa9c:	3b01      	subs	r3, #1
 800aa9e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	689b      	ldr	r3, [r3, #8]
 800aaa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aaaa:	2b80      	cmp	r3, #128	@ 0x80
 800aaac:	d0f2      	beq.n	800aa94 <SPI_EndRxTxTransaction+0x78>
 800aaae:	e000      	b.n	800aab2 <SPI_EndRxTxTransaction+0x96>
        break;
 800aab0:	bf00      	nop
  }

  return HAL_OK;
 800aab2:	2300      	movs	r3, #0
}
 800aab4:	4618      	mov	r0, r3
 800aab6:	3718      	adds	r7, #24
 800aab8:	46bd      	mov	sp, r7
 800aaba:	bd80      	pop	{r7, pc}
 800aabc:	200000f0 	.word	0x200000f0
 800aac0:	165e9f81 	.word	0x165e9f81

0800aac4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aac4:	b580      	push	{r7, lr}
 800aac6:	b082      	sub	sp, #8
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d101      	bne.n	800aad6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800aad2:	2301      	movs	r3, #1
 800aad4:	e041      	b.n	800ab5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aadc:	b2db      	uxtb	r3, r3
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d106      	bne.n	800aaf0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	2200      	movs	r2, #0
 800aae6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800aaea:	6878      	ldr	r0, [r7, #4]
 800aaec:	f7f9 fa8a 	bl	8004004 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2202      	movs	r2, #2
 800aaf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681a      	ldr	r2, [r3, #0]
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	3304      	adds	r3, #4
 800ab00:	4619      	mov	r1, r3
 800ab02:	4610      	mov	r0, r2
 800ab04:	f000 ff2e 	bl	800b964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	2201      	movs	r2, #1
 800ab0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	2201      	movs	r2, #1
 800ab14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2201      	movs	r2, #1
 800ab1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	2201      	movs	r2, #1
 800ab24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	2201      	movs	r2, #1
 800ab2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	2201      	movs	r2, #1
 800ab34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	2201      	movs	r2, #1
 800ab3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2201      	movs	r2, #1
 800ab44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	2201      	movs	r2, #1
 800ab4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	2201      	movs	r2, #1
 800ab54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ab58:	2300      	movs	r3, #0
}
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	3708      	adds	r7, #8
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	bd80      	pop	{r7, pc}
	...

0800ab64 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ab64:	b480      	push	{r7}
 800ab66:	b085      	sub	sp, #20
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ab72:	b2db      	uxtb	r3, r3
 800ab74:	2b01      	cmp	r3, #1
 800ab76:	d001      	beq.n	800ab7c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800ab78:	2301      	movs	r3, #1
 800ab7a:	e046      	b.n	800ac0a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2202      	movs	r2, #2
 800ab80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	4a23      	ldr	r2, [pc, #140]	@ (800ac18 <HAL_TIM_Base_Start+0xb4>)
 800ab8a:	4293      	cmp	r3, r2
 800ab8c:	d022      	beq.n	800abd4 <HAL_TIM_Base_Start+0x70>
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab96:	d01d      	beq.n	800abd4 <HAL_TIM_Base_Start+0x70>
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	4a1f      	ldr	r2, [pc, #124]	@ (800ac1c <HAL_TIM_Base_Start+0xb8>)
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d018      	beq.n	800abd4 <HAL_TIM_Base_Start+0x70>
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	4a1e      	ldr	r2, [pc, #120]	@ (800ac20 <HAL_TIM_Base_Start+0xbc>)
 800aba8:	4293      	cmp	r3, r2
 800abaa:	d013      	beq.n	800abd4 <HAL_TIM_Base_Start+0x70>
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	4a1c      	ldr	r2, [pc, #112]	@ (800ac24 <HAL_TIM_Base_Start+0xc0>)
 800abb2:	4293      	cmp	r3, r2
 800abb4:	d00e      	beq.n	800abd4 <HAL_TIM_Base_Start+0x70>
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	4a1b      	ldr	r2, [pc, #108]	@ (800ac28 <HAL_TIM_Base_Start+0xc4>)
 800abbc:	4293      	cmp	r3, r2
 800abbe:	d009      	beq.n	800abd4 <HAL_TIM_Base_Start+0x70>
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	4a19      	ldr	r2, [pc, #100]	@ (800ac2c <HAL_TIM_Base_Start+0xc8>)
 800abc6:	4293      	cmp	r3, r2
 800abc8:	d004      	beq.n	800abd4 <HAL_TIM_Base_Start+0x70>
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	4a18      	ldr	r2, [pc, #96]	@ (800ac30 <HAL_TIM_Base_Start+0xcc>)
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d111      	bne.n	800abf8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	689b      	ldr	r3, [r3, #8]
 800abda:	f003 0307 	and.w	r3, r3, #7
 800abde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	2b06      	cmp	r3, #6
 800abe4:	d010      	beq.n	800ac08 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	681a      	ldr	r2, [r3, #0]
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	f042 0201 	orr.w	r2, r2, #1
 800abf4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800abf6:	e007      	b.n	800ac08 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	681a      	ldr	r2, [r3, #0]
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	f042 0201 	orr.w	r2, r2, #1
 800ac06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ac08:	2300      	movs	r3, #0
}
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	3714      	adds	r7, #20
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac14:	4770      	bx	lr
 800ac16:	bf00      	nop
 800ac18:	40010000 	.word	0x40010000
 800ac1c:	40000400 	.word	0x40000400
 800ac20:	40000800 	.word	0x40000800
 800ac24:	40000c00 	.word	0x40000c00
 800ac28:	40010400 	.word	0x40010400
 800ac2c:	40014000 	.word	0x40014000
 800ac30:	40001800 	.word	0x40001800

0800ac34 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800ac34:	b480      	push	{r7}
 800ac36:	b083      	sub	sp, #12
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	6a1a      	ldr	r2, [r3, #32]
 800ac42:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ac46:	4013      	ands	r3, r2
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d10f      	bne.n	800ac6c <HAL_TIM_Base_Stop+0x38>
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	6a1a      	ldr	r2, [r3, #32]
 800ac52:	f240 4344 	movw	r3, #1092	@ 0x444
 800ac56:	4013      	ands	r3, r2
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d107      	bne.n	800ac6c <HAL_TIM_Base_Stop+0x38>
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	681a      	ldr	r2, [r3, #0]
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	f022 0201 	bic.w	r2, r2, #1
 800ac6a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	2201      	movs	r2, #1
 800ac70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800ac74:	2300      	movs	r3, #0
}
 800ac76:	4618      	mov	r0, r3
 800ac78:	370c      	adds	r7, #12
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac80:	4770      	bx	lr
	...

0800ac84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ac84:	b480      	push	{r7}
 800ac86:	b085      	sub	sp, #20
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ac92:	b2db      	uxtb	r3, r3
 800ac94:	2b01      	cmp	r3, #1
 800ac96:	d001      	beq.n	800ac9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ac98:	2301      	movs	r3, #1
 800ac9a:	e04e      	b.n	800ad3a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2202      	movs	r2, #2
 800aca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	68da      	ldr	r2, [r3, #12]
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	f042 0201 	orr.w	r2, r2, #1
 800acb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	4a23      	ldr	r2, [pc, #140]	@ (800ad48 <HAL_TIM_Base_Start_IT+0xc4>)
 800acba:	4293      	cmp	r3, r2
 800acbc:	d022      	beq.n	800ad04 <HAL_TIM_Base_Start_IT+0x80>
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acc6:	d01d      	beq.n	800ad04 <HAL_TIM_Base_Start_IT+0x80>
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	4a1f      	ldr	r2, [pc, #124]	@ (800ad4c <HAL_TIM_Base_Start_IT+0xc8>)
 800acce:	4293      	cmp	r3, r2
 800acd0:	d018      	beq.n	800ad04 <HAL_TIM_Base_Start_IT+0x80>
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	4a1e      	ldr	r2, [pc, #120]	@ (800ad50 <HAL_TIM_Base_Start_IT+0xcc>)
 800acd8:	4293      	cmp	r3, r2
 800acda:	d013      	beq.n	800ad04 <HAL_TIM_Base_Start_IT+0x80>
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	4a1c      	ldr	r2, [pc, #112]	@ (800ad54 <HAL_TIM_Base_Start_IT+0xd0>)
 800ace2:	4293      	cmp	r3, r2
 800ace4:	d00e      	beq.n	800ad04 <HAL_TIM_Base_Start_IT+0x80>
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	4a1b      	ldr	r2, [pc, #108]	@ (800ad58 <HAL_TIM_Base_Start_IT+0xd4>)
 800acec:	4293      	cmp	r3, r2
 800acee:	d009      	beq.n	800ad04 <HAL_TIM_Base_Start_IT+0x80>
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	4a19      	ldr	r2, [pc, #100]	@ (800ad5c <HAL_TIM_Base_Start_IT+0xd8>)
 800acf6:	4293      	cmp	r3, r2
 800acf8:	d004      	beq.n	800ad04 <HAL_TIM_Base_Start_IT+0x80>
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	4a18      	ldr	r2, [pc, #96]	@ (800ad60 <HAL_TIM_Base_Start_IT+0xdc>)
 800ad00:	4293      	cmp	r3, r2
 800ad02:	d111      	bne.n	800ad28 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	689b      	ldr	r3, [r3, #8]
 800ad0a:	f003 0307 	and.w	r3, r3, #7
 800ad0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2b06      	cmp	r3, #6
 800ad14:	d010      	beq.n	800ad38 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	681a      	ldr	r2, [r3, #0]
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	f042 0201 	orr.w	r2, r2, #1
 800ad24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad26:	e007      	b.n	800ad38 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	681a      	ldr	r2, [r3, #0]
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	f042 0201 	orr.w	r2, r2, #1
 800ad36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ad38:	2300      	movs	r3, #0
}
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	3714      	adds	r7, #20
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad44:	4770      	bx	lr
 800ad46:	bf00      	nop
 800ad48:	40010000 	.word	0x40010000
 800ad4c:	40000400 	.word	0x40000400
 800ad50:	40000800 	.word	0x40000800
 800ad54:	40000c00 	.word	0x40000c00
 800ad58:	40010400 	.word	0x40010400
 800ad5c:	40014000 	.word	0x40014000
 800ad60:	40001800 	.word	0x40001800

0800ad64 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b082      	sub	sp, #8
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d101      	bne.n	800ad76 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ad72:	2301      	movs	r3, #1
 800ad74:	e041      	b.n	800adfa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ad7c:	b2db      	uxtb	r3, r3
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d106      	bne.n	800ad90 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	2200      	movs	r2, #0
 800ad86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ad8a:	6878      	ldr	r0, [r7, #4]
 800ad8c:	f000 f839 	bl	800ae02 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	2202      	movs	r2, #2
 800ad94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681a      	ldr	r2, [r3, #0]
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	3304      	adds	r3, #4
 800ada0:	4619      	mov	r1, r3
 800ada2:	4610      	mov	r0, r2
 800ada4:	f000 fdde 	bl	800b964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	2201      	movs	r2, #1
 800adac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	2201      	movs	r2, #1
 800adb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	2201      	movs	r2, #1
 800adbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	2201      	movs	r2, #1
 800adc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	2201      	movs	r2, #1
 800adcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2201      	movs	r2, #1
 800add4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2201      	movs	r2, #1
 800addc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	2201      	movs	r2, #1
 800ade4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2201      	movs	r2, #1
 800adec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2201      	movs	r2, #1
 800adf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800adf8:	2300      	movs	r3, #0
}
 800adfa:	4618      	mov	r0, r3
 800adfc:	3708      	adds	r7, #8
 800adfe:	46bd      	mov	sp, r7
 800ae00:	bd80      	pop	{r7, pc}

0800ae02 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ae02:	b480      	push	{r7}
 800ae04:	b083      	sub	sp, #12
 800ae06:	af00      	add	r7, sp, #0
 800ae08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ae0a:	bf00      	nop
 800ae0c:	370c      	adds	r7, #12
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae14:	4770      	bx	lr

0800ae16 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800ae16:	b580      	push	{r7, lr}
 800ae18:	b082      	sub	sp, #8
 800ae1a:	af00      	add	r7, sp, #0
 800ae1c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d101      	bne.n	800ae28 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800ae24:	2301      	movs	r3, #1
 800ae26:	e041      	b.n	800aeac <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ae2e:	b2db      	uxtb	r3, r3
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d106      	bne.n	800ae42 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2200      	movs	r2, #0
 800ae38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f000 f839 	bl	800aeb4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	2202      	movs	r2, #2
 800ae46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681a      	ldr	r2, [r3, #0]
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	3304      	adds	r3, #4
 800ae52:	4619      	mov	r1, r3
 800ae54:	4610      	mov	r0, r2
 800ae56:	f000 fd85 	bl	800b964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	2201      	movs	r2, #1
 800ae5e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	2201      	movs	r2, #1
 800ae66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2201      	movs	r2, #1
 800ae6e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	2201      	movs	r2, #1
 800ae76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	2201      	movs	r2, #1
 800ae7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	2201      	movs	r2, #1
 800ae86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	2201      	movs	r2, #1
 800ae8e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	2201      	movs	r2, #1
 800ae96:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	2201      	movs	r2, #1
 800ae9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	2201      	movs	r2, #1
 800aea6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800aeaa:	2300      	movs	r3, #0
}
 800aeac:	4618      	mov	r0, r3
 800aeae:	3708      	adds	r7, #8
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	bd80      	pop	{r7, pc}

0800aeb4 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b083      	sub	sp, #12
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800aebc:	bf00      	nop
 800aebe:	370c      	adds	r7, #12
 800aec0:	46bd      	mov	sp, r7
 800aec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec6:	4770      	bx	lr

0800aec8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b084      	sub	sp, #16
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
 800aed0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800aed2:	2300      	movs	r3, #0
 800aed4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d104      	bne.n	800aee6 <HAL_TIM_IC_Start_IT+0x1e>
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800aee2:	b2db      	uxtb	r3, r3
 800aee4:	e013      	b.n	800af0e <HAL_TIM_IC_Start_IT+0x46>
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	2b04      	cmp	r3, #4
 800aeea:	d104      	bne.n	800aef6 <HAL_TIM_IC_Start_IT+0x2e>
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800aef2:	b2db      	uxtb	r3, r3
 800aef4:	e00b      	b.n	800af0e <HAL_TIM_IC_Start_IT+0x46>
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	2b08      	cmp	r3, #8
 800aefa:	d104      	bne.n	800af06 <HAL_TIM_IC_Start_IT+0x3e>
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800af02:	b2db      	uxtb	r3, r3
 800af04:	e003      	b.n	800af0e <HAL_TIM_IC_Start_IT+0x46>
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af0c:	b2db      	uxtb	r3, r3
 800af0e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	2b00      	cmp	r3, #0
 800af14:	d104      	bne.n	800af20 <HAL_TIM_IC_Start_IT+0x58>
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800af1c:	b2db      	uxtb	r3, r3
 800af1e:	e013      	b.n	800af48 <HAL_TIM_IC_Start_IT+0x80>
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	2b04      	cmp	r3, #4
 800af24:	d104      	bne.n	800af30 <HAL_TIM_IC_Start_IT+0x68>
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800af2c:	b2db      	uxtb	r3, r3
 800af2e:	e00b      	b.n	800af48 <HAL_TIM_IC_Start_IT+0x80>
 800af30:	683b      	ldr	r3, [r7, #0]
 800af32:	2b08      	cmp	r3, #8
 800af34:	d104      	bne.n	800af40 <HAL_TIM_IC_Start_IT+0x78>
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800af3c:	b2db      	uxtb	r3, r3
 800af3e:	e003      	b.n	800af48 <HAL_TIM_IC_Start_IT+0x80>
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800af46:	b2db      	uxtb	r3, r3
 800af48:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800af4a:	7bbb      	ldrb	r3, [r7, #14]
 800af4c:	2b01      	cmp	r3, #1
 800af4e:	d102      	bne.n	800af56 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800af50:	7b7b      	ldrb	r3, [r7, #13]
 800af52:	2b01      	cmp	r3, #1
 800af54:	d001      	beq.n	800af5a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800af56:	2301      	movs	r3, #1
 800af58:	e0cc      	b.n	800b0f4 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d104      	bne.n	800af6a <HAL_TIM_IC_Start_IT+0xa2>
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	2202      	movs	r2, #2
 800af64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800af68:	e013      	b.n	800af92 <HAL_TIM_IC_Start_IT+0xca>
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	2b04      	cmp	r3, #4
 800af6e:	d104      	bne.n	800af7a <HAL_TIM_IC_Start_IT+0xb2>
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	2202      	movs	r2, #2
 800af74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800af78:	e00b      	b.n	800af92 <HAL_TIM_IC_Start_IT+0xca>
 800af7a:	683b      	ldr	r3, [r7, #0]
 800af7c:	2b08      	cmp	r3, #8
 800af7e:	d104      	bne.n	800af8a <HAL_TIM_IC_Start_IT+0xc2>
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2202      	movs	r2, #2
 800af84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800af88:	e003      	b.n	800af92 <HAL_TIM_IC_Start_IT+0xca>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	2202      	movs	r2, #2
 800af8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800af92:	683b      	ldr	r3, [r7, #0]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d104      	bne.n	800afa2 <HAL_TIM_IC_Start_IT+0xda>
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2202      	movs	r2, #2
 800af9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800afa0:	e013      	b.n	800afca <HAL_TIM_IC_Start_IT+0x102>
 800afa2:	683b      	ldr	r3, [r7, #0]
 800afa4:	2b04      	cmp	r3, #4
 800afa6:	d104      	bne.n	800afb2 <HAL_TIM_IC_Start_IT+0xea>
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2202      	movs	r2, #2
 800afac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800afb0:	e00b      	b.n	800afca <HAL_TIM_IC_Start_IT+0x102>
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	2b08      	cmp	r3, #8
 800afb6:	d104      	bne.n	800afc2 <HAL_TIM_IC_Start_IT+0xfa>
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	2202      	movs	r2, #2
 800afbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800afc0:	e003      	b.n	800afca <HAL_TIM_IC_Start_IT+0x102>
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	2202      	movs	r2, #2
 800afc6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800afca:	683b      	ldr	r3, [r7, #0]
 800afcc:	2b0c      	cmp	r3, #12
 800afce:	d841      	bhi.n	800b054 <HAL_TIM_IC_Start_IT+0x18c>
 800afd0:	a201      	add	r2, pc, #4	@ (adr r2, 800afd8 <HAL_TIM_IC_Start_IT+0x110>)
 800afd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afd6:	bf00      	nop
 800afd8:	0800b00d 	.word	0x0800b00d
 800afdc:	0800b055 	.word	0x0800b055
 800afe0:	0800b055 	.word	0x0800b055
 800afe4:	0800b055 	.word	0x0800b055
 800afe8:	0800b01f 	.word	0x0800b01f
 800afec:	0800b055 	.word	0x0800b055
 800aff0:	0800b055 	.word	0x0800b055
 800aff4:	0800b055 	.word	0x0800b055
 800aff8:	0800b031 	.word	0x0800b031
 800affc:	0800b055 	.word	0x0800b055
 800b000:	0800b055 	.word	0x0800b055
 800b004:	0800b055 	.word	0x0800b055
 800b008:	0800b043 	.word	0x0800b043
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	68da      	ldr	r2, [r3, #12]
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	f042 0202 	orr.w	r2, r2, #2
 800b01a:	60da      	str	r2, [r3, #12]
      break;
 800b01c:	e01d      	b.n	800b05a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	68da      	ldr	r2, [r3, #12]
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	f042 0204 	orr.w	r2, r2, #4
 800b02c:	60da      	str	r2, [r3, #12]
      break;
 800b02e:	e014      	b.n	800b05a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	68da      	ldr	r2, [r3, #12]
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	f042 0208 	orr.w	r2, r2, #8
 800b03e:	60da      	str	r2, [r3, #12]
      break;
 800b040:	e00b      	b.n	800b05a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	68da      	ldr	r2, [r3, #12]
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	f042 0210 	orr.w	r2, r2, #16
 800b050:	60da      	str	r2, [r3, #12]
      break;
 800b052:	e002      	b.n	800b05a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800b054:	2301      	movs	r3, #1
 800b056:	73fb      	strb	r3, [r7, #15]
      break;
 800b058:	bf00      	nop
  }

  if (status == HAL_OK)
 800b05a:	7bfb      	ldrb	r3, [r7, #15]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d148      	bne.n	800b0f2 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	2201      	movs	r2, #1
 800b066:	6839      	ldr	r1, [r7, #0]
 800b068:	4618      	mov	r0, r3
 800b06a:	f001 f895 	bl	800c198 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	4a22      	ldr	r2, [pc, #136]	@ (800b0fc <HAL_TIM_IC_Start_IT+0x234>)
 800b074:	4293      	cmp	r3, r2
 800b076:	d022      	beq.n	800b0be <HAL_TIM_IC_Start_IT+0x1f6>
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b080:	d01d      	beq.n	800b0be <HAL_TIM_IC_Start_IT+0x1f6>
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	4a1e      	ldr	r2, [pc, #120]	@ (800b100 <HAL_TIM_IC_Start_IT+0x238>)
 800b088:	4293      	cmp	r3, r2
 800b08a:	d018      	beq.n	800b0be <HAL_TIM_IC_Start_IT+0x1f6>
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	4a1c      	ldr	r2, [pc, #112]	@ (800b104 <HAL_TIM_IC_Start_IT+0x23c>)
 800b092:	4293      	cmp	r3, r2
 800b094:	d013      	beq.n	800b0be <HAL_TIM_IC_Start_IT+0x1f6>
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	4a1b      	ldr	r2, [pc, #108]	@ (800b108 <HAL_TIM_IC_Start_IT+0x240>)
 800b09c:	4293      	cmp	r3, r2
 800b09e:	d00e      	beq.n	800b0be <HAL_TIM_IC_Start_IT+0x1f6>
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	4a19      	ldr	r2, [pc, #100]	@ (800b10c <HAL_TIM_IC_Start_IT+0x244>)
 800b0a6:	4293      	cmp	r3, r2
 800b0a8:	d009      	beq.n	800b0be <HAL_TIM_IC_Start_IT+0x1f6>
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	4a18      	ldr	r2, [pc, #96]	@ (800b110 <HAL_TIM_IC_Start_IT+0x248>)
 800b0b0:	4293      	cmp	r3, r2
 800b0b2:	d004      	beq.n	800b0be <HAL_TIM_IC_Start_IT+0x1f6>
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	4a16      	ldr	r2, [pc, #88]	@ (800b114 <HAL_TIM_IC_Start_IT+0x24c>)
 800b0ba:	4293      	cmp	r3, r2
 800b0bc:	d111      	bne.n	800b0e2 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	689b      	ldr	r3, [r3, #8]
 800b0c4:	f003 0307 	and.w	r3, r3, #7
 800b0c8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	2b06      	cmp	r3, #6
 800b0ce:	d010      	beq.n	800b0f2 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	681a      	ldr	r2, [r3, #0]
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	f042 0201 	orr.w	r2, r2, #1
 800b0de:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0e0:	e007      	b.n	800b0f2 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	681a      	ldr	r2, [r3, #0]
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	f042 0201 	orr.w	r2, r2, #1
 800b0f0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800b0f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	3710      	adds	r7, #16
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	bd80      	pop	{r7, pc}
 800b0fc:	40010000 	.word	0x40010000
 800b100:	40000400 	.word	0x40000400
 800b104:	40000800 	.word	0x40000800
 800b108:	40000c00 	.word	0x40000c00
 800b10c:	40010400 	.word	0x40010400
 800b110:	40014000 	.word	0x40014000
 800b114:	40001800 	.word	0x40001800

0800b118 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b084      	sub	sp, #16
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
 800b120:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b122:	2300      	movs	r3, #0
 800b124:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800b126:	683b      	ldr	r3, [r7, #0]
 800b128:	2b0c      	cmp	r3, #12
 800b12a:	d841      	bhi.n	800b1b0 <HAL_TIM_IC_Stop_IT+0x98>
 800b12c:	a201      	add	r2, pc, #4	@ (adr r2, 800b134 <HAL_TIM_IC_Stop_IT+0x1c>)
 800b12e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b132:	bf00      	nop
 800b134:	0800b169 	.word	0x0800b169
 800b138:	0800b1b1 	.word	0x0800b1b1
 800b13c:	0800b1b1 	.word	0x0800b1b1
 800b140:	0800b1b1 	.word	0x0800b1b1
 800b144:	0800b17b 	.word	0x0800b17b
 800b148:	0800b1b1 	.word	0x0800b1b1
 800b14c:	0800b1b1 	.word	0x0800b1b1
 800b150:	0800b1b1 	.word	0x0800b1b1
 800b154:	0800b18d 	.word	0x0800b18d
 800b158:	0800b1b1 	.word	0x0800b1b1
 800b15c:	0800b1b1 	.word	0x0800b1b1
 800b160:	0800b1b1 	.word	0x0800b1b1
 800b164:	0800b19f 	.word	0x0800b19f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	68da      	ldr	r2, [r3, #12]
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f022 0202 	bic.w	r2, r2, #2
 800b176:	60da      	str	r2, [r3, #12]
      break;
 800b178:	e01d      	b.n	800b1b6 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	68da      	ldr	r2, [r3, #12]
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	f022 0204 	bic.w	r2, r2, #4
 800b188:	60da      	str	r2, [r3, #12]
      break;
 800b18a:	e014      	b.n	800b1b6 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	68da      	ldr	r2, [r3, #12]
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f022 0208 	bic.w	r2, r2, #8
 800b19a:	60da      	str	r2, [r3, #12]
      break;
 800b19c:	e00b      	b.n	800b1b6 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	68da      	ldr	r2, [r3, #12]
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	f022 0210 	bic.w	r2, r2, #16
 800b1ac:	60da      	str	r2, [r3, #12]
      break;
 800b1ae:	e002      	b.n	800b1b6 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800b1b0:	2301      	movs	r3, #1
 800b1b2:	73fb      	strb	r3, [r7, #15]
      break;
 800b1b4:	bf00      	nop
  }

  if (status == HAL_OK)
 800b1b6:	7bfb      	ldrb	r3, [r7, #15]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d156      	bne.n	800b26a <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	6839      	ldr	r1, [r7, #0]
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	f000 ffe7 	bl	800c198 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	6a1a      	ldr	r2, [r3, #32]
 800b1d0:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b1d4:	4013      	ands	r3, r2
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d10f      	bne.n	800b1fa <HAL_TIM_IC_Stop_IT+0xe2>
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	6a1a      	ldr	r2, [r3, #32]
 800b1e0:	f240 4344 	movw	r3, #1092	@ 0x444
 800b1e4:	4013      	ands	r3, r2
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d107      	bne.n	800b1fa <HAL_TIM_IC_Stop_IT+0xe2>
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	681a      	ldr	r2, [r3, #0]
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	f022 0201 	bic.w	r2, r2, #1
 800b1f8:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b1fa:	683b      	ldr	r3, [r7, #0]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d104      	bne.n	800b20a <HAL_TIM_IC_Stop_IT+0xf2>
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	2201      	movs	r2, #1
 800b204:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b208:	e013      	b.n	800b232 <HAL_TIM_IC_Stop_IT+0x11a>
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	2b04      	cmp	r3, #4
 800b20e:	d104      	bne.n	800b21a <HAL_TIM_IC_Stop_IT+0x102>
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	2201      	movs	r2, #1
 800b214:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b218:	e00b      	b.n	800b232 <HAL_TIM_IC_Stop_IT+0x11a>
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	2b08      	cmp	r3, #8
 800b21e:	d104      	bne.n	800b22a <HAL_TIM_IC_Stop_IT+0x112>
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	2201      	movs	r2, #1
 800b224:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b228:	e003      	b.n	800b232 <HAL_TIM_IC_Stop_IT+0x11a>
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	2201      	movs	r2, #1
 800b22e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d104      	bne.n	800b242 <HAL_TIM_IC_Stop_IT+0x12a>
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2201      	movs	r2, #1
 800b23c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b240:	e013      	b.n	800b26a <HAL_TIM_IC_Stop_IT+0x152>
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	2b04      	cmp	r3, #4
 800b246:	d104      	bne.n	800b252 <HAL_TIM_IC_Stop_IT+0x13a>
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2201      	movs	r2, #1
 800b24c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b250:	e00b      	b.n	800b26a <HAL_TIM_IC_Stop_IT+0x152>
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	2b08      	cmp	r3, #8
 800b256:	d104      	bne.n	800b262 <HAL_TIM_IC_Stop_IT+0x14a>
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	2201      	movs	r2, #1
 800b25c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b260:	e003      	b.n	800b26a <HAL_TIM_IC_Stop_IT+0x152>
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2201      	movs	r2, #1
 800b266:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 800b26a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b26c:	4618      	mov	r0, r3
 800b26e:	3710      	adds	r7, #16
 800b270:	46bd      	mov	sp, r7
 800b272:	bd80      	pop	{r7, pc}

0800b274 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b084      	sub	sp, #16
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	68db      	ldr	r3, [r3, #12]
 800b282:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	691b      	ldr	r3, [r3, #16]
 800b28a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b28c:	68bb      	ldr	r3, [r7, #8]
 800b28e:	f003 0302 	and.w	r3, r3, #2
 800b292:	2b00      	cmp	r3, #0
 800b294:	d020      	beq.n	800b2d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	f003 0302 	and.w	r3, r3, #2
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d01b      	beq.n	800b2d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	f06f 0202 	mvn.w	r2, #2
 800b2a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	2201      	movs	r2, #1
 800b2ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	699b      	ldr	r3, [r3, #24]
 800b2b6:	f003 0303 	and.w	r3, r3, #3
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d003      	beq.n	800b2c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b2be:	6878      	ldr	r0, [r7, #4]
 800b2c0:	f7f9 fb34 	bl	800492c <HAL_TIM_IC_CaptureCallback>
 800b2c4:	e005      	b.n	800b2d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b2c6:	6878      	ldr	r0, [r7, #4]
 800b2c8:	f000 fb2e 	bl	800b928 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b2cc:	6878      	ldr	r0, [r7, #4]
 800b2ce:	f000 fb35 	bl	800b93c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b2d8:	68bb      	ldr	r3, [r7, #8]
 800b2da:	f003 0304 	and.w	r3, r3, #4
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d020      	beq.n	800b324 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	f003 0304 	and.w	r3, r3, #4
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d01b      	beq.n	800b324 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	f06f 0204 	mvn.w	r2, #4
 800b2f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	2202      	movs	r2, #2
 800b2fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	699b      	ldr	r3, [r3, #24]
 800b302:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b306:	2b00      	cmp	r3, #0
 800b308:	d003      	beq.n	800b312 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b30a:	6878      	ldr	r0, [r7, #4]
 800b30c:	f7f9 fb0e 	bl	800492c <HAL_TIM_IC_CaptureCallback>
 800b310:	e005      	b.n	800b31e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f000 fb08 	bl	800b928 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b318:	6878      	ldr	r0, [r7, #4]
 800b31a:	f000 fb0f 	bl	800b93c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	2200      	movs	r2, #0
 800b322:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b324:	68bb      	ldr	r3, [r7, #8]
 800b326:	f003 0308 	and.w	r3, r3, #8
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d020      	beq.n	800b370 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	f003 0308 	and.w	r3, r3, #8
 800b334:	2b00      	cmp	r3, #0
 800b336:	d01b      	beq.n	800b370 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	f06f 0208 	mvn.w	r2, #8
 800b340:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2204      	movs	r2, #4
 800b346:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	69db      	ldr	r3, [r3, #28]
 800b34e:	f003 0303 	and.w	r3, r3, #3
 800b352:	2b00      	cmp	r3, #0
 800b354:	d003      	beq.n	800b35e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b356:	6878      	ldr	r0, [r7, #4]
 800b358:	f7f9 fae8 	bl	800492c <HAL_TIM_IC_CaptureCallback>
 800b35c:	e005      	b.n	800b36a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b35e:	6878      	ldr	r0, [r7, #4]
 800b360:	f000 fae2 	bl	800b928 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b364:	6878      	ldr	r0, [r7, #4]
 800b366:	f000 fae9 	bl	800b93c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	2200      	movs	r2, #0
 800b36e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b370:	68bb      	ldr	r3, [r7, #8]
 800b372:	f003 0310 	and.w	r3, r3, #16
 800b376:	2b00      	cmp	r3, #0
 800b378:	d020      	beq.n	800b3bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	f003 0310 	and.w	r3, r3, #16
 800b380:	2b00      	cmp	r3, #0
 800b382:	d01b      	beq.n	800b3bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	f06f 0210 	mvn.w	r2, #16
 800b38c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	2208      	movs	r2, #8
 800b392:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	69db      	ldr	r3, [r3, #28]
 800b39a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d003      	beq.n	800b3aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b3a2:	6878      	ldr	r0, [r7, #4]
 800b3a4:	f7f9 fac2 	bl	800492c <HAL_TIM_IC_CaptureCallback>
 800b3a8:	e005      	b.n	800b3b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b3aa:	6878      	ldr	r0, [r7, #4]
 800b3ac:	f000 fabc 	bl	800b928 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	f000 fac3 	bl	800b93c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b3bc:	68bb      	ldr	r3, [r7, #8]
 800b3be:	f003 0301 	and.w	r3, r3, #1
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d00c      	beq.n	800b3e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	f003 0301 	and.w	r3, r3, #1
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d007      	beq.n	800b3e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	f06f 0201 	mvn.w	r2, #1
 800b3d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b3da:	6878      	ldr	r0, [r7, #4]
 800b3dc:	f7f7 fad4 	bl	8002988 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800b3e0:	68bb      	ldr	r3, [r7, #8]
 800b3e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d00c      	beq.n	800b404 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d007      	beq.n	800b404 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800b3fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b3fe:	6878      	ldr	r0, [r7, #4]
 800b400:	f000 ffc8 	bl	800c394 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b404:	68bb      	ldr	r3, [r7, #8]
 800b406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d00c      	beq.n	800b428 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b414:	2b00      	cmp	r3, #0
 800b416:	d007      	beq.n	800b428 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b420:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f000 fa94 	bl	800b950 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	f003 0320 	and.w	r3, r3, #32
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d00c      	beq.n	800b44c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	f003 0320 	and.w	r3, r3, #32
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d007      	beq.n	800b44c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	f06f 0220 	mvn.w	r2, #32
 800b444:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b446:	6878      	ldr	r0, [r7, #4]
 800b448:	f000 ff9a 	bl	800c380 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b44c:	bf00      	nop
 800b44e:	3710      	adds	r7, #16
 800b450:	46bd      	mov	sp, r7
 800b452:	bd80      	pop	{r7, pc}

0800b454 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b086      	sub	sp, #24
 800b458:	af00      	add	r7, sp, #0
 800b45a:	60f8      	str	r0, [r7, #12]
 800b45c:	60b9      	str	r1, [r7, #8]
 800b45e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b460:	2300      	movs	r3, #0
 800b462:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b46a:	2b01      	cmp	r3, #1
 800b46c:	d101      	bne.n	800b472 <HAL_TIM_IC_ConfigChannel+0x1e>
 800b46e:	2302      	movs	r3, #2
 800b470:	e088      	b.n	800b584 <HAL_TIM_IC_ConfigChannel+0x130>
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	2201      	movs	r2, #1
 800b476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d11b      	bne.n	800b4b8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b488:	68bb      	ldr	r3, [r7, #8]
 800b48a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b48c:	68bb      	ldr	r3, [r7, #8]
 800b48e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800b490:	f000 fcbe 	bl	800be10 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	699a      	ldr	r2, [r3, #24]
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	f022 020c 	bic.w	r2, r2, #12
 800b4a2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	6999      	ldr	r1, [r3, #24]
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	689a      	ldr	r2, [r3, #8]
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	430a      	orrs	r2, r1
 800b4b4:	619a      	str	r2, [r3, #24]
 800b4b6:	e060      	b.n	800b57a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	2b04      	cmp	r3, #4
 800b4bc:	d11c      	bne.n	800b4f8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b4c2:	68bb      	ldr	r3, [r7, #8]
 800b4c4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b4c6:	68bb      	ldr	r3, [r7, #8]
 800b4c8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800b4ce:	f000 fd42 	bl	800bf56 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	699a      	ldr	r2, [r3, #24]
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800b4e0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	6999      	ldr	r1, [r3, #24]
 800b4e8:	68bb      	ldr	r3, [r7, #8]
 800b4ea:	689b      	ldr	r3, [r3, #8]
 800b4ec:	021a      	lsls	r2, r3, #8
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	430a      	orrs	r2, r1
 800b4f4:	619a      	str	r2, [r3, #24]
 800b4f6:	e040      	b.n	800b57a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2b08      	cmp	r3, #8
 800b4fc:	d11b      	bne.n	800b536 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b502:	68bb      	ldr	r3, [r7, #8]
 800b504:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b50a:	68bb      	ldr	r3, [r7, #8]
 800b50c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800b50e:	f000 fd8f 	bl	800c030 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	69da      	ldr	r2, [r3, #28]
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	f022 020c 	bic.w	r2, r2, #12
 800b520:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	69d9      	ldr	r1, [r3, #28]
 800b528:	68bb      	ldr	r3, [r7, #8]
 800b52a:	689a      	ldr	r2, [r3, #8]
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	430a      	orrs	r2, r1
 800b532:	61da      	str	r2, [r3, #28]
 800b534:	e021      	b.n	800b57a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	2b0c      	cmp	r3, #12
 800b53a:	d11c      	bne.n	800b576 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b540:	68bb      	ldr	r3, [r7, #8]
 800b542:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b544:	68bb      	ldr	r3, [r7, #8]
 800b546:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800b54c:	f000 fdac 	bl	800c0a8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	69da      	ldr	r2, [r3, #28]
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800b55e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	69d9      	ldr	r1, [r3, #28]
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	689b      	ldr	r3, [r3, #8]
 800b56a:	021a      	lsls	r2, r3, #8
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	430a      	orrs	r2, r1
 800b572:	61da      	str	r2, [r3, #28]
 800b574:	e001      	b.n	800b57a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800b576:	2301      	movs	r3, #1
 800b578:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	2200      	movs	r2, #0
 800b57e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b582:	7dfb      	ldrb	r3, [r7, #23]
}
 800b584:	4618      	mov	r0, r3
 800b586:	3718      	adds	r7, #24
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}

0800b58c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b086      	sub	sp, #24
 800b590:	af00      	add	r7, sp, #0
 800b592:	60f8      	str	r0, [r7, #12]
 800b594:	60b9      	str	r1, [r7, #8]
 800b596:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b598:	2300      	movs	r3, #0
 800b59a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b5a2:	2b01      	cmp	r3, #1
 800b5a4:	d101      	bne.n	800b5aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b5a6:	2302      	movs	r3, #2
 800b5a8:	e0ae      	b.n	800b708 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	2201      	movs	r2, #1
 800b5ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	2b0c      	cmp	r3, #12
 800b5b6:	f200 809f 	bhi.w	800b6f8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800b5ba:	a201      	add	r2, pc, #4	@ (adr r2, 800b5c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b5bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5c0:	0800b5f5 	.word	0x0800b5f5
 800b5c4:	0800b6f9 	.word	0x0800b6f9
 800b5c8:	0800b6f9 	.word	0x0800b6f9
 800b5cc:	0800b6f9 	.word	0x0800b6f9
 800b5d0:	0800b635 	.word	0x0800b635
 800b5d4:	0800b6f9 	.word	0x0800b6f9
 800b5d8:	0800b6f9 	.word	0x0800b6f9
 800b5dc:	0800b6f9 	.word	0x0800b6f9
 800b5e0:	0800b677 	.word	0x0800b677
 800b5e4:	0800b6f9 	.word	0x0800b6f9
 800b5e8:	0800b6f9 	.word	0x0800b6f9
 800b5ec:	0800b6f9 	.word	0x0800b6f9
 800b5f0:	0800b6b7 	.word	0x0800b6b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	68b9      	ldr	r1, [r7, #8]
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f000 fa58 	bl	800bab0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	699a      	ldr	r2, [r3, #24]
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	f042 0208 	orr.w	r2, r2, #8
 800b60e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	699a      	ldr	r2, [r3, #24]
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	f022 0204 	bic.w	r2, r2, #4
 800b61e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	6999      	ldr	r1, [r3, #24]
 800b626:	68bb      	ldr	r3, [r7, #8]
 800b628:	691a      	ldr	r2, [r3, #16]
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	430a      	orrs	r2, r1
 800b630:	619a      	str	r2, [r3, #24]
      break;
 800b632:	e064      	b.n	800b6fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	68b9      	ldr	r1, [r7, #8]
 800b63a:	4618      	mov	r0, r3
 800b63c:	f000 faa8 	bl	800bb90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	699a      	ldr	r2, [r3, #24]
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b64e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	699a      	ldr	r2, [r3, #24]
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b65e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	6999      	ldr	r1, [r3, #24]
 800b666:	68bb      	ldr	r3, [r7, #8]
 800b668:	691b      	ldr	r3, [r3, #16]
 800b66a:	021a      	lsls	r2, r3, #8
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	430a      	orrs	r2, r1
 800b672:	619a      	str	r2, [r3, #24]
      break;
 800b674:	e043      	b.n	800b6fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	68b9      	ldr	r1, [r7, #8]
 800b67c:	4618      	mov	r0, r3
 800b67e:	f000 fafd 	bl	800bc7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	69da      	ldr	r2, [r3, #28]
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	f042 0208 	orr.w	r2, r2, #8
 800b690:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	69da      	ldr	r2, [r3, #28]
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	f022 0204 	bic.w	r2, r2, #4
 800b6a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	69d9      	ldr	r1, [r3, #28]
 800b6a8:	68bb      	ldr	r3, [r7, #8]
 800b6aa:	691a      	ldr	r2, [r3, #16]
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	430a      	orrs	r2, r1
 800b6b2:	61da      	str	r2, [r3, #28]
      break;
 800b6b4:	e023      	b.n	800b6fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	68b9      	ldr	r1, [r7, #8]
 800b6bc:	4618      	mov	r0, r3
 800b6be:	f000 fb51 	bl	800bd64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	69da      	ldr	r2, [r3, #28]
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b6d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	69da      	ldr	r2, [r3, #28]
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b6e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	69d9      	ldr	r1, [r3, #28]
 800b6e8:	68bb      	ldr	r3, [r7, #8]
 800b6ea:	691b      	ldr	r3, [r3, #16]
 800b6ec:	021a      	lsls	r2, r3, #8
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	430a      	orrs	r2, r1
 800b6f4:	61da      	str	r2, [r3, #28]
      break;
 800b6f6:	e002      	b.n	800b6fe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800b6f8:	2301      	movs	r3, #1
 800b6fa:	75fb      	strb	r3, [r7, #23]
      break;
 800b6fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	2200      	movs	r2, #0
 800b702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b706:	7dfb      	ldrb	r3, [r7, #23]
}
 800b708:	4618      	mov	r0, r3
 800b70a:	3718      	adds	r7, #24
 800b70c:	46bd      	mov	sp, r7
 800b70e:	bd80      	pop	{r7, pc}

0800b710 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b710:	b580      	push	{r7, lr}
 800b712:	b084      	sub	sp, #16
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
 800b718:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b71a:	2300      	movs	r3, #0
 800b71c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b724:	2b01      	cmp	r3, #1
 800b726:	d101      	bne.n	800b72c <HAL_TIM_ConfigClockSource+0x1c>
 800b728:	2302      	movs	r3, #2
 800b72a:	e0b4      	b.n	800b896 <HAL_TIM_ConfigClockSource+0x186>
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	2201      	movs	r2, #1
 800b730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	2202      	movs	r2, #2
 800b738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	689b      	ldr	r3, [r3, #8]
 800b742:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b74a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b74c:	68bb      	ldr	r3, [r7, #8]
 800b74e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b752:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	68ba      	ldr	r2, [r7, #8]
 800b75a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b764:	d03e      	beq.n	800b7e4 <HAL_TIM_ConfigClockSource+0xd4>
 800b766:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b76a:	f200 8087 	bhi.w	800b87c <HAL_TIM_ConfigClockSource+0x16c>
 800b76e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b772:	f000 8086 	beq.w	800b882 <HAL_TIM_ConfigClockSource+0x172>
 800b776:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b77a:	d87f      	bhi.n	800b87c <HAL_TIM_ConfigClockSource+0x16c>
 800b77c:	2b70      	cmp	r3, #112	@ 0x70
 800b77e:	d01a      	beq.n	800b7b6 <HAL_TIM_ConfigClockSource+0xa6>
 800b780:	2b70      	cmp	r3, #112	@ 0x70
 800b782:	d87b      	bhi.n	800b87c <HAL_TIM_ConfigClockSource+0x16c>
 800b784:	2b60      	cmp	r3, #96	@ 0x60
 800b786:	d050      	beq.n	800b82a <HAL_TIM_ConfigClockSource+0x11a>
 800b788:	2b60      	cmp	r3, #96	@ 0x60
 800b78a:	d877      	bhi.n	800b87c <HAL_TIM_ConfigClockSource+0x16c>
 800b78c:	2b50      	cmp	r3, #80	@ 0x50
 800b78e:	d03c      	beq.n	800b80a <HAL_TIM_ConfigClockSource+0xfa>
 800b790:	2b50      	cmp	r3, #80	@ 0x50
 800b792:	d873      	bhi.n	800b87c <HAL_TIM_ConfigClockSource+0x16c>
 800b794:	2b40      	cmp	r3, #64	@ 0x40
 800b796:	d058      	beq.n	800b84a <HAL_TIM_ConfigClockSource+0x13a>
 800b798:	2b40      	cmp	r3, #64	@ 0x40
 800b79a:	d86f      	bhi.n	800b87c <HAL_TIM_ConfigClockSource+0x16c>
 800b79c:	2b30      	cmp	r3, #48	@ 0x30
 800b79e:	d064      	beq.n	800b86a <HAL_TIM_ConfigClockSource+0x15a>
 800b7a0:	2b30      	cmp	r3, #48	@ 0x30
 800b7a2:	d86b      	bhi.n	800b87c <HAL_TIM_ConfigClockSource+0x16c>
 800b7a4:	2b20      	cmp	r3, #32
 800b7a6:	d060      	beq.n	800b86a <HAL_TIM_ConfigClockSource+0x15a>
 800b7a8:	2b20      	cmp	r3, #32
 800b7aa:	d867      	bhi.n	800b87c <HAL_TIM_ConfigClockSource+0x16c>
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d05c      	beq.n	800b86a <HAL_TIM_ConfigClockSource+0x15a>
 800b7b0:	2b10      	cmp	r3, #16
 800b7b2:	d05a      	beq.n	800b86a <HAL_TIM_ConfigClockSource+0x15a>
 800b7b4:	e062      	b.n	800b87c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b7c2:	683b      	ldr	r3, [r7, #0]
 800b7c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b7c6:	f000 fcc7 	bl	800c158 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	689b      	ldr	r3, [r3, #8]
 800b7d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b7d2:	68bb      	ldr	r3, [r7, #8]
 800b7d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b7d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	68ba      	ldr	r2, [r7, #8]
 800b7e0:	609a      	str	r2, [r3, #8]
      break;
 800b7e2:	e04f      	b.n	800b884 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b7e8:	683b      	ldr	r3, [r7, #0]
 800b7ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b7ec:	683b      	ldr	r3, [r7, #0]
 800b7ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b7f0:	683b      	ldr	r3, [r7, #0]
 800b7f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b7f4:	f000 fcb0 	bl	800c158 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	689a      	ldr	r2, [r3, #8]
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b806:	609a      	str	r2, [r3, #8]
      break;
 800b808:	e03c      	b.n	800b884 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b80e:	683b      	ldr	r3, [r7, #0]
 800b810:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b812:	683b      	ldr	r3, [r7, #0]
 800b814:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b816:	461a      	mov	r2, r3
 800b818:	f000 fb6e 	bl	800bef8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	2150      	movs	r1, #80	@ 0x50
 800b822:	4618      	mov	r0, r3
 800b824:	f000 fc7d 	bl	800c122 <TIM_ITRx_SetConfig>
      break;
 800b828:	e02c      	b.n	800b884 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b82e:	683b      	ldr	r3, [r7, #0]
 800b830:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b836:	461a      	mov	r2, r3
 800b838:	f000 fbca 	bl	800bfd0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	2160      	movs	r1, #96	@ 0x60
 800b842:	4618      	mov	r0, r3
 800b844:	f000 fc6d 	bl	800c122 <TIM_ITRx_SetConfig>
      break;
 800b848:	e01c      	b.n	800b884 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b84e:	683b      	ldr	r3, [r7, #0]
 800b850:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b856:	461a      	mov	r2, r3
 800b858:	f000 fb4e 	bl	800bef8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	2140      	movs	r1, #64	@ 0x40
 800b862:	4618      	mov	r0, r3
 800b864:	f000 fc5d 	bl	800c122 <TIM_ITRx_SetConfig>
      break;
 800b868:	e00c      	b.n	800b884 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681a      	ldr	r2, [r3, #0]
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	4619      	mov	r1, r3
 800b874:	4610      	mov	r0, r2
 800b876:	f000 fc54 	bl	800c122 <TIM_ITRx_SetConfig>
      break;
 800b87a:	e003      	b.n	800b884 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b87c:	2301      	movs	r3, #1
 800b87e:	73fb      	strb	r3, [r7, #15]
      break;
 800b880:	e000      	b.n	800b884 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b882:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2201      	movs	r2, #1
 800b888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2200      	movs	r2, #0
 800b890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b894:	7bfb      	ldrb	r3, [r7, #15]
}
 800b896:	4618      	mov	r0, r3
 800b898:	3710      	adds	r7, #16
 800b89a:	46bd      	mov	sp, r7
 800b89c:	bd80      	pop	{r7, pc}
	...

0800b8a0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b085      	sub	sp, #20
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]
 800b8a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	2b0c      	cmp	r3, #12
 800b8b2:	d831      	bhi.n	800b918 <HAL_TIM_ReadCapturedValue+0x78>
 800b8b4:	a201      	add	r2, pc, #4	@ (adr r2, 800b8bc <HAL_TIM_ReadCapturedValue+0x1c>)
 800b8b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8ba:	bf00      	nop
 800b8bc:	0800b8f1 	.word	0x0800b8f1
 800b8c0:	0800b919 	.word	0x0800b919
 800b8c4:	0800b919 	.word	0x0800b919
 800b8c8:	0800b919 	.word	0x0800b919
 800b8cc:	0800b8fb 	.word	0x0800b8fb
 800b8d0:	0800b919 	.word	0x0800b919
 800b8d4:	0800b919 	.word	0x0800b919
 800b8d8:	0800b919 	.word	0x0800b919
 800b8dc:	0800b905 	.word	0x0800b905
 800b8e0:	0800b919 	.word	0x0800b919
 800b8e4:	0800b919 	.word	0x0800b919
 800b8e8:	0800b919 	.word	0x0800b919
 800b8ec:	0800b90f 	.word	0x0800b90f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8f6:	60fb      	str	r3, [r7, #12]

      break;
 800b8f8:	e00f      	b.n	800b91a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b900:	60fb      	str	r3, [r7, #12]

      break;
 800b902:	e00a      	b.n	800b91a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b90a:	60fb      	str	r3, [r7, #12]

      break;
 800b90c:	e005      	b.n	800b91a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b914:	60fb      	str	r3, [r7, #12]

      break;
 800b916:	e000      	b.n	800b91a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800b918:	bf00      	nop
  }

  return tmpreg;
 800b91a:	68fb      	ldr	r3, [r7, #12]
}
 800b91c:	4618      	mov	r0, r3
 800b91e:	3714      	adds	r7, #20
 800b920:	46bd      	mov	sp, r7
 800b922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b926:	4770      	bx	lr

0800b928 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b928:	b480      	push	{r7}
 800b92a:	b083      	sub	sp, #12
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b930:	bf00      	nop
 800b932:	370c      	adds	r7, #12
 800b934:	46bd      	mov	sp, r7
 800b936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93a:	4770      	bx	lr

0800b93c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b93c:	b480      	push	{r7}
 800b93e:	b083      	sub	sp, #12
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b944:	bf00      	nop
 800b946:	370c      	adds	r7, #12
 800b948:	46bd      	mov	sp, r7
 800b94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94e:	4770      	bx	lr

0800b950 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b950:	b480      	push	{r7}
 800b952:	b083      	sub	sp, #12
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b958:	bf00      	nop
 800b95a:	370c      	adds	r7, #12
 800b95c:	46bd      	mov	sp, r7
 800b95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b962:	4770      	bx	lr

0800b964 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b964:	b480      	push	{r7}
 800b966:	b085      	sub	sp, #20
 800b968:	af00      	add	r7, sp, #0
 800b96a:	6078      	str	r0, [r7, #4]
 800b96c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	4a43      	ldr	r2, [pc, #268]	@ (800ba84 <TIM_Base_SetConfig+0x120>)
 800b978:	4293      	cmp	r3, r2
 800b97a:	d013      	beq.n	800b9a4 <TIM_Base_SetConfig+0x40>
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b982:	d00f      	beq.n	800b9a4 <TIM_Base_SetConfig+0x40>
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	4a40      	ldr	r2, [pc, #256]	@ (800ba88 <TIM_Base_SetConfig+0x124>)
 800b988:	4293      	cmp	r3, r2
 800b98a:	d00b      	beq.n	800b9a4 <TIM_Base_SetConfig+0x40>
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	4a3f      	ldr	r2, [pc, #252]	@ (800ba8c <TIM_Base_SetConfig+0x128>)
 800b990:	4293      	cmp	r3, r2
 800b992:	d007      	beq.n	800b9a4 <TIM_Base_SetConfig+0x40>
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	4a3e      	ldr	r2, [pc, #248]	@ (800ba90 <TIM_Base_SetConfig+0x12c>)
 800b998:	4293      	cmp	r3, r2
 800b99a:	d003      	beq.n	800b9a4 <TIM_Base_SetConfig+0x40>
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	4a3d      	ldr	r2, [pc, #244]	@ (800ba94 <TIM_Base_SetConfig+0x130>)
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	d108      	bne.n	800b9b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b9aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b9ac:	683b      	ldr	r3, [r7, #0]
 800b9ae:	685b      	ldr	r3, [r3, #4]
 800b9b0:	68fa      	ldr	r2, [r7, #12]
 800b9b2:	4313      	orrs	r3, r2
 800b9b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	4a32      	ldr	r2, [pc, #200]	@ (800ba84 <TIM_Base_SetConfig+0x120>)
 800b9ba:	4293      	cmp	r3, r2
 800b9bc:	d02b      	beq.n	800ba16 <TIM_Base_SetConfig+0xb2>
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b9c4:	d027      	beq.n	800ba16 <TIM_Base_SetConfig+0xb2>
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	4a2f      	ldr	r2, [pc, #188]	@ (800ba88 <TIM_Base_SetConfig+0x124>)
 800b9ca:	4293      	cmp	r3, r2
 800b9cc:	d023      	beq.n	800ba16 <TIM_Base_SetConfig+0xb2>
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	4a2e      	ldr	r2, [pc, #184]	@ (800ba8c <TIM_Base_SetConfig+0x128>)
 800b9d2:	4293      	cmp	r3, r2
 800b9d4:	d01f      	beq.n	800ba16 <TIM_Base_SetConfig+0xb2>
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	4a2d      	ldr	r2, [pc, #180]	@ (800ba90 <TIM_Base_SetConfig+0x12c>)
 800b9da:	4293      	cmp	r3, r2
 800b9dc:	d01b      	beq.n	800ba16 <TIM_Base_SetConfig+0xb2>
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	4a2c      	ldr	r2, [pc, #176]	@ (800ba94 <TIM_Base_SetConfig+0x130>)
 800b9e2:	4293      	cmp	r3, r2
 800b9e4:	d017      	beq.n	800ba16 <TIM_Base_SetConfig+0xb2>
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	4a2b      	ldr	r2, [pc, #172]	@ (800ba98 <TIM_Base_SetConfig+0x134>)
 800b9ea:	4293      	cmp	r3, r2
 800b9ec:	d013      	beq.n	800ba16 <TIM_Base_SetConfig+0xb2>
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	4a2a      	ldr	r2, [pc, #168]	@ (800ba9c <TIM_Base_SetConfig+0x138>)
 800b9f2:	4293      	cmp	r3, r2
 800b9f4:	d00f      	beq.n	800ba16 <TIM_Base_SetConfig+0xb2>
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	4a29      	ldr	r2, [pc, #164]	@ (800baa0 <TIM_Base_SetConfig+0x13c>)
 800b9fa:	4293      	cmp	r3, r2
 800b9fc:	d00b      	beq.n	800ba16 <TIM_Base_SetConfig+0xb2>
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	4a28      	ldr	r2, [pc, #160]	@ (800baa4 <TIM_Base_SetConfig+0x140>)
 800ba02:	4293      	cmp	r3, r2
 800ba04:	d007      	beq.n	800ba16 <TIM_Base_SetConfig+0xb2>
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	4a27      	ldr	r2, [pc, #156]	@ (800baa8 <TIM_Base_SetConfig+0x144>)
 800ba0a:	4293      	cmp	r3, r2
 800ba0c:	d003      	beq.n	800ba16 <TIM_Base_SetConfig+0xb2>
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	4a26      	ldr	r2, [pc, #152]	@ (800baac <TIM_Base_SetConfig+0x148>)
 800ba12:	4293      	cmp	r3, r2
 800ba14:	d108      	bne.n	800ba28 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ba1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	68db      	ldr	r3, [r3, #12]
 800ba22:	68fa      	ldr	r2, [r7, #12]
 800ba24:	4313      	orrs	r3, r2
 800ba26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ba2e:	683b      	ldr	r3, [r7, #0]
 800ba30:	695b      	ldr	r3, [r3, #20]
 800ba32:	4313      	orrs	r3, r2
 800ba34:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	689a      	ldr	r2, [r3, #8]
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ba3e:	683b      	ldr	r3, [r7, #0]
 800ba40:	681a      	ldr	r2, [r3, #0]
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	4a0e      	ldr	r2, [pc, #56]	@ (800ba84 <TIM_Base_SetConfig+0x120>)
 800ba4a:	4293      	cmp	r3, r2
 800ba4c:	d003      	beq.n	800ba56 <TIM_Base_SetConfig+0xf2>
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	4a10      	ldr	r2, [pc, #64]	@ (800ba94 <TIM_Base_SetConfig+0x130>)
 800ba52:	4293      	cmp	r3, r2
 800ba54:	d103      	bne.n	800ba5e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	691a      	ldr	r2, [r3, #16]
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	f043 0204 	orr.w	r2, r3, #4
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	2201      	movs	r2, #1
 800ba6e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	68fa      	ldr	r2, [r7, #12]
 800ba74:	601a      	str	r2, [r3, #0]
}
 800ba76:	bf00      	nop
 800ba78:	3714      	adds	r7, #20
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba80:	4770      	bx	lr
 800ba82:	bf00      	nop
 800ba84:	40010000 	.word	0x40010000
 800ba88:	40000400 	.word	0x40000400
 800ba8c:	40000800 	.word	0x40000800
 800ba90:	40000c00 	.word	0x40000c00
 800ba94:	40010400 	.word	0x40010400
 800ba98:	40014000 	.word	0x40014000
 800ba9c:	40014400 	.word	0x40014400
 800baa0:	40014800 	.word	0x40014800
 800baa4:	40001800 	.word	0x40001800
 800baa8:	40001c00 	.word	0x40001c00
 800baac:	40002000 	.word	0x40002000

0800bab0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bab0:	b480      	push	{r7}
 800bab2:	b087      	sub	sp, #28
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
 800bab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	6a1b      	ldr	r3, [r3, #32]
 800babe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	6a1b      	ldr	r3, [r3, #32]
 800bac4:	f023 0201 	bic.w	r2, r3, #1
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	685b      	ldr	r3, [r3, #4]
 800bad0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	699b      	ldr	r3, [r3, #24]
 800bad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bade:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	f023 0303 	bic.w	r3, r3, #3
 800bae6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bae8:	683b      	ldr	r3, [r7, #0]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	68fa      	ldr	r2, [r7, #12]
 800baee:	4313      	orrs	r3, r2
 800baf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800baf2:	697b      	ldr	r3, [r7, #20]
 800baf4:	f023 0302 	bic.w	r3, r3, #2
 800baf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bafa:	683b      	ldr	r3, [r7, #0]
 800bafc:	689b      	ldr	r3, [r3, #8]
 800bafe:	697a      	ldr	r2, [r7, #20]
 800bb00:	4313      	orrs	r3, r2
 800bb02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	4a20      	ldr	r2, [pc, #128]	@ (800bb88 <TIM_OC1_SetConfig+0xd8>)
 800bb08:	4293      	cmp	r3, r2
 800bb0a:	d003      	beq.n	800bb14 <TIM_OC1_SetConfig+0x64>
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	4a1f      	ldr	r2, [pc, #124]	@ (800bb8c <TIM_OC1_SetConfig+0xdc>)
 800bb10:	4293      	cmp	r3, r2
 800bb12:	d10c      	bne.n	800bb2e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bb14:	697b      	ldr	r3, [r7, #20]
 800bb16:	f023 0308 	bic.w	r3, r3, #8
 800bb1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	68db      	ldr	r3, [r3, #12]
 800bb20:	697a      	ldr	r2, [r7, #20]
 800bb22:	4313      	orrs	r3, r2
 800bb24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bb26:	697b      	ldr	r3, [r7, #20]
 800bb28:	f023 0304 	bic.w	r3, r3, #4
 800bb2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	4a15      	ldr	r2, [pc, #84]	@ (800bb88 <TIM_OC1_SetConfig+0xd8>)
 800bb32:	4293      	cmp	r3, r2
 800bb34:	d003      	beq.n	800bb3e <TIM_OC1_SetConfig+0x8e>
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	4a14      	ldr	r2, [pc, #80]	@ (800bb8c <TIM_OC1_SetConfig+0xdc>)
 800bb3a:	4293      	cmp	r3, r2
 800bb3c:	d111      	bne.n	800bb62 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bb3e:	693b      	ldr	r3, [r7, #16]
 800bb40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bb44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bb46:	693b      	ldr	r3, [r7, #16]
 800bb48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bb4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	695b      	ldr	r3, [r3, #20]
 800bb52:	693a      	ldr	r2, [r7, #16]
 800bb54:	4313      	orrs	r3, r2
 800bb56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bb58:	683b      	ldr	r3, [r7, #0]
 800bb5a:	699b      	ldr	r3, [r3, #24]
 800bb5c:	693a      	ldr	r2, [r7, #16]
 800bb5e:	4313      	orrs	r3, r2
 800bb60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	693a      	ldr	r2, [r7, #16]
 800bb66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	68fa      	ldr	r2, [r7, #12]
 800bb6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	685a      	ldr	r2, [r3, #4]
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	697a      	ldr	r2, [r7, #20]
 800bb7a:	621a      	str	r2, [r3, #32]
}
 800bb7c:	bf00      	nop
 800bb7e:	371c      	adds	r7, #28
 800bb80:	46bd      	mov	sp, r7
 800bb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb86:	4770      	bx	lr
 800bb88:	40010000 	.word	0x40010000
 800bb8c:	40010400 	.word	0x40010400

0800bb90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bb90:	b480      	push	{r7}
 800bb92:	b087      	sub	sp, #28
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]
 800bb98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	6a1b      	ldr	r3, [r3, #32]
 800bb9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	6a1b      	ldr	r3, [r3, #32]
 800bba4:	f023 0210 	bic.w	r2, r3, #16
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	685b      	ldr	r3, [r3, #4]
 800bbb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	699b      	ldr	r3, [r3, #24]
 800bbb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bbbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bbc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	021b      	lsls	r3, r3, #8
 800bbce:	68fa      	ldr	r2, [r7, #12]
 800bbd0:	4313      	orrs	r3, r2
 800bbd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bbd4:	697b      	ldr	r3, [r7, #20]
 800bbd6:	f023 0320 	bic.w	r3, r3, #32
 800bbda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bbdc:	683b      	ldr	r3, [r7, #0]
 800bbde:	689b      	ldr	r3, [r3, #8]
 800bbe0:	011b      	lsls	r3, r3, #4
 800bbe2:	697a      	ldr	r2, [r7, #20]
 800bbe4:	4313      	orrs	r3, r2
 800bbe6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	4a22      	ldr	r2, [pc, #136]	@ (800bc74 <TIM_OC2_SetConfig+0xe4>)
 800bbec:	4293      	cmp	r3, r2
 800bbee:	d003      	beq.n	800bbf8 <TIM_OC2_SetConfig+0x68>
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	4a21      	ldr	r2, [pc, #132]	@ (800bc78 <TIM_OC2_SetConfig+0xe8>)
 800bbf4:	4293      	cmp	r3, r2
 800bbf6:	d10d      	bne.n	800bc14 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bbf8:	697b      	ldr	r3, [r7, #20]
 800bbfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bbfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bc00:	683b      	ldr	r3, [r7, #0]
 800bc02:	68db      	ldr	r3, [r3, #12]
 800bc04:	011b      	lsls	r3, r3, #4
 800bc06:	697a      	ldr	r2, [r7, #20]
 800bc08:	4313      	orrs	r3, r2
 800bc0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	4a17      	ldr	r2, [pc, #92]	@ (800bc74 <TIM_OC2_SetConfig+0xe4>)
 800bc18:	4293      	cmp	r3, r2
 800bc1a:	d003      	beq.n	800bc24 <TIM_OC2_SetConfig+0x94>
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	4a16      	ldr	r2, [pc, #88]	@ (800bc78 <TIM_OC2_SetConfig+0xe8>)
 800bc20:	4293      	cmp	r3, r2
 800bc22:	d113      	bne.n	800bc4c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bc24:	693b      	ldr	r3, [r7, #16]
 800bc26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bc2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bc2c:	693b      	ldr	r3, [r7, #16]
 800bc2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bc32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bc34:	683b      	ldr	r3, [r7, #0]
 800bc36:	695b      	ldr	r3, [r3, #20]
 800bc38:	009b      	lsls	r3, r3, #2
 800bc3a:	693a      	ldr	r2, [r7, #16]
 800bc3c:	4313      	orrs	r3, r2
 800bc3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	699b      	ldr	r3, [r3, #24]
 800bc44:	009b      	lsls	r3, r3, #2
 800bc46:	693a      	ldr	r2, [r7, #16]
 800bc48:	4313      	orrs	r3, r2
 800bc4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	693a      	ldr	r2, [r7, #16]
 800bc50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	68fa      	ldr	r2, [r7, #12]
 800bc56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	685a      	ldr	r2, [r3, #4]
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	697a      	ldr	r2, [r7, #20]
 800bc64:	621a      	str	r2, [r3, #32]
}
 800bc66:	bf00      	nop
 800bc68:	371c      	adds	r7, #28
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc70:	4770      	bx	lr
 800bc72:	bf00      	nop
 800bc74:	40010000 	.word	0x40010000
 800bc78:	40010400 	.word	0x40010400

0800bc7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bc7c:	b480      	push	{r7}
 800bc7e:	b087      	sub	sp, #28
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
 800bc84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	6a1b      	ldr	r3, [r3, #32]
 800bc8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6a1b      	ldr	r3, [r3, #32]
 800bc90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	685b      	ldr	r3, [r3, #4]
 800bc9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	69db      	ldr	r3, [r3, #28]
 800bca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bcaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	f023 0303 	bic.w	r3, r3, #3
 800bcb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bcb4:	683b      	ldr	r3, [r7, #0]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	68fa      	ldr	r2, [r7, #12]
 800bcba:	4313      	orrs	r3, r2
 800bcbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bcbe:	697b      	ldr	r3, [r7, #20]
 800bcc0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bcc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	689b      	ldr	r3, [r3, #8]
 800bcca:	021b      	lsls	r3, r3, #8
 800bccc:	697a      	ldr	r2, [r7, #20]
 800bcce:	4313      	orrs	r3, r2
 800bcd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	4a21      	ldr	r2, [pc, #132]	@ (800bd5c <TIM_OC3_SetConfig+0xe0>)
 800bcd6:	4293      	cmp	r3, r2
 800bcd8:	d003      	beq.n	800bce2 <TIM_OC3_SetConfig+0x66>
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	4a20      	ldr	r2, [pc, #128]	@ (800bd60 <TIM_OC3_SetConfig+0xe4>)
 800bcde:	4293      	cmp	r3, r2
 800bce0:	d10d      	bne.n	800bcfe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bce2:	697b      	ldr	r3, [r7, #20]
 800bce4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bce8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bcea:	683b      	ldr	r3, [r7, #0]
 800bcec:	68db      	ldr	r3, [r3, #12]
 800bcee:	021b      	lsls	r3, r3, #8
 800bcf0:	697a      	ldr	r2, [r7, #20]
 800bcf2:	4313      	orrs	r3, r2
 800bcf4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bcf6:	697b      	ldr	r3, [r7, #20]
 800bcf8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bcfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	4a16      	ldr	r2, [pc, #88]	@ (800bd5c <TIM_OC3_SetConfig+0xe0>)
 800bd02:	4293      	cmp	r3, r2
 800bd04:	d003      	beq.n	800bd0e <TIM_OC3_SetConfig+0x92>
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	4a15      	ldr	r2, [pc, #84]	@ (800bd60 <TIM_OC3_SetConfig+0xe4>)
 800bd0a:	4293      	cmp	r3, r2
 800bd0c:	d113      	bne.n	800bd36 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bd0e:	693b      	ldr	r3, [r7, #16]
 800bd10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bd14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bd16:	693b      	ldr	r3, [r7, #16]
 800bd18:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bd1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bd1e:	683b      	ldr	r3, [r7, #0]
 800bd20:	695b      	ldr	r3, [r3, #20]
 800bd22:	011b      	lsls	r3, r3, #4
 800bd24:	693a      	ldr	r2, [r7, #16]
 800bd26:	4313      	orrs	r3, r2
 800bd28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bd2a:	683b      	ldr	r3, [r7, #0]
 800bd2c:	699b      	ldr	r3, [r3, #24]
 800bd2e:	011b      	lsls	r3, r3, #4
 800bd30:	693a      	ldr	r2, [r7, #16]
 800bd32:	4313      	orrs	r3, r2
 800bd34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	693a      	ldr	r2, [r7, #16]
 800bd3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	68fa      	ldr	r2, [r7, #12]
 800bd40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bd42:	683b      	ldr	r3, [r7, #0]
 800bd44:	685a      	ldr	r2, [r3, #4]
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	697a      	ldr	r2, [r7, #20]
 800bd4e:	621a      	str	r2, [r3, #32]
}
 800bd50:	bf00      	nop
 800bd52:	371c      	adds	r7, #28
 800bd54:	46bd      	mov	sp, r7
 800bd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5a:	4770      	bx	lr
 800bd5c:	40010000 	.word	0x40010000
 800bd60:	40010400 	.word	0x40010400

0800bd64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bd64:	b480      	push	{r7}
 800bd66:	b087      	sub	sp, #28
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
 800bd6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	6a1b      	ldr	r3, [r3, #32]
 800bd72:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	6a1b      	ldr	r3, [r3, #32]
 800bd78:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	685b      	ldr	r3, [r3, #4]
 800bd84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	69db      	ldr	r3, [r3, #28]
 800bd8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bd92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bd9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bd9c:	683b      	ldr	r3, [r7, #0]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	021b      	lsls	r3, r3, #8
 800bda2:	68fa      	ldr	r2, [r7, #12]
 800bda4:	4313      	orrs	r3, r2
 800bda6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800bda8:	693b      	ldr	r3, [r7, #16]
 800bdaa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bdae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800bdb0:	683b      	ldr	r3, [r7, #0]
 800bdb2:	689b      	ldr	r3, [r3, #8]
 800bdb4:	031b      	lsls	r3, r3, #12
 800bdb6:	693a      	ldr	r2, [r7, #16]
 800bdb8:	4313      	orrs	r3, r2
 800bdba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	4a12      	ldr	r2, [pc, #72]	@ (800be08 <TIM_OC4_SetConfig+0xa4>)
 800bdc0:	4293      	cmp	r3, r2
 800bdc2:	d003      	beq.n	800bdcc <TIM_OC4_SetConfig+0x68>
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	4a11      	ldr	r2, [pc, #68]	@ (800be0c <TIM_OC4_SetConfig+0xa8>)
 800bdc8:	4293      	cmp	r3, r2
 800bdca:	d109      	bne.n	800bde0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bdcc:	697b      	ldr	r3, [r7, #20]
 800bdce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bdd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bdd4:	683b      	ldr	r3, [r7, #0]
 800bdd6:	695b      	ldr	r3, [r3, #20]
 800bdd8:	019b      	lsls	r3, r3, #6
 800bdda:	697a      	ldr	r2, [r7, #20]
 800bddc:	4313      	orrs	r3, r2
 800bdde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	697a      	ldr	r2, [r7, #20]
 800bde4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	68fa      	ldr	r2, [r7, #12]
 800bdea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	685a      	ldr	r2, [r3, #4]
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	693a      	ldr	r2, [r7, #16]
 800bdf8:	621a      	str	r2, [r3, #32]
}
 800bdfa:	bf00      	nop
 800bdfc:	371c      	adds	r7, #28
 800bdfe:	46bd      	mov	sp, r7
 800be00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be04:	4770      	bx	lr
 800be06:	bf00      	nop
 800be08:	40010000 	.word	0x40010000
 800be0c:	40010400 	.word	0x40010400

0800be10 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800be10:	b480      	push	{r7}
 800be12:	b087      	sub	sp, #28
 800be14:	af00      	add	r7, sp, #0
 800be16:	60f8      	str	r0, [r7, #12]
 800be18:	60b9      	str	r1, [r7, #8]
 800be1a:	607a      	str	r2, [r7, #4]
 800be1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	6a1b      	ldr	r3, [r3, #32]
 800be22:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	6a1b      	ldr	r3, [r3, #32]
 800be28:	f023 0201 	bic.w	r2, r3, #1
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	699b      	ldr	r3, [r3, #24]
 800be34:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	4a28      	ldr	r2, [pc, #160]	@ (800bedc <TIM_TI1_SetConfig+0xcc>)
 800be3a:	4293      	cmp	r3, r2
 800be3c:	d01b      	beq.n	800be76 <TIM_TI1_SetConfig+0x66>
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be44:	d017      	beq.n	800be76 <TIM_TI1_SetConfig+0x66>
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	4a25      	ldr	r2, [pc, #148]	@ (800bee0 <TIM_TI1_SetConfig+0xd0>)
 800be4a:	4293      	cmp	r3, r2
 800be4c:	d013      	beq.n	800be76 <TIM_TI1_SetConfig+0x66>
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	4a24      	ldr	r2, [pc, #144]	@ (800bee4 <TIM_TI1_SetConfig+0xd4>)
 800be52:	4293      	cmp	r3, r2
 800be54:	d00f      	beq.n	800be76 <TIM_TI1_SetConfig+0x66>
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	4a23      	ldr	r2, [pc, #140]	@ (800bee8 <TIM_TI1_SetConfig+0xd8>)
 800be5a:	4293      	cmp	r3, r2
 800be5c:	d00b      	beq.n	800be76 <TIM_TI1_SetConfig+0x66>
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	4a22      	ldr	r2, [pc, #136]	@ (800beec <TIM_TI1_SetConfig+0xdc>)
 800be62:	4293      	cmp	r3, r2
 800be64:	d007      	beq.n	800be76 <TIM_TI1_SetConfig+0x66>
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	4a21      	ldr	r2, [pc, #132]	@ (800bef0 <TIM_TI1_SetConfig+0xe0>)
 800be6a:	4293      	cmp	r3, r2
 800be6c:	d003      	beq.n	800be76 <TIM_TI1_SetConfig+0x66>
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	4a20      	ldr	r2, [pc, #128]	@ (800bef4 <TIM_TI1_SetConfig+0xe4>)
 800be72:	4293      	cmp	r3, r2
 800be74:	d101      	bne.n	800be7a <TIM_TI1_SetConfig+0x6a>
 800be76:	2301      	movs	r3, #1
 800be78:	e000      	b.n	800be7c <TIM_TI1_SetConfig+0x6c>
 800be7a:	2300      	movs	r3, #0
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d008      	beq.n	800be92 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800be80:	697b      	ldr	r3, [r7, #20]
 800be82:	f023 0303 	bic.w	r3, r3, #3
 800be86:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800be88:	697a      	ldr	r2, [r7, #20]
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	4313      	orrs	r3, r2
 800be8e:	617b      	str	r3, [r7, #20]
 800be90:	e003      	b.n	800be9a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800be92:	697b      	ldr	r3, [r7, #20]
 800be94:	f043 0301 	orr.w	r3, r3, #1
 800be98:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800be9a:	697b      	ldr	r3, [r7, #20]
 800be9c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bea0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	011b      	lsls	r3, r3, #4
 800bea6:	b2db      	uxtb	r3, r3
 800bea8:	697a      	ldr	r2, [r7, #20]
 800beaa:	4313      	orrs	r3, r2
 800beac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800beae:	693b      	ldr	r3, [r7, #16]
 800beb0:	f023 030a 	bic.w	r3, r3, #10
 800beb4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800beb6:	68bb      	ldr	r3, [r7, #8]
 800beb8:	f003 030a 	and.w	r3, r3, #10
 800bebc:	693a      	ldr	r2, [r7, #16]
 800bebe:	4313      	orrs	r3, r2
 800bec0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	697a      	ldr	r2, [r7, #20]
 800bec6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	693a      	ldr	r2, [r7, #16]
 800becc:	621a      	str	r2, [r3, #32]
}
 800bece:	bf00      	nop
 800bed0:	371c      	adds	r7, #28
 800bed2:	46bd      	mov	sp, r7
 800bed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed8:	4770      	bx	lr
 800beda:	bf00      	nop
 800bedc:	40010000 	.word	0x40010000
 800bee0:	40000400 	.word	0x40000400
 800bee4:	40000800 	.word	0x40000800
 800bee8:	40000c00 	.word	0x40000c00
 800beec:	40010400 	.word	0x40010400
 800bef0:	40014000 	.word	0x40014000
 800bef4:	40001800 	.word	0x40001800

0800bef8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bef8:	b480      	push	{r7}
 800befa:	b087      	sub	sp, #28
 800befc:	af00      	add	r7, sp, #0
 800befe:	60f8      	str	r0, [r7, #12]
 800bf00:	60b9      	str	r1, [r7, #8]
 800bf02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	6a1b      	ldr	r3, [r3, #32]
 800bf08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	6a1b      	ldr	r3, [r3, #32]
 800bf0e:	f023 0201 	bic.w	r2, r3, #1
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	699b      	ldr	r3, [r3, #24]
 800bf1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bf1c:	693b      	ldr	r3, [r7, #16]
 800bf1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bf22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	011b      	lsls	r3, r3, #4
 800bf28:	693a      	ldr	r2, [r7, #16]
 800bf2a:	4313      	orrs	r3, r2
 800bf2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bf2e:	697b      	ldr	r3, [r7, #20]
 800bf30:	f023 030a 	bic.w	r3, r3, #10
 800bf34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bf36:	697a      	ldr	r2, [r7, #20]
 800bf38:	68bb      	ldr	r3, [r7, #8]
 800bf3a:	4313      	orrs	r3, r2
 800bf3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	693a      	ldr	r2, [r7, #16]
 800bf42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	697a      	ldr	r2, [r7, #20]
 800bf48:	621a      	str	r2, [r3, #32]
}
 800bf4a:	bf00      	nop
 800bf4c:	371c      	adds	r7, #28
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf54:	4770      	bx	lr

0800bf56 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800bf56:	b480      	push	{r7}
 800bf58:	b087      	sub	sp, #28
 800bf5a:	af00      	add	r7, sp, #0
 800bf5c:	60f8      	str	r0, [r7, #12]
 800bf5e:	60b9      	str	r1, [r7, #8]
 800bf60:	607a      	str	r2, [r7, #4]
 800bf62:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	6a1b      	ldr	r3, [r3, #32]
 800bf68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	6a1b      	ldr	r3, [r3, #32]
 800bf6e:	f023 0210 	bic.w	r2, r3, #16
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	699b      	ldr	r3, [r3, #24]
 800bf7a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800bf7c:	693b      	ldr	r3, [r7, #16]
 800bf7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bf82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	021b      	lsls	r3, r3, #8
 800bf88:	693a      	ldr	r2, [r7, #16]
 800bf8a:	4313      	orrs	r3, r2
 800bf8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bf8e:	693b      	ldr	r3, [r7, #16]
 800bf90:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bf94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800bf96:	683b      	ldr	r3, [r7, #0]
 800bf98:	031b      	lsls	r3, r3, #12
 800bf9a:	b29b      	uxth	r3, r3
 800bf9c:	693a      	ldr	r2, [r7, #16]
 800bf9e:	4313      	orrs	r3, r2
 800bfa0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bfa2:	697b      	ldr	r3, [r7, #20]
 800bfa4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800bfa8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800bfaa:	68bb      	ldr	r3, [r7, #8]
 800bfac:	011b      	lsls	r3, r3, #4
 800bfae:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800bfb2:	697a      	ldr	r2, [r7, #20]
 800bfb4:	4313      	orrs	r3, r2
 800bfb6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	693a      	ldr	r2, [r7, #16]
 800bfbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	697a      	ldr	r2, [r7, #20]
 800bfc2:	621a      	str	r2, [r3, #32]
}
 800bfc4:	bf00      	nop
 800bfc6:	371c      	adds	r7, #28
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfce:	4770      	bx	lr

0800bfd0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bfd0:	b480      	push	{r7}
 800bfd2:	b087      	sub	sp, #28
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	60f8      	str	r0, [r7, #12]
 800bfd8:	60b9      	str	r1, [r7, #8]
 800bfda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	6a1b      	ldr	r3, [r3, #32]
 800bfe0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	6a1b      	ldr	r3, [r3, #32]
 800bfe6:	f023 0210 	bic.w	r2, r3, #16
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	699b      	ldr	r3, [r3, #24]
 800bff2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bff4:	693b      	ldr	r3, [r7, #16]
 800bff6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bffa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	031b      	lsls	r3, r3, #12
 800c000:	693a      	ldr	r2, [r7, #16]
 800c002:	4313      	orrs	r3, r2
 800c004:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c006:	697b      	ldr	r3, [r7, #20]
 800c008:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c00c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c00e:	68bb      	ldr	r3, [r7, #8]
 800c010:	011b      	lsls	r3, r3, #4
 800c012:	697a      	ldr	r2, [r7, #20]
 800c014:	4313      	orrs	r3, r2
 800c016:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	693a      	ldr	r2, [r7, #16]
 800c01c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	697a      	ldr	r2, [r7, #20]
 800c022:	621a      	str	r2, [r3, #32]
}
 800c024:	bf00      	nop
 800c026:	371c      	adds	r7, #28
 800c028:	46bd      	mov	sp, r7
 800c02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02e:	4770      	bx	lr

0800c030 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c030:	b480      	push	{r7}
 800c032:	b087      	sub	sp, #28
 800c034:	af00      	add	r7, sp, #0
 800c036:	60f8      	str	r0, [r7, #12]
 800c038:	60b9      	str	r1, [r7, #8]
 800c03a:	607a      	str	r2, [r7, #4]
 800c03c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	6a1b      	ldr	r3, [r3, #32]
 800c042:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	6a1b      	ldr	r3, [r3, #32]
 800c048:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	69db      	ldr	r3, [r3, #28]
 800c054:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800c056:	693b      	ldr	r3, [r7, #16]
 800c058:	f023 0303 	bic.w	r3, r3, #3
 800c05c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800c05e:	693a      	ldr	r2, [r7, #16]
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	4313      	orrs	r3, r2
 800c064:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800c066:	693b      	ldr	r3, [r7, #16]
 800c068:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c06c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	011b      	lsls	r3, r3, #4
 800c072:	b2db      	uxtb	r3, r3
 800c074:	693a      	ldr	r2, [r7, #16]
 800c076:	4313      	orrs	r3, r2
 800c078:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800c07a:	697b      	ldr	r3, [r7, #20]
 800c07c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800c080:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800c082:	68bb      	ldr	r3, [r7, #8]
 800c084:	021b      	lsls	r3, r3, #8
 800c086:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800c08a:	697a      	ldr	r2, [r7, #20]
 800c08c:	4313      	orrs	r3, r2
 800c08e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	693a      	ldr	r2, [r7, #16]
 800c094:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	697a      	ldr	r2, [r7, #20]
 800c09a:	621a      	str	r2, [r3, #32]
}
 800c09c:	bf00      	nop
 800c09e:	371c      	adds	r7, #28
 800c0a0:	46bd      	mov	sp, r7
 800c0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a6:	4770      	bx	lr

0800c0a8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c0a8:	b480      	push	{r7}
 800c0aa:	b087      	sub	sp, #28
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	60f8      	str	r0, [r7, #12]
 800c0b0:	60b9      	str	r1, [r7, #8]
 800c0b2:	607a      	str	r2, [r7, #4]
 800c0b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	6a1b      	ldr	r3, [r3, #32]
 800c0ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	6a1b      	ldr	r3, [r3, #32]
 800c0c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	69db      	ldr	r3, [r3, #28]
 800c0cc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800c0ce:	693b      	ldr	r3, [r7, #16]
 800c0d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c0d4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	021b      	lsls	r3, r3, #8
 800c0da:	693a      	ldr	r2, [r7, #16]
 800c0dc:	4313      	orrs	r3, r2
 800c0de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800c0e0:	693b      	ldr	r3, [r7, #16]
 800c0e2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c0e6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800c0e8:	683b      	ldr	r3, [r7, #0]
 800c0ea:	031b      	lsls	r3, r3, #12
 800c0ec:	b29b      	uxth	r3, r3
 800c0ee:	693a      	ldr	r2, [r7, #16]
 800c0f0:	4313      	orrs	r3, r2
 800c0f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800c0f4:	697b      	ldr	r3, [r7, #20]
 800c0f6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800c0fa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	031b      	lsls	r3, r3, #12
 800c100:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800c104:	697a      	ldr	r2, [r7, #20]
 800c106:	4313      	orrs	r3, r2
 800c108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	693a      	ldr	r2, [r7, #16]
 800c10e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	697a      	ldr	r2, [r7, #20]
 800c114:	621a      	str	r2, [r3, #32]
}
 800c116:	bf00      	nop
 800c118:	371c      	adds	r7, #28
 800c11a:	46bd      	mov	sp, r7
 800c11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c120:	4770      	bx	lr

0800c122 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c122:	b480      	push	{r7}
 800c124:	b085      	sub	sp, #20
 800c126:	af00      	add	r7, sp, #0
 800c128:	6078      	str	r0, [r7, #4]
 800c12a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	689b      	ldr	r3, [r3, #8]
 800c130:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c138:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c13a:	683a      	ldr	r2, [r7, #0]
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	4313      	orrs	r3, r2
 800c140:	f043 0307 	orr.w	r3, r3, #7
 800c144:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	68fa      	ldr	r2, [r7, #12]
 800c14a:	609a      	str	r2, [r3, #8]
}
 800c14c:	bf00      	nop
 800c14e:	3714      	adds	r7, #20
 800c150:	46bd      	mov	sp, r7
 800c152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c156:	4770      	bx	lr

0800c158 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c158:	b480      	push	{r7}
 800c15a:	b087      	sub	sp, #28
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	60f8      	str	r0, [r7, #12]
 800c160:	60b9      	str	r1, [r7, #8]
 800c162:	607a      	str	r2, [r7, #4]
 800c164:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	689b      	ldr	r3, [r3, #8]
 800c16a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c16c:	697b      	ldr	r3, [r7, #20]
 800c16e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c172:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c174:	683b      	ldr	r3, [r7, #0]
 800c176:	021a      	lsls	r2, r3, #8
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	431a      	orrs	r2, r3
 800c17c:	68bb      	ldr	r3, [r7, #8]
 800c17e:	4313      	orrs	r3, r2
 800c180:	697a      	ldr	r2, [r7, #20]
 800c182:	4313      	orrs	r3, r2
 800c184:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	697a      	ldr	r2, [r7, #20]
 800c18a:	609a      	str	r2, [r3, #8]
}
 800c18c:	bf00      	nop
 800c18e:	371c      	adds	r7, #28
 800c190:	46bd      	mov	sp, r7
 800c192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c196:	4770      	bx	lr

0800c198 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c198:	b480      	push	{r7}
 800c19a:	b087      	sub	sp, #28
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	60f8      	str	r0, [r7, #12]
 800c1a0:	60b9      	str	r1, [r7, #8]
 800c1a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c1a4:	68bb      	ldr	r3, [r7, #8]
 800c1a6:	f003 031f 	and.w	r3, r3, #31
 800c1aa:	2201      	movs	r2, #1
 800c1ac:	fa02 f303 	lsl.w	r3, r2, r3
 800c1b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	6a1a      	ldr	r2, [r3, #32]
 800c1b6:	697b      	ldr	r3, [r7, #20]
 800c1b8:	43db      	mvns	r3, r3
 800c1ba:	401a      	ands	r2, r3
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	6a1a      	ldr	r2, [r3, #32]
 800c1c4:	68bb      	ldr	r3, [r7, #8]
 800c1c6:	f003 031f 	and.w	r3, r3, #31
 800c1ca:	6879      	ldr	r1, [r7, #4]
 800c1cc:	fa01 f303 	lsl.w	r3, r1, r3
 800c1d0:	431a      	orrs	r2, r3
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	621a      	str	r2, [r3, #32]
}
 800c1d6:	bf00      	nop
 800c1d8:	371c      	adds	r7, #28
 800c1da:	46bd      	mov	sp, r7
 800c1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e0:	4770      	bx	lr
	...

0800c1e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c1e4:	b480      	push	{r7}
 800c1e6:	b085      	sub	sp, #20
 800c1e8:	af00      	add	r7, sp, #0
 800c1ea:	6078      	str	r0, [r7, #4]
 800c1ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c1f4:	2b01      	cmp	r3, #1
 800c1f6:	d101      	bne.n	800c1fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c1f8:	2302      	movs	r3, #2
 800c1fa:	e05a      	b.n	800c2b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	2201      	movs	r2, #1
 800c200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2202      	movs	r2, #2
 800c208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	685b      	ldr	r3, [r3, #4]
 800c212:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	689b      	ldr	r3, [r3, #8]
 800c21a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c222:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	68fa      	ldr	r2, [r7, #12]
 800c22a:	4313      	orrs	r3, r2
 800c22c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	68fa      	ldr	r2, [r7, #12]
 800c234:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	4a21      	ldr	r2, [pc, #132]	@ (800c2c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800c23c:	4293      	cmp	r3, r2
 800c23e:	d022      	beq.n	800c286 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c248:	d01d      	beq.n	800c286 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	4a1d      	ldr	r2, [pc, #116]	@ (800c2c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800c250:	4293      	cmp	r3, r2
 800c252:	d018      	beq.n	800c286 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	4a1b      	ldr	r2, [pc, #108]	@ (800c2c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800c25a:	4293      	cmp	r3, r2
 800c25c:	d013      	beq.n	800c286 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	4a1a      	ldr	r2, [pc, #104]	@ (800c2cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800c264:	4293      	cmp	r3, r2
 800c266:	d00e      	beq.n	800c286 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	4a18      	ldr	r2, [pc, #96]	@ (800c2d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800c26e:	4293      	cmp	r3, r2
 800c270:	d009      	beq.n	800c286 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	4a17      	ldr	r2, [pc, #92]	@ (800c2d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c278:	4293      	cmp	r3, r2
 800c27a:	d004      	beq.n	800c286 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	4a15      	ldr	r2, [pc, #84]	@ (800c2d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c282:	4293      	cmp	r3, r2
 800c284:	d10c      	bne.n	800c2a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c286:	68bb      	ldr	r3, [r7, #8]
 800c288:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c28c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c28e:	683b      	ldr	r3, [r7, #0]
 800c290:	685b      	ldr	r3, [r3, #4]
 800c292:	68ba      	ldr	r2, [r7, #8]
 800c294:	4313      	orrs	r3, r2
 800c296:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	68ba      	ldr	r2, [r7, #8]
 800c29e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	2201      	movs	r2, #1
 800c2a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c2b0:	2300      	movs	r3, #0
}
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	3714      	adds	r7, #20
 800c2b6:	46bd      	mov	sp, r7
 800c2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2bc:	4770      	bx	lr
 800c2be:	bf00      	nop
 800c2c0:	40010000 	.word	0x40010000
 800c2c4:	40000400 	.word	0x40000400
 800c2c8:	40000800 	.word	0x40000800
 800c2cc:	40000c00 	.word	0x40000c00
 800c2d0:	40010400 	.word	0x40010400
 800c2d4:	40014000 	.word	0x40014000
 800c2d8:	40001800 	.word	0x40001800

0800c2dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b085      	sub	sp, #20
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
 800c2e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c2f0:	2b01      	cmp	r3, #1
 800c2f2:	d101      	bne.n	800c2f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c2f4:	2302      	movs	r3, #2
 800c2f6:	e03d      	b.n	800c374 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2201      	movs	r2, #1
 800c2fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c306:	683b      	ldr	r3, [r7, #0]
 800c308:	68db      	ldr	r3, [r3, #12]
 800c30a:	4313      	orrs	r3, r2
 800c30c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	689b      	ldr	r3, [r3, #8]
 800c318:	4313      	orrs	r3, r2
 800c31a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c322:	683b      	ldr	r3, [r7, #0]
 800c324:	685b      	ldr	r3, [r3, #4]
 800c326:	4313      	orrs	r3, r2
 800c328:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c330:	683b      	ldr	r3, [r7, #0]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	4313      	orrs	r3, r2
 800c336:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c33e:	683b      	ldr	r3, [r7, #0]
 800c340:	691b      	ldr	r3, [r3, #16]
 800c342:	4313      	orrs	r3, r2
 800c344:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	695b      	ldr	r3, [r3, #20]
 800c350:	4313      	orrs	r3, r2
 800c352:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c35a:	683b      	ldr	r3, [r7, #0]
 800c35c:	69db      	ldr	r3, [r3, #28]
 800c35e:	4313      	orrs	r3, r2
 800c360:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	68fa      	ldr	r2, [r7, #12]
 800c368:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	2200      	movs	r2, #0
 800c36e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c372:	2300      	movs	r3, #0
}
 800c374:	4618      	mov	r0, r3
 800c376:	3714      	adds	r7, #20
 800c378:	46bd      	mov	sp, r7
 800c37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37e:	4770      	bx	lr

0800c380 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c380:	b480      	push	{r7}
 800c382:	b083      	sub	sp, #12
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c388:	bf00      	nop
 800c38a:	370c      	adds	r7, #12
 800c38c:	46bd      	mov	sp, r7
 800c38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c392:	4770      	bx	lr

0800c394 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c394:	b480      	push	{r7}
 800c396:	b083      	sub	sp, #12
 800c398:	af00      	add	r7, sp, #0
 800c39a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c39c:	bf00      	nop
 800c39e:	370c      	adds	r7, #12
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a6:	4770      	bx	lr

0800c3a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b082      	sub	sp, #8
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d101      	bne.n	800c3ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	e042      	b.n	800c440 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c3c0:	b2db      	uxtb	r3, r3
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d106      	bne.n	800c3d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c3ce:	6878      	ldr	r0, [r7, #4]
 800c3d0:	f7f8 f800 	bl	80043d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2224      	movs	r2, #36	@ 0x24
 800c3d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	68da      	ldr	r2, [r3, #12]
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c3ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c3ec:	6878      	ldr	r0, [r7, #4]
 800c3ee:	f000 fd7f 	bl	800cef0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	691a      	ldr	r2, [r3, #16]
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c400:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	695a      	ldr	r2, [r3, #20]
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c410:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	68da      	ldr	r2, [r3, #12]
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c420:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	2200      	movs	r2, #0
 800c426:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2220      	movs	r2, #32
 800c42c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	2220      	movs	r2, #32
 800c434:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	2200      	movs	r2, #0
 800c43c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800c43e:	2300      	movs	r3, #0
}
 800c440:	4618      	mov	r0, r3
 800c442:	3708      	adds	r7, #8
 800c444:	46bd      	mov	sp, r7
 800c446:	bd80      	pop	{r7, pc}

0800c448 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b08a      	sub	sp, #40	@ 0x28
 800c44c:	af02      	add	r7, sp, #8
 800c44e:	60f8      	str	r0, [r7, #12]
 800c450:	60b9      	str	r1, [r7, #8]
 800c452:	603b      	str	r3, [r7, #0]
 800c454:	4613      	mov	r3, r2
 800c456:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800c458:	2300      	movs	r3, #0
 800c45a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c462:	b2db      	uxtb	r3, r3
 800c464:	2b20      	cmp	r3, #32
 800c466:	d175      	bne.n	800c554 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c468:	68bb      	ldr	r3, [r7, #8]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d002      	beq.n	800c474 <HAL_UART_Transmit+0x2c>
 800c46e:	88fb      	ldrh	r3, [r7, #6]
 800c470:	2b00      	cmp	r3, #0
 800c472:	d101      	bne.n	800c478 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800c474:	2301      	movs	r3, #1
 800c476:	e06e      	b.n	800c556 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	2200      	movs	r2, #0
 800c47c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	2221      	movs	r2, #33	@ 0x21
 800c482:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c486:	f7f8 fd43 	bl	8004f10 <HAL_GetTick>
 800c48a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	88fa      	ldrh	r2, [r7, #6]
 800c490:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	88fa      	ldrh	r2, [r7, #6]
 800c496:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	689b      	ldr	r3, [r3, #8]
 800c49c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c4a0:	d108      	bne.n	800c4b4 <HAL_UART_Transmit+0x6c>
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	691b      	ldr	r3, [r3, #16]
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d104      	bne.n	800c4b4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c4ae:	68bb      	ldr	r3, [r7, #8]
 800c4b0:	61bb      	str	r3, [r7, #24]
 800c4b2:	e003      	b.n	800c4bc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800c4b4:	68bb      	ldr	r3, [r7, #8]
 800c4b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c4bc:	e02e      	b.n	800c51c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c4be:	683b      	ldr	r3, [r7, #0]
 800c4c0:	9300      	str	r3, [sp, #0]
 800c4c2:	697b      	ldr	r3, [r7, #20]
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	2180      	movs	r1, #128	@ 0x80
 800c4c8:	68f8      	ldr	r0, [r7, #12]
 800c4ca:	f000 fb1d 	bl	800cb08 <UART_WaitOnFlagUntilTimeout>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d005      	beq.n	800c4e0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	2220      	movs	r2, #32
 800c4d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800c4dc:	2303      	movs	r3, #3
 800c4de:	e03a      	b.n	800c556 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800c4e0:	69fb      	ldr	r3, [r7, #28]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d10b      	bne.n	800c4fe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c4e6:	69bb      	ldr	r3, [r7, #24]
 800c4e8:	881b      	ldrh	r3, [r3, #0]
 800c4ea:	461a      	mov	r2, r3
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c4f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800c4f6:	69bb      	ldr	r3, [r7, #24]
 800c4f8:	3302      	adds	r3, #2
 800c4fa:	61bb      	str	r3, [r7, #24]
 800c4fc:	e007      	b.n	800c50e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800c4fe:	69fb      	ldr	r3, [r7, #28]
 800c500:	781a      	ldrb	r2, [r3, #0]
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800c508:	69fb      	ldr	r3, [r7, #28]
 800c50a:	3301      	adds	r3, #1
 800c50c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c512:	b29b      	uxth	r3, r3
 800c514:	3b01      	subs	r3, #1
 800c516:	b29a      	uxth	r2, r3
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c520:	b29b      	uxth	r3, r3
 800c522:	2b00      	cmp	r3, #0
 800c524:	d1cb      	bne.n	800c4be <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c526:	683b      	ldr	r3, [r7, #0]
 800c528:	9300      	str	r3, [sp, #0]
 800c52a:	697b      	ldr	r3, [r7, #20]
 800c52c:	2200      	movs	r2, #0
 800c52e:	2140      	movs	r1, #64	@ 0x40
 800c530:	68f8      	ldr	r0, [r7, #12]
 800c532:	f000 fae9 	bl	800cb08 <UART_WaitOnFlagUntilTimeout>
 800c536:	4603      	mov	r3, r0
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d005      	beq.n	800c548 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	2220      	movs	r2, #32
 800c540:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800c544:	2303      	movs	r3, #3
 800c546:	e006      	b.n	800c556 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	2220      	movs	r2, #32
 800c54c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800c550:	2300      	movs	r3, #0
 800c552:	e000      	b.n	800c556 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800c554:	2302      	movs	r3, #2
  }
}
 800c556:	4618      	mov	r0, r3
 800c558:	3720      	adds	r7, #32
 800c55a:	46bd      	mov	sp, r7
 800c55c:	bd80      	pop	{r7, pc}
	...

0800c560 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c560:	b580      	push	{r7, lr}
 800c562:	b0ba      	sub	sp, #232	@ 0xe8
 800c564:	af00      	add	r7, sp, #0
 800c566:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	68db      	ldr	r3, [r3, #12]
 800c578:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	695b      	ldr	r3, [r3, #20]
 800c582:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800c586:	2300      	movs	r3, #0
 800c588:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800c58c:	2300      	movs	r3, #0
 800c58e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800c592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c596:	f003 030f 	and.w	r3, r3, #15
 800c59a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800c59e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d10f      	bne.n	800c5c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c5a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c5aa:	f003 0320 	and.w	r3, r3, #32
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d009      	beq.n	800c5c6 <HAL_UART_IRQHandler+0x66>
 800c5b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c5b6:	f003 0320 	and.w	r3, r3, #32
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d003      	beq.n	800c5c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800c5be:	6878      	ldr	r0, [r7, #4]
 800c5c0:	f000 fbd7 	bl	800cd72 <UART_Receive_IT>
      return;
 800c5c4:	e273      	b.n	800caae <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800c5c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	f000 80de 	beq.w	800c78c <HAL_UART_IRQHandler+0x22c>
 800c5d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c5d4:	f003 0301 	and.w	r3, r3, #1
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d106      	bne.n	800c5ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800c5dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c5e0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	f000 80d1 	beq.w	800c78c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800c5ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c5ee:	f003 0301 	and.w	r3, r3, #1
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d00b      	beq.n	800c60e <HAL_UART_IRQHandler+0xae>
 800c5f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c5fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d005      	beq.n	800c60e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c606:	f043 0201 	orr.w	r2, r3, #1
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c60e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c612:	f003 0304 	and.w	r3, r3, #4
 800c616:	2b00      	cmp	r3, #0
 800c618:	d00b      	beq.n	800c632 <HAL_UART_IRQHandler+0xd2>
 800c61a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c61e:	f003 0301 	and.w	r3, r3, #1
 800c622:	2b00      	cmp	r3, #0
 800c624:	d005      	beq.n	800c632 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c62a:	f043 0202 	orr.w	r2, r3, #2
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c632:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c636:	f003 0302 	and.w	r3, r3, #2
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d00b      	beq.n	800c656 <HAL_UART_IRQHandler+0xf6>
 800c63e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c642:	f003 0301 	and.w	r3, r3, #1
 800c646:	2b00      	cmp	r3, #0
 800c648:	d005      	beq.n	800c656 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c64e:	f043 0204 	orr.w	r2, r3, #4
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800c656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c65a:	f003 0308 	and.w	r3, r3, #8
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d011      	beq.n	800c686 <HAL_UART_IRQHandler+0x126>
 800c662:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c666:	f003 0320 	and.w	r3, r3, #32
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d105      	bne.n	800c67a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800c66e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c672:	f003 0301 	and.w	r3, r3, #1
 800c676:	2b00      	cmp	r3, #0
 800c678:	d005      	beq.n	800c686 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c67e:	f043 0208 	orr.w	r2, r3, #8
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	f000 820a 	beq.w	800caa4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c690:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c694:	f003 0320 	and.w	r3, r3, #32
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d008      	beq.n	800c6ae <HAL_UART_IRQHandler+0x14e>
 800c69c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6a0:	f003 0320 	and.w	r3, r3, #32
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d002      	beq.n	800c6ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800c6a8:	6878      	ldr	r0, [r7, #4]
 800c6aa:	f000 fb62 	bl	800cd72 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	695b      	ldr	r3, [r3, #20]
 800c6b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6b8:	2b40      	cmp	r3, #64	@ 0x40
 800c6ba:	bf0c      	ite	eq
 800c6bc:	2301      	moveq	r3, #1
 800c6be:	2300      	movne	r3, #0
 800c6c0:	b2db      	uxtb	r3, r3
 800c6c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c6ca:	f003 0308 	and.w	r3, r3, #8
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d103      	bne.n	800c6da <HAL_UART_IRQHandler+0x17a>
 800c6d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d04f      	beq.n	800c77a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c6da:	6878      	ldr	r0, [r7, #4]
 800c6dc:	f000 fa6d 	bl	800cbba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	695b      	ldr	r3, [r3, #20]
 800c6e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6ea:	2b40      	cmp	r3, #64	@ 0x40
 800c6ec:	d141      	bne.n	800c772 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	3314      	adds	r3, #20
 800c6f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c6fc:	e853 3f00 	ldrex	r3, [r3]
 800c700:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c704:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c708:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c70c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	3314      	adds	r3, #20
 800c716:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c71a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c71e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c722:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c726:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c72a:	e841 2300 	strex	r3, r2, [r1]
 800c72e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c732:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c736:	2b00      	cmp	r3, #0
 800c738:	d1d9      	bne.n	800c6ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d013      	beq.n	800c76a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c746:	4a8a      	ldr	r2, [pc, #552]	@ (800c970 <HAL_UART_IRQHandler+0x410>)
 800c748:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c74e:	4618      	mov	r0, r3
 800c750:	f7fa f9d2 	bl	8006af8 <HAL_DMA_Abort_IT>
 800c754:	4603      	mov	r3, r0
 800c756:	2b00      	cmp	r3, #0
 800c758:	d016      	beq.n	800c788 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c75e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c760:	687a      	ldr	r2, [r7, #4]
 800c762:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800c764:	4610      	mov	r0, r2
 800c766:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c768:	e00e      	b.n	800c788 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c76a:	6878      	ldr	r0, [r7, #4]
 800c76c:	f000 f9b6 	bl	800cadc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c770:	e00a      	b.n	800c788 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c772:	6878      	ldr	r0, [r7, #4]
 800c774:	f000 f9b2 	bl	800cadc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c778:	e006      	b.n	800c788 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c77a:	6878      	ldr	r0, [r7, #4]
 800c77c:	f000 f9ae 	bl	800cadc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	2200      	movs	r2, #0
 800c784:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800c786:	e18d      	b.n	800caa4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c788:	bf00      	nop
    return;
 800c78a:	e18b      	b.n	800caa4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c790:	2b01      	cmp	r3, #1
 800c792:	f040 8167 	bne.w	800ca64 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800c796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c79a:	f003 0310 	and.w	r3, r3, #16
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	f000 8160 	beq.w	800ca64 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800c7a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c7a8:	f003 0310 	and.w	r3, r3, #16
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	f000 8159 	beq.w	800ca64 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	60bb      	str	r3, [r7, #8]
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	60bb      	str	r3, [r7, #8]
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	685b      	ldr	r3, [r3, #4]
 800c7c4:	60bb      	str	r3, [r7, #8]
 800c7c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	695b      	ldr	r3, [r3, #20]
 800c7ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7d2:	2b40      	cmp	r3, #64	@ 0x40
 800c7d4:	f040 80ce 	bne.w	800c974 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	685b      	ldr	r3, [r3, #4]
 800c7e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c7e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	f000 80a9 	beq.w	800c940 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c7f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c7f6:	429a      	cmp	r2, r3
 800c7f8:	f080 80a2 	bcs.w	800c940 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c802:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c808:	69db      	ldr	r3, [r3, #28]
 800c80a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c80e:	f000 8088 	beq.w	800c922 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	330c      	adds	r3, #12
 800c818:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c81c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c820:	e853 3f00 	ldrex	r3, [r3]
 800c824:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c828:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c82c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c830:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	330c      	adds	r3, #12
 800c83a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800c83e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c842:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c846:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c84a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c84e:	e841 2300 	strex	r3, r2, [r1]
 800c852:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c856:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d1d9      	bne.n	800c812 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	3314      	adds	r3, #20
 800c864:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c866:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c868:	e853 3f00 	ldrex	r3, [r3]
 800c86c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c86e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c870:	f023 0301 	bic.w	r3, r3, #1
 800c874:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	3314      	adds	r3, #20
 800c87e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c882:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c886:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c888:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c88a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c88e:	e841 2300 	strex	r3, r2, [r1]
 800c892:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c894:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c896:	2b00      	cmp	r3, #0
 800c898:	d1e1      	bne.n	800c85e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	3314      	adds	r3, #20
 800c8a0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c8a4:	e853 3f00 	ldrex	r3, [r3]
 800c8a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c8aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c8ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c8b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	3314      	adds	r3, #20
 800c8ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c8be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c8c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c8c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c8c6:	e841 2300 	strex	r3, r2, [r1]
 800c8ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c8cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d1e3      	bne.n	800c89a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	2220      	movs	r2, #32
 800c8d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	2200      	movs	r2, #0
 800c8de:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	330c      	adds	r3, #12
 800c8e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c8ea:	e853 3f00 	ldrex	r3, [r3]
 800c8ee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c8f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c8f2:	f023 0310 	bic.w	r3, r3, #16
 800c8f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	330c      	adds	r3, #12
 800c900:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800c904:	65ba      	str	r2, [r7, #88]	@ 0x58
 800c906:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c908:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c90a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c90c:	e841 2300 	strex	r3, r2, [r1]
 800c910:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c912:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c914:	2b00      	cmp	r3, #0
 800c916:	d1e3      	bne.n	800c8e0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c91c:	4618      	mov	r0, r3
 800c91e:	f7fa f87b 	bl	8006a18 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	2202      	movs	r2, #2
 800c926:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c930:	b29b      	uxth	r3, r3
 800c932:	1ad3      	subs	r3, r2, r3
 800c934:	b29b      	uxth	r3, r3
 800c936:	4619      	mov	r1, r3
 800c938:	6878      	ldr	r0, [r7, #4]
 800c93a:	f000 f8d9 	bl	800caf0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c93e:	e0b3      	b.n	800caa8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c944:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c948:	429a      	cmp	r2, r3
 800c94a:	f040 80ad 	bne.w	800caa8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c952:	69db      	ldr	r3, [r3, #28]
 800c954:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c958:	f040 80a6 	bne.w	800caa8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	2202      	movs	r2, #2
 800c960:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c966:	4619      	mov	r1, r3
 800c968:	6878      	ldr	r0, [r7, #4]
 800c96a:	f000 f8c1 	bl	800caf0 <HAL_UARTEx_RxEventCallback>
      return;
 800c96e:	e09b      	b.n	800caa8 <HAL_UART_IRQHandler+0x548>
 800c970:	0800cc81 	.word	0x0800cc81
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c97c:	b29b      	uxth	r3, r3
 800c97e:	1ad3      	subs	r3, r2, r3
 800c980:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c988:	b29b      	uxth	r3, r3
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	f000 808e 	beq.w	800caac <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800c990:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c994:	2b00      	cmp	r3, #0
 800c996:	f000 8089 	beq.w	800caac <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	330c      	adds	r3, #12
 800c9a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9a4:	e853 3f00 	ldrex	r3, [r3]
 800c9a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c9aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c9b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	330c      	adds	r3, #12
 800c9ba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800c9be:	647a      	str	r2, [r7, #68]	@ 0x44
 800c9c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c9c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c9c6:	e841 2300 	strex	r3, r2, [r1]
 800c9ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c9cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d1e3      	bne.n	800c99a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	3314      	adds	r3, #20
 800c9d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9dc:	e853 3f00 	ldrex	r3, [r3]
 800c9e0:	623b      	str	r3, [r7, #32]
   return(result);
 800c9e2:	6a3b      	ldr	r3, [r7, #32]
 800c9e4:	f023 0301 	bic.w	r3, r3, #1
 800c9e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	3314      	adds	r3, #20
 800c9f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c9f6:	633a      	str	r2, [r7, #48]	@ 0x30
 800c9f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c9fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9fe:	e841 2300 	strex	r3, r2, [r1]
 800ca02:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ca04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d1e3      	bne.n	800c9d2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	2220      	movs	r2, #32
 800ca0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	2200      	movs	r2, #0
 800ca16:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	330c      	adds	r3, #12
 800ca1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca20:	693b      	ldr	r3, [r7, #16]
 800ca22:	e853 3f00 	ldrex	r3, [r3]
 800ca26:	60fb      	str	r3, [r7, #12]
   return(result);
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	f023 0310 	bic.w	r3, r3, #16
 800ca2e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	330c      	adds	r3, #12
 800ca38:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800ca3c:	61fa      	str	r2, [r7, #28]
 800ca3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca40:	69b9      	ldr	r1, [r7, #24]
 800ca42:	69fa      	ldr	r2, [r7, #28]
 800ca44:	e841 2300 	strex	r3, r2, [r1]
 800ca48:	617b      	str	r3, [r7, #20]
   return(result);
 800ca4a:	697b      	ldr	r3, [r7, #20]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d1e3      	bne.n	800ca18 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2202      	movs	r2, #2
 800ca54:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ca56:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ca5a:	4619      	mov	r1, r3
 800ca5c:	6878      	ldr	r0, [r7, #4]
 800ca5e:	f000 f847 	bl	800caf0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800ca62:	e023      	b.n	800caac <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800ca64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d009      	beq.n	800ca84 <HAL_UART_IRQHandler+0x524>
 800ca70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d003      	beq.n	800ca84 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800ca7c:	6878      	ldr	r0, [r7, #4]
 800ca7e:	f000 f910 	bl	800cca2 <UART_Transmit_IT>
    return;
 800ca82:	e014      	b.n	800caae <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800ca84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d00e      	beq.n	800caae <HAL_UART_IRQHandler+0x54e>
 800ca90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d008      	beq.n	800caae <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800ca9c:	6878      	ldr	r0, [r7, #4]
 800ca9e:	f000 f950 	bl	800cd42 <UART_EndTransmit_IT>
    return;
 800caa2:	e004      	b.n	800caae <HAL_UART_IRQHandler+0x54e>
    return;
 800caa4:	bf00      	nop
 800caa6:	e002      	b.n	800caae <HAL_UART_IRQHandler+0x54e>
      return;
 800caa8:	bf00      	nop
 800caaa:	e000      	b.n	800caae <HAL_UART_IRQHandler+0x54e>
      return;
 800caac:	bf00      	nop
  }
}
 800caae:	37e8      	adds	r7, #232	@ 0xe8
 800cab0:	46bd      	mov	sp, r7
 800cab2:	bd80      	pop	{r7, pc}

0800cab4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cab4:	b480      	push	{r7}
 800cab6:	b083      	sub	sp, #12
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800cabc:	bf00      	nop
 800cabe:	370c      	adds	r7, #12
 800cac0:	46bd      	mov	sp, r7
 800cac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac6:	4770      	bx	lr

0800cac8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800cac8:	b480      	push	{r7}
 800caca:	b083      	sub	sp, #12
 800cacc:	af00      	add	r7, sp, #0
 800cace:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800cad0:	bf00      	nop
 800cad2:	370c      	adds	r7, #12
 800cad4:	46bd      	mov	sp, r7
 800cad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cada:	4770      	bx	lr

0800cadc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800cadc:	b480      	push	{r7}
 800cade:	b083      	sub	sp, #12
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800cae4:	bf00      	nop
 800cae6:	370c      	adds	r7, #12
 800cae8:	46bd      	mov	sp, r7
 800caea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caee:	4770      	bx	lr

0800caf0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800caf0:	b480      	push	{r7}
 800caf2:	b083      	sub	sp, #12
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	6078      	str	r0, [r7, #4]
 800caf8:	460b      	mov	r3, r1
 800cafa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800cafc:	bf00      	nop
 800cafe:	370c      	adds	r7, #12
 800cb00:	46bd      	mov	sp, r7
 800cb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb06:	4770      	bx	lr

0800cb08 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800cb08:	b580      	push	{r7, lr}
 800cb0a:	b086      	sub	sp, #24
 800cb0c:	af00      	add	r7, sp, #0
 800cb0e:	60f8      	str	r0, [r7, #12]
 800cb10:	60b9      	str	r1, [r7, #8]
 800cb12:	603b      	str	r3, [r7, #0]
 800cb14:	4613      	mov	r3, r2
 800cb16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cb18:	e03b      	b.n	800cb92 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cb1a:	6a3b      	ldr	r3, [r7, #32]
 800cb1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb20:	d037      	beq.n	800cb92 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cb22:	f7f8 f9f5 	bl	8004f10 <HAL_GetTick>
 800cb26:	4602      	mov	r2, r0
 800cb28:	683b      	ldr	r3, [r7, #0]
 800cb2a:	1ad3      	subs	r3, r2, r3
 800cb2c:	6a3a      	ldr	r2, [r7, #32]
 800cb2e:	429a      	cmp	r2, r3
 800cb30:	d302      	bcc.n	800cb38 <UART_WaitOnFlagUntilTimeout+0x30>
 800cb32:	6a3b      	ldr	r3, [r7, #32]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d101      	bne.n	800cb3c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800cb38:	2303      	movs	r3, #3
 800cb3a:	e03a      	b.n	800cbb2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	68db      	ldr	r3, [r3, #12]
 800cb42:	f003 0304 	and.w	r3, r3, #4
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d023      	beq.n	800cb92 <UART_WaitOnFlagUntilTimeout+0x8a>
 800cb4a:	68bb      	ldr	r3, [r7, #8]
 800cb4c:	2b80      	cmp	r3, #128	@ 0x80
 800cb4e:	d020      	beq.n	800cb92 <UART_WaitOnFlagUntilTimeout+0x8a>
 800cb50:	68bb      	ldr	r3, [r7, #8]
 800cb52:	2b40      	cmp	r3, #64	@ 0x40
 800cb54:	d01d      	beq.n	800cb92 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	f003 0308 	and.w	r3, r3, #8
 800cb60:	2b08      	cmp	r3, #8
 800cb62:	d116      	bne.n	800cb92 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800cb64:	2300      	movs	r3, #0
 800cb66:	617b      	str	r3, [r7, #20]
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	617b      	str	r3, [r7, #20]
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	685b      	ldr	r3, [r3, #4]
 800cb76:	617b      	str	r3, [r7, #20]
 800cb78:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cb7a:	68f8      	ldr	r0, [r7, #12]
 800cb7c:	f000 f81d 	bl	800cbba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	2208      	movs	r2, #8
 800cb84:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	2200      	movs	r2, #0
 800cb8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800cb8e:	2301      	movs	r3, #1
 800cb90:	e00f      	b.n	800cbb2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	681a      	ldr	r2, [r3, #0]
 800cb98:	68bb      	ldr	r3, [r7, #8]
 800cb9a:	4013      	ands	r3, r2
 800cb9c:	68ba      	ldr	r2, [r7, #8]
 800cb9e:	429a      	cmp	r2, r3
 800cba0:	bf0c      	ite	eq
 800cba2:	2301      	moveq	r3, #1
 800cba4:	2300      	movne	r3, #0
 800cba6:	b2db      	uxtb	r3, r3
 800cba8:	461a      	mov	r2, r3
 800cbaa:	79fb      	ldrb	r3, [r7, #7]
 800cbac:	429a      	cmp	r2, r3
 800cbae:	d0b4      	beq.n	800cb1a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cbb0:	2300      	movs	r3, #0
}
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	3718      	adds	r7, #24
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	bd80      	pop	{r7, pc}

0800cbba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cbba:	b480      	push	{r7}
 800cbbc:	b095      	sub	sp, #84	@ 0x54
 800cbbe:	af00      	add	r7, sp, #0
 800cbc0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	330c      	adds	r3, #12
 800cbc8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbcc:	e853 3f00 	ldrex	r3, [r3]
 800cbd0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cbd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbd4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cbd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	330c      	adds	r3, #12
 800cbe0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cbe2:	643a      	str	r2, [r7, #64]	@ 0x40
 800cbe4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbe6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cbe8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cbea:	e841 2300 	strex	r3, r2, [r1]
 800cbee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cbf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d1e5      	bne.n	800cbc2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	3314      	adds	r3, #20
 800cbfc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbfe:	6a3b      	ldr	r3, [r7, #32]
 800cc00:	e853 3f00 	ldrex	r3, [r3]
 800cc04:	61fb      	str	r3, [r7, #28]
   return(result);
 800cc06:	69fb      	ldr	r3, [r7, #28]
 800cc08:	f023 0301 	bic.w	r3, r3, #1
 800cc0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	3314      	adds	r3, #20
 800cc14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cc16:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cc18:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc1a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cc1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cc1e:	e841 2300 	strex	r3, r2, [r1]
 800cc22:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cc24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d1e5      	bne.n	800cbf6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc2e:	2b01      	cmp	r3, #1
 800cc30:	d119      	bne.n	800cc66 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	330c      	adds	r3, #12
 800cc38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	e853 3f00 	ldrex	r3, [r3]
 800cc40:	60bb      	str	r3, [r7, #8]
   return(result);
 800cc42:	68bb      	ldr	r3, [r7, #8]
 800cc44:	f023 0310 	bic.w	r3, r3, #16
 800cc48:	647b      	str	r3, [r7, #68]	@ 0x44
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	330c      	adds	r3, #12
 800cc50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cc52:	61ba      	str	r2, [r7, #24]
 800cc54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc56:	6979      	ldr	r1, [r7, #20]
 800cc58:	69ba      	ldr	r2, [r7, #24]
 800cc5a:	e841 2300 	strex	r3, r2, [r1]
 800cc5e:	613b      	str	r3, [r7, #16]
   return(result);
 800cc60:	693b      	ldr	r3, [r7, #16]
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d1e5      	bne.n	800cc32 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	2220      	movs	r2, #32
 800cc6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	2200      	movs	r2, #0
 800cc72:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800cc74:	bf00      	nop
 800cc76:	3754      	adds	r7, #84	@ 0x54
 800cc78:	46bd      	mov	sp, r7
 800cc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc7e:	4770      	bx	lr

0800cc80 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b084      	sub	sp, #16
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc8c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	2200      	movs	r2, #0
 800cc92:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cc94:	68f8      	ldr	r0, [r7, #12]
 800cc96:	f7ff ff21 	bl	800cadc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cc9a:	bf00      	nop
 800cc9c:	3710      	adds	r7, #16
 800cc9e:	46bd      	mov	sp, r7
 800cca0:	bd80      	pop	{r7, pc}

0800cca2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800cca2:	b480      	push	{r7}
 800cca4:	b085      	sub	sp, #20
 800cca6:	af00      	add	r7, sp, #0
 800cca8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ccb0:	b2db      	uxtb	r3, r3
 800ccb2:	2b21      	cmp	r3, #33	@ 0x21
 800ccb4:	d13e      	bne.n	800cd34 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	689b      	ldr	r3, [r3, #8]
 800ccba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ccbe:	d114      	bne.n	800ccea <UART_Transmit_IT+0x48>
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	691b      	ldr	r3, [r3, #16]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d110      	bne.n	800ccea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	6a1b      	ldr	r3, [r3, #32]
 800cccc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	881b      	ldrh	r3, [r3, #0]
 800ccd2:	461a      	mov	r2, r3
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ccdc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	6a1b      	ldr	r3, [r3, #32]
 800cce2:	1c9a      	adds	r2, r3, #2
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	621a      	str	r2, [r3, #32]
 800cce8:	e008      	b.n	800ccfc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	6a1b      	ldr	r3, [r3, #32]
 800ccee:	1c59      	adds	r1, r3, #1
 800ccf0:	687a      	ldr	r2, [r7, #4]
 800ccf2:	6211      	str	r1, [r2, #32]
 800ccf4:	781a      	ldrb	r2, [r3, #0]
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800cd00:	b29b      	uxth	r3, r3
 800cd02:	3b01      	subs	r3, #1
 800cd04:	b29b      	uxth	r3, r3
 800cd06:	687a      	ldr	r2, [r7, #4]
 800cd08:	4619      	mov	r1, r3
 800cd0a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d10f      	bne.n	800cd30 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	68da      	ldr	r2, [r3, #12]
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cd1e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	68da      	ldr	r2, [r3, #12]
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800cd2e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800cd30:	2300      	movs	r3, #0
 800cd32:	e000      	b.n	800cd36 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800cd34:	2302      	movs	r3, #2
  }
}
 800cd36:	4618      	mov	r0, r3
 800cd38:	3714      	adds	r7, #20
 800cd3a:	46bd      	mov	sp, r7
 800cd3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd40:	4770      	bx	lr

0800cd42 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cd42:	b580      	push	{r7, lr}
 800cd44:	b082      	sub	sp, #8
 800cd46:	af00      	add	r7, sp, #0
 800cd48:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	68da      	ldr	r2, [r3, #12]
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800cd58:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	2220      	movs	r2, #32
 800cd5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cd62:	6878      	ldr	r0, [r7, #4]
 800cd64:	f7ff fea6 	bl	800cab4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800cd68:	2300      	movs	r3, #0
}
 800cd6a:	4618      	mov	r0, r3
 800cd6c:	3708      	adds	r7, #8
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	bd80      	pop	{r7, pc}

0800cd72 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800cd72:	b580      	push	{r7, lr}
 800cd74:	b08c      	sub	sp, #48	@ 0x30
 800cd76:	af00      	add	r7, sp, #0
 800cd78:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800cd7e:	2300      	movs	r3, #0
 800cd80:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cd88:	b2db      	uxtb	r3, r3
 800cd8a:	2b22      	cmp	r3, #34	@ 0x22
 800cd8c:	f040 80aa 	bne.w	800cee4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	689b      	ldr	r3, [r3, #8]
 800cd94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cd98:	d115      	bne.n	800cdc6 <UART_Receive_IT+0x54>
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	691b      	ldr	r3, [r3, #16]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d111      	bne.n	800cdc6 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cda6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	685b      	ldr	r3, [r3, #4]
 800cdae:	b29b      	uxth	r3, r3
 800cdb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cdb4:	b29a      	uxth	r2, r3
 800cdb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdb8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdbe:	1c9a      	adds	r2, r3, #2
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	629a      	str	r2, [r3, #40]	@ 0x28
 800cdc4:	e024      	b.n	800ce10 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	689b      	ldr	r3, [r3, #8]
 800cdd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cdd4:	d007      	beq.n	800cde6 <UART_Receive_IT+0x74>
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	689b      	ldr	r3, [r3, #8]
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d10a      	bne.n	800cdf4 <UART_Receive_IT+0x82>
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	691b      	ldr	r3, [r3, #16]
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d106      	bne.n	800cdf4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	685b      	ldr	r3, [r3, #4]
 800cdec:	b2da      	uxtb	r2, r3
 800cdee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdf0:	701a      	strb	r2, [r3, #0]
 800cdf2:	e008      	b.n	800ce06 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	685b      	ldr	r3, [r3, #4]
 800cdfa:	b2db      	uxtb	r3, r3
 800cdfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ce00:	b2da      	uxtb	r2, r3
 800ce02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce04:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce0a:	1c5a      	adds	r2, r3, #1
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ce14:	b29b      	uxth	r3, r3
 800ce16:	3b01      	subs	r3, #1
 800ce18:	b29b      	uxth	r3, r3
 800ce1a:	687a      	ldr	r2, [r7, #4]
 800ce1c:	4619      	mov	r1, r3
 800ce1e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d15d      	bne.n	800cee0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	68da      	ldr	r2, [r3, #12]
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	f022 0220 	bic.w	r2, r2, #32
 800ce32:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	68da      	ldr	r2, [r3, #12]
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ce42:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	695a      	ldr	r2, [r3, #20]
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	f022 0201 	bic.w	r2, r2, #1
 800ce52:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2220      	movs	r2, #32
 800ce58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	2200      	movs	r2, #0
 800ce60:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce66:	2b01      	cmp	r3, #1
 800ce68:	d135      	bne.n	800ced6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	2200      	movs	r2, #0
 800ce6e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	330c      	adds	r3, #12
 800ce76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce78:	697b      	ldr	r3, [r7, #20]
 800ce7a:	e853 3f00 	ldrex	r3, [r3]
 800ce7e:	613b      	str	r3, [r7, #16]
   return(result);
 800ce80:	693b      	ldr	r3, [r7, #16]
 800ce82:	f023 0310 	bic.w	r3, r3, #16
 800ce86:	627b      	str	r3, [r7, #36]	@ 0x24
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	330c      	adds	r3, #12
 800ce8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce90:	623a      	str	r2, [r7, #32]
 800ce92:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce94:	69f9      	ldr	r1, [r7, #28]
 800ce96:	6a3a      	ldr	r2, [r7, #32]
 800ce98:	e841 2300 	strex	r3, r2, [r1]
 800ce9c:	61bb      	str	r3, [r7, #24]
   return(result);
 800ce9e:	69bb      	ldr	r3, [r7, #24]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d1e5      	bne.n	800ce70 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	f003 0310 	and.w	r3, r3, #16
 800ceae:	2b10      	cmp	r3, #16
 800ceb0:	d10a      	bne.n	800cec8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ceb2:	2300      	movs	r3, #0
 800ceb4:	60fb      	str	r3, [r7, #12]
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	60fb      	str	r3, [r7, #12]
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	685b      	ldr	r3, [r3, #4]
 800cec4:	60fb      	str	r3, [r7, #12]
 800cec6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800cecc:	4619      	mov	r1, r3
 800cece:	6878      	ldr	r0, [r7, #4]
 800ced0:	f7ff fe0e 	bl	800caf0 <HAL_UARTEx_RxEventCallback>
 800ced4:	e002      	b.n	800cedc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ced6:	6878      	ldr	r0, [r7, #4]
 800ced8:	f7ff fdf6 	bl	800cac8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800cedc:	2300      	movs	r3, #0
 800cede:	e002      	b.n	800cee6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800cee0:	2300      	movs	r3, #0
 800cee2:	e000      	b.n	800cee6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800cee4:	2302      	movs	r3, #2
  }
}
 800cee6:	4618      	mov	r0, r3
 800cee8:	3730      	adds	r7, #48	@ 0x30
 800ceea:	46bd      	mov	sp, r7
 800ceec:	bd80      	pop	{r7, pc}
	...

0800cef0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cef0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cef4:	b0c0      	sub	sp, #256	@ 0x100
 800cef6:	af00      	add	r7, sp, #0
 800cef8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cefc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	691b      	ldr	r3, [r3, #16]
 800cf04:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800cf08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cf0c:	68d9      	ldr	r1, [r3, #12]
 800cf0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cf12:	681a      	ldr	r2, [r3, #0]
 800cf14:	ea40 0301 	orr.w	r3, r0, r1
 800cf18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800cf1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cf1e:	689a      	ldr	r2, [r3, #8]
 800cf20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cf24:	691b      	ldr	r3, [r3, #16]
 800cf26:	431a      	orrs	r2, r3
 800cf28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cf2c:	695b      	ldr	r3, [r3, #20]
 800cf2e:	431a      	orrs	r2, r3
 800cf30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cf34:	69db      	ldr	r3, [r3, #28]
 800cf36:	4313      	orrs	r3, r2
 800cf38:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800cf3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	68db      	ldr	r3, [r3, #12]
 800cf44:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800cf48:	f021 010c 	bic.w	r1, r1, #12
 800cf4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cf50:	681a      	ldr	r2, [r3, #0]
 800cf52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800cf56:	430b      	orrs	r3, r1
 800cf58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800cf5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	695b      	ldr	r3, [r3, #20]
 800cf62:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800cf66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cf6a:	6999      	ldr	r1, [r3, #24]
 800cf6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cf70:	681a      	ldr	r2, [r3, #0]
 800cf72:	ea40 0301 	orr.w	r3, r0, r1
 800cf76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800cf78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cf7c:	681a      	ldr	r2, [r3, #0]
 800cf7e:	4b8f      	ldr	r3, [pc, #572]	@ (800d1bc <UART_SetConfig+0x2cc>)
 800cf80:	429a      	cmp	r2, r3
 800cf82:	d005      	beq.n	800cf90 <UART_SetConfig+0xa0>
 800cf84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cf88:	681a      	ldr	r2, [r3, #0]
 800cf8a:	4b8d      	ldr	r3, [pc, #564]	@ (800d1c0 <UART_SetConfig+0x2d0>)
 800cf8c:	429a      	cmp	r2, r3
 800cf8e:	d104      	bne.n	800cf9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800cf90:	f7fd fa76 	bl	800a480 <HAL_RCC_GetPCLK2Freq>
 800cf94:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800cf98:	e003      	b.n	800cfa2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800cf9a:	f7fd fa5d 	bl	800a458 <HAL_RCC_GetPCLK1Freq>
 800cf9e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cfa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cfa6:	69db      	ldr	r3, [r3, #28]
 800cfa8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cfac:	f040 810c 	bne.w	800d1c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800cfb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cfb4:	2200      	movs	r2, #0
 800cfb6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800cfba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800cfbe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800cfc2:	4622      	mov	r2, r4
 800cfc4:	462b      	mov	r3, r5
 800cfc6:	1891      	adds	r1, r2, r2
 800cfc8:	65b9      	str	r1, [r7, #88]	@ 0x58
 800cfca:	415b      	adcs	r3, r3
 800cfcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cfce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800cfd2:	4621      	mov	r1, r4
 800cfd4:	eb12 0801 	adds.w	r8, r2, r1
 800cfd8:	4629      	mov	r1, r5
 800cfda:	eb43 0901 	adc.w	r9, r3, r1
 800cfde:	f04f 0200 	mov.w	r2, #0
 800cfe2:	f04f 0300 	mov.w	r3, #0
 800cfe6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800cfea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800cfee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800cff2:	4690      	mov	r8, r2
 800cff4:	4699      	mov	r9, r3
 800cff6:	4623      	mov	r3, r4
 800cff8:	eb18 0303 	adds.w	r3, r8, r3
 800cffc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800d000:	462b      	mov	r3, r5
 800d002:	eb49 0303 	adc.w	r3, r9, r3
 800d006:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d00a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d00e:	685b      	ldr	r3, [r3, #4]
 800d010:	2200      	movs	r2, #0
 800d012:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800d016:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800d01a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800d01e:	460b      	mov	r3, r1
 800d020:	18db      	adds	r3, r3, r3
 800d022:	653b      	str	r3, [r7, #80]	@ 0x50
 800d024:	4613      	mov	r3, r2
 800d026:	eb42 0303 	adc.w	r3, r2, r3
 800d02a:	657b      	str	r3, [r7, #84]	@ 0x54
 800d02c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800d030:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800d034:	f7f3 fe08 	bl	8000c48 <__aeabi_uldivmod>
 800d038:	4602      	mov	r2, r0
 800d03a:	460b      	mov	r3, r1
 800d03c:	4b61      	ldr	r3, [pc, #388]	@ (800d1c4 <UART_SetConfig+0x2d4>)
 800d03e:	fba3 2302 	umull	r2, r3, r3, r2
 800d042:	095b      	lsrs	r3, r3, #5
 800d044:	011c      	lsls	r4, r3, #4
 800d046:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d04a:	2200      	movs	r2, #0
 800d04c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d050:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800d054:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800d058:	4642      	mov	r2, r8
 800d05a:	464b      	mov	r3, r9
 800d05c:	1891      	adds	r1, r2, r2
 800d05e:	64b9      	str	r1, [r7, #72]	@ 0x48
 800d060:	415b      	adcs	r3, r3
 800d062:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d064:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800d068:	4641      	mov	r1, r8
 800d06a:	eb12 0a01 	adds.w	sl, r2, r1
 800d06e:	4649      	mov	r1, r9
 800d070:	eb43 0b01 	adc.w	fp, r3, r1
 800d074:	f04f 0200 	mov.w	r2, #0
 800d078:	f04f 0300 	mov.w	r3, #0
 800d07c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d080:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800d084:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d088:	4692      	mov	sl, r2
 800d08a:	469b      	mov	fp, r3
 800d08c:	4643      	mov	r3, r8
 800d08e:	eb1a 0303 	adds.w	r3, sl, r3
 800d092:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d096:	464b      	mov	r3, r9
 800d098:	eb4b 0303 	adc.w	r3, fp, r3
 800d09c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800d0a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d0a4:	685b      	ldr	r3, [r3, #4]
 800d0a6:	2200      	movs	r2, #0
 800d0a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d0ac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800d0b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800d0b4:	460b      	mov	r3, r1
 800d0b6:	18db      	adds	r3, r3, r3
 800d0b8:	643b      	str	r3, [r7, #64]	@ 0x40
 800d0ba:	4613      	mov	r3, r2
 800d0bc:	eb42 0303 	adc.w	r3, r2, r3
 800d0c0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d0c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800d0c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800d0ca:	f7f3 fdbd 	bl	8000c48 <__aeabi_uldivmod>
 800d0ce:	4602      	mov	r2, r0
 800d0d0:	460b      	mov	r3, r1
 800d0d2:	4611      	mov	r1, r2
 800d0d4:	4b3b      	ldr	r3, [pc, #236]	@ (800d1c4 <UART_SetConfig+0x2d4>)
 800d0d6:	fba3 2301 	umull	r2, r3, r3, r1
 800d0da:	095b      	lsrs	r3, r3, #5
 800d0dc:	2264      	movs	r2, #100	@ 0x64
 800d0de:	fb02 f303 	mul.w	r3, r2, r3
 800d0e2:	1acb      	subs	r3, r1, r3
 800d0e4:	00db      	lsls	r3, r3, #3
 800d0e6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800d0ea:	4b36      	ldr	r3, [pc, #216]	@ (800d1c4 <UART_SetConfig+0x2d4>)
 800d0ec:	fba3 2302 	umull	r2, r3, r3, r2
 800d0f0:	095b      	lsrs	r3, r3, #5
 800d0f2:	005b      	lsls	r3, r3, #1
 800d0f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800d0f8:	441c      	add	r4, r3
 800d0fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d0fe:	2200      	movs	r2, #0
 800d100:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d104:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800d108:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800d10c:	4642      	mov	r2, r8
 800d10e:	464b      	mov	r3, r9
 800d110:	1891      	adds	r1, r2, r2
 800d112:	63b9      	str	r1, [r7, #56]	@ 0x38
 800d114:	415b      	adcs	r3, r3
 800d116:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d118:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800d11c:	4641      	mov	r1, r8
 800d11e:	1851      	adds	r1, r2, r1
 800d120:	6339      	str	r1, [r7, #48]	@ 0x30
 800d122:	4649      	mov	r1, r9
 800d124:	414b      	adcs	r3, r1
 800d126:	637b      	str	r3, [r7, #52]	@ 0x34
 800d128:	f04f 0200 	mov.w	r2, #0
 800d12c:	f04f 0300 	mov.w	r3, #0
 800d130:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800d134:	4659      	mov	r1, fp
 800d136:	00cb      	lsls	r3, r1, #3
 800d138:	4651      	mov	r1, sl
 800d13a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d13e:	4651      	mov	r1, sl
 800d140:	00ca      	lsls	r2, r1, #3
 800d142:	4610      	mov	r0, r2
 800d144:	4619      	mov	r1, r3
 800d146:	4603      	mov	r3, r0
 800d148:	4642      	mov	r2, r8
 800d14a:	189b      	adds	r3, r3, r2
 800d14c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d150:	464b      	mov	r3, r9
 800d152:	460a      	mov	r2, r1
 800d154:	eb42 0303 	adc.w	r3, r2, r3
 800d158:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d15c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d160:	685b      	ldr	r3, [r3, #4]
 800d162:	2200      	movs	r2, #0
 800d164:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d168:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800d16c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800d170:	460b      	mov	r3, r1
 800d172:	18db      	adds	r3, r3, r3
 800d174:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d176:	4613      	mov	r3, r2
 800d178:	eb42 0303 	adc.w	r3, r2, r3
 800d17c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d17e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800d182:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800d186:	f7f3 fd5f 	bl	8000c48 <__aeabi_uldivmod>
 800d18a:	4602      	mov	r2, r0
 800d18c:	460b      	mov	r3, r1
 800d18e:	4b0d      	ldr	r3, [pc, #52]	@ (800d1c4 <UART_SetConfig+0x2d4>)
 800d190:	fba3 1302 	umull	r1, r3, r3, r2
 800d194:	095b      	lsrs	r3, r3, #5
 800d196:	2164      	movs	r1, #100	@ 0x64
 800d198:	fb01 f303 	mul.w	r3, r1, r3
 800d19c:	1ad3      	subs	r3, r2, r3
 800d19e:	00db      	lsls	r3, r3, #3
 800d1a0:	3332      	adds	r3, #50	@ 0x32
 800d1a2:	4a08      	ldr	r2, [pc, #32]	@ (800d1c4 <UART_SetConfig+0x2d4>)
 800d1a4:	fba2 2303 	umull	r2, r3, r2, r3
 800d1a8:	095b      	lsrs	r3, r3, #5
 800d1aa:	f003 0207 	and.w	r2, r3, #7
 800d1ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	4422      	add	r2, r4
 800d1b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800d1b8:	e106      	b.n	800d3c8 <UART_SetConfig+0x4d8>
 800d1ba:	bf00      	nop
 800d1bc:	40011000 	.word	0x40011000
 800d1c0:	40011400 	.word	0x40011400
 800d1c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d1c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d1cc:	2200      	movs	r2, #0
 800d1ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d1d2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800d1d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800d1da:	4642      	mov	r2, r8
 800d1dc:	464b      	mov	r3, r9
 800d1de:	1891      	adds	r1, r2, r2
 800d1e0:	6239      	str	r1, [r7, #32]
 800d1e2:	415b      	adcs	r3, r3
 800d1e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800d1e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d1ea:	4641      	mov	r1, r8
 800d1ec:	1854      	adds	r4, r2, r1
 800d1ee:	4649      	mov	r1, r9
 800d1f0:	eb43 0501 	adc.w	r5, r3, r1
 800d1f4:	f04f 0200 	mov.w	r2, #0
 800d1f8:	f04f 0300 	mov.w	r3, #0
 800d1fc:	00eb      	lsls	r3, r5, #3
 800d1fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d202:	00e2      	lsls	r2, r4, #3
 800d204:	4614      	mov	r4, r2
 800d206:	461d      	mov	r5, r3
 800d208:	4643      	mov	r3, r8
 800d20a:	18e3      	adds	r3, r4, r3
 800d20c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d210:	464b      	mov	r3, r9
 800d212:	eb45 0303 	adc.w	r3, r5, r3
 800d216:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d21a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d21e:	685b      	ldr	r3, [r3, #4]
 800d220:	2200      	movs	r2, #0
 800d222:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d226:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800d22a:	f04f 0200 	mov.w	r2, #0
 800d22e:	f04f 0300 	mov.w	r3, #0
 800d232:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800d236:	4629      	mov	r1, r5
 800d238:	008b      	lsls	r3, r1, #2
 800d23a:	4621      	mov	r1, r4
 800d23c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d240:	4621      	mov	r1, r4
 800d242:	008a      	lsls	r2, r1, #2
 800d244:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800d248:	f7f3 fcfe 	bl	8000c48 <__aeabi_uldivmod>
 800d24c:	4602      	mov	r2, r0
 800d24e:	460b      	mov	r3, r1
 800d250:	4b60      	ldr	r3, [pc, #384]	@ (800d3d4 <UART_SetConfig+0x4e4>)
 800d252:	fba3 2302 	umull	r2, r3, r3, r2
 800d256:	095b      	lsrs	r3, r3, #5
 800d258:	011c      	lsls	r4, r3, #4
 800d25a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d25e:	2200      	movs	r2, #0
 800d260:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d264:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800d268:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800d26c:	4642      	mov	r2, r8
 800d26e:	464b      	mov	r3, r9
 800d270:	1891      	adds	r1, r2, r2
 800d272:	61b9      	str	r1, [r7, #24]
 800d274:	415b      	adcs	r3, r3
 800d276:	61fb      	str	r3, [r7, #28]
 800d278:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d27c:	4641      	mov	r1, r8
 800d27e:	1851      	adds	r1, r2, r1
 800d280:	6139      	str	r1, [r7, #16]
 800d282:	4649      	mov	r1, r9
 800d284:	414b      	adcs	r3, r1
 800d286:	617b      	str	r3, [r7, #20]
 800d288:	f04f 0200 	mov.w	r2, #0
 800d28c:	f04f 0300 	mov.w	r3, #0
 800d290:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800d294:	4659      	mov	r1, fp
 800d296:	00cb      	lsls	r3, r1, #3
 800d298:	4651      	mov	r1, sl
 800d29a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d29e:	4651      	mov	r1, sl
 800d2a0:	00ca      	lsls	r2, r1, #3
 800d2a2:	4610      	mov	r0, r2
 800d2a4:	4619      	mov	r1, r3
 800d2a6:	4603      	mov	r3, r0
 800d2a8:	4642      	mov	r2, r8
 800d2aa:	189b      	adds	r3, r3, r2
 800d2ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d2b0:	464b      	mov	r3, r9
 800d2b2:	460a      	mov	r2, r1
 800d2b4:	eb42 0303 	adc.w	r3, r2, r3
 800d2b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d2bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d2c0:	685b      	ldr	r3, [r3, #4]
 800d2c2:	2200      	movs	r2, #0
 800d2c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d2c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800d2c8:	f04f 0200 	mov.w	r2, #0
 800d2cc:	f04f 0300 	mov.w	r3, #0
 800d2d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800d2d4:	4649      	mov	r1, r9
 800d2d6:	008b      	lsls	r3, r1, #2
 800d2d8:	4641      	mov	r1, r8
 800d2da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d2de:	4641      	mov	r1, r8
 800d2e0:	008a      	lsls	r2, r1, #2
 800d2e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800d2e6:	f7f3 fcaf 	bl	8000c48 <__aeabi_uldivmod>
 800d2ea:	4602      	mov	r2, r0
 800d2ec:	460b      	mov	r3, r1
 800d2ee:	4611      	mov	r1, r2
 800d2f0:	4b38      	ldr	r3, [pc, #224]	@ (800d3d4 <UART_SetConfig+0x4e4>)
 800d2f2:	fba3 2301 	umull	r2, r3, r3, r1
 800d2f6:	095b      	lsrs	r3, r3, #5
 800d2f8:	2264      	movs	r2, #100	@ 0x64
 800d2fa:	fb02 f303 	mul.w	r3, r2, r3
 800d2fe:	1acb      	subs	r3, r1, r3
 800d300:	011b      	lsls	r3, r3, #4
 800d302:	3332      	adds	r3, #50	@ 0x32
 800d304:	4a33      	ldr	r2, [pc, #204]	@ (800d3d4 <UART_SetConfig+0x4e4>)
 800d306:	fba2 2303 	umull	r2, r3, r2, r3
 800d30a:	095b      	lsrs	r3, r3, #5
 800d30c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d310:	441c      	add	r4, r3
 800d312:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d316:	2200      	movs	r2, #0
 800d318:	673b      	str	r3, [r7, #112]	@ 0x70
 800d31a:	677a      	str	r2, [r7, #116]	@ 0x74
 800d31c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800d320:	4642      	mov	r2, r8
 800d322:	464b      	mov	r3, r9
 800d324:	1891      	adds	r1, r2, r2
 800d326:	60b9      	str	r1, [r7, #8]
 800d328:	415b      	adcs	r3, r3
 800d32a:	60fb      	str	r3, [r7, #12]
 800d32c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d330:	4641      	mov	r1, r8
 800d332:	1851      	adds	r1, r2, r1
 800d334:	6039      	str	r1, [r7, #0]
 800d336:	4649      	mov	r1, r9
 800d338:	414b      	adcs	r3, r1
 800d33a:	607b      	str	r3, [r7, #4]
 800d33c:	f04f 0200 	mov.w	r2, #0
 800d340:	f04f 0300 	mov.w	r3, #0
 800d344:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800d348:	4659      	mov	r1, fp
 800d34a:	00cb      	lsls	r3, r1, #3
 800d34c:	4651      	mov	r1, sl
 800d34e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d352:	4651      	mov	r1, sl
 800d354:	00ca      	lsls	r2, r1, #3
 800d356:	4610      	mov	r0, r2
 800d358:	4619      	mov	r1, r3
 800d35a:	4603      	mov	r3, r0
 800d35c:	4642      	mov	r2, r8
 800d35e:	189b      	adds	r3, r3, r2
 800d360:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d362:	464b      	mov	r3, r9
 800d364:	460a      	mov	r2, r1
 800d366:	eb42 0303 	adc.w	r3, r2, r3
 800d36a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d36c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d370:	685b      	ldr	r3, [r3, #4]
 800d372:	2200      	movs	r2, #0
 800d374:	663b      	str	r3, [r7, #96]	@ 0x60
 800d376:	667a      	str	r2, [r7, #100]	@ 0x64
 800d378:	f04f 0200 	mov.w	r2, #0
 800d37c:	f04f 0300 	mov.w	r3, #0
 800d380:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800d384:	4649      	mov	r1, r9
 800d386:	008b      	lsls	r3, r1, #2
 800d388:	4641      	mov	r1, r8
 800d38a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d38e:	4641      	mov	r1, r8
 800d390:	008a      	lsls	r2, r1, #2
 800d392:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800d396:	f7f3 fc57 	bl	8000c48 <__aeabi_uldivmod>
 800d39a:	4602      	mov	r2, r0
 800d39c:	460b      	mov	r3, r1
 800d39e:	4b0d      	ldr	r3, [pc, #52]	@ (800d3d4 <UART_SetConfig+0x4e4>)
 800d3a0:	fba3 1302 	umull	r1, r3, r3, r2
 800d3a4:	095b      	lsrs	r3, r3, #5
 800d3a6:	2164      	movs	r1, #100	@ 0x64
 800d3a8:	fb01 f303 	mul.w	r3, r1, r3
 800d3ac:	1ad3      	subs	r3, r2, r3
 800d3ae:	011b      	lsls	r3, r3, #4
 800d3b0:	3332      	adds	r3, #50	@ 0x32
 800d3b2:	4a08      	ldr	r2, [pc, #32]	@ (800d3d4 <UART_SetConfig+0x4e4>)
 800d3b4:	fba2 2303 	umull	r2, r3, r2, r3
 800d3b8:	095b      	lsrs	r3, r3, #5
 800d3ba:	f003 020f 	and.w	r2, r3, #15
 800d3be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	4422      	add	r2, r4
 800d3c6:	609a      	str	r2, [r3, #8]
}
 800d3c8:	bf00      	nop
 800d3ca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800d3ce:	46bd      	mov	sp, r7
 800d3d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d3d4:	51eb851f 	.word	0x51eb851f

0800d3d8 <__cvt>:
 800d3d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d3dc:	ec57 6b10 	vmov	r6, r7, d0
 800d3e0:	2f00      	cmp	r7, #0
 800d3e2:	460c      	mov	r4, r1
 800d3e4:	4619      	mov	r1, r3
 800d3e6:	463b      	mov	r3, r7
 800d3e8:	bfbb      	ittet	lt
 800d3ea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d3ee:	461f      	movlt	r7, r3
 800d3f0:	2300      	movge	r3, #0
 800d3f2:	232d      	movlt	r3, #45	@ 0x2d
 800d3f4:	700b      	strb	r3, [r1, #0]
 800d3f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d3f8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d3fc:	4691      	mov	r9, r2
 800d3fe:	f023 0820 	bic.w	r8, r3, #32
 800d402:	bfbc      	itt	lt
 800d404:	4632      	movlt	r2, r6
 800d406:	4616      	movlt	r6, r2
 800d408:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d40c:	d005      	beq.n	800d41a <__cvt+0x42>
 800d40e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d412:	d100      	bne.n	800d416 <__cvt+0x3e>
 800d414:	3401      	adds	r4, #1
 800d416:	2102      	movs	r1, #2
 800d418:	e000      	b.n	800d41c <__cvt+0x44>
 800d41a:	2103      	movs	r1, #3
 800d41c:	ab03      	add	r3, sp, #12
 800d41e:	9301      	str	r3, [sp, #4]
 800d420:	ab02      	add	r3, sp, #8
 800d422:	9300      	str	r3, [sp, #0]
 800d424:	ec47 6b10 	vmov	d0, r6, r7
 800d428:	4653      	mov	r3, sl
 800d42a:	4622      	mov	r2, r4
 800d42c:	f000 ffb4 	bl	800e398 <_dtoa_r>
 800d430:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d434:	4605      	mov	r5, r0
 800d436:	d119      	bne.n	800d46c <__cvt+0x94>
 800d438:	f019 0f01 	tst.w	r9, #1
 800d43c:	d00e      	beq.n	800d45c <__cvt+0x84>
 800d43e:	eb00 0904 	add.w	r9, r0, r4
 800d442:	2200      	movs	r2, #0
 800d444:	2300      	movs	r3, #0
 800d446:	4630      	mov	r0, r6
 800d448:	4639      	mov	r1, r7
 800d44a:	f7f3 fb3d 	bl	8000ac8 <__aeabi_dcmpeq>
 800d44e:	b108      	cbz	r0, 800d454 <__cvt+0x7c>
 800d450:	f8cd 900c 	str.w	r9, [sp, #12]
 800d454:	2230      	movs	r2, #48	@ 0x30
 800d456:	9b03      	ldr	r3, [sp, #12]
 800d458:	454b      	cmp	r3, r9
 800d45a:	d31e      	bcc.n	800d49a <__cvt+0xc2>
 800d45c:	9b03      	ldr	r3, [sp, #12]
 800d45e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d460:	1b5b      	subs	r3, r3, r5
 800d462:	4628      	mov	r0, r5
 800d464:	6013      	str	r3, [r2, #0]
 800d466:	b004      	add	sp, #16
 800d468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d46c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d470:	eb00 0904 	add.w	r9, r0, r4
 800d474:	d1e5      	bne.n	800d442 <__cvt+0x6a>
 800d476:	7803      	ldrb	r3, [r0, #0]
 800d478:	2b30      	cmp	r3, #48	@ 0x30
 800d47a:	d10a      	bne.n	800d492 <__cvt+0xba>
 800d47c:	2200      	movs	r2, #0
 800d47e:	2300      	movs	r3, #0
 800d480:	4630      	mov	r0, r6
 800d482:	4639      	mov	r1, r7
 800d484:	f7f3 fb20 	bl	8000ac8 <__aeabi_dcmpeq>
 800d488:	b918      	cbnz	r0, 800d492 <__cvt+0xba>
 800d48a:	f1c4 0401 	rsb	r4, r4, #1
 800d48e:	f8ca 4000 	str.w	r4, [sl]
 800d492:	f8da 3000 	ldr.w	r3, [sl]
 800d496:	4499      	add	r9, r3
 800d498:	e7d3      	b.n	800d442 <__cvt+0x6a>
 800d49a:	1c59      	adds	r1, r3, #1
 800d49c:	9103      	str	r1, [sp, #12]
 800d49e:	701a      	strb	r2, [r3, #0]
 800d4a0:	e7d9      	b.n	800d456 <__cvt+0x7e>

0800d4a2 <__exponent>:
 800d4a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d4a4:	2900      	cmp	r1, #0
 800d4a6:	bfba      	itte	lt
 800d4a8:	4249      	neglt	r1, r1
 800d4aa:	232d      	movlt	r3, #45	@ 0x2d
 800d4ac:	232b      	movge	r3, #43	@ 0x2b
 800d4ae:	2909      	cmp	r1, #9
 800d4b0:	7002      	strb	r2, [r0, #0]
 800d4b2:	7043      	strb	r3, [r0, #1]
 800d4b4:	dd29      	ble.n	800d50a <__exponent+0x68>
 800d4b6:	f10d 0307 	add.w	r3, sp, #7
 800d4ba:	461d      	mov	r5, r3
 800d4bc:	270a      	movs	r7, #10
 800d4be:	461a      	mov	r2, r3
 800d4c0:	fbb1 f6f7 	udiv	r6, r1, r7
 800d4c4:	fb07 1416 	mls	r4, r7, r6, r1
 800d4c8:	3430      	adds	r4, #48	@ 0x30
 800d4ca:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d4ce:	460c      	mov	r4, r1
 800d4d0:	2c63      	cmp	r4, #99	@ 0x63
 800d4d2:	f103 33ff 	add.w	r3, r3, #4294967295
 800d4d6:	4631      	mov	r1, r6
 800d4d8:	dcf1      	bgt.n	800d4be <__exponent+0x1c>
 800d4da:	3130      	adds	r1, #48	@ 0x30
 800d4dc:	1e94      	subs	r4, r2, #2
 800d4de:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d4e2:	1c41      	adds	r1, r0, #1
 800d4e4:	4623      	mov	r3, r4
 800d4e6:	42ab      	cmp	r3, r5
 800d4e8:	d30a      	bcc.n	800d500 <__exponent+0x5e>
 800d4ea:	f10d 0309 	add.w	r3, sp, #9
 800d4ee:	1a9b      	subs	r3, r3, r2
 800d4f0:	42ac      	cmp	r4, r5
 800d4f2:	bf88      	it	hi
 800d4f4:	2300      	movhi	r3, #0
 800d4f6:	3302      	adds	r3, #2
 800d4f8:	4403      	add	r3, r0
 800d4fa:	1a18      	subs	r0, r3, r0
 800d4fc:	b003      	add	sp, #12
 800d4fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d500:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d504:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d508:	e7ed      	b.n	800d4e6 <__exponent+0x44>
 800d50a:	2330      	movs	r3, #48	@ 0x30
 800d50c:	3130      	adds	r1, #48	@ 0x30
 800d50e:	7083      	strb	r3, [r0, #2]
 800d510:	70c1      	strb	r1, [r0, #3]
 800d512:	1d03      	adds	r3, r0, #4
 800d514:	e7f1      	b.n	800d4fa <__exponent+0x58>
	...

0800d518 <_printf_float>:
 800d518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d51c:	b08d      	sub	sp, #52	@ 0x34
 800d51e:	460c      	mov	r4, r1
 800d520:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d524:	4616      	mov	r6, r2
 800d526:	461f      	mov	r7, r3
 800d528:	4605      	mov	r5, r0
 800d52a:	f000 fe25 	bl	800e178 <_localeconv_r>
 800d52e:	6803      	ldr	r3, [r0, #0]
 800d530:	9304      	str	r3, [sp, #16]
 800d532:	4618      	mov	r0, r3
 800d534:	f7f2 fe9c 	bl	8000270 <strlen>
 800d538:	2300      	movs	r3, #0
 800d53a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d53c:	f8d8 3000 	ldr.w	r3, [r8]
 800d540:	9005      	str	r0, [sp, #20]
 800d542:	3307      	adds	r3, #7
 800d544:	f023 0307 	bic.w	r3, r3, #7
 800d548:	f103 0208 	add.w	r2, r3, #8
 800d54c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d550:	f8d4 b000 	ldr.w	fp, [r4]
 800d554:	f8c8 2000 	str.w	r2, [r8]
 800d558:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d55c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d560:	9307      	str	r3, [sp, #28]
 800d562:	f8cd 8018 	str.w	r8, [sp, #24]
 800d566:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d56a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d56e:	4b9c      	ldr	r3, [pc, #624]	@ (800d7e0 <_printf_float+0x2c8>)
 800d570:	f04f 32ff 	mov.w	r2, #4294967295
 800d574:	f7f3 fada 	bl	8000b2c <__aeabi_dcmpun>
 800d578:	bb70      	cbnz	r0, 800d5d8 <_printf_float+0xc0>
 800d57a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d57e:	4b98      	ldr	r3, [pc, #608]	@ (800d7e0 <_printf_float+0x2c8>)
 800d580:	f04f 32ff 	mov.w	r2, #4294967295
 800d584:	f7f3 fab4 	bl	8000af0 <__aeabi_dcmple>
 800d588:	bb30      	cbnz	r0, 800d5d8 <_printf_float+0xc0>
 800d58a:	2200      	movs	r2, #0
 800d58c:	2300      	movs	r3, #0
 800d58e:	4640      	mov	r0, r8
 800d590:	4649      	mov	r1, r9
 800d592:	f7f3 faa3 	bl	8000adc <__aeabi_dcmplt>
 800d596:	b110      	cbz	r0, 800d59e <_printf_float+0x86>
 800d598:	232d      	movs	r3, #45	@ 0x2d
 800d59a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d59e:	4a91      	ldr	r2, [pc, #580]	@ (800d7e4 <_printf_float+0x2cc>)
 800d5a0:	4b91      	ldr	r3, [pc, #580]	@ (800d7e8 <_printf_float+0x2d0>)
 800d5a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d5a6:	bf8c      	ite	hi
 800d5a8:	4690      	movhi	r8, r2
 800d5aa:	4698      	movls	r8, r3
 800d5ac:	2303      	movs	r3, #3
 800d5ae:	6123      	str	r3, [r4, #16]
 800d5b0:	f02b 0304 	bic.w	r3, fp, #4
 800d5b4:	6023      	str	r3, [r4, #0]
 800d5b6:	f04f 0900 	mov.w	r9, #0
 800d5ba:	9700      	str	r7, [sp, #0]
 800d5bc:	4633      	mov	r3, r6
 800d5be:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d5c0:	4621      	mov	r1, r4
 800d5c2:	4628      	mov	r0, r5
 800d5c4:	f000 f9d2 	bl	800d96c <_printf_common>
 800d5c8:	3001      	adds	r0, #1
 800d5ca:	f040 808d 	bne.w	800d6e8 <_printf_float+0x1d0>
 800d5ce:	f04f 30ff 	mov.w	r0, #4294967295
 800d5d2:	b00d      	add	sp, #52	@ 0x34
 800d5d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5d8:	4642      	mov	r2, r8
 800d5da:	464b      	mov	r3, r9
 800d5dc:	4640      	mov	r0, r8
 800d5de:	4649      	mov	r1, r9
 800d5e0:	f7f3 faa4 	bl	8000b2c <__aeabi_dcmpun>
 800d5e4:	b140      	cbz	r0, 800d5f8 <_printf_float+0xe0>
 800d5e6:	464b      	mov	r3, r9
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	bfbc      	itt	lt
 800d5ec:	232d      	movlt	r3, #45	@ 0x2d
 800d5ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d5f2:	4a7e      	ldr	r2, [pc, #504]	@ (800d7ec <_printf_float+0x2d4>)
 800d5f4:	4b7e      	ldr	r3, [pc, #504]	@ (800d7f0 <_printf_float+0x2d8>)
 800d5f6:	e7d4      	b.n	800d5a2 <_printf_float+0x8a>
 800d5f8:	6863      	ldr	r3, [r4, #4]
 800d5fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d5fe:	9206      	str	r2, [sp, #24]
 800d600:	1c5a      	adds	r2, r3, #1
 800d602:	d13b      	bne.n	800d67c <_printf_float+0x164>
 800d604:	2306      	movs	r3, #6
 800d606:	6063      	str	r3, [r4, #4]
 800d608:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d60c:	2300      	movs	r3, #0
 800d60e:	6022      	str	r2, [r4, #0]
 800d610:	9303      	str	r3, [sp, #12]
 800d612:	ab0a      	add	r3, sp, #40	@ 0x28
 800d614:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d618:	ab09      	add	r3, sp, #36	@ 0x24
 800d61a:	9300      	str	r3, [sp, #0]
 800d61c:	6861      	ldr	r1, [r4, #4]
 800d61e:	ec49 8b10 	vmov	d0, r8, r9
 800d622:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d626:	4628      	mov	r0, r5
 800d628:	f7ff fed6 	bl	800d3d8 <__cvt>
 800d62c:	9b06      	ldr	r3, [sp, #24]
 800d62e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d630:	2b47      	cmp	r3, #71	@ 0x47
 800d632:	4680      	mov	r8, r0
 800d634:	d129      	bne.n	800d68a <_printf_float+0x172>
 800d636:	1cc8      	adds	r0, r1, #3
 800d638:	db02      	blt.n	800d640 <_printf_float+0x128>
 800d63a:	6863      	ldr	r3, [r4, #4]
 800d63c:	4299      	cmp	r1, r3
 800d63e:	dd41      	ble.n	800d6c4 <_printf_float+0x1ac>
 800d640:	f1aa 0a02 	sub.w	sl, sl, #2
 800d644:	fa5f fa8a 	uxtb.w	sl, sl
 800d648:	3901      	subs	r1, #1
 800d64a:	4652      	mov	r2, sl
 800d64c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d650:	9109      	str	r1, [sp, #36]	@ 0x24
 800d652:	f7ff ff26 	bl	800d4a2 <__exponent>
 800d656:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d658:	1813      	adds	r3, r2, r0
 800d65a:	2a01      	cmp	r2, #1
 800d65c:	4681      	mov	r9, r0
 800d65e:	6123      	str	r3, [r4, #16]
 800d660:	dc02      	bgt.n	800d668 <_printf_float+0x150>
 800d662:	6822      	ldr	r2, [r4, #0]
 800d664:	07d2      	lsls	r2, r2, #31
 800d666:	d501      	bpl.n	800d66c <_printf_float+0x154>
 800d668:	3301      	adds	r3, #1
 800d66a:	6123      	str	r3, [r4, #16]
 800d66c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d670:	2b00      	cmp	r3, #0
 800d672:	d0a2      	beq.n	800d5ba <_printf_float+0xa2>
 800d674:	232d      	movs	r3, #45	@ 0x2d
 800d676:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d67a:	e79e      	b.n	800d5ba <_printf_float+0xa2>
 800d67c:	9a06      	ldr	r2, [sp, #24]
 800d67e:	2a47      	cmp	r2, #71	@ 0x47
 800d680:	d1c2      	bne.n	800d608 <_printf_float+0xf0>
 800d682:	2b00      	cmp	r3, #0
 800d684:	d1c0      	bne.n	800d608 <_printf_float+0xf0>
 800d686:	2301      	movs	r3, #1
 800d688:	e7bd      	b.n	800d606 <_printf_float+0xee>
 800d68a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d68e:	d9db      	bls.n	800d648 <_printf_float+0x130>
 800d690:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d694:	d118      	bne.n	800d6c8 <_printf_float+0x1b0>
 800d696:	2900      	cmp	r1, #0
 800d698:	6863      	ldr	r3, [r4, #4]
 800d69a:	dd0b      	ble.n	800d6b4 <_printf_float+0x19c>
 800d69c:	6121      	str	r1, [r4, #16]
 800d69e:	b913      	cbnz	r3, 800d6a6 <_printf_float+0x18e>
 800d6a0:	6822      	ldr	r2, [r4, #0]
 800d6a2:	07d0      	lsls	r0, r2, #31
 800d6a4:	d502      	bpl.n	800d6ac <_printf_float+0x194>
 800d6a6:	3301      	adds	r3, #1
 800d6a8:	440b      	add	r3, r1
 800d6aa:	6123      	str	r3, [r4, #16]
 800d6ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d6ae:	f04f 0900 	mov.w	r9, #0
 800d6b2:	e7db      	b.n	800d66c <_printf_float+0x154>
 800d6b4:	b913      	cbnz	r3, 800d6bc <_printf_float+0x1a4>
 800d6b6:	6822      	ldr	r2, [r4, #0]
 800d6b8:	07d2      	lsls	r2, r2, #31
 800d6ba:	d501      	bpl.n	800d6c0 <_printf_float+0x1a8>
 800d6bc:	3302      	adds	r3, #2
 800d6be:	e7f4      	b.n	800d6aa <_printf_float+0x192>
 800d6c0:	2301      	movs	r3, #1
 800d6c2:	e7f2      	b.n	800d6aa <_printf_float+0x192>
 800d6c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d6c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d6ca:	4299      	cmp	r1, r3
 800d6cc:	db05      	blt.n	800d6da <_printf_float+0x1c2>
 800d6ce:	6823      	ldr	r3, [r4, #0]
 800d6d0:	6121      	str	r1, [r4, #16]
 800d6d2:	07d8      	lsls	r0, r3, #31
 800d6d4:	d5ea      	bpl.n	800d6ac <_printf_float+0x194>
 800d6d6:	1c4b      	adds	r3, r1, #1
 800d6d8:	e7e7      	b.n	800d6aa <_printf_float+0x192>
 800d6da:	2900      	cmp	r1, #0
 800d6dc:	bfd4      	ite	le
 800d6de:	f1c1 0202 	rsble	r2, r1, #2
 800d6e2:	2201      	movgt	r2, #1
 800d6e4:	4413      	add	r3, r2
 800d6e6:	e7e0      	b.n	800d6aa <_printf_float+0x192>
 800d6e8:	6823      	ldr	r3, [r4, #0]
 800d6ea:	055a      	lsls	r2, r3, #21
 800d6ec:	d407      	bmi.n	800d6fe <_printf_float+0x1e6>
 800d6ee:	6923      	ldr	r3, [r4, #16]
 800d6f0:	4642      	mov	r2, r8
 800d6f2:	4631      	mov	r1, r6
 800d6f4:	4628      	mov	r0, r5
 800d6f6:	47b8      	blx	r7
 800d6f8:	3001      	adds	r0, #1
 800d6fa:	d12b      	bne.n	800d754 <_printf_float+0x23c>
 800d6fc:	e767      	b.n	800d5ce <_printf_float+0xb6>
 800d6fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d702:	f240 80dd 	bls.w	800d8c0 <_printf_float+0x3a8>
 800d706:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d70a:	2200      	movs	r2, #0
 800d70c:	2300      	movs	r3, #0
 800d70e:	f7f3 f9db 	bl	8000ac8 <__aeabi_dcmpeq>
 800d712:	2800      	cmp	r0, #0
 800d714:	d033      	beq.n	800d77e <_printf_float+0x266>
 800d716:	4a37      	ldr	r2, [pc, #220]	@ (800d7f4 <_printf_float+0x2dc>)
 800d718:	2301      	movs	r3, #1
 800d71a:	4631      	mov	r1, r6
 800d71c:	4628      	mov	r0, r5
 800d71e:	47b8      	blx	r7
 800d720:	3001      	adds	r0, #1
 800d722:	f43f af54 	beq.w	800d5ce <_printf_float+0xb6>
 800d726:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d72a:	4543      	cmp	r3, r8
 800d72c:	db02      	blt.n	800d734 <_printf_float+0x21c>
 800d72e:	6823      	ldr	r3, [r4, #0]
 800d730:	07d8      	lsls	r0, r3, #31
 800d732:	d50f      	bpl.n	800d754 <_printf_float+0x23c>
 800d734:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d738:	4631      	mov	r1, r6
 800d73a:	4628      	mov	r0, r5
 800d73c:	47b8      	blx	r7
 800d73e:	3001      	adds	r0, #1
 800d740:	f43f af45 	beq.w	800d5ce <_printf_float+0xb6>
 800d744:	f04f 0900 	mov.w	r9, #0
 800d748:	f108 38ff 	add.w	r8, r8, #4294967295
 800d74c:	f104 0a1a 	add.w	sl, r4, #26
 800d750:	45c8      	cmp	r8, r9
 800d752:	dc09      	bgt.n	800d768 <_printf_float+0x250>
 800d754:	6823      	ldr	r3, [r4, #0]
 800d756:	079b      	lsls	r3, r3, #30
 800d758:	f100 8103 	bmi.w	800d962 <_printf_float+0x44a>
 800d75c:	68e0      	ldr	r0, [r4, #12]
 800d75e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d760:	4298      	cmp	r0, r3
 800d762:	bfb8      	it	lt
 800d764:	4618      	movlt	r0, r3
 800d766:	e734      	b.n	800d5d2 <_printf_float+0xba>
 800d768:	2301      	movs	r3, #1
 800d76a:	4652      	mov	r2, sl
 800d76c:	4631      	mov	r1, r6
 800d76e:	4628      	mov	r0, r5
 800d770:	47b8      	blx	r7
 800d772:	3001      	adds	r0, #1
 800d774:	f43f af2b 	beq.w	800d5ce <_printf_float+0xb6>
 800d778:	f109 0901 	add.w	r9, r9, #1
 800d77c:	e7e8      	b.n	800d750 <_printf_float+0x238>
 800d77e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d780:	2b00      	cmp	r3, #0
 800d782:	dc39      	bgt.n	800d7f8 <_printf_float+0x2e0>
 800d784:	4a1b      	ldr	r2, [pc, #108]	@ (800d7f4 <_printf_float+0x2dc>)
 800d786:	2301      	movs	r3, #1
 800d788:	4631      	mov	r1, r6
 800d78a:	4628      	mov	r0, r5
 800d78c:	47b8      	blx	r7
 800d78e:	3001      	adds	r0, #1
 800d790:	f43f af1d 	beq.w	800d5ce <_printf_float+0xb6>
 800d794:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d798:	ea59 0303 	orrs.w	r3, r9, r3
 800d79c:	d102      	bne.n	800d7a4 <_printf_float+0x28c>
 800d79e:	6823      	ldr	r3, [r4, #0]
 800d7a0:	07d9      	lsls	r1, r3, #31
 800d7a2:	d5d7      	bpl.n	800d754 <_printf_float+0x23c>
 800d7a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d7a8:	4631      	mov	r1, r6
 800d7aa:	4628      	mov	r0, r5
 800d7ac:	47b8      	blx	r7
 800d7ae:	3001      	adds	r0, #1
 800d7b0:	f43f af0d 	beq.w	800d5ce <_printf_float+0xb6>
 800d7b4:	f04f 0a00 	mov.w	sl, #0
 800d7b8:	f104 0b1a 	add.w	fp, r4, #26
 800d7bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7be:	425b      	negs	r3, r3
 800d7c0:	4553      	cmp	r3, sl
 800d7c2:	dc01      	bgt.n	800d7c8 <_printf_float+0x2b0>
 800d7c4:	464b      	mov	r3, r9
 800d7c6:	e793      	b.n	800d6f0 <_printf_float+0x1d8>
 800d7c8:	2301      	movs	r3, #1
 800d7ca:	465a      	mov	r2, fp
 800d7cc:	4631      	mov	r1, r6
 800d7ce:	4628      	mov	r0, r5
 800d7d0:	47b8      	blx	r7
 800d7d2:	3001      	adds	r0, #1
 800d7d4:	f43f aefb 	beq.w	800d5ce <_printf_float+0xb6>
 800d7d8:	f10a 0a01 	add.w	sl, sl, #1
 800d7dc:	e7ee      	b.n	800d7bc <_printf_float+0x2a4>
 800d7de:	bf00      	nop
 800d7e0:	7fefffff 	.word	0x7fefffff
 800d7e4:	08011280 	.word	0x08011280
 800d7e8:	0801127c 	.word	0x0801127c
 800d7ec:	08011288 	.word	0x08011288
 800d7f0:	08011284 	.word	0x08011284
 800d7f4:	0801128c 	.word	0x0801128c
 800d7f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d7fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d7fe:	4553      	cmp	r3, sl
 800d800:	bfa8      	it	ge
 800d802:	4653      	movge	r3, sl
 800d804:	2b00      	cmp	r3, #0
 800d806:	4699      	mov	r9, r3
 800d808:	dc36      	bgt.n	800d878 <_printf_float+0x360>
 800d80a:	f04f 0b00 	mov.w	fp, #0
 800d80e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d812:	f104 021a 	add.w	r2, r4, #26
 800d816:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d818:	9306      	str	r3, [sp, #24]
 800d81a:	eba3 0309 	sub.w	r3, r3, r9
 800d81e:	455b      	cmp	r3, fp
 800d820:	dc31      	bgt.n	800d886 <_printf_float+0x36e>
 800d822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d824:	459a      	cmp	sl, r3
 800d826:	dc3a      	bgt.n	800d89e <_printf_float+0x386>
 800d828:	6823      	ldr	r3, [r4, #0]
 800d82a:	07da      	lsls	r2, r3, #31
 800d82c:	d437      	bmi.n	800d89e <_printf_float+0x386>
 800d82e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d830:	ebaa 0903 	sub.w	r9, sl, r3
 800d834:	9b06      	ldr	r3, [sp, #24]
 800d836:	ebaa 0303 	sub.w	r3, sl, r3
 800d83a:	4599      	cmp	r9, r3
 800d83c:	bfa8      	it	ge
 800d83e:	4699      	movge	r9, r3
 800d840:	f1b9 0f00 	cmp.w	r9, #0
 800d844:	dc33      	bgt.n	800d8ae <_printf_float+0x396>
 800d846:	f04f 0800 	mov.w	r8, #0
 800d84a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d84e:	f104 0b1a 	add.w	fp, r4, #26
 800d852:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d854:	ebaa 0303 	sub.w	r3, sl, r3
 800d858:	eba3 0309 	sub.w	r3, r3, r9
 800d85c:	4543      	cmp	r3, r8
 800d85e:	f77f af79 	ble.w	800d754 <_printf_float+0x23c>
 800d862:	2301      	movs	r3, #1
 800d864:	465a      	mov	r2, fp
 800d866:	4631      	mov	r1, r6
 800d868:	4628      	mov	r0, r5
 800d86a:	47b8      	blx	r7
 800d86c:	3001      	adds	r0, #1
 800d86e:	f43f aeae 	beq.w	800d5ce <_printf_float+0xb6>
 800d872:	f108 0801 	add.w	r8, r8, #1
 800d876:	e7ec      	b.n	800d852 <_printf_float+0x33a>
 800d878:	4642      	mov	r2, r8
 800d87a:	4631      	mov	r1, r6
 800d87c:	4628      	mov	r0, r5
 800d87e:	47b8      	blx	r7
 800d880:	3001      	adds	r0, #1
 800d882:	d1c2      	bne.n	800d80a <_printf_float+0x2f2>
 800d884:	e6a3      	b.n	800d5ce <_printf_float+0xb6>
 800d886:	2301      	movs	r3, #1
 800d888:	4631      	mov	r1, r6
 800d88a:	4628      	mov	r0, r5
 800d88c:	9206      	str	r2, [sp, #24]
 800d88e:	47b8      	blx	r7
 800d890:	3001      	adds	r0, #1
 800d892:	f43f ae9c 	beq.w	800d5ce <_printf_float+0xb6>
 800d896:	9a06      	ldr	r2, [sp, #24]
 800d898:	f10b 0b01 	add.w	fp, fp, #1
 800d89c:	e7bb      	b.n	800d816 <_printf_float+0x2fe>
 800d89e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d8a2:	4631      	mov	r1, r6
 800d8a4:	4628      	mov	r0, r5
 800d8a6:	47b8      	blx	r7
 800d8a8:	3001      	adds	r0, #1
 800d8aa:	d1c0      	bne.n	800d82e <_printf_float+0x316>
 800d8ac:	e68f      	b.n	800d5ce <_printf_float+0xb6>
 800d8ae:	9a06      	ldr	r2, [sp, #24]
 800d8b0:	464b      	mov	r3, r9
 800d8b2:	4442      	add	r2, r8
 800d8b4:	4631      	mov	r1, r6
 800d8b6:	4628      	mov	r0, r5
 800d8b8:	47b8      	blx	r7
 800d8ba:	3001      	adds	r0, #1
 800d8bc:	d1c3      	bne.n	800d846 <_printf_float+0x32e>
 800d8be:	e686      	b.n	800d5ce <_printf_float+0xb6>
 800d8c0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d8c4:	f1ba 0f01 	cmp.w	sl, #1
 800d8c8:	dc01      	bgt.n	800d8ce <_printf_float+0x3b6>
 800d8ca:	07db      	lsls	r3, r3, #31
 800d8cc:	d536      	bpl.n	800d93c <_printf_float+0x424>
 800d8ce:	2301      	movs	r3, #1
 800d8d0:	4642      	mov	r2, r8
 800d8d2:	4631      	mov	r1, r6
 800d8d4:	4628      	mov	r0, r5
 800d8d6:	47b8      	blx	r7
 800d8d8:	3001      	adds	r0, #1
 800d8da:	f43f ae78 	beq.w	800d5ce <_printf_float+0xb6>
 800d8de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d8e2:	4631      	mov	r1, r6
 800d8e4:	4628      	mov	r0, r5
 800d8e6:	47b8      	blx	r7
 800d8e8:	3001      	adds	r0, #1
 800d8ea:	f43f ae70 	beq.w	800d5ce <_printf_float+0xb6>
 800d8ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d8f2:	2200      	movs	r2, #0
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d8fa:	f7f3 f8e5 	bl	8000ac8 <__aeabi_dcmpeq>
 800d8fe:	b9c0      	cbnz	r0, 800d932 <_printf_float+0x41a>
 800d900:	4653      	mov	r3, sl
 800d902:	f108 0201 	add.w	r2, r8, #1
 800d906:	4631      	mov	r1, r6
 800d908:	4628      	mov	r0, r5
 800d90a:	47b8      	blx	r7
 800d90c:	3001      	adds	r0, #1
 800d90e:	d10c      	bne.n	800d92a <_printf_float+0x412>
 800d910:	e65d      	b.n	800d5ce <_printf_float+0xb6>
 800d912:	2301      	movs	r3, #1
 800d914:	465a      	mov	r2, fp
 800d916:	4631      	mov	r1, r6
 800d918:	4628      	mov	r0, r5
 800d91a:	47b8      	blx	r7
 800d91c:	3001      	adds	r0, #1
 800d91e:	f43f ae56 	beq.w	800d5ce <_printf_float+0xb6>
 800d922:	f108 0801 	add.w	r8, r8, #1
 800d926:	45d0      	cmp	r8, sl
 800d928:	dbf3      	blt.n	800d912 <_printf_float+0x3fa>
 800d92a:	464b      	mov	r3, r9
 800d92c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d930:	e6df      	b.n	800d6f2 <_printf_float+0x1da>
 800d932:	f04f 0800 	mov.w	r8, #0
 800d936:	f104 0b1a 	add.w	fp, r4, #26
 800d93a:	e7f4      	b.n	800d926 <_printf_float+0x40e>
 800d93c:	2301      	movs	r3, #1
 800d93e:	4642      	mov	r2, r8
 800d940:	e7e1      	b.n	800d906 <_printf_float+0x3ee>
 800d942:	2301      	movs	r3, #1
 800d944:	464a      	mov	r2, r9
 800d946:	4631      	mov	r1, r6
 800d948:	4628      	mov	r0, r5
 800d94a:	47b8      	blx	r7
 800d94c:	3001      	adds	r0, #1
 800d94e:	f43f ae3e 	beq.w	800d5ce <_printf_float+0xb6>
 800d952:	f108 0801 	add.w	r8, r8, #1
 800d956:	68e3      	ldr	r3, [r4, #12]
 800d958:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d95a:	1a5b      	subs	r3, r3, r1
 800d95c:	4543      	cmp	r3, r8
 800d95e:	dcf0      	bgt.n	800d942 <_printf_float+0x42a>
 800d960:	e6fc      	b.n	800d75c <_printf_float+0x244>
 800d962:	f04f 0800 	mov.w	r8, #0
 800d966:	f104 0919 	add.w	r9, r4, #25
 800d96a:	e7f4      	b.n	800d956 <_printf_float+0x43e>

0800d96c <_printf_common>:
 800d96c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d970:	4616      	mov	r6, r2
 800d972:	4698      	mov	r8, r3
 800d974:	688a      	ldr	r2, [r1, #8]
 800d976:	690b      	ldr	r3, [r1, #16]
 800d978:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d97c:	4293      	cmp	r3, r2
 800d97e:	bfb8      	it	lt
 800d980:	4613      	movlt	r3, r2
 800d982:	6033      	str	r3, [r6, #0]
 800d984:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d988:	4607      	mov	r7, r0
 800d98a:	460c      	mov	r4, r1
 800d98c:	b10a      	cbz	r2, 800d992 <_printf_common+0x26>
 800d98e:	3301      	adds	r3, #1
 800d990:	6033      	str	r3, [r6, #0]
 800d992:	6823      	ldr	r3, [r4, #0]
 800d994:	0699      	lsls	r1, r3, #26
 800d996:	bf42      	ittt	mi
 800d998:	6833      	ldrmi	r3, [r6, #0]
 800d99a:	3302      	addmi	r3, #2
 800d99c:	6033      	strmi	r3, [r6, #0]
 800d99e:	6825      	ldr	r5, [r4, #0]
 800d9a0:	f015 0506 	ands.w	r5, r5, #6
 800d9a4:	d106      	bne.n	800d9b4 <_printf_common+0x48>
 800d9a6:	f104 0a19 	add.w	sl, r4, #25
 800d9aa:	68e3      	ldr	r3, [r4, #12]
 800d9ac:	6832      	ldr	r2, [r6, #0]
 800d9ae:	1a9b      	subs	r3, r3, r2
 800d9b0:	42ab      	cmp	r3, r5
 800d9b2:	dc26      	bgt.n	800da02 <_printf_common+0x96>
 800d9b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d9b8:	6822      	ldr	r2, [r4, #0]
 800d9ba:	3b00      	subs	r3, #0
 800d9bc:	bf18      	it	ne
 800d9be:	2301      	movne	r3, #1
 800d9c0:	0692      	lsls	r2, r2, #26
 800d9c2:	d42b      	bmi.n	800da1c <_printf_common+0xb0>
 800d9c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d9c8:	4641      	mov	r1, r8
 800d9ca:	4638      	mov	r0, r7
 800d9cc:	47c8      	blx	r9
 800d9ce:	3001      	adds	r0, #1
 800d9d0:	d01e      	beq.n	800da10 <_printf_common+0xa4>
 800d9d2:	6823      	ldr	r3, [r4, #0]
 800d9d4:	6922      	ldr	r2, [r4, #16]
 800d9d6:	f003 0306 	and.w	r3, r3, #6
 800d9da:	2b04      	cmp	r3, #4
 800d9dc:	bf02      	ittt	eq
 800d9de:	68e5      	ldreq	r5, [r4, #12]
 800d9e0:	6833      	ldreq	r3, [r6, #0]
 800d9e2:	1aed      	subeq	r5, r5, r3
 800d9e4:	68a3      	ldr	r3, [r4, #8]
 800d9e6:	bf0c      	ite	eq
 800d9e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d9ec:	2500      	movne	r5, #0
 800d9ee:	4293      	cmp	r3, r2
 800d9f0:	bfc4      	itt	gt
 800d9f2:	1a9b      	subgt	r3, r3, r2
 800d9f4:	18ed      	addgt	r5, r5, r3
 800d9f6:	2600      	movs	r6, #0
 800d9f8:	341a      	adds	r4, #26
 800d9fa:	42b5      	cmp	r5, r6
 800d9fc:	d11a      	bne.n	800da34 <_printf_common+0xc8>
 800d9fe:	2000      	movs	r0, #0
 800da00:	e008      	b.n	800da14 <_printf_common+0xa8>
 800da02:	2301      	movs	r3, #1
 800da04:	4652      	mov	r2, sl
 800da06:	4641      	mov	r1, r8
 800da08:	4638      	mov	r0, r7
 800da0a:	47c8      	blx	r9
 800da0c:	3001      	adds	r0, #1
 800da0e:	d103      	bne.n	800da18 <_printf_common+0xac>
 800da10:	f04f 30ff 	mov.w	r0, #4294967295
 800da14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da18:	3501      	adds	r5, #1
 800da1a:	e7c6      	b.n	800d9aa <_printf_common+0x3e>
 800da1c:	18e1      	adds	r1, r4, r3
 800da1e:	1c5a      	adds	r2, r3, #1
 800da20:	2030      	movs	r0, #48	@ 0x30
 800da22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800da26:	4422      	add	r2, r4
 800da28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800da2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800da30:	3302      	adds	r3, #2
 800da32:	e7c7      	b.n	800d9c4 <_printf_common+0x58>
 800da34:	2301      	movs	r3, #1
 800da36:	4622      	mov	r2, r4
 800da38:	4641      	mov	r1, r8
 800da3a:	4638      	mov	r0, r7
 800da3c:	47c8      	blx	r9
 800da3e:	3001      	adds	r0, #1
 800da40:	d0e6      	beq.n	800da10 <_printf_common+0xa4>
 800da42:	3601      	adds	r6, #1
 800da44:	e7d9      	b.n	800d9fa <_printf_common+0x8e>
	...

0800da48 <_printf_i>:
 800da48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800da4c:	7e0f      	ldrb	r7, [r1, #24]
 800da4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800da50:	2f78      	cmp	r7, #120	@ 0x78
 800da52:	4691      	mov	r9, r2
 800da54:	4680      	mov	r8, r0
 800da56:	460c      	mov	r4, r1
 800da58:	469a      	mov	sl, r3
 800da5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800da5e:	d807      	bhi.n	800da70 <_printf_i+0x28>
 800da60:	2f62      	cmp	r7, #98	@ 0x62
 800da62:	d80a      	bhi.n	800da7a <_printf_i+0x32>
 800da64:	2f00      	cmp	r7, #0
 800da66:	f000 80d1 	beq.w	800dc0c <_printf_i+0x1c4>
 800da6a:	2f58      	cmp	r7, #88	@ 0x58
 800da6c:	f000 80b8 	beq.w	800dbe0 <_printf_i+0x198>
 800da70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800da74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800da78:	e03a      	b.n	800daf0 <_printf_i+0xa8>
 800da7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800da7e:	2b15      	cmp	r3, #21
 800da80:	d8f6      	bhi.n	800da70 <_printf_i+0x28>
 800da82:	a101      	add	r1, pc, #4	@ (adr r1, 800da88 <_printf_i+0x40>)
 800da84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800da88:	0800dae1 	.word	0x0800dae1
 800da8c:	0800daf5 	.word	0x0800daf5
 800da90:	0800da71 	.word	0x0800da71
 800da94:	0800da71 	.word	0x0800da71
 800da98:	0800da71 	.word	0x0800da71
 800da9c:	0800da71 	.word	0x0800da71
 800daa0:	0800daf5 	.word	0x0800daf5
 800daa4:	0800da71 	.word	0x0800da71
 800daa8:	0800da71 	.word	0x0800da71
 800daac:	0800da71 	.word	0x0800da71
 800dab0:	0800da71 	.word	0x0800da71
 800dab4:	0800dbf3 	.word	0x0800dbf3
 800dab8:	0800db1f 	.word	0x0800db1f
 800dabc:	0800dbad 	.word	0x0800dbad
 800dac0:	0800da71 	.word	0x0800da71
 800dac4:	0800da71 	.word	0x0800da71
 800dac8:	0800dc15 	.word	0x0800dc15
 800dacc:	0800da71 	.word	0x0800da71
 800dad0:	0800db1f 	.word	0x0800db1f
 800dad4:	0800da71 	.word	0x0800da71
 800dad8:	0800da71 	.word	0x0800da71
 800dadc:	0800dbb5 	.word	0x0800dbb5
 800dae0:	6833      	ldr	r3, [r6, #0]
 800dae2:	1d1a      	adds	r2, r3, #4
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	6032      	str	r2, [r6, #0]
 800dae8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800daec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800daf0:	2301      	movs	r3, #1
 800daf2:	e09c      	b.n	800dc2e <_printf_i+0x1e6>
 800daf4:	6833      	ldr	r3, [r6, #0]
 800daf6:	6820      	ldr	r0, [r4, #0]
 800daf8:	1d19      	adds	r1, r3, #4
 800dafa:	6031      	str	r1, [r6, #0]
 800dafc:	0606      	lsls	r6, r0, #24
 800dafe:	d501      	bpl.n	800db04 <_printf_i+0xbc>
 800db00:	681d      	ldr	r5, [r3, #0]
 800db02:	e003      	b.n	800db0c <_printf_i+0xc4>
 800db04:	0645      	lsls	r5, r0, #25
 800db06:	d5fb      	bpl.n	800db00 <_printf_i+0xb8>
 800db08:	f9b3 5000 	ldrsh.w	r5, [r3]
 800db0c:	2d00      	cmp	r5, #0
 800db0e:	da03      	bge.n	800db18 <_printf_i+0xd0>
 800db10:	232d      	movs	r3, #45	@ 0x2d
 800db12:	426d      	negs	r5, r5
 800db14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800db18:	4858      	ldr	r0, [pc, #352]	@ (800dc7c <_printf_i+0x234>)
 800db1a:	230a      	movs	r3, #10
 800db1c:	e011      	b.n	800db42 <_printf_i+0xfa>
 800db1e:	6821      	ldr	r1, [r4, #0]
 800db20:	6833      	ldr	r3, [r6, #0]
 800db22:	0608      	lsls	r0, r1, #24
 800db24:	f853 5b04 	ldr.w	r5, [r3], #4
 800db28:	d402      	bmi.n	800db30 <_printf_i+0xe8>
 800db2a:	0649      	lsls	r1, r1, #25
 800db2c:	bf48      	it	mi
 800db2e:	b2ad      	uxthmi	r5, r5
 800db30:	2f6f      	cmp	r7, #111	@ 0x6f
 800db32:	4852      	ldr	r0, [pc, #328]	@ (800dc7c <_printf_i+0x234>)
 800db34:	6033      	str	r3, [r6, #0]
 800db36:	bf14      	ite	ne
 800db38:	230a      	movne	r3, #10
 800db3a:	2308      	moveq	r3, #8
 800db3c:	2100      	movs	r1, #0
 800db3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800db42:	6866      	ldr	r6, [r4, #4]
 800db44:	60a6      	str	r6, [r4, #8]
 800db46:	2e00      	cmp	r6, #0
 800db48:	db05      	blt.n	800db56 <_printf_i+0x10e>
 800db4a:	6821      	ldr	r1, [r4, #0]
 800db4c:	432e      	orrs	r6, r5
 800db4e:	f021 0104 	bic.w	r1, r1, #4
 800db52:	6021      	str	r1, [r4, #0]
 800db54:	d04b      	beq.n	800dbee <_printf_i+0x1a6>
 800db56:	4616      	mov	r6, r2
 800db58:	fbb5 f1f3 	udiv	r1, r5, r3
 800db5c:	fb03 5711 	mls	r7, r3, r1, r5
 800db60:	5dc7      	ldrb	r7, [r0, r7]
 800db62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800db66:	462f      	mov	r7, r5
 800db68:	42bb      	cmp	r3, r7
 800db6a:	460d      	mov	r5, r1
 800db6c:	d9f4      	bls.n	800db58 <_printf_i+0x110>
 800db6e:	2b08      	cmp	r3, #8
 800db70:	d10b      	bne.n	800db8a <_printf_i+0x142>
 800db72:	6823      	ldr	r3, [r4, #0]
 800db74:	07df      	lsls	r7, r3, #31
 800db76:	d508      	bpl.n	800db8a <_printf_i+0x142>
 800db78:	6923      	ldr	r3, [r4, #16]
 800db7a:	6861      	ldr	r1, [r4, #4]
 800db7c:	4299      	cmp	r1, r3
 800db7e:	bfde      	ittt	le
 800db80:	2330      	movle	r3, #48	@ 0x30
 800db82:	f806 3c01 	strble.w	r3, [r6, #-1]
 800db86:	f106 36ff 	addle.w	r6, r6, #4294967295
 800db8a:	1b92      	subs	r2, r2, r6
 800db8c:	6122      	str	r2, [r4, #16]
 800db8e:	f8cd a000 	str.w	sl, [sp]
 800db92:	464b      	mov	r3, r9
 800db94:	aa03      	add	r2, sp, #12
 800db96:	4621      	mov	r1, r4
 800db98:	4640      	mov	r0, r8
 800db9a:	f7ff fee7 	bl	800d96c <_printf_common>
 800db9e:	3001      	adds	r0, #1
 800dba0:	d14a      	bne.n	800dc38 <_printf_i+0x1f0>
 800dba2:	f04f 30ff 	mov.w	r0, #4294967295
 800dba6:	b004      	add	sp, #16
 800dba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dbac:	6823      	ldr	r3, [r4, #0]
 800dbae:	f043 0320 	orr.w	r3, r3, #32
 800dbb2:	6023      	str	r3, [r4, #0]
 800dbb4:	4832      	ldr	r0, [pc, #200]	@ (800dc80 <_printf_i+0x238>)
 800dbb6:	2778      	movs	r7, #120	@ 0x78
 800dbb8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800dbbc:	6823      	ldr	r3, [r4, #0]
 800dbbe:	6831      	ldr	r1, [r6, #0]
 800dbc0:	061f      	lsls	r7, r3, #24
 800dbc2:	f851 5b04 	ldr.w	r5, [r1], #4
 800dbc6:	d402      	bmi.n	800dbce <_printf_i+0x186>
 800dbc8:	065f      	lsls	r7, r3, #25
 800dbca:	bf48      	it	mi
 800dbcc:	b2ad      	uxthmi	r5, r5
 800dbce:	6031      	str	r1, [r6, #0]
 800dbd0:	07d9      	lsls	r1, r3, #31
 800dbd2:	bf44      	itt	mi
 800dbd4:	f043 0320 	orrmi.w	r3, r3, #32
 800dbd8:	6023      	strmi	r3, [r4, #0]
 800dbda:	b11d      	cbz	r5, 800dbe4 <_printf_i+0x19c>
 800dbdc:	2310      	movs	r3, #16
 800dbde:	e7ad      	b.n	800db3c <_printf_i+0xf4>
 800dbe0:	4826      	ldr	r0, [pc, #152]	@ (800dc7c <_printf_i+0x234>)
 800dbe2:	e7e9      	b.n	800dbb8 <_printf_i+0x170>
 800dbe4:	6823      	ldr	r3, [r4, #0]
 800dbe6:	f023 0320 	bic.w	r3, r3, #32
 800dbea:	6023      	str	r3, [r4, #0]
 800dbec:	e7f6      	b.n	800dbdc <_printf_i+0x194>
 800dbee:	4616      	mov	r6, r2
 800dbf0:	e7bd      	b.n	800db6e <_printf_i+0x126>
 800dbf2:	6833      	ldr	r3, [r6, #0]
 800dbf4:	6825      	ldr	r5, [r4, #0]
 800dbf6:	6961      	ldr	r1, [r4, #20]
 800dbf8:	1d18      	adds	r0, r3, #4
 800dbfa:	6030      	str	r0, [r6, #0]
 800dbfc:	062e      	lsls	r6, r5, #24
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	d501      	bpl.n	800dc06 <_printf_i+0x1be>
 800dc02:	6019      	str	r1, [r3, #0]
 800dc04:	e002      	b.n	800dc0c <_printf_i+0x1c4>
 800dc06:	0668      	lsls	r0, r5, #25
 800dc08:	d5fb      	bpl.n	800dc02 <_printf_i+0x1ba>
 800dc0a:	8019      	strh	r1, [r3, #0]
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	6123      	str	r3, [r4, #16]
 800dc10:	4616      	mov	r6, r2
 800dc12:	e7bc      	b.n	800db8e <_printf_i+0x146>
 800dc14:	6833      	ldr	r3, [r6, #0]
 800dc16:	1d1a      	adds	r2, r3, #4
 800dc18:	6032      	str	r2, [r6, #0]
 800dc1a:	681e      	ldr	r6, [r3, #0]
 800dc1c:	6862      	ldr	r2, [r4, #4]
 800dc1e:	2100      	movs	r1, #0
 800dc20:	4630      	mov	r0, r6
 800dc22:	f7f2 fad5 	bl	80001d0 <memchr>
 800dc26:	b108      	cbz	r0, 800dc2c <_printf_i+0x1e4>
 800dc28:	1b80      	subs	r0, r0, r6
 800dc2a:	6060      	str	r0, [r4, #4]
 800dc2c:	6863      	ldr	r3, [r4, #4]
 800dc2e:	6123      	str	r3, [r4, #16]
 800dc30:	2300      	movs	r3, #0
 800dc32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dc36:	e7aa      	b.n	800db8e <_printf_i+0x146>
 800dc38:	6923      	ldr	r3, [r4, #16]
 800dc3a:	4632      	mov	r2, r6
 800dc3c:	4649      	mov	r1, r9
 800dc3e:	4640      	mov	r0, r8
 800dc40:	47d0      	blx	sl
 800dc42:	3001      	adds	r0, #1
 800dc44:	d0ad      	beq.n	800dba2 <_printf_i+0x15a>
 800dc46:	6823      	ldr	r3, [r4, #0]
 800dc48:	079b      	lsls	r3, r3, #30
 800dc4a:	d413      	bmi.n	800dc74 <_printf_i+0x22c>
 800dc4c:	68e0      	ldr	r0, [r4, #12]
 800dc4e:	9b03      	ldr	r3, [sp, #12]
 800dc50:	4298      	cmp	r0, r3
 800dc52:	bfb8      	it	lt
 800dc54:	4618      	movlt	r0, r3
 800dc56:	e7a6      	b.n	800dba6 <_printf_i+0x15e>
 800dc58:	2301      	movs	r3, #1
 800dc5a:	4632      	mov	r2, r6
 800dc5c:	4649      	mov	r1, r9
 800dc5e:	4640      	mov	r0, r8
 800dc60:	47d0      	blx	sl
 800dc62:	3001      	adds	r0, #1
 800dc64:	d09d      	beq.n	800dba2 <_printf_i+0x15a>
 800dc66:	3501      	adds	r5, #1
 800dc68:	68e3      	ldr	r3, [r4, #12]
 800dc6a:	9903      	ldr	r1, [sp, #12]
 800dc6c:	1a5b      	subs	r3, r3, r1
 800dc6e:	42ab      	cmp	r3, r5
 800dc70:	dcf2      	bgt.n	800dc58 <_printf_i+0x210>
 800dc72:	e7eb      	b.n	800dc4c <_printf_i+0x204>
 800dc74:	2500      	movs	r5, #0
 800dc76:	f104 0619 	add.w	r6, r4, #25
 800dc7a:	e7f5      	b.n	800dc68 <_printf_i+0x220>
 800dc7c:	0801128e 	.word	0x0801128e
 800dc80:	0801129f 	.word	0x0801129f

0800dc84 <std>:
 800dc84:	2300      	movs	r3, #0
 800dc86:	b510      	push	{r4, lr}
 800dc88:	4604      	mov	r4, r0
 800dc8a:	e9c0 3300 	strd	r3, r3, [r0]
 800dc8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dc92:	6083      	str	r3, [r0, #8]
 800dc94:	8181      	strh	r1, [r0, #12]
 800dc96:	6643      	str	r3, [r0, #100]	@ 0x64
 800dc98:	81c2      	strh	r2, [r0, #14]
 800dc9a:	6183      	str	r3, [r0, #24]
 800dc9c:	4619      	mov	r1, r3
 800dc9e:	2208      	movs	r2, #8
 800dca0:	305c      	adds	r0, #92	@ 0x5c
 800dca2:	f000 fa61 	bl	800e168 <memset>
 800dca6:	4b0d      	ldr	r3, [pc, #52]	@ (800dcdc <std+0x58>)
 800dca8:	6263      	str	r3, [r4, #36]	@ 0x24
 800dcaa:	4b0d      	ldr	r3, [pc, #52]	@ (800dce0 <std+0x5c>)
 800dcac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800dcae:	4b0d      	ldr	r3, [pc, #52]	@ (800dce4 <std+0x60>)
 800dcb0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800dcb2:	4b0d      	ldr	r3, [pc, #52]	@ (800dce8 <std+0x64>)
 800dcb4:	6323      	str	r3, [r4, #48]	@ 0x30
 800dcb6:	4b0d      	ldr	r3, [pc, #52]	@ (800dcec <std+0x68>)
 800dcb8:	6224      	str	r4, [r4, #32]
 800dcba:	429c      	cmp	r4, r3
 800dcbc:	d006      	beq.n	800dccc <std+0x48>
 800dcbe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800dcc2:	4294      	cmp	r4, r2
 800dcc4:	d002      	beq.n	800dccc <std+0x48>
 800dcc6:	33d0      	adds	r3, #208	@ 0xd0
 800dcc8:	429c      	cmp	r4, r3
 800dcca:	d105      	bne.n	800dcd8 <std+0x54>
 800dccc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800dcd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dcd4:	f000 bac4 	b.w	800e260 <__retarget_lock_init_recursive>
 800dcd8:	bd10      	pop	{r4, pc}
 800dcda:	bf00      	nop
 800dcdc:	0800df99 	.word	0x0800df99
 800dce0:	0800dfbb 	.word	0x0800dfbb
 800dce4:	0800dff3 	.word	0x0800dff3
 800dce8:	0800e017 	.word	0x0800e017
 800dcec:	200017dc 	.word	0x200017dc

0800dcf0 <stdio_exit_handler>:
 800dcf0:	4a02      	ldr	r2, [pc, #8]	@ (800dcfc <stdio_exit_handler+0xc>)
 800dcf2:	4903      	ldr	r1, [pc, #12]	@ (800dd00 <stdio_exit_handler+0x10>)
 800dcf4:	4803      	ldr	r0, [pc, #12]	@ (800dd04 <stdio_exit_handler+0x14>)
 800dcf6:	f000 b869 	b.w	800ddcc <_fwalk_sglue>
 800dcfa:	bf00      	nop
 800dcfc:	20000134 	.word	0x20000134
 800dd00:	0800fe69 	.word	0x0800fe69
 800dd04:	20000144 	.word	0x20000144

0800dd08 <cleanup_stdio>:
 800dd08:	6841      	ldr	r1, [r0, #4]
 800dd0a:	4b0c      	ldr	r3, [pc, #48]	@ (800dd3c <cleanup_stdio+0x34>)
 800dd0c:	4299      	cmp	r1, r3
 800dd0e:	b510      	push	{r4, lr}
 800dd10:	4604      	mov	r4, r0
 800dd12:	d001      	beq.n	800dd18 <cleanup_stdio+0x10>
 800dd14:	f002 f8a8 	bl	800fe68 <_fflush_r>
 800dd18:	68a1      	ldr	r1, [r4, #8]
 800dd1a:	4b09      	ldr	r3, [pc, #36]	@ (800dd40 <cleanup_stdio+0x38>)
 800dd1c:	4299      	cmp	r1, r3
 800dd1e:	d002      	beq.n	800dd26 <cleanup_stdio+0x1e>
 800dd20:	4620      	mov	r0, r4
 800dd22:	f002 f8a1 	bl	800fe68 <_fflush_r>
 800dd26:	68e1      	ldr	r1, [r4, #12]
 800dd28:	4b06      	ldr	r3, [pc, #24]	@ (800dd44 <cleanup_stdio+0x3c>)
 800dd2a:	4299      	cmp	r1, r3
 800dd2c:	d004      	beq.n	800dd38 <cleanup_stdio+0x30>
 800dd2e:	4620      	mov	r0, r4
 800dd30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dd34:	f002 b898 	b.w	800fe68 <_fflush_r>
 800dd38:	bd10      	pop	{r4, pc}
 800dd3a:	bf00      	nop
 800dd3c:	200017dc 	.word	0x200017dc
 800dd40:	20001844 	.word	0x20001844
 800dd44:	200018ac 	.word	0x200018ac

0800dd48 <global_stdio_init.part.0>:
 800dd48:	b510      	push	{r4, lr}
 800dd4a:	4b0b      	ldr	r3, [pc, #44]	@ (800dd78 <global_stdio_init.part.0+0x30>)
 800dd4c:	4c0b      	ldr	r4, [pc, #44]	@ (800dd7c <global_stdio_init.part.0+0x34>)
 800dd4e:	4a0c      	ldr	r2, [pc, #48]	@ (800dd80 <global_stdio_init.part.0+0x38>)
 800dd50:	601a      	str	r2, [r3, #0]
 800dd52:	4620      	mov	r0, r4
 800dd54:	2200      	movs	r2, #0
 800dd56:	2104      	movs	r1, #4
 800dd58:	f7ff ff94 	bl	800dc84 <std>
 800dd5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800dd60:	2201      	movs	r2, #1
 800dd62:	2109      	movs	r1, #9
 800dd64:	f7ff ff8e 	bl	800dc84 <std>
 800dd68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800dd6c:	2202      	movs	r2, #2
 800dd6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dd72:	2112      	movs	r1, #18
 800dd74:	f7ff bf86 	b.w	800dc84 <std>
 800dd78:	20001914 	.word	0x20001914
 800dd7c:	200017dc 	.word	0x200017dc
 800dd80:	0800dcf1 	.word	0x0800dcf1

0800dd84 <__sfp_lock_acquire>:
 800dd84:	4801      	ldr	r0, [pc, #4]	@ (800dd8c <__sfp_lock_acquire+0x8>)
 800dd86:	f000 ba6c 	b.w	800e262 <__retarget_lock_acquire_recursive>
 800dd8a:	bf00      	nop
 800dd8c:	2000191d 	.word	0x2000191d

0800dd90 <__sfp_lock_release>:
 800dd90:	4801      	ldr	r0, [pc, #4]	@ (800dd98 <__sfp_lock_release+0x8>)
 800dd92:	f000 ba67 	b.w	800e264 <__retarget_lock_release_recursive>
 800dd96:	bf00      	nop
 800dd98:	2000191d 	.word	0x2000191d

0800dd9c <__sinit>:
 800dd9c:	b510      	push	{r4, lr}
 800dd9e:	4604      	mov	r4, r0
 800dda0:	f7ff fff0 	bl	800dd84 <__sfp_lock_acquire>
 800dda4:	6a23      	ldr	r3, [r4, #32]
 800dda6:	b11b      	cbz	r3, 800ddb0 <__sinit+0x14>
 800dda8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ddac:	f7ff bff0 	b.w	800dd90 <__sfp_lock_release>
 800ddb0:	4b04      	ldr	r3, [pc, #16]	@ (800ddc4 <__sinit+0x28>)
 800ddb2:	6223      	str	r3, [r4, #32]
 800ddb4:	4b04      	ldr	r3, [pc, #16]	@ (800ddc8 <__sinit+0x2c>)
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d1f5      	bne.n	800dda8 <__sinit+0xc>
 800ddbc:	f7ff ffc4 	bl	800dd48 <global_stdio_init.part.0>
 800ddc0:	e7f2      	b.n	800dda8 <__sinit+0xc>
 800ddc2:	bf00      	nop
 800ddc4:	0800dd09 	.word	0x0800dd09
 800ddc8:	20001914 	.word	0x20001914

0800ddcc <_fwalk_sglue>:
 800ddcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddd0:	4607      	mov	r7, r0
 800ddd2:	4688      	mov	r8, r1
 800ddd4:	4614      	mov	r4, r2
 800ddd6:	2600      	movs	r6, #0
 800ddd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dddc:	f1b9 0901 	subs.w	r9, r9, #1
 800dde0:	d505      	bpl.n	800ddee <_fwalk_sglue+0x22>
 800dde2:	6824      	ldr	r4, [r4, #0]
 800dde4:	2c00      	cmp	r4, #0
 800dde6:	d1f7      	bne.n	800ddd8 <_fwalk_sglue+0xc>
 800dde8:	4630      	mov	r0, r6
 800ddea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ddee:	89ab      	ldrh	r3, [r5, #12]
 800ddf0:	2b01      	cmp	r3, #1
 800ddf2:	d907      	bls.n	800de04 <_fwalk_sglue+0x38>
 800ddf4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ddf8:	3301      	adds	r3, #1
 800ddfa:	d003      	beq.n	800de04 <_fwalk_sglue+0x38>
 800ddfc:	4629      	mov	r1, r5
 800ddfe:	4638      	mov	r0, r7
 800de00:	47c0      	blx	r8
 800de02:	4306      	orrs	r6, r0
 800de04:	3568      	adds	r5, #104	@ 0x68
 800de06:	e7e9      	b.n	800dddc <_fwalk_sglue+0x10>

0800de08 <iprintf>:
 800de08:	b40f      	push	{r0, r1, r2, r3}
 800de0a:	b507      	push	{r0, r1, r2, lr}
 800de0c:	4906      	ldr	r1, [pc, #24]	@ (800de28 <iprintf+0x20>)
 800de0e:	ab04      	add	r3, sp, #16
 800de10:	6808      	ldr	r0, [r1, #0]
 800de12:	f853 2b04 	ldr.w	r2, [r3], #4
 800de16:	6881      	ldr	r1, [r0, #8]
 800de18:	9301      	str	r3, [sp, #4]
 800de1a:	f001 fe89 	bl	800fb30 <_vfiprintf_r>
 800de1e:	b003      	add	sp, #12
 800de20:	f85d eb04 	ldr.w	lr, [sp], #4
 800de24:	b004      	add	sp, #16
 800de26:	4770      	bx	lr
 800de28:	20000140 	.word	0x20000140

0800de2c <_puts_r>:
 800de2c:	6a03      	ldr	r3, [r0, #32]
 800de2e:	b570      	push	{r4, r5, r6, lr}
 800de30:	6884      	ldr	r4, [r0, #8]
 800de32:	4605      	mov	r5, r0
 800de34:	460e      	mov	r6, r1
 800de36:	b90b      	cbnz	r3, 800de3c <_puts_r+0x10>
 800de38:	f7ff ffb0 	bl	800dd9c <__sinit>
 800de3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800de3e:	07db      	lsls	r3, r3, #31
 800de40:	d405      	bmi.n	800de4e <_puts_r+0x22>
 800de42:	89a3      	ldrh	r3, [r4, #12]
 800de44:	0598      	lsls	r0, r3, #22
 800de46:	d402      	bmi.n	800de4e <_puts_r+0x22>
 800de48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800de4a:	f000 fa0a 	bl	800e262 <__retarget_lock_acquire_recursive>
 800de4e:	89a3      	ldrh	r3, [r4, #12]
 800de50:	0719      	lsls	r1, r3, #28
 800de52:	d502      	bpl.n	800de5a <_puts_r+0x2e>
 800de54:	6923      	ldr	r3, [r4, #16]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d135      	bne.n	800dec6 <_puts_r+0x9a>
 800de5a:	4621      	mov	r1, r4
 800de5c:	4628      	mov	r0, r5
 800de5e:	f000 f91d 	bl	800e09c <__swsetup_r>
 800de62:	b380      	cbz	r0, 800dec6 <_puts_r+0x9a>
 800de64:	f04f 35ff 	mov.w	r5, #4294967295
 800de68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800de6a:	07da      	lsls	r2, r3, #31
 800de6c:	d405      	bmi.n	800de7a <_puts_r+0x4e>
 800de6e:	89a3      	ldrh	r3, [r4, #12]
 800de70:	059b      	lsls	r3, r3, #22
 800de72:	d402      	bmi.n	800de7a <_puts_r+0x4e>
 800de74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800de76:	f000 f9f5 	bl	800e264 <__retarget_lock_release_recursive>
 800de7a:	4628      	mov	r0, r5
 800de7c:	bd70      	pop	{r4, r5, r6, pc}
 800de7e:	2b00      	cmp	r3, #0
 800de80:	da04      	bge.n	800de8c <_puts_r+0x60>
 800de82:	69a2      	ldr	r2, [r4, #24]
 800de84:	429a      	cmp	r2, r3
 800de86:	dc17      	bgt.n	800deb8 <_puts_r+0x8c>
 800de88:	290a      	cmp	r1, #10
 800de8a:	d015      	beq.n	800deb8 <_puts_r+0x8c>
 800de8c:	6823      	ldr	r3, [r4, #0]
 800de8e:	1c5a      	adds	r2, r3, #1
 800de90:	6022      	str	r2, [r4, #0]
 800de92:	7019      	strb	r1, [r3, #0]
 800de94:	68a3      	ldr	r3, [r4, #8]
 800de96:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800de9a:	3b01      	subs	r3, #1
 800de9c:	60a3      	str	r3, [r4, #8]
 800de9e:	2900      	cmp	r1, #0
 800dea0:	d1ed      	bne.n	800de7e <_puts_r+0x52>
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	da11      	bge.n	800deca <_puts_r+0x9e>
 800dea6:	4622      	mov	r2, r4
 800dea8:	210a      	movs	r1, #10
 800deaa:	4628      	mov	r0, r5
 800deac:	f000 f8b7 	bl	800e01e <__swbuf_r>
 800deb0:	3001      	adds	r0, #1
 800deb2:	d0d7      	beq.n	800de64 <_puts_r+0x38>
 800deb4:	250a      	movs	r5, #10
 800deb6:	e7d7      	b.n	800de68 <_puts_r+0x3c>
 800deb8:	4622      	mov	r2, r4
 800deba:	4628      	mov	r0, r5
 800debc:	f000 f8af 	bl	800e01e <__swbuf_r>
 800dec0:	3001      	adds	r0, #1
 800dec2:	d1e7      	bne.n	800de94 <_puts_r+0x68>
 800dec4:	e7ce      	b.n	800de64 <_puts_r+0x38>
 800dec6:	3e01      	subs	r6, #1
 800dec8:	e7e4      	b.n	800de94 <_puts_r+0x68>
 800deca:	6823      	ldr	r3, [r4, #0]
 800decc:	1c5a      	adds	r2, r3, #1
 800dece:	6022      	str	r2, [r4, #0]
 800ded0:	220a      	movs	r2, #10
 800ded2:	701a      	strb	r2, [r3, #0]
 800ded4:	e7ee      	b.n	800deb4 <_puts_r+0x88>
	...

0800ded8 <puts>:
 800ded8:	4b02      	ldr	r3, [pc, #8]	@ (800dee4 <puts+0xc>)
 800deda:	4601      	mov	r1, r0
 800dedc:	6818      	ldr	r0, [r3, #0]
 800dede:	f7ff bfa5 	b.w	800de2c <_puts_r>
 800dee2:	bf00      	nop
 800dee4:	20000140 	.word	0x20000140

0800dee8 <sniprintf>:
 800dee8:	b40c      	push	{r2, r3}
 800deea:	b530      	push	{r4, r5, lr}
 800deec:	4b18      	ldr	r3, [pc, #96]	@ (800df50 <sniprintf+0x68>)
 800deee:	1e0c      	subs	r4, r1, #0
 800def0:	681d      	ldr	r5, [r3, #0]
 800def2:	b09d      	sub	sp, #116	@ 0x74
 800def4:	da08      	bge.n	800df08 <sniprintf+0x20>
 800def6:	238b      	movs	r3, #139	@ 0x8b
 800def8:	602b      	str	r3, [r5, #0]
 800defa:	f04f 30ff 	mov.w	r0, #4294967295
 800defe:	b01d      	add	sp, #116	@ 0x74
 800df00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800df04:	b002      	add	sp, #8
 800df06:	4770      	bx	lr
 800df08:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800df0c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800df10:	f04f 0300 	mov.w	r3, #0
 800df14:	931b      	str	r3, [sp, #108]	@ 0x6c
 800df16:	bf14      	ite	ne
 800df18:	f104 33ff 	addne.w	r3, r4, #4294967295
 800df1c:	4623      	moveq	r3, r4
 800df1e:	9304      	str	r3, [sp, #16]
 800df20:	9307      	str	r3, [sp, #28]
 800df22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800df26:	9002      	str	r0, [sp, #8]
 800df28:	9006      	str	r0, [sp, #24]
 800df2a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800df2e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800df30:	ab21      	add	r3, sp, #132	@ 0x84
 800df32:	a902      	add	r1, sp, #8
 800df34:	4628      	mov	r0, r5
 800df36:	9301      	str	r3, [sp, #4]
 800df38:	f001 fcd4 	bl	800f8e4 <_svfiprintf_r>
 800df3c:	1c43      	adds	r3, r0, #1
 800df3e:	bfbc      	itt	lt
 800df40:	238b      	movlt	r3, #139	@ 0x8b
 800df42:	602b      	strlt	r3, [r5, #0]
 800df44:	2c00      	cmp	r4, #0
 800df46:	d0da      	beq.n	800defe <sniprintf+0x16>
 800df48:	9b02      	ldr	r3, [sp, #8]
 800df4a:	2200      	movs	r2, #0
 800df4c:	701a      	strb	r2, [r3, #0]
 800df4e:	e7d6      	b.n	800defe <sniprintf+0x16>
 800df50:	20000140 	.word	0x20000140

0800df54 <siprintf>:
 800df54:	b40e      	push	{r1, r2, r3}
 800df56:	b510      	push	{r4, lr}
 800df58:	b09d      	sub	sp, #116	@ 0x74
 800df5a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800df5c:	9002      	str	r0, [sp, #8]
 800df5e:	9006      	str	r0, [sp, #24]
 800df60:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800df64:	480a      	ldr	r0, [pc, #40]	@ (800df90 <siprintf+0x3c>)
 800df66:	9107      	str	r1, [sp, #28]
 800df68:	9104      	str	r1, [sp, #16]
 800df6a:	490a      	ldr	r1, [pc, #40]	@ (800df94 <siprintf+0x40>)
 800df6c:	f853 2b04 	ldr.w	r2, [r3], #4
 800df70:	9105      	str	r1, [sp, #20]
 800df72:	2400      	movs	r4, #0
 800df74:	a902      	add	r1, sp, #8
 800df76:	6800      	ldr	r0, [r0, #0]
 800df78:	9301      	str	r3, [sp, #4]
 800df7a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800df7c:	f001 fcb2 	bl	800f8e4 <_svfiprintf_r>
 800df80:	9b02      	ldr	r3, [sp, #8]
 800df82:	701c      	strb	r4, [r3, #0]
 800df84:	b01d      	add	sp, #116	@ 0x74
 800df86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df8a:	b003      	add	sp, #12
 800df8c:	4770      	bx	lr
 800df8e:	bf00      	nop
 800df90:	20000140 	.word	0x20000140
 800df94:	ffff0208 	.word	0xffff0208

0800df98 <__sread>:
 800df98:	b510      	push	{r4, lr}
 800df9a:	460c      	mov	r4, r1
 800df9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfa0:	f000 f910 	bl	800e1c4 <_read_r>
 800dfa4:	2800      	cmp	r0, #0
 800dfa6:	bfab      	itete	ge
 800dfa8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800dfaa:	89a3      	ldrhlt	r3, [r4, #12]
 800dfac:	181b      	addge	r3, r3, r0
 800dfae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800dfb2:	bfac      	ite	ge
 800dfb4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800dfb6:	81a3      	strhlt	r3, [r4, #12]
 800dfb8:	bd10      	pop	{r4, pc}

0800dfba <__swrite>:
 800dfba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dfbe:	461f      	mov	r7, r3
 800dfc0:	898b      	ldrh	r3, [r1, #12]
 800dfc2:	05db      	lsls	r3, r3, #23
 800dfc4:	4605      	mov	r5, r0
 800dfc6:	460c      	mov	r4, r1
 800dfc8:	4616      	mov	r6, r2
 800dfca:	d505      	bpl.n	800dfd8 <__swrite+0x1e>
 800dfcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfd0:	2302      	movs	r3, #2
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	f000 f8e4 	bl	800e1a0 <_lseek_r>
 800dfd8:	89a3      	ldrh	r3, [r4, #12]
 800dfda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dfde:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dfe2:	81a3      	strh	r3, [r4, #12]
 800dfe4:	4632      	mov	r2, r6
 800dfe6:	463b      	mov	r3, r7
 800dfe8:	4628      	mov	r0, r5
 800dfea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dfee:	f000 b8fb 	b.w	800e1e8 <_write_r>

0800dff2 <__sseek>:
 800dff2:	b510      	push	{r4, lr}
 800dff4:	460c      	mov	r4, r1
 800dff6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dffa:	f000 f8d1 	bl	800e1a0 <_lseek_r>
 800dffe:	1c43      	adds	r3, r0, #1
 800e000:	89a3      	ldrh	r3, [r4, #12]
 800e002:	bf15      	itete	ne
 800e004:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e006:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e00a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e00e:	81a3      	strheq	r3, [r4, #12]
 800e010:	bf18      	it	ne
 800e012:	81a3      	strhne	r3, [r4, #12]
 800e014:	bd10      	pop	{r4, pc}

0800e016 <__sclose>:
 800e016:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e01a:	f000 b8b1 	b.w	800e180 <_close_r>

0800e01e <__swbuf_r>:
 800e01e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e020:	460e      	mov	r6, r1
 800e022:	4614      	mov	r4, r2
 800e024:	4605      	mov	r5, r0
 800e026:	b118      	cbz	r0, 800e030 <__swbuf_r+0x12>
 800e028:	6a03      	ldr	r3, [r0, #32]
 800e02a:	b90b      	cbnz	r3, 800e030 <__swbuf_r+0x12>
 800e02c:	f7ff feb6 	bl	800dd9c <__sinit>
 800e030:	69a3      	ldr	r3, [r4, #24]
 800e032:	60a3      	str	r3, [r4, #8]
 800e034:	89a3      	ldrh	r3, [r4, #12]
 800e036:	071a      	lsls	r2, r3, #28
 800e038:	d501      	bpl.n	800e03e <__swbuf_r+0x20>
 800e03a:	6923      	ldr	r3, [r4, #16]
 800e03c:	b943      	cbnz	r3, 800e050 <__swbuf_r+0x32>
 800e03e:	4621      	mov	r1, r4
 800e040:	4628      	mov	r0, r5
 800e042:	f000 f82b 	bl	800e09c <__swsetup_r>
 800e046:	b118      	cbz	r0, 800e050 <__swbuf_r+0x32>
 800e048:	f04f 37ff 	mov.w	r7, #4294967295
 800e04c:	4638      	mov	r0, r7
 800e04e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e050:	6823      	ldr	r3, [r4, #0]
 800e052:	6922      	ldr	r2, [r4, #16]
 800e054:	1a98      	subs	r0, r3, r2
 800e056:	6963      	ldr	r3, [r4, #20]
 800e058:	b2f6      	uxtb	r6, r6
 800e05a:	4283      	cmp	r3, r0
 800e05c:	4637      	mov	r7, r6
 800e05e:	dc05      	bgt.n	800e06c <__swbuf_r+0x4e>
 800e060:	4621      	mov	r1, r4
 800e062:	4628      	mov	r0, r5
 800e064:	f001 ff00 	bl	800fe68 <_fflush_r>
 800e068:	2800      	cmp	r0, #0
 800e06a:	d1ed      	bne.n	800e048 <__swbuf_r+0x2a>
 800e06c:	68a3      	ldr	r3, [r4, #8]
 800e06e:	3b01      	subs	r3, #1
 800e070:	60a3      	str	r3, [r4, #8]
 800e072:	6823      	ldr	r3, [r4, #0]
 800e074:	1c5a      	adds	r2, r3, #1
 800e076:	6022      	str	r2, [r4, #0]
 800e078:	701e      	strb	r6, [r3, #0]
 800e07a:	6962      	ldr	r2, [r4, #20]
 800e07c:	1c43      	adds	r3, r0, #1
 800e07e:	429a      	cmp	r2, r3
 800e080:	d004      	beq.n	800e08c <__swbuf_r+0x6e>
 800e082:	89a3      	ldrh	r3, [r4, #12]
 800e084:	07db      	lsls	r3, r3, #31
 800e086:	d5e1      	bpl.n	800e04c <__swbuf_r+0x2e>
 800e088:	2e0a      	cmp	r6, #10
 800e08a:	d1df      	bne.n	800e04c <__swbuf_r+0x2e>
 800e08c:	4621      	mov	r1, r4
 800e08e:	4628      	mov	r0, r5
 800e090:	f001 feea 	bl	800fe68 <_fflush_r>
 800e094:	2800      	cmp	r0, #0
 800e096:	d0d9      	beq.n	800e04c <__swbuf_r+0x2e>
 800e098:	e7d6      	b.n	800e048 <__swbuf_r+0x2a>
	...

0800e09c <__swsetup_r>:
 800e09c:	b538      	push	{r3, r4, r5, lr}
 800e09e:	4b29      	ldr	r3, [pc, #164]	@ (800e144 <__swsetup_r+0xa8>)
 800e0a0:	4605      	mov	r5, r0
 800e0a2:	6818      	ldr	r0, [r3, #0]
 800e0a4:	460c      	mov	r4, r1
 800e0a6:	b118      	cbz	r0, 800e0b0 <__swsetup_r+0x14>
 800e0a8:	6a03      	ldr	r3, [r0, #32]
 800e0aa:	b90b      	cbnz	r3, 800e0b0 <__swsetup_r+0x14>
 800e0ac:	f7ff fe76 	bl	800dd9c <__sinit>
 800e0b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0b4:	0719      	lsls	r1, r3, #28
 800e0b6:	d422      	bmi.n	800e0fe <__swsetup_r+0x62>
 800e0b8:	06da      	lsls	r2, r3, #27
 800e0ba:	d407      	bmi.n	800e0cc <__swsetup_r+0x30>
 800e0bc:	2209      	movs	r2, #9
 800e0be:	602a      	str	r2, [r5, #0]
 800e0c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e0c4:	81a3      	strh	r3, [r4, #12]
 800e0c6:	f04f 30ff 	mov.w	r0, #4294967295
 800e0ca:	e033      	b.n	800e134 <__swsetup_r+0x98>
 800e0cc:	0758      	lsls	r0, r3, #29
 800e0ce:	d512      	bpl.n	800e0f6 <__swsetup_r+0x5a>
 800e0d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e0d2:	b141      	cbz	r1, 800e0e6 <__swsetup_r+0x4a>
 800e0d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e0d8:	4299      	cmp	r1, r3
 800e0da:	d002      	beq.n	800e0e2 <__swsetup_r+0x46>
 800e0dc:	4628      	mov	r0, r5
 800e0de:	f000 ff2b 	bl	800ef38 <_free_r>
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	6363      	str	r3, [r4, #52]	@ 0x34
 800e0e6:	89a3      	ldrh	r3, [r4, #12]
 800e0e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e0ec:	81a3      	strh	r3, [r4, #12]
 800e0ee:	2300      	movs	r3, #0
 800e0f0:	6063      	str	r3, [r4, #4]
 800e0f2:	6923      	ldr	r3, [r4, #16]
 800e0f4:	6023      	str	r3, [r4, #0]
 800e0f6:	89a3      	ldrh	r3, [r4, #12]
 800e0f8:	f043 0308 	orr.w	r3, r3, #8
 800e0fc:	81a3      	strh	r3, [r4, #12]
 800e0fe:	6923      	ldr	r3, [r4, #16]
 800e100:	b94b      	cbnz	r3, 800e116 <__swsetup_r+0x7a>
 800e102:	89a3      	ldrh	r3, [r4, #12]
 800e104:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e108:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e10c:	d003      	beq.n	800e116 <__swsetup_r+0x7a>
 800e10e:	4621      	mov	r1, r4
 800e110:	4628      	mov	r0, r5
 800e112:	f001 fef7 	bl	800ff04 <__smakebuf_r>
 800e116:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e11a:	f013 0201 	ands.w	r2, r3, #1
 800e11e:	d00a      	beq.n	800e136 <__swsetup_r+0x9a>
 800e120:	2200      	movs	r2, #0
 800e122:	60a2      	str	r2, [r4, #8]
 800e124:	6962      	ldr	r2, [r4, #20]
 800e126:	4252      	negs	r2, r2
 800e128:	61a2      	str	r2, [r4, #24]
 800e12a:	6922      	ldr	r2, [r4, #16]
 800e12c:	b942      	cbnz	r2, 800e140 <__swsetup_r+0xa4>
 800e12e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e132:	d1c5      	bne.n	800e0c0 <__swsetup_r+0x24>
 800e134:	bd38      	pop	{r3, r4, r5, pc}
 800e136:	0799      	lsls	r1, r3, #30
 800e138:	bf58      	it	pl
 800e13a:	6962      	ldrpl	r2, [r4, #20]
 800e13c:	60a2      	str	r2, [r4, #8]
 800e13e:	e7f4      	b.n	800e12a <__swsetup_r+0x8e>
 800e140:	2000      	movs	r0, #0
 800e142:	e7f7      	b.n	800e134 <__swsetup_r+0x98>
 800e144:	20000140 	.word	0x20000140

0800e148 <memcmp>:
 800e148:	b510      	push	{r4, lr}
 800e14a:	3901      	subs	r1, #1
 800e14c:	4402      	add	r2, r0
 800e14e:	4290      	cmp	r0, r2
 800e150:	d101      	bne.n	800e156 <memcmp+0xe>
 800e152:	2000      	movs	r0, #0
 800e154:	e005      	b.n	800e162 <memcmp+0x1a>
 800e156:	7803      	ldrb	r3, [r0, #0]
 800e158:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e15c:	42a3      	cmp	r3, r4
 800e15e:	d001      	beq.n	800e164 <memcmp+0x1c>
 800e160:	1b18      	subs	r0, r3, r4
 800e162:	bd10      	pop	{r4, pc}
 800e164:	3001      	adds	r0, #1
 800e166:	e7f2      	b.n	800e14e <memcmp+0x6>

0800e168 <memset>:
 800e168:	4402      	add	r2, r0
 800e16a:	4603      	mov	r3, r0
 800e16c:	4293      	cmp	r3, r2
 800e16e:	d100      	bne.n	800e172 <memset+0xa>
 800e170:	4770      	bx	lr
 800e172:	f803 1b01 	strb.w	r1, [r3], #1
 800e176:	e7f9      	b.n	800e16c <memset+0x4>

0800e178 <_localeconv_r>:
 800e178:	4800      	ldr	r0, [pc, #0]	@ (800e17c <_localeconv_r+0x4>)
 800e17a:	4770      	bx	lr
 800e17c:	20000280 	.word	0x20000280

0800e180 <_close_r>:
 800e180:	b538      	push	{r3, r4, r5, lr}
 800e182:	4d06      	ldr	r5, [pc, #24]	@ (800e19c <_close_r+0x1c>)
 800e184:	2300      	movs	r3, #0
 800e186:	4604      	mov	r4, r0
 800e188:	4608      	mov	r0, r1
 800e18a:	602b      	str	r3, [r5, #0]
 800e18c:	f7f6 facc 	bl	8004728 <_close>
 800e190:	1c43      	adds	r3, r0, #1
 800e192:	d102      	bne.n	800e19a <_close_r+0x1a>
 800e194:	682b      	ldr	r3, [r5, #0]
 800e196:	b103      	cbz	r3, 800e19a <_close_r+0x1a>
 800e198:	6023      	str	r3, [r4, #0]
 800e19a:	bd38      	pop	{r3, r4, r5, pc}
 800e19c:	20001918 	.word	0x20001918

0800e1a0 <_lseek_r>:
 800e1a0:	b538      	push	{r3, r4, r5, lr}
 800e1a2:	4d07      	ldr	r5, [pc, #28]	@ (800e1c0 <_lseek_r+0x20>)
 800e1a4:	4604      	mov	r4, r0
 800e1a6:	4608      	mov	r0, r1
 800e1a8:	4611      	mov	r1, r2
 800e1aa:	2200      	movs	r2, #0
 800e1ac:	602a      	str	r2, [r5, #0]
 800e1ae:	461a      	mov	r2, r3
 800e1b0:	f7f6 fae1 	bl	8004776 <_lseek>
 800e1b4:	1c43      	adds	r3, r0, #1
 800e1b6:	d102      	bne.n	800e1be <_lseek_r+0x1e>
 800e1b8:	682b      	ldr	r3, [r5, #0]
 800e1ba:	b103      	cbz	r3, 800e1be <_lseek_r+0x1e>
 800e1bc:	6023      	str	r3, [r4, #0]
 800e1be:	bd38      	pop	{r3, r4, r5, pc}
 800e1c0:	20001918 	.word	0x20001918

0800e1c4 <_read_r>:
 800e1c4:	b538      	push	{r3, r4, r5, lr}
 800e1c6:	4d07      	ldr	r5, [pc, #28]	@ (800e1e4 <_read_r+0x20>)
 800e1c8:	4604      	mov	r4, r0
 800e1ca:	4608      	mov	r0, r1
 800e1cc:	4611      	mov	r1, r2
 800e1ce:	2200      	movs	r2, #0
 800e1d0:	602a      	str	r2, [r5, #0]
 800e1d2:	461a      	mov	r2, r3
 800e1d4:	f7f6 fa6f 	bl	80046b6 <_read>
 800e1d8:	1c43      	adds	r3, r0, #1
 800e1da:	d102      	bne.n	800e1e2 <_read_r+0x1e>
 800e1dc:	682b      	ldr	r3, [r5, #0]
 800e1de:	b103      	cbz	r3, 800e1e2 <_read_r+0x1e>
 800e1e0:	6023      	str	r3, [r4, #0]
 800e1e2:	bd38      	pop	{r3, r4, r5, pc}
 800e1e4:	20001918 	.word	0x20001918

0800e1e8 <_write_r>:
 800e1e8:	b538      	push	{r3, r4, r5, lr}
 800e1ea:	4d07      	ldr	r5, [pc, #28]	@ (800e208 <_write_r+0x20>)
 800e1ec:	4604      	mov	r4, r0
 800e1ee:	4608      	mov	r0, r1
 800e1f0:	4611      	mov	r1, r2
 800e1f2:	2200      	movs	r2, #0
 800e1f4:	602a      	str	r2, [r5, #0]
 800e1f6:	461a      	mov	r2, r3
 800e1f8:	f7f6 fa7a 	bl	80046f0 <_write>
 800e1fc:	1c43      	adds	r3, r0, #1
 800e1fe:	d102      	bne.n	800e206 <_write_r+0x1e>
 800e200:	682b      	ldr	r3, [r5, #0]
 800e202:	b103      	cbz	r3, 800e206 <_write_r+0x1e>
 800e204:	6023      	str	r3, [r4, #0]
 800e206:	bd38      	pop	{r3, r4, r5, pc}
 800e208:	20001918 	.word	0x20001918

0800e20c <__errno>:
 800e20c:	4b01      	ldr	r3, [pc, #4]	@ (800e214 <__errno+0x8>)
 800e20e:	6818      	ldr	r0, [r3, #0]
 800e210:	4770      	bx	lr
 800e212:	bf00      	nop
 800e214:	20000140 	.word	0x20000140

0800e218 <__libc_init_array>:
 800e218:	b570      	push	{r4, r5, r6, lr}
 800e21a:	4d0d      	ldr	r5, [pc, #52]	@ (800e250 <__libc_init_array+0x38>)
 800e21c:	4c0d      	ldr	r4, [pc, #52]	@ (800e254 <__libc_init_array+0x3c>)
 800e21e:	1b64      	subs	r4, r4, r5
 800e220:	10a4      	asrs	r4, r4, #2
 800e222:	2600      	movs	r6, #0
 800e224:	42a6      	cmp	r6, r4
 800e226:	d109      	bne.n	800e23c <__libc_init_array+0x24>
 800e228:	4d0b      	ldr	r5, [pc, #44]	@ (800e258 <__libc_init_array+0x40>)
 800e22a:	4c0c      	ldr	r4, [pc, #48]	@ (800e25c <__libc_init_array+0x44>)
 800e22c:	f002 fba0 	bl	8010970 <_init>
 800e230:	1b64      	subs	r4, r4, r5
 800e232:	10a4      	asrs	r4, r4, #2
 800e234:	2600      	movs	r6, #0
 800e236:	42a6      	cmp	r6, r4
 800e238:	d105      	bne.n	800e246 <__libc_init_array+0x2e>
 800e23a:	bd70      	pop	{r4, r5, r6, pc}
 800e23c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e240:	4798      	blx	r3
 800e242:	3601      	adds	r6, #1
 800e244:	e7ee      	b.n	800e224 <__libc_init_array+0xc>
 800e246:	f855 3b04 	ldr.w	r3, [r5], #4
 800e24a:	4798      	blx	r3
 800e24c:	3601      	adds	r6, #1
 800e24e:	e7f2      	b.n	800e236 <__libc_init_array+0x1e>
 800e250:	08011614 	.word	0x08011614
 800e254:	08011614 	.word	0x08011614
 800e258:	08011614 	.word	0x08011614
 800e25c:	08011618 	.word	0x08011618

0800e260 <__retarget_lock_init_recursive>:
 800e260:	4770      	bx	lr

0800e262 <__retarget_lock_acquire_recursive>:
 800e262:	4770      	bx	lr

0800e264 <__retarget_lock_release_recursive>:
 800e264:	4770      	bx	lr

0800e266 <memcpy>:
 800e266:	440a      	add	r2, r1
 800e268:	4291      	cmp	r1, r2
 800e26a:	f100 33ff 	add.w	r3, r0, #4294967295
 800e26e:	d100      	bne.n	800e272 <memcpy+0xc>
 800e270:	4770      	bx	lr
 800e272:	b510      	push	{r4, lr}
 800e274:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e278:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e27c:	4291      	cmp	r1, r2
 800e27e:	d1f9      	bne.n	800e274 <memcpy+0xe>
 800e280:	bd10      	pop	{r4, pc}

0800e282 <quorem>:
 800e282:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e286:	6903      	ldr	r3, [r0, #16]
 800e288:	690c      	ldr	r4, [r1, #16]
 800e28a:	42a3      	cmp	r3, r4
 800e28c:	4607      	mov	r7, r0
 800e28e:	db7e      	blt.n	800e38e <quorem+0x10c>
 800e290:	3c01      	subs	r4, #1
 800e292:	f101 0814 	add.w	r8, r1, #20
 800e296:	00a3      	lsls	r3, r4, #2
 800e298:	f100 0514 	add.w	r5, r0, #20
 800e29c:	9300      	str	r3, [sp, #0]
 800e29e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e2a2:	9301      	str	r3, [sp, #4]
 800e2a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e2a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e2ac:	3301      	adds	r3, #1
 800e2ae:	429a      	cmp	r2, r3
 800e2b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e2b4:	fbb2 f6f3 	udiv	r6, r2, r3
 800e2b8:	d32e      	bcc.n	800e318 <quorem+0x96>
 800e2ba:	f04f 0a00 	mov.w	sl, #0
 800e2be:	46c4      	mov	ip, r8
 800e2c0:	46ae      	mov	lr, r5
 800e2c2:	46d3      	mov	fp, sl
 800e2c4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e2c8:	b298      	uxth	r0, r3
 800e2ca:	fb06 a000 	mla	r0, r6, r0, sl
 800e2ce:	0c02      	lsrs	r2, r0, #16
 800e2d0:	0c1b      	lsrs	r3, r3, #16
 800e2d2:	fb06 2303 	mla	r3, r6, r3, r2
 800e2d6:	f8de 2000 	ldr.w	r2, [lr]
 800e2da:	b280      	uxth	r0, r0
 800e2dc:	b292      	uxth	r2, r2
 800e2de:	1a12      	subs	r2, r2, r0
 800e2e0:	445a      	add	r2, fp
 800e2e2:	f8de 0000 	ldr.w	r0, [lr]
 800e2e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e2ea:	b29b      	uxth	r3, r3
 800e2ec:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e2f0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e2f4:	b292      	uxth	r2, r2
 800e2f6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e2fa:	45e1      	cmp	r9, ip
 800e2fc:	f84e 2b04 	str.w	r2, [lr], #4
 800e300:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e304:	d2de      	bcs.n	800e2c4 <quorem+0x42>
 800e306:	9b00      	ldr	r3, [sp, #0]
 800e308:	58eb      	ldr	r3, [r5, r3]
 800e30a:	b92b      	cbnz	r3, 800e318 <quorem+0x96>
 800e30c:	9b01      	ldr	r3, [sp, #4]
 800e30e:	3b04      	subs	r3, #4
 800e310:	429d      	cmp	r5, r3
 800e312:	461a      	mov	r2, r3
 800e314:	d32f      	bcc.n	800e376 <quorem+0xf4>
 800e316:	613c      	str	r4, [r7, #16]
 800e318:	4638      	mov	r0, r7
 800e31a:	f001 f97f 	bl	800f61c <__mcmp>
 800e31e:	2800      	cmp	r0, #0
 800e320:	db25      	blt.n	800e36e <quorem+0xec>
 800e322:	4629      	mov	r1, r5
 800e324:	2000      	movs	r0, #0
 800e326:	f858 2b04 	ldr.w	r2, [r8], #4
 800e32a:	f8d1 c000 	ldr.w	ip, [r1]
 800e32e:	fa1f fe82 	uxth.w	lr, r2
 800e332:	fa1f f38c 	uxth.w	r3, ip
 800e336:	eba3 030e 	sub.w	r3, r3, lr
 800e33a:	4403      	add	r3, r0
 800e33c:	0c12      	lsrs	r2, r2, #16
 800e33e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e342:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e346:	b29b      	uxth	r3, r3
 800e348:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e34c:	45c1      	cmp	r9, r8
 800e34e:	f841 3b04 	str.w	r3, [r1], #4
 800e352:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e356:	d2e6      	bcs.n	800e326 <quorem+0xa4>
 800e358:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e35c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e360:	b922      	cbnz	r2, 800e36c <quorem+0xea>
 800e362:	3b04      	subs	r3, #4
 800e364:	429d      	cmp	r5, r3
 800e366:	461a      	mov	r2, r3
 800e368:	d30b      	bcc.n	800e382 <quorem+0x100>
 800e36a:	613c      	str	r4, [r7, #16]
 800e36c:	3601      	adds	r6, #1
 800e36e:	4630      	mov	r0, r6
 800e370:	b003      	add	sp, #12
 800e372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e376:	6812      	ldr	r2, [r2, #0]
 800e378:	3b04      	subs	r3, #4
 800e37a:	2a00      	cmp	r2, #0
 800e37c:	d1cb      	bne.n	800e316 <quorem+0x94>
 800e37e:	3c01      	subs	r4, #1
 800e380:	e7c6      	b.n	800e310 <quorem+0x8e>
 800e382:	6812      	ldr	r2, [r2, #0]
 800e384:	3b04      	subs	r3, #4
 800e386:	2a00      	cmp	r2, #0
 800e388:	d1ef      	bne.n	800e36a <quorem+0xe8>
 800e38a:	3c01      	subs	r4, #1
 800e38c:	e7ea      	b.n	800e364 <quorem+0xe2>
 800e38e:	2000      	movs	r0, #0
 800e390:	e7ee      	b.n	800e370 <quorem+0xee>
 800e392:	0000      	movs	r0, r0
 800e394:	0000      	movs	r0, r0
	...

0800e398 <_dtoa_r>:
 800e398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e39c:	69c7      	ldr	r7, [r0, #28]
 800e39e:	b097      	sub	sp, #92	@ 0x5c
 800e3a0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800e3a4:	ec55 4b10 	vmov	r4, r5, d0
 800e3a8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800e3aa:	9107      	str	r1, [sp, #28]
 800e3ac:	4681      	mov	r9, r0
 800e3ae:	920c      	str	r2, [sp, #48]	@ 0x30
 800e3b0:	9311      	str	r3, [sp, #68]	@ 0x44
 800e3b2:	b97f      	cbnz	r7, 800e3d4 <_dtoa_r+0x3c>
 800e3b4:	2010      	movs	r0, #16
 800e3b6:	f000 fe09 	bl	800efcc <malloc>
 800e3ba:	4602      	mov	r2, r0
 800e3bc:	f8c9 001c 	str.w	r0, [r9, #28]
 800e3c0:	b920      	cbnz	r0, 800e3cc <_dtoa_r+0x34>
 800e3c2:	4ba9      	ldr	r3, [pc, #676]	@ (800e668 <_dtoa_r+0x2d0>)
 800e3c4:	21ef      	movs	r1, #239	@ 0xef
 800e3c6:	48a9      	ldr	r0, [pc, #676]	@ (800e66c <_dtoa_r+0x2d4>)
 800e3c8:	f001 fe24 	bl	8010014 <__assert_func>
 800e3cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e3d0:	6007      	str	r7, [r0, #0]
 800e3d2:	60c7      	str	r7, [r0, #12]
 800e3d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e3d8:	6819      	ldr	r1, [r3, #0]
 800e3da:	b159      	cbz	r1, 800e3f4 <_dtoa_r+0x5c>
 800e3dc:	685a      	ldr	r2, [r3, #4]
 800e3de:	604a      	str	r2, [r1, #4]
 800e3e0:	2301      	movs	r3, #1
 800e3e2:	4093      	lsls	r3, r2
 800e3e4:	608b      	str	r3, [r1, #8]
 800e3e6:	4648      	mov	r0, r9
 800e3e8:	f000 fee6 	bl	800f1b8 <_Bfree>
 800e3ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e3f0:	2200      	movs	r2, #0
 800e3f2:	601a      	str	r2, [r3, #0]
 800e3f4:	1e2b      	subs	r3, r5, #0
 800e3f6:	bfb9      	ittee	lt
 800e3f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e3fc:	9305      	strlt	r3, [sp, #20]
 800e3fe:	2300      	movge	r3, #0
 800e400:	6033      	strge	r3, [r6, #0]
 800e402:	9f05      	ldr	r7, [sp, #20]
 800e404:	4b9a      	ldr	r3, [pc, #616]	@ (800e670 <_dtoa_r+0x2d8>)
 800e406:	bfbc      	itt	lt
 800e408:	2201      	movlt	r2, #1
 800e40a:	6032      	strlt	r2, [r6, #0]
 800e40c:	43bb      	bics	r3, r7
 800e40e:	d112      	bne.n	800e436 <_dtoa_r+0x9e>
 800e410:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e412:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e416:	6013      	str	r3, [r2, #0]
 800e418:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e41c:	4323      	orrs	r3, r4
 800e41e:	f000 855a 	beq.w	800eed6 <_dtoa_r+0xb3e>
 800e422:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e424:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800e684 <_dtoa_r+0x2ec>
 800e428:	2b00      	cmp	r3, #0
 800e42a:	f000 855c 	beq.w	800eee6 <_dtoa_r+0xb4e>
 800e42e:	f10a 0303 	add.w	r3, sl, #3
 800e432:	f000 bd56 	b.w	800eee2 <_dtoa_r+0xb4a>
 800e436:	ed9d 7b04 	vldr	d7, [sp, #16]
 800e43a:	2200      	movs	r2, #0
 800e43c:	ec51 0b17 	vmov	r0, r1, d7
 800e440:	2300      	movs	r3, #0
 800e442:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800e446:	f7f2 fb3f 	bl	8000ac8 <__aeabi_dcmpeq>
 800e44a:	4680      	mov	r8, r0
 800e44c:	b158      	cbz	r0, 800e466 <_dtoa_r+0xce>
 800e44e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e450:	2301      	movs	r3, #1
 800e452:	6013      	str	r3, [r2, #0]
 800e454:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e456:	b113      	cbz	r3, 800e45e <_dtoa_r+0xc6>
 800e458:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e45a:	4b86      	ldr	r3, [pc, #536]	@ (800e674 <_dtoa_r+0x2dc>)
 800e45c:	6013      	str	r3, [r2, #0]
 800e45e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800e688 <_dtoa_r+0x2f0>
 800e462:	f000 bd40 	b.w	800eee6 <_dtoa_r+0xb4e>
 800e466:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800e46a:	aa14      	add	r2, sp, #80	@ 0x50
 800e46c:	a915      	add	r1, sp, #84	@ 0x54
 800e46e:	4648      	mov	r0, r9
 800e470:	f001 f984 	bl	800f77c <__d2b>
 800e474:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e478:	9002      	str	r0, [sp, #8]
 800e47a:	2e00      	cmp	r6, #0
 800e47c:	d078      	beq.n	800e570 <_dtoa_r+0x1d8>
 800e47e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e480:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800e484:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e488:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e48c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e490:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e494:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e498:	4619      	mov	r1, r3
 800e49a:	2200      	movs	r2, #0
 800e49c:	4b76      	ldr	r3, [pc, #472]	@ (800e678 <_dtoa_r+0x2e0>)
 800e49e:	f7f1 fef3 	bl	8000288 <__aeabi_dsub>
 800e4a2:	a36b      	add	r3, pc, #428	@ (adr r3, 800e650 <_dtoa_r+0x2b8>)
 800e4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4a8:	f7f2 f8a6 	bl	80005f8 <__aeabi_dmul>
 800e4ac:	a36a      	add	r3, pc, #424	@ (adr r3, 800e658 <_dtoa_r+0x2c0>)
 800e4ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4b2:	f7f1 feeb 	bl	800028c <__adddf3>
 800e4b6:	4604      	mov	r4, r0
 800e4b8:	4630      	mov	r0, r6
 800e4ba:	460d      	mov	r5, r1
 800e4bc:	f7f2 f832 	bl	8000524 <__aeabi_i2d>
 800e4c0:	a367      	add	r3, pc, #412	@ (adr r3, 800e660 <_dtoa_r+0x2c8>)
 800e4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4c6:	f7f2 f897 	bl	80005f8 <__aeabi_dmul>
 800e4ca:	4602      	mov	r2, r0
 800e4cc:	460b      	mov	r3, r1
 800e4ce:	4620      	mov	r0, r4
 800e4d0:	4629      	mov	r1, r5
 800e4d2:	f7f1 fedb 	bl	800028c <__adddf3>
 800e4d6:	4604      	mov	r4, r0
 800e4d8:	460d      	mov	r5, r1
 800e4da:	f7f2 fb3d 	bl	8000b58 <__aeabi_d2iz>
 800e4de:	2200      	movs	r2, #0
 800e4e0:	4607      	mov	r7, r0
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	4620      	mov	r0, r4
 800e4e6:	4629      	mov	r1, r5
 800e4e8:	f7f2 faf8 	bl	8000adc <__aeabi_dcmplt>
 800e4ec:	b140      	cbz	r0, 800e500 <_dtoa_r+0x168>
 800e4ee:	4638      	mov	r0, r7
 800e4f0:	f7f2 f818 	bl	8000524 <__aeabi_i2d>
 800e4f4:	4622      	mov	r2, r4
 800e4f6:	462b      	mov	r3, r5
 800e4f8:	f7f2 fae6 	bl	8000ac8 <__aeabi_dcmpeq>
 800e4fc:	b900      	cbnz	r0, 800e500 <_dtoa_r+0x168>
 800e4fe:	3f01      	subs	r7, #1
 800e500:	2f16      	cmp	r7, #22
 800e502:	d852      	bhi.n	800e5aa <_dtoa_r+0x212>
 800e504:	4b5d      	ldr	r3, [pc, #372]	@ (800e67c <_dtoa_r+0x2e4>)
 800e506:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e50a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e50e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e512:	f7f2 fae3 	bl	8000adc <__aeabi_dcmplt>
 800e516:	2800      	cmp	r0, #0
 800e518:	d049      	beq.n	800e5ae <_dtoa_r+0x216>
 800e51a:	3f01      	subs	r7, #1
 800e51c:	2300      	movs	r3, #0
 800e51e:	9310      	str	r3, [sp, #64]	@ 0x40
 800e520:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e522:	1b9b      	subs	r3, r3, r6
 800e524:	1e5a      	subs	r2, r3, #1
 800e526:	bf45      	ittet	mi
 800e528:	f1c3 0301 	rsbmi	r3, r3, #1
 800e52c:	9300      	strmi	r3, [sp, #0]
 800e52e:	2300      	movpl	r3, #0
 800e530:	2300      	movmi	r3, #0
 800e532:	9206      	str	r2, [sp, #24]
 800e534:	bf54      	ite	pl
 800e536:	9300      	strpl	r3, [sp, #0]
 800e538:	9306      	strmi	r3, [sp, #24]
 800e53a:	2f00      	cmp	r7, #0
 800e53c:	db39      	blt.n	800e5b2 <_dtoa_r+0x21a>
 800e53e:	9b06      	ldr	r3, [sp, #24]
 800e540:	970d      	str	r7, [sp, #52]	@ 0x34
 800e542:	443b      	add	r3, r7
 800e544:	9306      	str	r3, [sp, #24]
 800e546:	2300      	movs	r3, #0
 800e548:	9308      	str	r3, [sp, #32]
 800e54a:	9b07      	ldr	r3, [sp, #28]
 800e54c:	2b09      	cmp	r3, #9
 800e54e:	d863      	bhi.n	800e618 <_dtoa_r+0x280>
 800e550:	2b05      	cmp	r3, #5
 800e552:	bfc4      	itt	gt
 800e554:	3b04      	subgt	r3, #4
 800e556:	9307      	strgt	r3, [sp, #28]
 800e558:	9b07      	ldr	r3, [sp, #28]
 800e55a:	f1a3 0302 	sub.w	r3, r3, #2
 800e55e:	bfcc      	ite	gt
 800e560:	2400      	movgt	r4, #0
 800e562:	2401      	movle	r4, #1
 800e564:	2b03      	cmp	r3, #3
 800e566:	d863      	bhi.n	800e630 <_dtoa_r+0x298>
 800e568:	e8df f003 	tbb	[pc, r3]
 800e56c:	2b375452 	.word	0x2b375452
 800e570:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e574:	441e      	add	r6, r3
 800e576:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e57a:	2b20      	cmp	r3, #32
 800e57c:	bfc1      	itttt	gt
 800e57e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e582:	409f      	lslgt	r7, r3
 800e584:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e588:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e58c:	bfd6      	itet	le
 800e58e:	f1c3 0320 	rsble	r3, r3, #32
 800e592:	ea47 0003 	orrgt.w	r0, r7, r3
 800e596:	fa04 f003 	lslle.w	r0, r4, r3
 800e59a:	f7f1 ffb3 	bl	8000504 <__aeabi_ui2d>
 800e59e:	2201      	movs	r2, #1
 800e5a0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e5a4:	3e01      	subs	r6, #1
 800e5a6:	9212      	str	r2, [sp, #72]	@ 0x48
 800e5a8:	e776      	b.n	800e498 <_dtoa_r+0x100>
 800e5aa:	2301      	movs	r3, #1
 800e5ac:	e7b7      	b.n	800e51e <_dtoa_r+0x186>
 800e5ae:	9010      	str	r0, [sp, #64]	@ 0x40
 800e5b0:	e7b6      	b.n	800e520 <_dtoa_r+0x188>
 800e5b2:	9b00      	ldr	r3, [sp, #0]
 800e5b4:	1bdb      	subs	r3, r3, r7
 800e5b6:	9300      	str	r3, [sp, #0]
 800e5b8:	427b      	negs	r3, r7
 800e5ba:	9308      	str	r3, [sp, #32]
 800e5bc:	2300      	movs	r3, #0
 800e5be:	930d      	str	r3, [sp, #52]	@ 0x34
 800e5c0:	e7c3      	b.n	800e54a <_dtoa_r+0x1b2>
 800e5c2:	2301      	movs	r3, #1
 800e5c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e5c8:	eb07 0b03 	add.w	fp, r7, r3
 800e5cc:	f10b 0301 	add.w	r3, fp, #1
 800e5d0:	2b01      	cmp	r3, #1
 800e5d2:	9303      	str	r3, [sp, #12]
 800e5d4:	bfb8      	it	lt
 800e5d6:	2301      	movlt	r3, #1
 800e5d8:	e006      	b.n	800e5e8 <_dtoa_r+0x250>
 800e5da:	2301      	movs	r3, #1
 800e5dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	dd28      	ble.n	800e636 <_dtoa_r+0x29e>
 800e5e4:	469b      	mov	fp, r3
 800e5e6:	9303      	str	r3, [sp, #12]
 800e5e8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e5ec:	2100      	movs	r1, #0
 800e5ee:	2204      	movs	r2, #4
 800e5f0:	f102 0514 	add.w	r5, r2, #20
 800e5f4:	429d      	cmp	r5, r3
 800e5f6:	d926      	bls.n	800e646 <_dtoa_r+0x2ae>
 800e5f8:	6041      	str	r1, [r0, #4]
 800e5fa:	4648      	mov	r0, r9
 800e5fc:	f000 fd9c 	bl	800f138 <_Balloc>
 800e600:	4682      	mov	sl, r0
 800e602:	2800      	cmp	r0, #0
 800e604:	d142      	bne.n	800e68c <_dtoa_r+0x2f4>
 800e606:	4b1e      	ldr	r3, [pc, #120]	@ (800e680 <_dtoa_r+0x2e8>)
 800e608:	4602      	mov	r2, r0
 800e60a:	f240 11af 	movw	r1, #431	@ 0x1af
 800e60e:	e6da      	b.n	800e3c6 <_dtoa_r+0x2e>
 800e610:	2300      	movs	r3, #0
 800e612:	e7e3      	b.n	800e5dc <_dtoa_r+0x244>
 800e614:	2300      	movs	r3, #0
 800e616:	e7d5      	b.n	800e5c4 <_dtoa_r+0x22c>
 800e618:	2401      	movs	r4, #1
 800e61a:	2300      	movs	r3, #0
 800e61c:	9307      	str	r3, [sp, #28]
 800e61e:	9409      	str	r4, [sp, #36]	@ 0x24
 800e620:	f04f 3bff 	mov.w	fp, #4294967295
 800e624:	2200      	movs	r2, #0
 800e626:	f8cd b00c 	str.w	fp, [sp, #12]
 800e62a:	2312      	movs	r3, #18
 800e62c:	920c      	str	r2, [sp, #48]	@ 0x30
 800e62e:	e7db      	b.n	800e5e8 <_dtoa_r+0x250>
 800e630:	2301      	movs	r3, #1
 800e632:	9309      	str	r3, [sp, #36]	@ 0x24
 800e634:	e7f4      	b.n	800e620 <_dtoa_r+0x288>
 800e636:	f04f 0b01 	mov.w	fp, #1
 800e63a:	f8cd b00c 	str.w	fp, [sp, #12]
 800e63e:	465b      	mov	r3, fp
 800e640:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800e644:	e7d0      	b.n	800e5e8 <_dtoa_r+0x250>
 800e646:	3101      	adds	r1, #1
 800e648:	0052      	lsls	r2, r2, #1
 800e64a:	e7d1      	b.n	800e5f0 <_dtoa_r+0x258>
 800e64c:	f3af 8000 	nop.w
 800e650:	636f4361 	.word	0x636f4361
 800e654:	3fd287a7 	.word	0x3fd287a7
 800e658:	8b60c8b3 	.word	0x8b60c8b3
 800e65c:	3fc68a28 	.word	0x3fc68a28
 800e660:	509f79fb 	.word	0x509f79fb
 800e664:	3fd34413 	.word	0x3fd34413
 800e668:	080112bd 	.word	0x080112bd
 800e66c:	080112d4 	.word	0x080112d4
 800e670:	7ff00000 	.word	0x7ff00000
 800e674:	0801128d 	.word	0x0801128d
 800e678:	3ff80000 	.word	0x3ff80000
 800e67c:	08011428 	.word	0x08011428
 800e680:	0801132c 	.word	0x0801132c
 800e684:	080112b9 	.word	0x080112b9
 800e688:	0801128c 	.word	0x0801128c
 800e68c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e690:	6018      	str	r0, [r3, #0]
 800e692:	9b03      	ldr	r3, [sp, #12]
 800e694:	2b0e      	cmp	r3, #14
 800e696:	f200 80a1 	bhi.w	800e7dc <_dtoa_r+0x444>
 800e69a:	2c00      	cmp	r4, #0
 800e69c:	f000 809e 	beq.w	800e7dc <_dtoa_r+0x444>
 800e6a0:	2f00      	cmp	r7, #0
 800e6a2:	dd33      	ble.n	800e70c <_dtoa_r+0x374>
 800e6a4:	4b9c      	ldr	r3, [pc, #624]	@ (800e918 <_dtoa_r+0x580>)
 800e6a6:	f007 020f 	and.w	r2, r7, #15
 800e6aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e6ae:	ed93 7b00 	vldr	d7, [r3]
 800e6b2:	05f8      	lsls	r0, r7, #23
 800e6b4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800e6b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e6bc:	d516      	bpl.n	800e6ec <_dtoa_r+0x354>
 800e6be:	4b97      	ldr	r3, [pc, #604]	@ (800e91c <_dtoa_r+0x584>)
 800e6c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e6c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e6c8:	f7f2 f8c0 	bl	800084c <__aeabi_ddiv>
 800e6cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e6d0:	f004 040f 	and.w	r4, r4, #15
 800e6d4:	2603      	movs	r6, #3
 800e6d6:	4d91      	ldr	r5, [pc, #580]	@ (800e91c <_dtoa_r+0x584>)
 800e6d8:	b954      	cbnz	r4, 800e6f0 <_dtoa_r+0x358>
 800e6da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e6de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e6e2:	f7f2 f8b3 	bl	800084c <__aeabi_ddiv>
 800e6e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e6ea:	e028      	b.n	800e73e <_dtoa_r+0x3a6>
 800e6ec:	2602      	movs	r6, #2
 800e6ee:	e7f2      	b.n	800e6d6 <_dtoa_r+0x33e>
 800e6f0:	07e1      	lsls	r1, r4, #31
 800e6f2:	d508      	bpl.n	800e706 <_dtoa_r+0x36e>
 800e6f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e6f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e6fc:	f7f1 ff7c 	bl	80005f8 <__aeabi_dmul>
 800e700:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e704:	3601      	adds	r6, #1
 800e706:	1064      	asrs	r4, r4, #1
 800e708:	3508      	adds	r5, #8
 800e70a:	e7e5      	b.n	800e6d8 <_dtoa_r+0x340>
 800e70c:	f000 80af 	beq.w	800e86e <_dtoa_r+0x4d6>
 800e710:	427c      	negs	r4, r7
 800e712:	4b81      	ldr	r3, [pc, #516]	@ (800e918 <_dtoa_r+0x580>)
 800e714:	4d81      	ldr	r5, [pc, #516]	@ (800e91c <_dtoa_r+0x584>)
 800e716:	f004 020f 	and.w	r2, r4, #15
 800e71a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e71e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e722:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e726:	f7f1 ff67 	bl	80005f8 <__aeabi_dmul>
 800e72a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e72e:	1124      	asrs	r4, r4, #4
 800e730:	2300      	movs	r3, #0
 800e732:	2602      	movs	r6, #2
 800e734:	2c00      	cmp	r4, #0
 800e736:	f040 808f 	bne.w	800e858 <_dtoa_r+0x4c0>
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d1d3      	bne.n	800e6e6 <_dtoa_r+0x34e>
 800e73e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e740:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e744:	2b00      	cmp	r3, #0
 800e746:	f000 8094 	beq.w	800e872 <_dtoa_r+0x4da>
 800e74a:	4b75      	ldr	r3, [pc, #468]	@ (800e920 <_dtoa_r+0x588>)
 800e74c:	2200      	movs	r2, #0
 800e74e:	4620      	mov	r0, r4
 800e750:	4629      	mov	r1, r5
 800e752:	f7f2 f9c3 	bl	8000adc <__aeabi_dcmplt>
 800e756:	2800      	cmp	r0, #0
 800e758:	f000 808b 	beq.w	800e872 <_dtoa_r+0x4da>
 800e75c:	9b03      	ldr	r3, [sp, #12]
 800e75e:	2b00      	cmp	r3, #0
 800e760:	f000 8087 	beq.w	800e872 <_dtoa_r+0x4da>
 800e764:	f1bb 0f00 	cmp.w	fp, #0
 800e768:	dd34      	ble.n	800e7d4 <_dtoa_r+0x43c>
 800e76a:	4620      	mov	r0, r4
 800e76c:	4b6d      	ldr	r3, [pc, #436]	@ (800e924 <_dtoa_r+0x58c>)
 800e76e:	2200      	movs	r2, #0
 800e770:	4629      	mov	r1, r5
 800e772:	f7f1 ff41 	bl	80005f8 <__aeabi_dmul>
 800e776:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e77a:	f107 38ff 	add.w	r8, r7, #4294967295
 800e77e:	3601      	adds	r6, #1
 800e780:	465c      	mov	r4, fp
 800e782:	4630      	mov	r0, r6
 800e784:	f7f1 fece 	bl	8000524 <__aeabi_i2d>
 800e788:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e78c:	f7f1 ff34 	bl	80005f8 <__aeabi_dmul>
 800e790:	4b65      	ldr	r3, [pc, #404]	@ (800e928 <_dtoa_r+0x590>)
 800e792:	2200      	movs	r2, #0
 800e794:	f7f1 fd7a 	bl	800028c <__adddf3>
 800e798:	4605      	mov	r5, r0
 800e79a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e79e:	2c00      	cmp	r4, #0
 800e7a0:	d16a      	bne.n	800e878 <_dtoa_r+0x4e0>
 800e7a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e7a6:	4b61      	ldr	r3, [pc, #388]	@ (800e92c <_dtoa_r+0x594>)
 800e7a8:	2200      	movs	r2, #0
 800e7aa:	f7f1 fd6d 	bl	8000288 <__aeabi_dsub>
 800e7ae:	4602      	mov	r2, r0
 800e7b0:	460b      	mov	r3, r1
 800e7b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e7b6:	462a      	mov	r2, r5
 800e7b8:	4633      	mov	r3, r6
 800e7ba:	f7f2 f9ad 	bl	8000b18 <__aeabi_dcmpgt>
 800e7be:	2800      	cmp	r0, #0
 800e7c0:	f040 8298 	bne.w	800ecf4 <_dtoa_r+0x95c>
 800e7c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e7c8:	462a      	mov	r2, r5
 800e7ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e7ce:	f7f2 f985 	bl	8000adc <__aeabi_dcmplt>
 800e7d2:	bb38      	cbnz	r0, 800e824 <_dtoa_r+0x48c>
 800e7d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800e7d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e7dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	f2c0 8157 	blt.w	800ea92 <_dtoa_r+0x6fa>
 800e7e4:	2f0e      	cmp	r7, #14
 800e7e6:	f300 8154 	bgt.w	800ea92 <_dtoa_r+0x6fa>
 800e7ea:	4b4b      	ldr	r3, [pc, #300]	@ (800e918 <_dtoa_r+0x580>)
 800e7ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e7f0:	ed93 7b00 	vldr	d7, [r3]
 800e7f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	ed8d 7b00 	vstr	d7, [sp]
 800e7fc:	f280 80e5 	bge.w	800e9ca <_dtoa_r+0x632>
 800e800:	9b03      	ldr	r3, [sp, #12]
 800e802:	2b00      	cmp	r3, #0
 800e804:	f300 80e1 	bgt.w	800e9ca <_dtoa_r+0x632>
 800e808:	d10c      	bne.n	800e824 <_dtoa_r+0x48c>
 800e80a:	4b48      	ldr	r3, [pc, #288]	@ (800e92c <_dtoa_r+0x594>)
 800e80c:	2200      	movs	r2, #0
 800e80e:	ec51 0b17 	vmov	r0, r1, d7
 800e812:	f7f1 fef1 	bl	80005f8 <__aeabi_dmul>
 800e816:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e81a:	f7f2 f973 	bl	8000b04 <__aeabi_dcmpge>
 800e81e:	2800      	cmp	r0, #0
 800e820:	f000 8266 	beq.w	800ecf0 <_dtoa_r+0x958>
 800e824:	2400      	movs	r4, #0
 800e826:	4625      	mov	r5, r4
 800e828:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e82a:	4656      	mov	r6, sl
 800e82c:	ea6f 0803 	mvn.w	r8, r3
 800e830:	2700      	movs	r7, #0
 800e832:	4621      	mov	r1, r4
 800e834:	4648      	mov	r0, r9
 800e836:	f000 fcbf 	bl	800f1b8 <_Bfree>
 800e83a:	2d00      	cmp	r5, #0
 800e83c:	f000 80bd 	beq.w	800e9ba <_dtoa_r+0x622>
 800e840:	b12f      	cbz	r7, 800e84e <_dtoa_r+0x4b6>
 800e842:	42af      	cmp	r7, r5
 800e844:	d003      	beq.n	800e84e <_dtoa_r+0x4b6>
 800e846:	4639      	mov	r1, r7
 800e848:	4648      	mov	r0, r9
 800e84a:	f000 fcb5 	bl	800f1b8 <_Bfree>
 800e84e:	4629      	mov	r1, r5
 800e850:	4648      	mov	r0, r9
 800e852:	f000 fcb1 	bl	800f1b8 <_Bfree>
 800e856:	e0b0      	b.n	800e9ba <_dtoa_r+0x622>
 800e858:	07e2      	lsls	r2, r4, #31
 800e85a:	d505      	bpl.n	800e868 <_dtoa_r+0x4d0>
 800e85c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e860:	f7f1 feca 	bl	80005f8 <__aeabi_dmul>
 800e864:	3601      	adds	r6, #1
 800e866:	2301      	movs	r3, #1
 800e868:	1064      	asrs	r4, r4, #1
 800e86a:	3508      	adds	r5, #8
 800e86c:	e762      	b.n	800e734 <_dtoa_r+0x39c>
 800e86e:	2602      	movs	r6, #2
 800e870:	e765      	b.n	800e73e <_dtoa_r+0x3a6>
 800e872:	9c03      	ldr	r4, [sp, #12]
 800e874:	46b8      	mov	r8, r7
 800e876:	e784      	b.n	800e782 <_dtoa_r+0x3ea>
 800e878:	4b27      	ldr	r3, [pc, #156]	@ (800e918 <_dtoa_r+0x580>)
 800e87a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e87c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e880:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e884:	4454      	add	r4, sl
 800e886:	2900      	cmp	r1, #0
 800e888:	d054      	beq.n	800e934 <_dtoa_r+0x59c>
 800e88a:	4929      	ldr	r1, [pc, #164]	@ (800e930 <_dtoa_r+0x598>)
 800e88c:	2000      	movs	r0, #0
 800e88e:	f7f1 ffdd 	bl	800084c <__aeabi_ddiv>
 800e892:	4633      	mov	r3, r6
 800e894:	462a      	mov	r2, r5
 800e896:	f7f1 fcf7 	bl	8000288 <__aeabi_dsub>
 800e89a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e89e:	4656      	mov	r6, sl
 800e8a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e8a4:	f7f2 f958 	bl	8000b58 <__aeabi_d2iz>
 800e8a8:	4605      	mov	r5, r0
 800e8aa:	f7f1 fe3b 	bl	8000524 <__aeabi_i2d>
 800e8ae:	4602      	mov	r2, r0
 800e8b0:	460b      	mov	r3, r1
 800e8b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e8b6:	f7f1 fce7 	bl	8000288 <__aeabi_dsub>
 800e8ba:	3530      	adds	r5, #48	@ 0x30
 800e8bc:	4602      	mov	r2, r0
 800e8be:	460b      	mov	r3, r1
 800e8c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e8c4:	f806 5b01 	strb.w	r5, [r6], #1
 800e8c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e8cc:	f7f2 f906 	bl	8000adc <__aeabi_dcmplt>
 800e8d0:	2800      	cmp	r0, #0
 800e8d2:	d172      	bne.n	800e9ba <_dtoa_r+0x622>
 800e8d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e8d8:	4911      	ldr	r1, [pc, #68]	@ (800e920 <_dtoa_r+0x588>)
 800e8da:	2000      	movs	r0, #0
 800e8dc:	f7f1 fcd4 	bl	8000288 <__aeabi_dsub>
 800e8e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e8e4:	f7f2 f8fa 	bl	8000adc <__aeabi_dcmplt>
 800e8e8:	2800      	cmp	r0, #0
 800e8ea:	f040 80b4 	bne.w	800ea56 <_dtoa_r+0x6be>
 800e8ee:	42a6      	cmp	r6, r4
 800e8f0:	f43f af70 	beq.w	800e7d4 <_dtoa_r+0x43c>
 800e8f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e8f8:	4b0a      	ldr	r3, [pc, #40]	@ (800e924 <_dtoa_r+0x58c>)
 800e8fa:	2200      	movs	r2, #0
 800e8fc:	f7f1 fe7c 	bl	80005f8 <__aeabi_dmul>
 800e900:	4b08      	ldr	r3, [pc, #32]	@ (800e924 <_dtoa_r+0x58c>)
 800e902:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e906:	2200      	movs	r2, #0
 800e908:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e90c:	f7f1 fe74 	bl	80005f8 <__aeabi_dmul>
 800e910:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e914:	e7c4      	b.n	800e8a0 <_dtoa_r+0x508>
 800e916:	bf00      	nop
 800e918:	08011428 	.word	0x08011428
 800e91c:	08011400 	.word	0x08011400
 800e920:	3ff00000 	.word	0x3ff00000
 800e924:	40240000 	.word	0x40240000
 800e928:	401c0000 	.word	0x401c0000
 800e92c:	40140000 	.word	0x40140000
 800e930:	3fe00000 	.word	0x3fe00000
 800e934:	4631      	mov	r1, r6
 800e936:	4628      	mov	r0, r5
 800e938:	f7f1 fe5e 	bl	80005f8 <__aeabi_dmul>
 800e93c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e940:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e942:	4656      	mov	r6, sl
 800e944:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e948:	f7f2 f906 	bl	8000b58 <__aeabi_d2iz>
 800e94c:	4605      	mov	r5, r0
 800e94e:	f7f1 fde9 	bl	8000524 <__aeabi_i2d>
 800e952:	4602      	mov	r2, r0
 800e954:	460b      	mov	r3, r1
 800e956:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e95a:	f7f1 fc95 	bl	8000288 <__aeabi_dsub>
 800e95e:	3530      	adds	r5, #48	@ 0x30
 800e960:	f806 5b01 	strb.w	r5, [r6], #1
 800e964:	4602      	mov	r2, r0
 800e966:	460b      	mov	r3, r1
 800e968:	42a6      	cmp	r6, r4
 800e96a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e96e:	f04f 0200 	mov.w	r2, #0
 800e972:	d124      	bne.n	800e9be <_dtoa_r+0x626>
 800e974:	4baf      	ldr	r3, [pc, #700]	@ (800ec34 <_dtoa_r+0x89c>)
 800e976:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e97a:	f7f1 fc87 	bl	800028c <__adddf3>
 800e97e:	4602      	mov	r2, r0
 800e980:	460b      	mov	r3, r1
 800e982:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e986:	f7f2 f8c7 	bl	8000b18 <__aeabi_dcmpgt>
 800e98a:	2800      	cmp	r0, #0
 800e98c:	d163      	bne.n	800ea56 <_dtoa_r+0x6be>
 800e98e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e992:	49a8      	ldr	r1, [pc, #672]	@ (800ec34 <_dtoa_r+0x89c>)
 800e994:	2000      	movs	r0, #0
 800e996:	f7f1 fc77 	bl	8000288 <__aeabi_dsub>
 800e99a:	4602      	mov	r2, r0
 800e99c:	460b      	mov	r3, r1
 800e99e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e9a2:	f7f2 f89b 	bl	8000adc <__aeabi_dcmplt>
 800e9a6:	2800      	cmp	r0, #0
 800e9a8:	f43f af14 	beq.w	800e7d4 <_dtoa_r+0x43c>
 800e9ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e9ae:	1e73      	subs	r3, r6, #1
 800e9b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e9b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e9b6:	2b30      	cmp	r3, #48	@ 0x30
 800e9b8:	d0f8      	beq.n	800e9ac <_dtoa_r+0x614>
 800e9ba:	4647      	mov	r7, r8
 800e9bc:	e03b      	b.n	800ea36 <_dtoa_r+0x69e>
 800e9be:	4b9e      	ldr	r3, [pc, #632]	@ (800ec38 <_dtoa_r+0x8a0>)
 800e9c0:	f7f1 fe1a 	bl	80005f8 <__aeabi_dmul>
 800e9c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e9c8:	e7bc      	b.n	800e944 <_dtoa_r+0x5ac>
 800e9ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e9ce:	4656      	mov	r6, sl
 800e9d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e9d4:	4620      	mov	r0, r4
 800e9d6:	4629      	mov	r1, r5
 800e9d8:	f7f1 ff38 	bl	800084c <__aeabi_ddiv>
 800e9dc:	f7f2 f8bc 	bl	8000b58 <__aeabi_d2iz>
 800e9e0:	4680      	mov	r8, r0
 800e9e2:	f7f1 fd9f 	bl	8000524 <__aeabi_i2d>
 800e9e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e9ea:	f7f1 fe05 	bl	80005f8 <__aeabi_dmul>
 800e9ee:	4602      	mov	r2, r0
 800e9f0:	460b      	mov	r3, r1
 800e9f2:	4620      	mov	r0, r4
 800e9f4:	4629      	mov	r1, r5
 800e9f6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e9fa:	f7f1 fc45 	bl	8000288 <__aeabi_dsub>
 800e9fe:	f806 4b01 	strb.w	r4, [r6], #1
 800ea02:	9d03      	ldr	r5, [sp, #12]
 800ea04:	eba6 040a 	sub.w	r4, r6, sl
 800ea08:	42a5      	cmp	r5, r4
 800ea0a:	4602      	mov	r2, r0
 800ea0c:	460b      	mov	r3, r1
 800ea0e:	d133      	bne.n	800ea78 <_dtoa_r+0x6e0>
 800ea10:	f7f1 fc3c 	bl	800028c <__adddf3>
 800ea14:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea18:	4604      	mov	r4, r0
 800ea1a:	460d      	mov	r5, r1
 800ea1c:	f7f2 f87c 	bl	8000b18 <__aeabi_dcmpgt>
 800ea20:	b9c0      	cbnz	r0, 800ea54 <_dtoa_r+0x6bc>
 800ea22:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea26:	4620      	mov	r0, r4
 800ea28:	4629      	mov	r1, r5
 800ea2a:	f7f2 f84d 	bl	8000ac8 <__aeabi_dcmpeq>
 800ea2e:	b110      	cbz	r0, 800ea36 <_dtoa_r+0x69e>
 800ea30:	f018 0f01 	tst.w	r8, #1
 800ea34:	d10e      	bne.n	800ea54 <_dtoa_r+0x6bc>
 800ea36:	9902      	ldr	r1, [sp, #8]
 800ea38:	4648      	mov	r0, r9
 800ea3a:	f000 fbbd 	bl	800f1b8 <_Bfree>
 800ea3e:	2300      	movs	r3, #0
 800ea40:	7033      	strb	r3, [r6, #0]
 800ea42:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ea44:	3701      	adds	r7, #1
 800ea46:	601f      	str	r7, [r3, #0]
 800ea48:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	f000 824b 	beq.w	800eee6 <_dtoa_r+0xb4e>
 800ea50:	601e      	str	r6, [r3, #0]
 800ea52:	e248      	b.n	800eee6 <_dtoa_r+0xb4e>
 800ea54:	46b8      	mov	r8, r7
 800ea56:	4633      	mov	r3, r6
 800ea58:	461e      	mov	r6, r3
 800ea5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ea5e:	2a39      	cmp	r2, #57	@ 0x39
 800ea60:	d106      	bne.n	800ea70 <_dtoa_r+0x6d8>
 800ea62:	459a      	cmp	sl, r3
 800ea64:	d1f8      	bne.n	800ea58 <_dtoa_r+0x6c0>
 800ea66:	2230      	movs	r2, #48	@ 0x30
 800ea68:	f108 0801 	add.w	r8, r8, #1
 800ea6c:	f88a 2000 	strb.w	r2, [sl]
 800ea70:	781a      	ldrb	r2, [r3, #0]
 800ea72:	3201      	adds	r2, #1
 800ea74:	701a      	strb	r2, [r3, #0]
 800ea76:	e7a0      	b.n	800e9ba <_dtoa_r+0x622>
 800ea78:	4b6f      	ldr	r3, [pc, #444]	@ (800ec38 <_dtoa_r+0x8a0>)
 800ea7a:	2200      	movs	r2, #0
 800ea7c:	f7f1 fdbc 	bl	80005f8 <__aeabi_dmul>
 800ea80:	2200      	movs	r2, #0
 800ea82:	2300      	movs	r3, #0
 800ea84:	4604      	mov	r4, r0
 800ea86:	460d      	mov	r5, r1
 800ea88:	f7f2 f81e 	bl	8000ac8 <__aeabi_dcmpeq>
 800ea8c:	2800      	cmp	r0, #0
 800ea8e:	d09f      	beq.n	800e9d0 <_dtoa_r+0x638>
 800ea90:	e7d1      	b.n	800ea36 <_dtoa_r+0x69e>
 800ea92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ea94:	2a00      	cmp	r2, #0
 800ea96:	f000 80ea 	beq.w	800ec6e <_dtoa_r+0x8d6>
 800ea9a:	9a07      	ldr	r2, [sp, #28]
 800ea9c:	2a01      	cmp	r2, #1
 800ea9e:	f300 80cd 	bgt.w	800ec3c <_dtoa_r+0x8a4>
 800eaa2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800eaa4:	2a00      	cmp	r2, #0
 800eaa6:	f000 80c1 	beq.w	800ec2c <_dtoa_r+0x894>
 800eaaa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800eaae:	9c08      	ldr	r4, [sp, #32]
 800eab0:	9e00      	ldr	r6, [sp, #0]
 800eab2:	9a00      	ldr	r2, [sp, #0]
 800eab4:	441a      	add	r2, r3
 800eab6:	9200      	str	r2, [sp, #0]
 800eab8:	9a06      	ldr	r2, [sp, #24]
 800eaba:	2101      	movs	r1, #1
 800eabc:	441a      	add	r2, r3
 800eabe:	4648      	mov	r0, r9
 800eac0:	9206      	str	r2, [sp, #24]
 800eac2:	f000 fc2d 	bl	800f320 <__i2b>
 800eac6:	4605      	mov	r5, r0
 800eac8:	b166      	cbz	r6, 800eae4 <_dtoa_r+0x74c>
 800eaca:	9b06      	ldr	r3, [sp, #24]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	dd09      	ble.n	800eae4 <_dtoa_r+0x74c>
 800ead0:	42b3      	cmp	r3, r6
 800ead2:	9a00      	ldr	r2, [sp, #0]
 800ead4:	bfa8      	it	ge
 800ead6:	4633      	movge	r3, r6
 800ead8:	1ad2      	subs	r2, r2, r3
 800eada:	9200      	str	r2, [sp, #0]
 800eadc:	9a06      	ldr	r2, [sp, #24]
 800eade:	1af6      	subs	r6, r6, r3
 800eae0:	1ad3      	subs	r3, r2, r3
 800eae2:	9306      	str	r3, [sp, #24]
 800eae4:	9b08      	ldr	r3, [sp, #32]
 800eae6:	b30b      	cbz	r3, 800eb2c <_dtoa_r+0x794>
 800eae8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	f000 80c6 	beq.w	800ec7c <_dtoa_r+0x8e4>
 800eaf0:	2c00      	cmp	r4, #0
 800eaf2:	f000 80c0 	beq.w	800ec76 <_dtoa_r+0x8de>
 800eaf6:	4629      	mov	r1, r5
 800eaf8:	4622      	mov	r2, r4
 800eafa:	4648      	mov	r0, r9
 800eafc:	f000 fcc8 	bl	800f490 <__pow5mult>
 800eb00:	9a02      	ldr	r2, [sp, #8]
 800eb02:	4601      	mov	r1, r0
 800eb04:	4605      	mov	r5, r0
 800eb06:	4648      	mov	r0, r9
 800eb08:	f000 fc20 	bl	800f34c <__multiply>
 800eb0c:	9902      	ldr	r1, [sp, #8]
 800eb0e:	4680      	mov	r8, r0
 800eb10:	4648      	mov	r0, r9
 800eb12:	f000 fb51 	bl	800f1b8 <_Bfree>
 800eb16:	9b08      	ldr	r3, [sp, #32]
 800eb18:	1b1b      	subs	r3, r3, r4
 800eb1a:	9308      	str	r3, [sp, #32]
 800eb1c:	f000 80b1 	beq.w	800ec82 <_dtoa_r+0x8ea>
 800eb20:	9a08      	ldr	r2, [sp, #32]
 800eb22:	4641      	mov	r1, r8
 800eb24:	4648      	mov	r0, r9
 800eb26:	f000 fcb3 	bl	800f490 <__pow5mult>
 800eb2a:	9002      	str	r0, [sp, #8]
 800eb2c:	2101      	movs	r1, #1
 800eb2e:	4648      	mov	r0, r9
 800eb30:	f000 fbf6 	bl	800f320 <__i2b>
 800eb34:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eb36:	4604      	mov	r4, r0
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	f000 81d8 	beq.w	800eeee <_dtoa_r+0xb56>
 800eb3e:	461a      	mov	r2, r3
 800eb40:	4601      	mov	r1, r0
 800eb42:	4648      	mov	r0, r9
 800eb44:	f000 fca4 	bl	800f490 <__pow5mult>
 800eb48:	9b07      	ldr	r3, [sp, #28]
 800eb4a:	2b01      	cmp	r3, #1
 800eb4c:	4604      	mov	r4, r0
 800eb4e:	f300 809f 	bgt.w	800ec90 <_dtoa_r+0x8f8>
 800eb52:	9b04      	ldr	r3, [sp, #16]
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	f040 8097 	bne.w	800ec88 <_dtoa_r+0x8f0>
 800eb5a:	9b05      	ldr	r3, [sp, #20]
 800eb5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	f040 8093 	bne.w	800ec8c <_dtoa_r+0x8f4>
 800eb66:	9b05      	ldr	r3, [sp, #20]
 800eb68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eb6c:	0d1b      	lsrs	r3, r3, #20
 800eb6e:	051b      	lsls	r3, r3, #20
 800eb70:	b133      	cbz	r3, 800eb80 <_dtoa_r+0x7e8>
 800eb72:	9b00      	ldr	r3, [sp, #0]
 800eb74:	3301      	adds	r3, #1
 800eb76:	9300      	str	r3, [sp, #0]
 800eb78:	9b06      	ldr	r3, [sp, #24]
 800eb7a:	3301      	adds	r3, #1
 800eb7c:	9306      	str	r3, [sp, #24]
 800eb7e:	2301      	movs	r3, #1
 800eb80:	9308      	str	r3, [sp, #32]
 800eb82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	f000 81b8 	beq.w	800eefa <_dtoa_r+0xb62>
 800eb8a:	6923      	ldr	r3, [r4, #16]
 800eb8c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800eb90:	6918      	ldr	r0, [r3, #16]
 800eb92:	f000 fb79 	bl	800f288 <__hi0bits>
 800eb96:	f1c0 0020 	rsb	r0, r0, #32
 800eb9a:	9b06      	ldr	r3, [sp, #24]
 800eb9c:	4418      	add	r0, r3
 800eb9e:	f010 001f 	ands.w	r0, r0, #31
 800eba2:	f000 8082 	beq.w	800ecaa <_dtoa_r+0x912>
 800eba6:	f1c0 0320 	rsb	r3, r0, #32
 800ebaa:	2b04      	cmp	r3, #4
 800ebac:	dd73      	ble.n	800ec96 <_dtoa_r+0x8fe>
 800ebae:	9b00      	ldr	r3, [sp, #0]
 800ebb0:	f1c0 001c 	rsb	r0, r0, #28
 800ebb4:	4403      	add	r3, r0
 800ebb6:	9300      	str	r3, [sp, #0]
 800ebb8:	9b06      	ldr	r3, [sp, #24]
 800ebba:	4403      	add	r3, r0
 800ebbc:	4406      	add	r6, r0
 800ebbe:	9306      	str	r3, [sp, #24]
 800ebc0:	9b00      	ldr	r3, [sp, #0]
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	dd05      	ble.n	800ebd2 <_dtoa_r+0x83a>
 800ebc6:	9902      	ldr	r1, [sp, #8]
 800ebc8:	461a      	mov	r2, r3
 800ebca:	4648      	mov	r0, r9
 800ebcc:	f000 fcba 	bl	800f544 <__lshift>
 800ebd0:	9002      	str	r0, [sp, #8]
 800ebd2:	9b06      	ldr	r3, [sp, #24]
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	dd05      	ble.n	800ebe4 <_dtoa_r+0x84c>
 800ebd8:	4621      	mov	r1, r4
 800ebda:	461a      	mov	r2, r3
 800ebdc:	4648      	mov	r0, r9
 800ebde:	f000 fcb1 	bl	800f544 <__lshift>
 800ebe2:	4604      	mov	r4, r0
 800ebe4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d061      	beq.n	800ecae <_dtoa_r+0x916>
 800ebea:	9802      	ldr	r0, [sp, #8]
 800ebec:	4621      	mov	r1, r4
 800ebee:	f000 fd15 	bl	800f61c <__mcmp>
 800ebf2:	2800      	cmp	r0, #0
 800ebf4:	da5b      	bge.n	800ecae <_dtoa_r+0x916>
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	9902      	ldr	r1, [sp, #8]
 800ebfa:	220a      	movs	r2, #10
 800ebfc:	4648      	mov	r0, r9
 800ebfe:	f000 fafd 	bl	800f1fc <__multadd>
 800ec02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec04:	9002      	str	r0, [sp, #8]
 800ec06:	f107 38ff 	add.w	r8, r7, #4294967295
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	f000 8177 	beq.w	800eefe <_dtoa_r+0xb66>
 800ec10:	4629      	mov	r1, r5
 800ec12:	2300      	movs	r3, #0
 800ec14:	220a      	movs	r2, #10
 800ec16:	4648      	mov	r0, r9
 800ec18:	f000 faf0 	bl	800f1fc <__multadd>
 800ec1c:	f1bb 0f00 	cmp.w	fp, #0
 800ec20:	4605      	mov	r5, r0
 800ec22:	dc6f      	bgt.n	800ed04 <_dtoa_r+0x96c>
 800ec24:	9b07      	ldr	r3, [sp, #28]
 800ec26:	2b02      	cmp	r3, #2
 800ec28:	dc49      	bgt.n	800ecbe <_dtoa_r+0x926>
 800ec2a:	e06b      	b.n	800ed04 <_dtoa_r+0x96c>
 800ec2c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ec2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ec32:	e73c      	b.n	800eaae <_dtoa_r+0x716>
 800ec34:	3fe00000 	.word	0x3fe00000
 800ec38:	40240000 	.word	0x40240000
 800ec3c:	9b03      	ldr	r3, [sp, #12]
 800ec3e:	1e5c      	subs	r4, r3, #1
 800ec40:	9b08      	ldr	r3, [sp, #32]
 800ec42:	42a3      	cmp	r3, r4
 800ec44:	db09      	blt.n	800ec5a <_dtoa_r+0x8c2>
 800ec46:	1b1c      	subs	r4, r3, r4
 800ec48:	9b03      	ldr	r3, [sp, #12]
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	f6bf af30 	bge.w	800eab0 <_dtoa_r+0x718>
 800ec50:	9b00      	ldr	r3, [sp, #0]
 800ec52:	9a03      	ldr	r2, [sp, #12]
 800ec54:	1a9e      	subs	r6, r3, r2
 800ec56:	2300      	movs	r3, #0
 800ec58:	e72b      	b.n	800eab2 <_dtoa_r+0x71a>
 800ec5a:	9b08      	ldr	r3, [sp, #32]
 800ec5c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ec5e:	9408      	str	r4, [sp, #32]
 800ec60:	1ae3      	subs	r3, r4, r3
 800ec62:	441a      	add	r2, r3
 800ec64:	9e00      	ldr	r6, [sp, #0]
 800ec66:	9b03      	ldr	r3, [sp, #12]
 800ec68:	920d      	str	r2, [sp, #52]	@ 0x34
 800ec6a:	2400      	movs	r4, #0
 800ec6c:	e721      	b.n	800eab2 <_dtoa_r+0x71a>
 800ec6e:	9c08      	ldr	r4, [sp, #32]
 800ec70:	9e00      	ldr	r6, [sp, #0]
 800ec72:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ec74:	e728      	b.n	800eac8 <_dtoa_r+0x730>
 800ec76:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ec7a:	e751      	b.n	800eb20 <_dtoa_r+0x788>
 800ec7c:	9a08      	ldr	r2, [sp, #32]
 800ec7e:	9902      	ldr	r1, [sp, #8]
 800ec80:	e750      	b.n	800eb24 <_dtoa_r+0x78c>
 800ec82:	f8cd 8008 	str.w	r8, [sp, #8]
 800ec86:	e751      	b.n	800eb2c <_dtoa_r+0x794>
 800ec88:	2300      	movs	r3, #0
 800ec8a:	e779      	b.n	800eb80 <_dtoa_r+0x7e8>
 800ec8c:	9b04      	ldr	r3, [sp, #16]
 800ec8e:	e777      	b.n	800eb80 <_dtoa_r+0x7e8>
 800ec90:	2300      	movs	r3, #0
 800ec92:	9308      	str	r3, [sp, #32]
 800ec94:	e779      	b.n	800eb8a <_dtoa_r+0x7f2>
 800ec96:	d093      	beq.n	800ebc0 <_dtoa_r+0x828>
 800ec98:	9a00      	ldr	r2, [sp, #0]
 800ec9a:	331c      	adds	r3, #28
 800ec9c:	441a      	add	r2, r3
 800ec9e:	9200      	str	r2, [sp, #0]
 800eca0:	9a06      	ldr	r2, [sp, #24]
 800eca2:	441a      	add	r2, r3
 800eca4:	441e      	add	r6, r3
 800eca6:	9206      	str	r2, [sp, #24]
 800eca8:	e78a      	b.n	800ebc0 <_dtoa_r+0x828>
 800ecaa:	4603      	mov	r3, r0
 800ecac:	e7f4      	b.n	800ec98 <_dtoa_r+0x900>
 800ecae:	9b03      	ldr	r3, [sp, #12]
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	46b8      	mov	r8, r7
 800ecb4:	dc20      	bgt.n	800ecf8 <_dtoa_r+0x960>
 800ecb6:	469b      	mov	fp, r3
 800ecb8:	9b07      	ldr	r3, [sp, #28]
 800ecba:	2b02      	cmp	r3, #2
 800ecbc:	dd1e      	ble.n	800ecfc <_dtoa_r+0x964>
 800ecbe:	f1bb 0f00 	cmp.w	fp, #0
 800ecc2:	f47f adb1 	bne.w	800e828 <_dtoa_r+0x490>
 800ecc6:	4621      	mov	r1, r4
 800ecc8:	465b      	mov	r3, fp
 800ecca:	2205      	movs	r2, #5
 800eccc:	4648      	mov	r0, r9
 800ecce:	f000 fa95 	bl	800f1fc <__multadd>
 800ecd2:	4601      	mov	r1, r0
 800ecd4:	4604      	mov	r4, r0
 800ecd6:	9802      	ldr	r0, [sp, #8]
 800ecd8:	f000 fca0 	bl	800f61c <__mcmp>
 800ecdc:	2800      	cmp	r0, #0
 800ecde:	f77f ada3 	ble.w	800e828 <_dtoa_r+0x490>
 800ece2:	4656      	mov	r6, sl
 800ece4:	2331      	movs	r3, #49	@ 0x31
 800ece6:	f806 3b01 	strb.w	r3, [r6], #1
 800ecea:	f108 0801 	add.w	r8, r8, #1
 800ecee:	e59f      	b.n	800e830 <_dtoa_r+0x498>
 800ecf0:	9c03      	ldr	r4, [sp, #12]
 800ecf2:	46b8      	mov	r8, r7
 800ecf4:	4625      	mov	r5, r4
 800ecf6:	e7f4      	b.n	800ece2 <_dtoa_r+0x94a>
 800ecf8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ecfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	f000 8101 	beq.w	800ef06 <_dtoa_r+0xb6e>
 800ed04:	2e00      	cmp	r6, #0
 800ed06:	dd05      	ble.n	800ed14 <_dtoa_r+0x97c>
 800ed08:	4629      	mov	r1, r5
 800ed0a:	4632      	mov	r2, r6
 800ed0c:	4648      	mov	r0, r9
 800ed0e:	f000 fc19 	bl	800f544 <__lshift>
 800ed12:	4605      	mov	r5, r0
 800ed14:	9b08      	ldr	r3, [sp, #32]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d05c      	beq.n	800edd4 <_dtoa_r+0xa3c>
 800ed1a:	6869      	ldr	r1, [r5, #4]
 800ed1c:	4648      	mov	r0, r9
 800ed1e:	f000 fa0b 	bl	800f138 <_Balloc>
 800ed22:	4606      	mov	r6, r0
 800ed24:	b928      	cbnz	r0, 800ed32 <_dtoa_r+0x99a>
 800ed26:	4b82      	ldr	r3, [pc, #520]	@ (800ef30 <_dtoa_r+0xb98>)
 800ed28:	4602      	mov	r2, r0
 800ed2a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ed2e:	f7ff bb4a 	b.w	800e3c6 <_dtoa_r+0x2e>
 800ed32:	692a      	ldr	r2, [r5, #16]
 800ed34:	3202      	adds	r2, #2
 800ed36:	0092      	lsls	r2, r2, #2
 800ed38:	f105 010c 	add.w	r1, r5, #12
 800ed3c:	300c      	adds	r0, #12
 800ed3e:	f7ff fa92 	bl	800e266 <memcpy>
 800ed42:	2201      	movs	r2, #1
 800ed44:	4631      	mov	r1, r6
 800ed46:	4648      	mov	r0, r9
 800ed48:	f000 fbfc 	bl	800f544 <__lshift>
 800ed4c:	f10a 0301 	add.w	r3, sl, #1
 800ed50:	9300      	str	r3, [sp, #0]
 800ed52:	eb0a 030b 	add.w	r3, sl, fp
 800ed56:	9308      	str	r3, [sp, #32]
 800ed58:	9b04      	ldr	r3, [sp, #16]
 800ed5a:	f003 0301 	and.w	r3, r3, #1
 800ed5e:	462f      	mov	r7, r5
 800ed60:	9306      	str	r3, [sp, #24]
 800ed62:	4605      	mov	r5, r0
 800ed64:	9b00      	ldr	r3, [sp, #0]
 800ed66:	9802      	ldr	r0, [sp, #8]
 800ed68:	4621      	mov	r1, r4
 800ed6a:	f103 3bff 	add.w	fp, r3, #4294967295
 800ed6e:	f7ff fa88 	bl	800e282 <quorem>
 800ed72:	4603      	mov	r3, r0
 800ed74:	3330      	adds	r3, #48	@ 0x30
 800ed76:	9003      	str	r0, [sp, #12]
 800ed78:	4639      	mov	r1, r7
 800ed7a:	9802      	ldr	r0, [sp, #8]
 800ed7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed7e:	f000 fc4d 	bl	800f61c <__mcmp>
 800ed82:	462a      	mov	r2, r5
 800ed84:	9004      	str	r0, [sp, #16]
 800ed86:	4621      	mov	r1, r4
 800ed88:	4648      	mov	r0, r9
 800ed8a:	f000 fc63 	bl	800f654 <__mdiff>
 800ed8e:	68c2      	ldr	r2, [r0, #12]
 800ed90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed92:	4606      	mov	r6, r0
 800ed94:	bb02      	cbnz	r2, 800edd8 <_dtoa_r+0xa40>
 800ed96:	4601      	mov	r1, r0
 800ed98:	9802      	ldr	r0, [sp, #8]
 800ed9a:	f000 fc3f 	bl	800f61c <__mcmp>
 800ed9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eda0:	4602      	mov	r2, r0
 800eda2:	4631      	mov	r1, r6
 800eda4:	4648      	mov	r0, r9
 800eda6:	920c      	str	r2, [sp, #48]	@ 0x30
 800eda8:	9309      	str	r3, [sp, #36]	@ 0x24
 800edaa:	f000 fa05 	bl	800f1b8 <_Bfree>
 800edae:	9b07      	ldr	r3, [sp, #28]
 800edb0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800edb2:	9e00      	ldr	r6, [sp, #0]
 800edb4:	ea42 0103 	orr.w	r1, r2, r3
 800edb8:	9b06      	ldr	r3, [sp, #24]
 800edba:	4319      	orrs	r1, r3
 800edbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edbe:	d10d      	bne.n	800eddc <_dtoa_r+0xa44>
 800edc0:	2b39      	cmp	r3, #57	@ 0x39
 800edc2:	d027      	beq.n	800ee14 <_dtoa_r+0xa7c>
 800edc4:	9a04      	ldr	r2, [sp, #16]
 800edc6:	2a00      	cmp	r2, #0
 800edc8:	dd01      	ble.n	800edce <_dtoa_r+0xa36>
 800edca:	9b03      	ldr	r3, [sp, #12]
 800edcc:	3331      	adds	r3, #49	@ 0x31
 800edce:	f88b 3000 	strb.w	r3, [fp]
 800edd2:	e52e      	b.n	800e832 <_dtoa_r+0x49a>
 800edd4:	4628      	mov	r0, r5
 800edd6:	e7b9      	b.n	800ed4c <_dtoa_r+0x9b4>
 800edd8:	2201      	movs	r2, #1
 800edda:	e7e2      	b.n	800eda2 <_dtoa_r+0xa0a>
 800eddc:	9904      	ldr	r1, [sp, #16]
 800edde:	2900      	cmp	r1, #0
 800ede0:	db04      	blt.n	800edec <_dtoa_r+0xa54>
 800ede2:	9807      	ldr	r0, [sp, #28]
 800ede4:	4301      	orrs	r1, r0
 800ede6:	9806      	ldr	r0, [sp, #24]
 800ede8:	4301      	orrs	r1, r0
 800edea:	d120      	bne.n	800ee2e <_dtoa_r+0xa96>
 800edec:	2a00      	cmp	r2, #0
 800edee:	ddee      	ble.n	800edce <_dtoa_r+0xa36>
 800edf0:	9902      	ldr	r1, [sp, #8]
 800edf2:	9300      	str	r3, [sp, #0]
 800edf4:	2201      	movs	r2, #1
 800edf6:	4648      	mov	r0, r9
 800edf8:	f000 fba4 	bl	800f544 <__lshift>
 800edfc:	4621      	mov	r1, r4
 800edfe:	9002      	str	r0, [sp, #8]
 800ee00:	f000 fc0c 	bl	800f61c <__mcmp>
 800ee04:	2800      	cmp	r0, #0
 800ee06:	9b00      	ldr	r3, [sp, #0]
 800ee08:	dc02      	bgt.n	800ee10 <_dtoa_r+0xa78>
 800ee0a:	d1e0      	bne.n	800edce <_dtoa_r+0xa36>
 800ee0c:	07da      	lsls	r2, r3, #31
 800ee0e:	d5de      	bpl.n	800edce <_dtoa_r+0xa36>
 800ee10:	2b39      	cmp	r3, #57	@ 0x39
 800ee12:	d1da      	bne.n	800edca <_dtoa_r+0xa32>
 800ee14:	2339      	movs	r3, #57	@ 0x39
 800ee16:	f88b 3000 	strb.w	r3, [fp]
 800ee1a:	4633      	mov	r3, r6
 800ee1c:	461e      	mov	r6, r3
 800ee1e:	3b01      	subs	r3, #1
 800ee20:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ee24:	2a39      	cmp	r2, #57	@ 0x39
 800ee26:	d04e      	beq.n	800eec6 <_dtoa_r+0xb2e>
 800ee28:	3201      	adds	r2, #1
 800ee2a:	701a      	strb	r2, [r3, #0]
 800ee2c:	e501      	b.n	800e832 <_dtoa_r+0x49a>
 800ee2e:	2a00      	cmp	r2, #0
 800ee30:	dd03      	ble.n	800ee3a <_dtoa_r+0xaa2>
 800ee32:	2b39      	cmp	r3, #57	@ 0x39
 800ee34:	d0ee      	beq.n	800ee14 <_dtoa_r+0xa7c>
 800ee36:	3301      	adds	r3, #1
 800ee38:	e7c9      	b.n	800edce <_dtoa_r+0xa36>
 800ee3a:	9a00      	ldr	r2, [sp, #0]
 800ee3c:	9908      	ldr	r1, [sp, #32]
 800ee3e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ee42:	428a      	cmp	r2, r1
 800ee44:	d028      	beq.n	800ee98 <_dtoa_r+0xb00>
 800ee46:	9902      	ldr	r1, [sp, #8]
 800ee48:	2300      	movs	r3, #0
 800ee4a:	220a      	movs	r2, #10
 800ee4c:	4648      	mov	r0, r9
 800ee4e:	f000 f9d5 	bl	800f1fc <__multadd>
 800ee52:	42af      	cmp	r7, r5
 800ee54:	9002      	str	r0, [sp, #8]
 800ee56:	f04f 0300 	mov.w	r3, #0
 800ee5a:	f04f 020a 	mov.w	r2, #10
 800ee5e:	4639      	mov	r1, r7
 800ee60:	4648      	mov	r0, r9
 800ee62:	d107      	bne.n	800ee74 <_dtoa_r+0xadc>
 800ee64:	f000 f9ca 	bl	800f1fc <__multadd>
 800ee68:	4607      	mov	r7, r0
 800ee6a:	4605      	mov	r5, r0
 800ee6c:	9b00      	ldr	r3, [sp, #0]
 800ee6e:	3301      	adds	r3, #1
 800ee70:	9300      	str	r3, [sp, #0]
 800ee72:	e777      	b.n	800ed64 <_dtoa_r+0x9cc>
 800ee74:	f000 f9c2 	bl	800f1fc <__multadd>
 800ee78:	4629      	mov	r1, r5
 800ee7a:	4607      	mov	r7, r0
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	220a      	movs	r2, #10
 800ee80:	4648      	mov	r0, r9
 800ee82:	f000 f9bb 	bl	800f1fc <__multadd>
 800ee86:	4605      	mov	r5, r0
 800ee88:	e7f0      	b.n	800ee6c <_dtoa_r+0xad4>
 800ee8a:	f1bb 0f00 	cmp.w	fp, #0
 800ee8e:	bfcc      	ite	gt
 800ee90:	465e      	movgt	r6, fp
 800ee92:	2601      	movle	r6, #1
 800ee94:	4456      	add	r6, sl
 800ee96:	2700      	movs	r7, #0
 800ee98:	9902      	ldr	r1, [sp, #8]
 800ee9a:	9300      	str	r3, [sp, #0]
 800ee9c:	2201      	movs	r2, #1
 800ee9e:	4648      	mov	r0, r9
 800eea0:	f000 fb50 	bl	800f544 <__lshift>
 800eea4:	4621      	mov	r1, r4
 800eea6:	9002      	str	r0, [sp, #8]
 800eea8:	f000 fbb8 	bl	800f61c <__mcmp>
 800eeac:	2800      	cmp	r0, #0
 800eeae:	dcb4      	bgt.n	800ee1a <_dtoa_r+0xa82>
 800eeb0:	d102      	bne.n	800eeb8 <_dtoa_r+0xb20>
 800eeb2:	9b00      	ldr	r3, [sp, #0]
 800eeb4:	07db      	lsls	r3, r3, #31
 800eeb6:	d4b0      	bmi.n	800ee1a <_dtoa_r+0xa82>
 800eeb8:	4633      	mov	r3, r6
 800eeba:	461e      	mov	r6, r3
 800eebc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eec0:	2a30      	cmp	r2, #48	@ 0x30
 800eec2:	d0fa      	beq.n	800eeba <_dtoa_r+0xb22>
 800eec4:	e4b5      	b.n	800e832 <_dtoa_r+0x49a>
 800eec6:	459a      	cmp	sl, r3
 800eec8:	d1a8      	bne.n	800ee1c <_dtoa_r+0xa84>
 800eeca:	2331      	movs	r3, #49	@ 0x31
 800eecc:	f108 0801 	add.w	r8, r8, #1
 800eed0:	f88a 3000 	strb.w	r3, [sl]
 800eed4:	e4ad      	b.n	800e832 <_dtoa_r+0x49a>
 800eed6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800eed8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ef34 <_dtoa_r+0xb9c>
 800eedc:	b11b      	cbz	r3, 800eee6 <_dtoa_r+0xb4e>
 800eede:	f10a 0308 	add.w	r3, sl, #8
 800eee2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800eee4:	6013      	str	r3, [r2, #0]
 800eee6:	4650      	mov	r0, sl
 800eee8:	b017      	add	sp, #92	@ 0x5c
 800eeea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eeee:	9b07      	ldr	r3, [sp, #28]
 800eef0:	2b01      	cmp	r3, #1
 800eef2:	f77f ae2e 	ble.w	800eb52 <_dtoa_r+0x7ba>
 800eef6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eef8:	9308      	str	r3, [sp, #32]
 800eefa:	2001      	movs	r0, #1
 800eefc:	e64d      	b.n	800eb9a <_dtoa_r+0x802>
 800eefe:	f1bb 0f00 	cmp.w	fp, #0
 800ef02:	f77f aed9 	ble.w	800ecb8 <_dtoa_r+0x920>
 800ef06:	4656      	mov	r6, sl
 800ef08:	9802      	ldr	r0, [sp, #8]
 800ef0a:	4621      	mov	r1, r4
 800ef0c:	f7ff f9b9 	bl	800e282 <quorem>
 800ef10:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ef14:	f806 3b01 	strb.w	r3, [r6], #1
 800ef18:	eba6 020a 	sub.w	r2, r6, sl
 800ef1c:	4593      	cmp	fp, r2
 800ef1e:	ddb4      	ble.n	800ee8a <_dtoa_r+0xaf2>
 800ef20:	9902      	ldr	r1, [sp, #8]
 800ef22:	2300      	movs	r3, #0
 800ef24:	220a      	movs	r2, #10
 800ef26:	4648      	mov	r0, r9
 800ef28:	f000 f968 	bl	800f1fc <__multadd>
 800ef2c:	9002      	str	r0, [sp, #8]
 800ef2e:	e7eb      	b.n	800ef08 <_dtoa_r+0xb70>
 800ef30:	0801132c 	.word	0x0801132c
 800ef34:	080112b0 	.word	0x080112b0

0800ef38 <_free_r>:
 800ef38:	b538      	push	{r3, r4, r5, lr}
 800ef3a:	4605      	mov	r5, r0
 800ef3c:	2900      	cmp	r1, #0
 800ef3e:	d041      	beq.n	800efc4 <_free_r+0x8c>
 800ef40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef44:	1f0c      	subs	r4, r1, #4
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	bfb8      	it	lt
 800ef4a:	18e4      	addlt	r4, r4, r3
 800ef4c:	f000 f8e8 	bl	800f120 <__malloc_lock>
 800ef50:	4a1d      	ldr	r2, [pc, #116]	@ (800efc8 <_free_r+0x90>)
 800ef52:	6813      	ldr	r3, [r2, #0]
 800ef54:	b933      	cbnz	r3, 800ef64 <_free_r+0x2c>
 800ef56:	6063      	str	r3, [r4, #4]
 800ef58:	6014      	str	r4, [r2, #0]
 800ef5a:	4628      	mov	r0, r5
 800ef5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef60:	f000 b8e4 	b.w	800f12c <__malloc_unlock>
 800ef64:	42a3      	cmp	r3, r4
 800ef66:	d908      	bls.n	800ef7a <_free_r+0x42>
 800ef68:	6820      	ldr	r0, [r4, #0]
 800ef6a:	1821      	adds	r1, r4, r0
 800ef6c:	428b      	cmp	r3, r1
 800ef6e:	bf01      	itttt	eq
 800ef70:	6819      	ldreq	r1, [r3, #0]
 800ef72:	685b      	ldreq	r3, [r3, #4]
 800ef74:	1809      	addeq	r1, r1, r0
 800ef76:	6021      	streq	r1, [r4, #0]
 800ef78:	e7ed      	b.n	800ef56 <_free_r+0x1e>
 800ef7a:	461a      	mov	r2, r3
 800ef7c:	685b      	ldr	r3, [r3, #4]
 800ef7e:	b10b      	cbz	r3, 800ef84 <_free_r+0x4c>
 800ef80:	42a3      	cmp	r3, r4
 800ef82:	d9fa      	bls.n	800ef7a <_free_r+0x42>
 800ef84:	6811      	ldr	r1, [r2, #0]
 800ef86:	1850      	adds	r0, r2, r1
 800ef88:	42a0      	cmp	r0, r4
 800ef8a:	d10b      	bne.n	800efa4 <_free_r+0x6c>
 800ef8c:	6820      	ldr	r0, [r4, #0]
 800ef8e:	4401      	add	r1, r0
 800ef90:	1850      	adds	r0, r2, r1
 800ef92:	4283      	cmp	r3, r0
 800ef94:	6011      	str	r1, [r2, #0]
 800ef96:	d1e0      	bne.n	800ef5a <_free_r+0x22>
 800ef98:	6818      	ldr	r0, [r3, #0]
 800ef9a:	685b      	ldr	r3, [r3, #4]
 800ef9c:	6053      	str	r3, [r2, #4]
 800ef9e:	4408      	add	r0, r1
 800efa0:	6010      	str	r0, [r2, #0]
 800efa2:	e7da      	b.n	800ef5a <_free_r+0x22>
 800efa4:	d902      	bls.n	800efac <_free_r+0x74>
 800efa6:	230c      	movs	r3, #12
 800efa8:	602b      	str	r3, [r5, #0]
 800efaa:	e7d6      	b.n	800ef5a <_free_r+0x22>
 800efac:	6820      	ldr	r0, [r4, #0]
 800efae:	1821      	adds	r1, r4, r0
 800efb0:	428b      	cmp	r3, r1
 800efb2:	bf04      	itt	eq
 800efb4:	6819      	ldreq	r1, [r3, #0]
 800efb6:	685b      	ldreq	r3, [r3, #4]
 800efb8:	6063      	str	r3, [r4, #4]
 800efba:	bf04      	itt	eq
 800efbc:	1809      	addeq	r1, r1, r0
 800efbe:	6021      	streq	r1, [r4, #0]
 800efc0:	6054      	str	r4, [r2, #4]
 800efc2:	e7ca      	b.n	800ef5a <_free_r+0x22>
 800efc4:	bd38      	pop	{r3, r4, r5, pc}
 800efc6:	bf00      	nop
 800efc8:	20001924 	.word	0x20001924

0800efcc <malloc>:
 800efcc:	4b02      	ldr	r3, [pc, #8]	@ (800efd8 <malloc+0xc>)
 800efce:	4601      	mov	r1, r0
 800efd0:	6818      	ldr	r0, [r3, #0]
 800efd2:	f000 b825 	b.w	800f020 <_malloc_r>
 800efd6:	bf00      	nop
 800efd8:	20000140 	.word	0x20000140

0800efdc <sbrk_aligned>:
 800efdc:	b570      	push	{r4, r5, r6, lr}
 800efde:	4e0f      	ldr	r6, [pc, #60]	@ (800f01c <sbrk_aligned+0x40>)
 800efe0:	460c      	mov	r4, r1
 800efe2:	6831      	ldr	r1, [r6, #0]
 800efe4:	4605      	mov	r5, r0
 800efe6:	b911      	cbnz	r1, 800efee <sbrk_aligned+0x12>
 800efe8:	f001 f804 	bl	800fff4 <_sbrk_r>
 800efec:	6030      	str	r0, [r6, #0]
 800efee:	4621      	mov	r1, r4
 800eff0:	4628      	mov	r0, r5
 800eff2:	f000 ffff 	bl	800fff4 <_sbrk_r>
 800eff6:	1c43      	adds	r3, r0, #1
 800eff8:	d103      	bne.n	800f002 <sbrk_aligned+0x26>
 800effa:	f04f 34ff 	mov.w	r4, #4294967295
 800effe:	4620      	mov	r0, r4
 800f000:	bd70      	pop	{r4, r5, r6, pc}
 800f002:	1cc4      	adds	r4, r0, #3
 800f004:	f024 0403 	bic.w	r4, r4, #3
 800f008:	42a0      	cmp	r0, r4
 800f00a:	d0f8      	beq.n	800effe <sbrk_aligned+0x22>
 800f00c:	1a21      	subs	r1, r4, r0
 800f00e:	4628      	mov	r0, r5
 800f010:	f000 fff0 	bl	800fff4 <_sbrk_r>
 800f014:	3001      	adds	r0, #1
 800f016:	d1f2      	bne.n	800effe <sbrk_aligned+0x22>
 800f018:	e7ef      	b.n	800effa <sbrk_aligned+0x1e>
 800f01a:	bf00      	nop
 800f01c:	20001920 	.word	0x20001920

0800f020 <_malloc_r>:
 800f020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f024:	1ccd      	adds	r5, r1, #3
 800f026:	f025 0503 	bic.w	r5, r5, #3
 800f02a:	3508      	adds	r5, #8
 800f02c:	2d0c      	cmp	r5, #12
 800f02e:	bf38      	it	cc
 800f030:	250c      	movcc	r5, #12
 800f032:	2d00      	cmp	r5, #0
 800f034:	4606      	mov	r6, r0
 800f036:	db01      	blt.n	800f03c <_malloc_r+0x1c>
 800f038:	42a9      	cmp	r1, r5
 800f03a:	d904      	bls.n	800f046 <_malloc_r+0x26>
 800f03c:	230c      	movs	r3, #12
 800f03e:	6033      	str	r3, [r6, #0]
 800f040:	2000      	movs	r0, #0
 800f042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f046:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f11c <_malloc_r+0xfc>
 800f04a:	f000 f869 	bl	800f120 <__malloc_lock>
 800f04e:	f8d8 3000 	ldr.w	r3, [r8]
 800f052:	461c      	mov	r4, r3
 800f054:	bb44      	cbnz	r4, 800f0a8 <_malloc_r+0x88>
 800f056:	4629      	mov	r1, r5
 800f058:	4630      	mov	r0, r6
 800f05a:	f7ff ffbf 	bl	800efdc <sbrk_aligned>
 800f05e:	1c43      	adds	r3, r0, #1
 800f060:	4604      	mov	r4, r0
 800f062:	d158      	bne.n	800f116 <_malloc_r+0xf6>
 800f064:	f8d8 4000 	ldr.w	r4, [r8]
 800f068:	4627      	mov	r7, r4
 800f06a:	2f00      	cmp	r7, #0
 800f06c:	d143      	bne.n	800f0f6 <_malloc_r+0xd6>
 800f06e:	2c00      	cmp	r4, #0
 800f070:	d04b      	beq.n	800f10a <_malloc_r+0xea>
 800f072:	6823      	ldr	r3, [r4, #0]
 800f074:	4639      	mov	r1, r7
 800f076:	4630      	mov	r0, r6
 800f078:	eb04 0903 	add.w	r9, r4, r3
 800f07c:	f000 ffba 	bl	800fff4 <_sbrk_r>
 800f080:	4581      	cmp	r9, r0
 800f082:	d142      	bne.n	800f10a <_malloc_r+0xea>
 800f084:	6821      	ldr	r1, [r4, #0]
 800f086:	1a6d      	subs	r5, r5, r1
 800f088:	4629      	mov	r1, r5
 800f08a:	4630      	mov	r0, r6
 800f08c:	f7ff ffa6 	bl	800efdc <sbrk_aligned>
 800f090:	3001      	adds	r0, #1
 800f092:	d03a      	beq.n	800f10a <_malloc_r+0xea>
 800f094:	6823      	ldr	r3, [r4, #0]
 800f096:	442b      	add	r3, r5
 800f098:	6023      	str	r3, [r4, #0]
 800f09a:	f8d8 3000 	ldr.w	r3, [r8]
 800f09e:	685a      	ldr	r2, [r3, #4]
 800f0a0:	bb62      	cbnz	r2, 800f0fc <_malloc_r+0xdc>
 800f0a2:	f8c8 7000 	str.w	r7, [r8]
 800f0a6:	e00f      	b.n	800f0c8 <_malloc_r+0xa8>
 800f0a8:	6822      	ldr	r2, [r4, #0]
 800f0aa:	1b52      	subs	r2, r2, r5
 800f0ac:	d420      	bmi.n	800f0f0 <_malloc_r+0xd0>
 800f0ae:	2a0b      	cmp	r2, #11
 800f0b0:	d917      	bls.n	800f0e2 <_malloc_r+0xc2>
 800f0b2:	1961      	adds	r1, r4, r5
 800f0b4:	42a3      	cmp	r3, r4
 800f0b6:	6025      	str	r5, [r4, #0]
 800f0b8:	bf18      	it	ne
 800f0ba:	6059      	strne	r1, [r3, #4]
 800f0bc:	6863      	ldr	r3, [r4, #4]
 800f0be:	bf08      	it	eq
 800f0c0:	f8c8 1000 	streq.w	r1, [r8]
 800f0c4:	5162      	str	r2, [r4, r5]
 800f0c6:	604b      	str	r3, [r1, #4]
 800f0c8:	4630      	mov	r0, r6
 800f0ca:	f000 f82f 	bl	800f12c <__malloc_unlock>
 800f0ce:	f104 000b 	add.w	r0, r4, #11
 800f0d2:	1d23      	adds	r3, r4, #4
 800f0d4:	f020 0007 	bic.w	r0, r0, #7
 800f0d8:	1ac2      	subs	r2, r0, r3
 800f0da:	bf1c      	itt	ne
 800f0dc:	1a1b      	subne	r3, r3, r0
 800f0de:	50a3      	strne	r3, [r4, r2]
 800f0e0:	e7af      	b.n	800f042 <_malloc_r+0x22>
 800f0e2:	6862      	ldr	r2, [r4, #4]
 800f0e4:	42a3      	cmp	r3, r4
 800f0e6:	bf0c      	ite	eq
 800f0e8:	f8c8 2000 	streq.w	r2, [r8]
 800f0ec:	605a      	strne	r2, [r3, #4]
 800f0ee:	e7eb      	b.n	800f0c8 <_malloc_r+0xa8>
 800f0f0:	4623      	mov	r3, r4
 800f0f2:	6864      	ldr	r4, [r4, #4]
 800f0f4:	e7ae      	b.n	800f054 <_malloc_r+0x34>
 800f0f6:	463c      	mov	r4, r7
 800f0f8:	687f      	ldr	r7, [r7, #4]
 800f0fa:	e7b6      	b.n	800f06a <_malloc_r+0x4a>
 800f0fc:	461a      	mov	r2, r3
 800f0fe:	685b      	ldr	r3, [r3, #4]
 800f100:	42a3      	cmp	r3, r4
 800f102:	d1fb      	bne.n	800f0fc <_malloc_r+0xdc>
 800f104:	2300      	movs	r3, #0
 800f106:	6053      	str	r3, [r2, #4]
 800f108:	e7de      	b.n	800f0c8 <_malloc_r+0xa8>
 800f10a:	230c      	movs	r3, #12
 800f10c:	6033      	str	r3, [r6, #0]
 800f10e:	4630      	mov	r0, r6
 800f110:	f000 f80c 	bl	800f12c <__malloc_unlock>
 800f114:	e794      	b.n	800f040 <_malloc_r+0x20>
 800f116:	6005      	str	r5, [r0, #0]
 800f118:	e7d6      	b.n	800f0c8 <_malloc_r+0xa8>
 800f11a:	bf00      	nop
 800f11c:	20001924 	.word	0x20001924

0800f120 <__malloc_lock>:
 800f120:	4801      	ldr	r0, [pc, #4]	@ (800f128 <__malloc_lock+0x8>)
 800f122:	f7ff b89e 	b.w	800e262 <__retarget_lock_acquire_recursive>
 800f126:	bf00      	nop
 800f128:	2000191c 	.word	0x2000191c

0800f12c <__malloc_unlock>:
 800f12c:	4801      	ldr	r0, [pc, #4]	@ (800f134 <__malloc_unlock+0x8>)
 800f12e:	f7ff b899 	b.w	800e264 <__retarget_lock_release_recursive>
 800f132:	bf00      	nop
 800f134:	2000191c 	.word	0x2000191c

0800f138 <_Balloc>:
 800f138:	b570      	push	{r4, r5, r6, lr}
 800f13a:	69c6      	ldr	r6, [r0, #28]
 800f13c:	4604      	mov	r4, r0
 800f13e:	460d      	mov	r5, r1
 800f140:	b976      	cbnz	r6, 800f160 <_Balloc+0x28>
 800f142:	2010      	movs	r0, #16
 800f144:	f7ff ff42 	bl	800efcc <malloc>
 800f148:	4602      	mov	r2, r0
 800f14a:	61e0      	str	r0, [r4, #28]
 800f14c:	b920      	cbnz	r0, 800f158 <_Balloc+0x20>
 800f14e:	4b18      	ldr	r3, [pc, #96]	@ (800f1b0 <_Balloc+0x78>)
 800f150:	4818      	ldr	r0, [pc, #96]	@ (800f1b4 <_Balloc+0x7c>)
 800f152:	216b      	movs	r1, #107	@ 0x6b
 800f154:	f000 ff5e 	bl	8010014 <__assert_func>
 800f158:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f15c:	6006      	str	r6, [r0, #0]
 800f15e:	60c6      	str	r6, [r0, #12]
 800f160:	69e6      	ldr	r6, [r4, #28]
 800f162:	68f3      	ldr	r3, [r6, #12]
 800f164:	b183      	cbz	r3, 800f188 <_Balloc+0x50>
 800f166:	69e3      	ldr	r3, [r4, #28]
 800f168:	68db      	ldr	r3, [r3, #12]
 800f16a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f16e:	b9b8      	cbnz	r0, 800f1a0 <_Balloc+0x68>
 800f170:	2101      	movs	r1, #1
 800f172:	fa01 f605 	lsl.w	r6, r1, r5
 800f176:	1d72      	adds	r2, r6, #5
 800f178:	0092      	lsls	r2, r2, #2
 800f17a:	4620      	mov	r0, r4
 800f17c:	f000 ff68 	bl	8010050 <_calloc_r>
 800f180:	b160      	cbz	r0, 800f19c <_Balloc+0x64>
 800f182:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f186:	e00e      	b.n	800f1a6 <_Balloc+0x6e>
 800f188:	2221      	movs	r2, #33	@ 0x21
 800f18a:	2104      	movs	r1, #4
 800f18c:	4620      	mov	r0, r4
 800f18e:	f000 ff5f 	bl	8010050 <_calloc_r>
 800f192:	69e3      	ldr	r3, [r4, #28]
 800f194:	60f0      	str	r0, [r6, #12]
 800f196:	68db      	ldr	r3, [r3, #12]
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d1e4      	bne.n	800f166 <_Balloc+0x2e>
 800f19c:	2000      	movs	r0, #0
 800f19e:	bd70      	pop	{r4, r5, r6, pc}
 800f1a0:	6802      	ldr	r2, [r0, #0]
 800f1a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f1ac:	e7f7      	b.n	800f19e <_Balloc+0x66>
 800f1ae:	bf00      	nop
 800f1b0:	080112bd 	.word	0x080112bd
 800f1b4:	0801133d 	.word	0x0801133d

0800f1b8 <_Bfree>:
 800f1b8:	b570      	push	{r4, r5, r6, lr}
 800f1ba:	69c6      	ldr	r6, [r0, #28]
 800f1bc:	4605      	mov	r5, r0
 800f1be:	460c      	mov	r4, r1
 800f1c0:	b976      	cbnz	r6, 800f1e0 <_Bfree+0x28>
 800f1c2:	2010      	movs	r0, #16
 800f1c4:	f7ff ff02 	bl	800efcc <malloc>
 800f1c8:	4602      	mov	r2, r0
 800f1ca:	61e8      	str	r0, [r5, #28]
 800f1cc:	b920      	cbnz	r0, 800f1d8 <_Bfree+0x20>
 800f1ce:	4b09      	ldr	r3, [pc, #36]	@ (800f1f4 <_Bfree+0x3c>)
 800f1d0:	4809      	ldr	r0, [pc, #36]	@ (800f1f8 <_Bfree+0x40>)
 800f1d2:	218f      	movs	r1, #143	@ 0x8f
 800f1d4:	f000 ff1e 	bl	8010014 <__assert_func>
 800f1d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f1dc:	6006      	str	r6, [r0, #0]
 800f1de:	60c6      	str	r6, [r0, #12]
 800f1e0:	b13c      	cbz	r4, 800f1f2 <_Bfree+0x3a>
 800f1e2:	69eb      	ldr	r3, [r5, #28]
 800f1e4:	6862      	ldr	r2, [r4, #4]
 800f1e6:	68db      	ldr	r3, [r3, #12]
 800f1e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f1ec:	6021      	str	r1, [r4, #0]
 800f1ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f1f2:	bd70      	pop	{r4, r5, r6, pc}
 800f1f4:	080112bd 	.word	0x080112bd
 800f1f8:	0801133d 	.word	0x0801133d

0800f1fc <__multadd>:
 800f1fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f200:	690d      	ldr	r5, [r1, #16]
 800f202:	4607      	mov	r7, r0
 800f204:	460c      	mov	r4, r1
 800f206:	461e      	mov	r6, r3
 800f208:	f101 0c14 	add.w	ip, r1, #20
 800f20c:	2000      	movs	r0, #0
 800f20e:	f8dc 3000 	ldr.w	r3, [ip]
 800f212:	b299      	uxth	r1, r3
 800f214:	fb02 6101 	mla	r1, r2, r1, r6
 800f218:	0c1e      	lsrs	r6, r3, #16
 800f21a:	0c0b      	lsrs	r3, r1, #16
 800f21c:	fb02 3306 	mla	r3, r2, r6, r3
 800f220:	b289      	uxth	r1, r1
 800f222:	3001      	adds	r0, #1
 800f224:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f228:	4285      	cmp	r5, r0
 800f22a:	f84c 1b04 	str.w	r1, [ip], #4
 800f22e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f232:	dcec      	bgt.n	800f20e <__multadd+0x12>
 800f234:	b30e      	cbz	r6, 800f27a <__multadd+0x7e>
 800f236:	68a3      	ldr	r3, [r4, #8]
 800f238:	42ab      	cmp	r3, r5
 800f23a:	dc19      	bgt.n	800f270 <__multadd+0x74>
 800f23c:	6861      	ldr	r1, [r4, #4]
 800f23e:	4638      	mov	r0, r7
 800f240:	3101      	adds	r1, #1
 800f242:	f7ff ff79 	bl	800f138 <_Balloc>
 800f246:	4680      	mov	r8, r0
 800f248:	b928      	cbnz	r0, 800f256 <__multadd+0x5a>
 800f24a:	4602      	mov	r2, r0
 800f24c:	4b0c      	ldr	r3, [pc, #48]	@ (800f280 <__multadd+0x84>)
 800f24e:	480d      	ldr	r0, [pc, #52]	@ (800f284 <__multadd+0x88>)
 800f250:	21ba      	movs	r1, #186	@ 0xba
 800f252:	f000 fedf 	bl	8010014 <__assert_func>
 800f256:	6922      	ldr	r2, [r4, #16]
 800f258:	3202      	adds	r2, #2
 800f25a:	f104 010c 	add.w	r1, r4, #12
 800f25e:	0092      	lsls	r2, r2, #2
 800f260:	300c      	adds	r0, #12
 800f262:	f7ff f800 	bl	800e266 <memcpy>
 800f266:	4621      	mov	r1, r4
 800f268:	4638      	mov	r0, r7
 800f26a:	f7ff ffa5 	bl	800f1b8 <_Bfree>
 800f26e:	4644      	mov	r4, r8
 800f270:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f274:	3501      	adds	r5, #1
 800f276:	615e      	str	r6, [r3, #20]
 800f278:	6125      	str	r5, [r4, #16]
 800f27a:	4620      	mov	r0, r4
 800f27c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f280:	0801132c 	.word	0x0801132c
 800f284:	0801133d 	.word	0x0801133d

0800f288 <__hi0bits>:
 800f288:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f28c:	4603      	mov	r3, r0
 800f28e:	bf36      	itet	cc
 800f290:	0403      	lslcc	r3, r0, #16
 800f292:	2000      	movcs	r0, #0
 800f294:	2010      	movcc	r0, #16
 800f296:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f29a:	bf3c      	itt	cc
 800f29c:	021b      	lslcc	r3, r3, #8
 800f29e:	3008      	addcc	r0, #8
 800f2a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f2a4:	bf3c      	itt	cc
 800f2a6:	011b      	lslcc	r3, r3, #4
 800f2a8:	3004      	addcc	r0, #4
 800f2aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f2ae:	bf3c      	itt	cc
 800f2b0:	009b      	lslcc	r3, r3, #2
 800f2b2:	3002      	addcc	r0, #2
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	db05      	blt.n	800f2c4 <__hi0bits+0x3c>
 800f2b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f2bc:	f100 0001 	add.w	r0, r0, #1
 800f2c0:	bf08      	it	eq
 800f2c2:	2020      	moveq	r0, #32
 800f2c4:	4770      	bx	lr

0800f2c6 <__lo0bits>:
 800f2c6:	6803      	ldr	r3, [r0, #0]
 800f2c8:	4602      	mov	r2, r0
 800f2ca:	f013 0007 	ands.w	r0, r3, #7
 800f2ce:	d00b      	beq.n	800f2e8 <__lo0bits+0x22>
 800f2d0:	07d9      	lsls	r1, r3, #31
 800f2d2:	d421      	bmi.n	800f318 <__lo0bits+0x52>
 800f2d4:	0798      	lsls	r0, r3, #30
 800f2d6:	bf49      	itett	mi
 800f2d8:	085b      	lsrmi	r3, r3, #1
 800f2da:	089b      	lsrpl	r3, r3, #2
 800f2dc:	2001      	movmi	r0, #1
 800f2de:	6013      	strmi	r3, [r2, #0]
 800f2e0:	bf5c      	itt	pl
 800f2e2:	6013      	strpl	r3, [r2, #0]
 800f2e4:	2002      	movpl	r0, #2
 800f2e6:	4770      	bx	lr
 800f2e8:	b299      	uxth	r1, r3
 800f2ea:	b909      	cbnz	r1, 800f2f0 <__lo0bits+0x2a>
 800f2ec:	0c1b      	lsrs	r3, r3, #16
 800f2ee:	2010      	movs	r0, #16
 800f2f0:	b2d9      	uxtb	r1, r3
 800f2f2:	b909      	cbnz	r1, 800f2f8 <__lo0bits+0x32>
 800f2f4:	3008      	adds	r0, #8
 800f2f6:	0a1b      	lsrs	r3, r3, #8
 800f2f8:	0719      	lsls	r1, r3, #28
 800f2fa:	bf04      	itt	eq
 800f2fc:	091b      	lsreq	r3, r3, #4
 800f2fe:	3004      	addeq	r0, #4
 800f300:	0799      	lsls	r1, r3, #30
 800f302:	bf04      	itt	eq
 800f304:	089b      	lsreq	r3, r3, #2
 800f306:	3002      	addeq	r0, #2
 800f308:	07d9      	lsls	r1, r3, #31
 800f30a:	d403      	bmi.n	800f314 <__lo0bits+0x4e>
 800f30c:	085b      	lsrs	r3, r3, #1
 800f30e:	f100 0001 	add.w	r0, r0, #1
 800f312:	d003      	beq.n	800f31c <__lo0bits+0x56>
 800f314:	6013      	str	r3, [r2, #0]
 800f316:	4770      	bx	lr
 800f318:	2000      	movs	r0, #0
 800f31a:	4770      	bx	lr
 800f31c:	2020      	movs	r0, #32
 800f31e:	4770      	bx	lr

0800f320 <__i2b>:
 800f320:	b510      	push	{r4, lr}
 800f322:	460c      	mov	r4, r1
 800f324:	2101      	movs	r1, #1
 800f326:	f7ff ff07 	bl	800f138 <_Balloc>
 800f32a:	4602      	mov	r2, r0
 800f32c:	b928      	cbnz	r0, 800f33a <__i2b+0x1a>
 800f32e:	4b05      	ldr	r3, [pc, #20]	@ (800f344 <__i2b+0x24>)
 800f330:	4805      	ldr	r0, [pc, #20]	@ (800f348 <__i2b+0x28>)
 800f332:	f240 1145 	movw	r1, #325	@ 0x145
 800f336:	f000 fe6d 	bl	8010014 <__assert_func>
 800f33a:	2301      	movs	r3, #1
 800f33c:	6144      	str	r4, [r0, #20]
 800f33e:	6103      	str	r3, [r0, #16]
 800f340:	bd10      	pop	{r4, pc}
 800f342:	bf00      	nop
 800f344:	0801132c 	.word	0x0801132c
 800f348:	0801133d 	.word	0x0801133d

0800f34c <__multiply>:
 800f34c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f350:	4617      	mov	r7, r2
 800f352:	690a      	ldr	r2, [r1, #16]
 800f354:	693b      	ldr	r3, [r7, #16]
 800f356:	429a      	cmp	r2, r3
 800f358:	bfa8      	it	ge
 800f35a:	463b      	movge	r3, r7
 800f35c:	4689      	mov	r9, r1
 800f35e:	bfa4      	itt	ge
 800f360:	460f      	movge	r7, r1
 800f362:	4699      	movge	r9, r3
 800f364:	693d      	ldr	r5, [r7, #16]
 800f366:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f36a:	68bb      	ldr	r3, [r7, #8]
 800f36c:	6879      	ldr	r1, [r7, #4]
 800f36e:	eb05 060a 	add.w	r6, r5, sl
 800f372:	42b3      	cmp	r3, r6
 800f374:	b085      	sub	sp, #20
 800f376:	bfb8      	it	lt
 800f378:	3101      	addlt	r1, #1
 800f37a:	f7ff fedd 	bl	800f138 <_Balloc>
 800f37e:	b930      	cbnz	r0, 800f38e <__multiply+0x42>
 800f380:	4602      	mov	r2, r0
 800f382:	4b41      	ldr	r3, [pc, #260]	@ (800f488 <__multiply+0x13c>)
 800f384:	4841      	ldr	r0, [pc, #260]	@ (800f48c <__multiply+0x140>)
 800f386:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f38a:	f000 fe43 	bl	8010014 <__assert_func>
 800f38e:	f100 0414 	add.w	r4, r0, #20
 800f392:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f396:	4623      	mov	r3, r4
 800f398:	2200      	movs	r2, #0
 800f39a:	4573      	cmp	r3, lr
 800f39c:	d320      	bcc.n	800f3e0 <__multiply+0x94>
 800f39e:	f107 0814 	add.w	r8, r7, #20
 800f3a2:	f109 0114 	add.w	r1, r9, #20
 800f3a6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f3aa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f3ae:	9302      	str	r3, [sp, #8]
 800f3b0:	1beb      	subs	r3, r5, r7
 800f3b2:	3b15      	subs	r3, #21
 800f3b4:	f023 0303 	bic.w	r3, r3, #3
 800f3b8:	3304      	adds	r3, #4
 800f3ba:	3715      	adds	r7, #21
 800f3bc:	42bd      	cmp	r5, r7
 800f3be:	bf38      	it	cc
 800f3c0:	2304      	movcc	r3, #4
 800f3c2:	9301      	str	r3, [sp, #4]
 800f3c4:	9b02      	ldr	r3, [sp, #8]
 800f3c6:	9103      	str	r1, [sp, #12]
 800f3c8:	428b      	cmp	r3, r1
 800f3ca:	d80c      	bhi.n	800f3e6 <__multiply+0x9a>
 800f3cc:	2e00      	cmp	r6, #0
 800f3ce:	dd03      	ble.n	800f3d8 <__multiply+0x8c>
 800f3d0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d055      	beq.n	800f484 <__multiply+0x138>
 800f3d8:	6106      	str	r6, [r0, #16]
 800f3da:	b005      	add	sp, #20
 800f3dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3e0:	f843 2b04 	str.w	r2, [r3], #4
 800f3e4:	e7d9      	b.n	800f39a <__multiply+0x4e>
 800f3e6:	f8b1 a000 	ldrh.w	sl, [r1]
 800f3ea:	f1ba 0f00 	cmp.w	sl, #0
 800f3ee:	d01f      	beq.n	800f430 <__multiply+0xe4>
 800f3f0:	46c4      	mov	ip, r8
 800f3f2:	46a1      	mov	r9, r4
 800f3f4:	2700      	movs	r7, #0
 800f3f6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f3fa:	f8d9 3000 	ldr.w	r3, [r9]
 800f3fe:	fa1f fb82 	uxth.w	fp, r2
 800f402:	b29b      	uxth	r3, r3
 800f404:	fb0a 330b 	mla	r3, sl, fp, r3
 800f408:	443b      	add	r3, r7
 800f40a:	f8d9 7000 	ldr.w	r7, [r9]
 800f40e:	0c12      	lsrs	r2, r2, #16
 800f410:	0c3f      	lsrs	r7, r7, #16
 800f412:	fb0a 7202 	mla	r2, sl, r2, r7
 800f416:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f41a:	b29b      	uxth	r3, r3
 800f41c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f420:	4565      	cmp	r5, ip
 800f422:	f849 3b04 	str.w	r3, [r9], #4
 800f426:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f42a:	d8e4      	bhi.n	800f3f6 <__multiply+0xaa>
 800f42c:	9b01      	ldr	r3, [sp, #4]
 800f42e:	50e7      	str	r7, [r4, r3]
 800f430:	9b03      	ldr	r3, [sp, #12]
 800f432:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f436:	3104      	adds	r1, #4
 800f438:	f1b9 0f00 	cmp.w	r9, #0
 800f43c:	d020      	beq.n	800f480 <__multiply+0x134>
 800f43e:	6823      	ldr	r3, [r4, #0]
 800f440:	4647      	mov	r7, r8
 800f442:	46a4      	mov	ip, r4
 800f444:	f04f 0a00 	mov.w	sl, #0
 800f448:	f8b7 b000 	ldrh.w	fp, [r7]
 800f44c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f450:	fb09 220b 	mla	r2, r9, fp, r2
 800f454:	4452      	add	r2, sl
 800f456:	b29b      	uxth	r3, r3
 800f458:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f45c:	f84c 3b04 	str.w	r3, [ip], #4
 800f460:	f857 3b04 	ldr.w	r3, [r7], #4
 800f464:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f468:	f8bc 3000 	ldrh.w	r3, [ip]
 800f46c:	fb09 330a 	mla	r3, r9, sl, r3
 800f470:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f474:	42bd      	cmp	r5, r7
 800f476:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f47a:	d8e5      	bhi.n	800f448 <__multiply+0xfc>
 800f47c:	9a01      	ldr	r2, [sp, #4]
 800f47e:	50a3      	str	r3, [r4, r2]
 800f480:	3404      	adds	r4, #4
 800f482:	e79f      	b.n	800f3c4 <__multiply+0x78>
 800f484:	3e01      	subs	r6, #1
 800f486:	e7a1      	b.n	800f3cc <__multiply+0x80>
 800f488:	0801132c 	.word	0x0801132c
 800f48c:	0801133d 	.word	0x0801133d

0800f490 <__pow5mult>:
 800f490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f494:	4615      	mov	r5, r2
 800f496:	f012 0203 	ands.w	r2, r2, #3
 800f49a:	4607      	mov	r7, r0
 800f49c:	460e      	mov	r6, r1
 800f49e:	d007      	beq.n	800f4b0 <__pow5mult+0x20>
 800f4a0:	4c25      	ldr	r4, [pc, #148]	@ (800f538 <__pow5mult+0xa8>)
 800f4a2:	3a01      	subs	r2, #1
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f4aa:	f7ff fea7 	bl	800f1fc <__multadd>
 800f4ae:	4606      	mov	r6, r0
 800f4b0:	10ad      	asrs	r5, r5, #2
 800f4b2:	d03d      	beq.n	800f530 <__pow5mult+0xa0>
 800f4b4:	69fc      	ldr	r4, [r7, #28]
 800f4b6:	b97c      	cbnz	r4, 800f4d8 <__pow5mult+0x48>
 800f4b8:	2010      	movs	r0, #16
 800f4ba:	f7ff fd87 	bl	800efcc <malloc>
 800f4be:	4602      	mov	r2, r0
 800f4c0:	61f8      	str	r0, [r7, #28]
 800f4c2:	b928      	cbnz	r0, 800f4d0 <__pow5mult+0x40>
 800f4c4:	4b1d      	ldr	r3, [pc, #116]	@ (800f53c <__pow5mult+0xac>)
 800f4c6:	481e      	ldr	r0, [pc, #120]	@ (800f540 <__pow5mult+0xb0>)
 800f4c8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f4cc:	f000 fda2 	bl	8010014 <__assert_func>
 800f4d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f4d4:	6004      	str	r4, [r0, #0]
 800f4d6:	60c4      	str	r4, [r0, #12]
 800f4d8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f4dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f4e0:	b94c      	cbnz	r4, 800f4f6 <__pow5mult+0x66>
 800f4e2:	f240 2171 	movw	r1, #625	@ 0x271
 800f4e6:	4638      	mov	r0, r7
 800f4e8:	f7ff ff1a 	bl	800f320 <__i2b>
 800f4ec:	2300      	movs	r3, #0
 800f4ee:	f8c8 0008 	str.w	r0, [r8, #8]
 800f4f2:	4604      	mov	r4, r0
 800f4f4:	6003      	str	r3, [r0, #0]
 800f4f6:	f04f 0900 	mov.w	r9, #0
 800f4fa:	07eb      	lsls	r3, r5, #31
 800f4fc:	d50a      	bpl.n	800f514 <__pow5mult+0x84>
 800f4fe:	4631      	mov	r1, r6
 800f500:	4622      	mov	r2, r4
 800f502:	4638      	mov	r0, r7
 800f504:	f7ff ff22 	bl	800f34c <__multiply>
 800f508:	4631      	mov	r1, r6
 800f50a:	4680      	mov	r8, r0
 800f50c:	4638      	mov	r0, r7
 800f50e:	f7ff fe53 	bl	800f1b8 <_Bfree>
 800f512:	4646      	mov	r6, r8
 800f514:	106d      	asrs	r5, r5, #1
 800f516:	d00b      	beq.n	800f530 <__pow5mult+0xa0>
 800f518:	6820      	ldr	r0, [r4, #0]
 800f51a:	b938      	cbnz	r0, 800f52c <__pow5mult+0x9c>
 800f51c:	4622      	mov	r2, r4
 800f51e:	4621      	mov	r1, r4
 800f520:	4638      	mov	r0, r7
 800f522:	f7ff ff13 	bl	800f34c <__multiply>
 800f526:	6020      	str	r0, [r4, #0]
 800f528:	f8c0 9000 	str.w	r9, [r0]
 800f52c:	4604      	mov	r4, r0
 800f52e:	e7e4      	b.n	800f4fa <__pow5mult+0x6a>
 800f530:	4630      	mov	r0, r6
 800f532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f536:	bf00      	nop
 800f538:	080113f0 	.word	0x080113f0
 800f53c:	080112bd 	.word	0x080112bd
 800f540:	0801133d 	.word	0x0801133d

0800f544 <__lshift>:
 800f544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f548:	460c      	mov	r4, r1
 800f54a:	6849      	ldr	r1, [r1, #4]
 800f54c:	6923      	ldr	r3, [r4, #16]
 800f54e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f552:	68a3      	ldr	r3, [r4, #8]
 800f554:	4607      	mov	r7, r0
 800f556:	4691      	mov	r9, r2
 800f558:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f55c:	f108 0601 	add.w	r6, r8, #1
 800f560:	42b3      	cmp	r3, r6
 800f562:	db0b      	blt.n	800f57c <__lshift+0x38>
 800f564:	4638      	mov	r0, r7
 800f566:	f7ff fde7 	bl	800f138 <_Balloc>
 800f56a:	4605      	mov	r5, r0
 800f56c:	b948      	cbnz	r0, 800f582 <__lshift+0x3e>
 800f56e:	4602      	mov	r2, r0
 800f570:	4b28      	ldr	r3, [pc, #160]	@ (800f614 <__lshift+0xd0>)
 800f572:	4829      	ldr	r0, [pc, #164]	@ (800f618 <__lshift+0xd4>)
 800f574:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f578:	f000 fd4c 	bl	8010014 <__assert_func>
 800f57c:	3101      	adds	r1, #1
 800f57e:	005b      	lsls	r3, r3, #1
 800f580:	e7ee      	b.n	800f560 <__lshift+0x1c>
 800f582:	2300      	movs	r3, #0
 800f584:	f100 0114 	add.w	r1, r0, #20
 800f588:	f100 0210 	add.w	r2, r0, #16
 800f58c:	4618      	mov	r0, r3
 800f58e:	4553      	cmp	r3, sl
 800f590:	db33      	blt.n	800f5fa <__lshift+0xb6>
 800f592:	6920      	ldr	r0, [r4, #16]
 800f594:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f598:	f104 0314 	add.w	r3, r4, #20
 800f59c:	f019 091f 	ands.w	r9, r9, #31
 800f5a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f5a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f5a8:	d02b      	beq.n	800f602 <__lshift+0xbe>
 800f5aa:	f1c9 0e20 	rsb	lr, r9, #32
 800f5ae:	468a      	mov	sl, r1
 800f5b0:	2200      	movs	r2, #0
 800f5b2:	6818      	ldr	r0, [r3, #0]
 800f5b4:	fa00 f009 	lsl.w	r0, r0, r9
 800f5b8:	4310      	orrs	r0, r2
 800f5ba:	f84a 0b04 	str.w	r0, [sl], #4
 800f5be:	f853 2b04 	ldr.w	r2, [r3], #4
 800f5c2:	459c      	cmp	ip, r3
 800f5c4:	fa22 f20e 	lsr.w	r2, r2, lr
 800f5c8:	d8f3      	bhi.n	800f5b2 <__lshift+0x6e>
 800f5ca:	ebac 0304 	sub.w	r3, ip, r4
 800f5ce:	3b15      	subs	r3, #21
 800f5d0:	f023 0303 	bic.w	r3, r3, #3
 800f5d4:	3304      	adds	r3, #4
 800f5d6:	f104 0015 	add.w	r0, r4, #21
 800f5da:	4560      	cmp	r0, ip
 800f5dc:	bf88      	it	hi
 800f5de:	2304      	movhi	r3, #4
 800f5e0:	50ca      	str	r2, [r1, r3]
 800f5e2:	b10a      	cbz	r2, 800f5e8 <__lshift+0xa4>
 800f5e4:	f108 0602 	add.w	r6, r8, #2
 800f5e8:	3e01      	subs	r6, #1
 800f5ea:	4638      	mov	r0, r7
 800f5ec:	612e      	str	r6, [r5, #16]
 800f5ee:	4621      	mov	r1, r4
 800f5f0:	f7ff fde2 	bl	800f1b8 <_Bfree>
 800f5f4:	4628      	mov	r0, r5
 800f5f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5fa:	f842 0f04 	str.w	r0, [r2, #4]!
 800f5fe:	3301      	adds	r3, #1
 800f600:	e7c5      	b.n	800f58e <__lshift+0x4a>
 800f602:	3904      	subs	r1, #4
 800f604:	f853 2b04 	ldr.w	r2, [r3], #4
 800f608:	f841 2f04 	str.w	r2, [r1, #4]!
 800f60c:	459c      	cmp	ip, r3
 800f60e:	d8f9      	bhi.n	800f604 <__lshift+0xc0>
 800f610:	e7ea      	b.n	800f5e8 <__lshift+0xa4>
 800f612:	bf00      	nop
 800f614:	0801132c 	.word	0x0801132c
 800f618:	0801133d 	.word	0x0801133d

0800f61c <__mcmp>:
 800f61c:	690a      	ldr	r2, [r1, #16]
 800f61e:	4603      	mov	r3, r0
 800f620:	6900      	ldr	r0, [r0, #16]
 800f622:	1a80      	subs	r0, r0, r2
 800f624:	b530      	push	{r4, r5, lr}
 800f626:	d10e      	bne.n	800f646 <__mcmp+0x2a>
 800f628:	3314      	adds	r3, #20
 800f62a:	3114      	adds	r1, #20
 800f62c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f630:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f634:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f638:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f63c:	4295      	cmp	r5, r2
 800f63e:	d003      	beq.n	800f648 <__mcmp+0x2c>
 800f640:	d205      	bcs.n	800f64e <__mcmp+0x32>
 800f642:	f04f 30ff 	mov.w	r0, #4294967295
 800f646:	bd30      	pop	{r4, r5, pc}
 800f648:	42a3      	cmp	r3, r4
 800f64a:	d3f3      	bcc.n	800f634 <__mcmp+0x18>
 800f64c:	e7fb      	b.n	800f646 <__mcmp+0x2a>
 800f64e:	2001      	movs	r0, #1
 800f650:	e7f9      	b.n	800f646 <__mcmp+0x2a>
	...

0800f654 <__mdiff>:
 800f654:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f658:	4689      	mov	r9, r1
 800f65a:	4606      	mov	r6, r0
 800f65c:	4611      	mov	r1, r2
 800f65e:	4648      	mov	r0, r9
 800f660:	4614      	mov	r4, r2
 800f662:	f7ff ffdb 	bl	800f61c <__mcmp>
 800f666:	1e05      	subs	r5, r0, #0
 800f668:	d112      	bne.n	800f690 <__mdiff+0x3c>
 800f66a:	4629      	mov	r1, r5
 800f66c:	4630      	mov	r0, r6
 800f66e:	f7ff fd63 	bl	800f138 <_Balloc>
 800f672:	4602      	mov	r2, r0
 800f674:	b928      	cbnz	r0, 800f682 <__mdiff+0x2e>
 800f676:	4b3f      	ldr	r3, [pc, #252]	@ (800f774 <__mdiff+0x120>)
 800f678:	f240 2137 	movw	r1, #567	@ 0x237
 800f67c:	483e      	ldr	r0, [pc, #248]	@ (800f778 <__mdiff+0x124>)
 800f67e:	f000 fcc9 	bl	8010014 <__assert_func>
 800f682:	2301      	movs	r3, #1
 800f684:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f688:	4610      	mov	r0, r2
 800f68a:	b003      	add	sp, #12
 800f68c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f690:	bfbc      	itt	lt
 800f692:	464b      	movlt	r3, r9
 800f694:	46a1      	movlt	r9, r4
 800f696:	4630      	mov	r0, r6
 800f698:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f69c:	bfba      	itte	lt
 800f69e:	461c      	movlt	r4, r3
 800f6a0:	2501      	movlt	r5, #1
 800f6a2:	2500      	movge	r5, #0
 800f6a4:	f7ff fd48 	bl	800f138 <_Balloc>
 800f6a8:	4602      	mov	r2, r0
 800f6aa:	b918      	cbnz	r0, 800f6b4 <__mdiff+0x60>
 800f6ac:	4b31      	ldr	r3, [pc, #196]	@ (800f774 <__mdiff+0x120>)
 800f6ae:	f240 2145 	movw	r1, #581	@ 0x245
 800f6b2:	e7e3      	b.n	800f67c <__mdiff+0x28>
 800f6b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f6b8:	6926      	ldr	r6, [r4, #16]
 800f6ba:	60c5      	str	r5, [r0, #12]
 800f6bc:	f109 0310 	add.w	r3, r9, #16
 800f6c0:	f109 0514 	add.w	r5, r9, #20
 800f6c4:	f104 0e14 	add.w	lr, r4, #20
 800f6c8:	f100 0b14 	add.w	fp, r0, #20
 800f6cc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f6d0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f6d4:	9301      	str	r3, [sp, #4]
 800f6d6:	46d9      	mov	r9, fp
 800f6d8:	f04f 0c00 	mov.w	ip, #0
 800f6dc:	9b01      	ldr	r3, [sp, #4]
 800f6de:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f6e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f6e6:	9301      	str	r3, [sp, #4]
 800f6e8:	fa1f f38a 	uxth.w	r3, sl
 800f6ec:	4619      	mov	r1, r3
 800f6ee:	b283      	uxth	r3, r0
 800f6f0:	1acb      	subs	r3, r1, r3
 800f6f2:	0c00      	lsrs	r0, r0, #16
 800f6f4:	4463      	add	r3, ip
 800f6f6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f6fa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f6fe:	b29b      	uxth	r3, r3
 800f700:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f704:	4576      	cmp	r6, lr
 800f706:	f849 3b04 	str.w	r3, [r9], #4
 800f70a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f70e:	d8e5      	bhi.n	800f6dc <__mdiff+0x88>
 800f710:	1b33      	subs	r3, r6, r4
 800f712:	3b15      	subs	r3, #21
 800f714:	f023 0303 	bic.w	r3, r3, #3
 800f718:	3415      	adds	r4, #21
 800f71a:	3304      	adds	r3, #4
 800f71c:	42a6      	cmp	r6, r4
 800f71e:	bf38      	it	cc
 800f720:	2304      	movcc	r3, #4
 800f722:	441d      	add	r5, r3
 800f724:	445b      	add	r3, fp
 800f726:	461e      	mov	r6, r3
 800f728:	462c      	mov	r4, r5
 800f72a:	4544      	cmp	r4, r8
 800f72c:	d30e      	bcc.n	800f74c <__mdiff+0xf8>
 800f72e:	f108 0103 	add.w	r1, r8, #3
 800f732:	1b49      	subs	r1, r1, r5
 800f734:	f021 0103 	bic.w	r1, r1, #3
 800f738:	3d03      	subs	r5, #3
 800f73a:	45a8      	cmp	r8, r5
 800f73c:	bf38      	it	cc
 800f73e:	2100      	movcc	r1, #0
 800f740:	440b      	add	r3, r1
 800f742:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f746:	b191      	cbz	r1, 800f76e <__mdiff+0x11a>
 800f748:	6117      	str	r7, [r2, #16]
 800f74a:	e79d      	b.n	800f688 <__mdiff+0x34>
 800f74c:	f854 1b04 	ldr.w	r1, [r4], #4
 800f750:	46e6      	mov	lr, ip
 800f752:	0c08      	lsrs	r0, r1, #16
 800f754:	fa1c fc81 	uxtah	ip, ip, r1
 800f758:	4471      	add	r1, lr
 800f75a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f75e:	b289      	uxth	r1, r1
 800f760:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f764:	f846 1b04 	str.w	r1, [r6], #4
 800f768:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f76c:	e7dd      	b.n	800f72a <__mdiff+0xd6>
 800f76e:	3f01      	subs	r7, #1
 800f770:	e7e7      	b.n	800f742 <__mdiff+0xee>
 800f772:	bf00      	nop
 800f774:	0801132c 	.word	0x0801132c
 800f778:	0801133d 	.word	0x0801133d

0800f77c <__d2b>:
 800f77c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f780:	460f      	mov	r7, r1
 800f782:	2101      	movs	r1, #1
 800f784:	ec59 8b10 	vmov	r8, r9, d0
 800f788:	4616      	mov	r6, r2
 800f78a:	f7ff fcd5 	bl	800f138 <_Balloc>
 800f78e:	4604      	mov	r4, r0
 800f790:	b930      	cbnz	r0, 800f7a0 <__d2b+0x24>
 800f792:	4602      	mov	r2, r0
 800f794:	4b23      	ldr	r3, [pc, #140]	@ (800f824 <__d2b+0xa8>)
 800f796:	4824      	ldr	r0, [pc, #144]	@ (800f828 <__d2b+0xac>)
 800f798:	f240 310f 	movw	r1, #783	@ 0x30f
 800f79c:	f000 fc3a 	bl	8010014 <__assert_func>
 800f7a0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f7a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f7a8:	b10d      	cbz	r5, 800f7ae <__d2b+0x32>
 800f7aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f7ae:	9301      	str	r3, [sp, #4]
 800f7b0:	f1b8 0300 	subs.w	r3, r8, #0
 800f7b4:	d023      	beq.n	800f7fe <__d2b+0x82>
 800f7b6:	4668      	mov	r0, sp
 800f7b8:	9300      	str	r3, [sp, #0]
 800f7ba:	f7ff fd84 	bl	800f2c6 <__lo0bits>
 800f7be:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f7c2:	b1d0      	cbz	r0, 800f7fa <__d2b+0x7e>
 800f7c4:	f1c0 0320 	rsb	r3, r0, #32
 800f7c8:	fa02 f303 	lsl.w	r3, r2, r3
 800f7cc:	430b      	orrs	r3, r1
 800f7ce:	40c2      	lsrs	r2, r0
 800f7d0:	6163      	str	r3, [r4, #20]
 800f7d2:	9201      	str	r2, [sp, #4]
 800f7d4:	9b01      	ldr	r3, [sp, #4]
 800f7d6:	61a3      	str	r3, [r4, #24]
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	bf0c      	ite	eq
 800f7dc:	2201      	moveq	r2, #1
 800f7de:	2202      	movne	r2, #2
 800f7e0:	6122      	str	r2, [r4, #16]
 800f7e2:	b1a5      	cbz	r5, 800f80e <__d2b+0x92>
 800f7e4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f7e8:	4405      	add	r5, r0
 800f7ea:	603d      	str	r5, [r7, #0]
 800f7ec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f7f0:	6030      	str	r0, [r6, #0]
 800f7f2:	4620      	mov	r0, r4
 800f7f4:	b003      	add	sp, #12
 800f7f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f7fa:	6161      	str	r1, [r4, #20]
 800f7fc:	e7ea      	b.n	800f7d4 <__d2b+0x58>
 800f7fe:	a801      	add	r0, sp, #4
 800f800:	f7ff fd61 	bl	800f2c6 <__lo0bits>
 800f804:	9b01      	ldr	r3, [sp, #4]
 800f806:	6163      	str	r3, [r4, #20]
 800f808:	3020      	adds	r0, #32
 800f80a:	2201      	movs	r2, #1
 800f80c:	e7e8      	b.n	800f7e0 <__d2b+0x64>
 800f80e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f812:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f816:	6038      	str	r0, [r7, #0]
 800f818:	6918      	ldr	r0, [r3, #16]
 800f81a:	f7ff fd35 	bl	800f288 <__hi0bits>
 800f81e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f822:	e7e5      	b.n	800f7f0 <__d2b+0x74>
 800f824:	0801132c 	.word	0x0801132c
 800f828:	0801133d 	.word	0x0801133d

0800f82c <__ssputs_r>:
 800f82c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f830:	688e      	ldr	r6, [r1, #8]
 800f832:	461f      	mov	r7, r3
 800f834:	42be      	cmp	r6, r7
 800f836:	680b      	ldr	r3, [r1, #0]
 800f838:	4682      	mov	sl, r0
 800f83a:	460c      	mov	r4, r1
 800f83c:	4690      	mov	r8, r2
 800f83e:	d82d      	bhi.n	800f89c <__ssputs_r+0x70>
 800f840:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f844:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f848:	d026      	beq.n	800f898 <__ssputs_r+0x6c>
 800f84a:	6965      	ldr	r5, [r4, #20]
 800f84c:	6909      	ldr	r1, [r1, #16]
 800f84e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f852:	eba3 0901 	sub.w	r9, r3, r1
 800f856:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f85a:	1c7b      	adds	r3, r7, #1
 800f85c:	444b      	add	r3, r9
 800f85e:	106d      	asrs	r5, r5, #1
 800f860:	429d      	cmp	r5, r3
 800f862:	bf38      	it	cc
 800f864:	461d      	movcc	r5, r3
 800f866:	0553      	lsls	r3, r2, #21
 800f868:	d527      	bpl.n	800f8ba <__ssputs_r+0x8e>
 800f86a:	4629      	mov	r1, r5
 800f86c:	f7ff fbd8 	bl	800f020 <_malloc_r>
 800f870:	4606      	mov	r6, r0
 800f872:	b360      	cbz	r0, 800f8ce <__ssputs_r+0xa2>
 800f874:	6921      	ldr	r1, [r4, #16]
 800f876:	464a      	mov	r2, r9
 800f878:	f7fe fcf5 	bl	800e266 <memcpy>
 800f87c:	89a3      	ldrh	r3, [r4, #12]
 800f87e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f882:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f886:	81a3      	strh	r3, [r4, #12]
 800f888:	6126      	str	r6, [r4, #16]
 800f88a:	6165      	str	r5, [r4, #20]
 800f88c:	444e      	add	r6, r9
 800f88e:	eba5 0509 	sub.w	r5, r5, r9
 800f892:	6026      	str	r6, [r4, #0]
 800f894:	60a5      	str	r5, [r4, #8]
 800f896:	463e      	mov	r6, r7
 800f898:	42be      	cmp	r6, r7
 800f89a:	d900      	bls.n	800f89e <__ssputs_r+0x72>
 800f89c:	463e      	mov	r6, r7
 800f89e:	6820      	ldr	r0, [r4, #0]
 800f8a0:	4632      	mov	r2, r6
 800f8a2:	4641      	mov	r1, r8
 800f8a4:	f000 fb6a 	bl	800ff7c <memmove>
 800f8a8:	68a3      	ldr	r3, [r4, #8]
 800f8aa:	1b9b      	subs	r3, r3, r6
 800f8ac:	60a3      	str	r3, [r4, #8]
 800f8ae:	6823      	ldr	r3, [r4, #0]
 800f8b0:	4433      	add	r3, r6
 800f8b2:	6023      	str	r3, [r4, #0]
 800f8b4:	2000      	movs	r0, #0
 800f8b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8ba:	462a      	mov	r2, r5
 800f8bc:	f000 fbee 	bl	801009c <_realloc_r>
 800f8c0:	4606      	mov	r6, r0
 800f8c2:	2800      	cmp	r0, #0
 800f8c4:	d1e0      	bne.n	800f888 <__ssputs_r+0x5c>
 800f8c6:	6921      	ldr	r1, [r4, #16]
 800f8c8:	4650      	mov	r0, sl
 800f8ca:	f7ff fb35 	bl	800ef38 <_free_r>
 800f8ce:	230c      	movs	r3, #12
 800f8d0:	f8ca 3000 	str.w	r3, [sl]
 800f8d4:	89a3      	ldrh	r3, [r4, #12]
 800f8d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8da:	81a3      	strh	r3, [r4, #12]
 800f8dc:	f04f 30ff 	mov.w	r0, #4294967295
 800f8e0:	e7e9      	b.n	800f8b6 <__ssputs_r+0x8a>
	...

0800f8e4 <_svfiprintf_r>:
 800f8e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8e8:	4698      	mov	r8, r3
 800f8ea:	898b      	ldrh	r3, [r1, #12]
 800f8ec:	061b      	lsls	r3, r3, #24
 800f8ee:	b09d      	sub	sp, #116	@ 0x74
 800f8f0:	4607      	mov	r7, r0
 800f8f2:	460d      	mov	r5, r1
 800f8f4:	4614      	mov	r4, r2
 800f8f6:	d510      	bpl.n	800f91a <_svfiprintf_r+0x36>
 800f8f8:	690b      	ldr	r3, [r1, #16]
 800f8fa:	b973      	cbnz	r3, 800f91a <_svfiprintf_r+0x36>
 800f8fc:	2140      	movs	r1, #64	@ 0x40
 800f8fe:	f7ff fb8f 	bl	800f020 <_malloc_r>
 800f902:	6028      	str	r0, [r5, #0]
 800f904:	6128      	str	r0, [r5, #16]
 800f906:	b930      	cbnz	r0, 800f916 <_svfiprintf_r+0x32>
 800f908:	230c      	movs	r3, #12
 800f90a:	603b      	str	r3, [r7, #0]
 800f90c:	f04f 30ff 	mov.w	r0, #4294967295
 800f910:	b01d      	add	sp, #116	@ 0x74
 800f912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f916:	2340      	movs	r3, #64	@ 0x40
 800f918:	616b      	str	r3, [r5, #20]
 800f91a:	2300      	movs	r3, #0
 800f91c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f91e:	2320      	movs	r3, #32
 800f920:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f924:	f8cd 800c 	str.w	r8, [sp, #12]
 800f928:	2330      	movs	r3, #48	@ 0x30
 800f92a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fac8 <_svfiprintf_r+0x1e4>
 800f92e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f932:	f04f 0901 	mov.w	r9, #1
 800f936:	4623      	mov	r3, r4
 800f938:	469a      	mov	sl, r3
 800f93a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f93e:	b10a      	cbz	r2, 800f944 <_svfiprintf_r+0x60>
 800f940:	2a25      	cmp	r2, #37	@ 0x25
 800f942:	d1f9      	bne.n	800f938 <_svfiprintf_r+0x54>
 800f944:	ebba 0b04 	subs.w	fp, sl, r4
 800f948:	d00b      	beq.n	800f962 <_svfiprintf_r+0x7e>
 800f94a:	465b      	mov	r3, fp
 800f94c:	4622      	mov	r2, r4
 800f94e:	4629      	mov	r1, r5
 800f950:	4638      	mov	r0, r7
 800f952:	f7ff ff6b 	bl	800f82c <__ssputs_r>
 800f956:	3001      	adds	r0, #1
 800f958:	f000 80a7 	beq.w	800faaa <_svfiprintf_r+0x1c6>
 800f95c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f95e:	445a      	add	r2, fp
 800f960:	9209      	str	r2, [sp, #36]	@ 0x24
 800f962:	f89a 3000 	ldrb.w	r3, [sl]
 800f966:	2b00      	cmp	r3, #0
 800f968:	f000 809f 	beq.w	800faaa <_svfiprintf_r+0x1c6>
 800f96c:	2300      	movs	r3, #0
 800f96e:	f04f 32ff 	mov.w	r2, #4294967295
 800f972:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f976:	f10a 0a01 	add.w	sl, sl, #1
 800f97a:	9304      	str	r3, [sp, #16]
 800f97c:	9307      	str	r3, [sp, #28]
 800f97e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f982:	931a      	str	r3, [sp, #104]	@ 0x68
 800f984:	4654      	mov	r4, sl
 800f986:	2205      	movs	r2, #5
 800f988:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f98c:	484e      	ldr	r0, [pc, #312]	@ (800fac8 <_svfiprintf_r+0x1e4>)
 800f98e:	f7f0 fc1f 	bl	80001d0 <memchr>
 800f992:	9a04      	ldr	r2, [sp, #16]
 800f994:	b9d8      	cbnz	r0, 800f9ce <_svfiprintf_r+0xea>
 800f996:	06d0      	lsls	r0, r2, #27
 800f998:	bf44      	itt	mi
 800f99a:	2320      	movmi	r3, #32
 800f99c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f9a0:	0711      	lsls	r1, r2, #28
 800f9a2:	bf44      	itt	mi
 800f9a4:	232b      	movmi	r3, #43	@ 0x2b
 800f9a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f9aa:	f89a 3000 	ldrb.w	r3, [sl]
 800f9ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800f9b0:	d015      	beq.n	800f9de <_svfiprintf_r+0xfa>
 800f9b2:	9a07      	ldr	r2, [sp, #28]
 800f9b4:	4654      	mov	r4, sl
 800f9b6:	2000      	movs	r0, #0
 800f9b8:	f04f 0c0a 	mov.w	ip, #10
 800f9bc:	4621      	mov	r1, r4
 800f9be:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f9c2:	3b30      	subs	r3, #48	@ 0x30
 800f9c4:	2b09      	cmp	r3, #9
 800f9c6:	d94b      	bls.n	800fa60 <_svfiprintf_r+0x17c>
 800f9c8:	b1b0      	cbz	r0, 800f9f8 <_svfiprintf_r+0x114>
 800f9ca:	9207      	str	r2, [sp, #28]
 800f9cc:	e014      	b.n	800f9f8 <_svfiprintf_r+0x114>
 800f9ce:	eba0 0308 	sub.w	r3, r0, r8
 800f9d2:	fa09 f303 	lsl.w	r3, r9, r3
 800f9d6:	4313      	orrs	r3, r2
 800f9d8:	9304      	str	r3, [sp, #16]
 800f9da:	46a2      	mov	sl, r4
 800f9dc:	e7d2      	b.n	800f984 <_svfiprintf_r+0xa0>
 800f9de:	9b03      	ldr	r3, [sp, #12]
 800f9e0:	1d19      	adds	r1, r3, #4
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	9103      	str	r1, [sp, #12]
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	bfbb      	ittet	lt
 800f9ea:	425b      	neglt	r3, r3
 800f9ec:	f042 0202 	orrlt.w	r2, r2, #2
 800f9f0:	9307      	strge	r3, [sp, #28]
 800f9f2:	9307      	strlt	r3, [sp, #28]
 800f9f4:	bfb8      	it	lt
 800f9f6:	9204      	strlt	r2, [sp, #16]
 800f9f8:	7823      	ldrb	r3, [r4, #0]
 800f9fa:	2b2e      	cmp	r3, #46	@ 0x2e
 800f9fc:	d10a      	bne.n	800fa14 <_svfiprintf_r+0x130>
 800f9fe:	7863      	ldrb	r3, [r4, #1]
 800fa00:	2b2a      	cmp	r3, #42	@ 0x2a
 800fa02:	d132      	bne.n	800fa6a <_svfiprintf_r+0x186>
 800fa04:	9b03      	ldr	r3, [sp, #12]
 800fa06:	1d1a      	adds	r2, r3, #4
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	9203      	str	r2, [sp, #12]
 800fa0c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fa10:	3402      	adds	r4, #2
 800fa12:	9305      	str	r3, [sp, #20]
 800fa14:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fad8 <_svfiprintf_r+0x1f4>
 800fa18:	7821      	ldrb	r1, [r4, #0]
 800fa1a:	2203      	movs	r2, #3
 800fa1c:	4650      	mov	r0, sl
 800fa1e:	f7f0 fbd7 	bl	80001d0 <memchr>
 800fa22:	b138      	cbz	r0, 800fa34 <_svfiprintf_r+0x150>
 800fa24:	9b04      	ldr	r3, [sp, #16]
 800fa26:	eba0 000a 	sub.w	r0, r0, sl
 800fa2a:	2240      	movs	r2, #64	@ 0x40
 800fa2c:	4082      	lsls	r2, r0
 800fa2e:	4313      	orrs	r3, r2
 800fa30:	3401      	adds	r4, #1
 800fa32:	9304      	str	r3, [sp, #16]
 800fa34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa38:	4824      	ldr	r0, [pc, #144]	@ (800facc <_svfiprintf_r+0x1e8>)
 800fa3a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fa3e:	2206      	movs	r2, #6
 800fa40:	f7f0 fbc6 	bl	80001d0 <memchr>
 800fa44:	2800      	cmp	r0, #0
 800fa46:	d036      	beq.n	800fab6 <_svfiprintf_r+0x1d2>
 800fa48:	4b21      	ldr	r3, [pc, #132]	@ (800fad0 <_svfiprintf_r+0x1ec>)
 800fa4a:	bb1b      	cbnz	r3, 800fa94 <_svfiprintf_r+0x1b0>
 800fa4c:	9b03      	ldr	r3, [sp, #12]
 800fa4e:	3307      	adds	r3, #7
 800fa50:	f023 0307 	bic.w	r3, r3, #7
 800fa54:	3308      	adds	r3, #8
 800fa56:	9303      	str	r3, [sp, #12]
 800fa58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa5a:	4433      	add	r3, r6
 800fa5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fa5e:	e76a      	b.n	800f936 <_svfiprintf_r+0x52>
 800fa60:	fb0c 3202 	mla	r2, ip, r2, r3
 800fa64:	460c      	mov	r4, r1
 800fa66:	2001      	movs	r0, #1
 800fa68:	e7a8      	b.n	800f9bc <_svfiprintf_r+0xd8>
 800fa6a:	2300      	movs	r3, #0
 800fa6c:	3401      	adds	r4, #1
 800fa6e:	9305      	str	r3, [sp, #20]
 800fa70:	4619      	mov	r1, r3
 800fa72:	f04f 0c0a 	mov.w	ip, #10
 800fa76:	4620      	mov	r0, r4
 800fa78:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fa7c:	3a30      	subs	r2, #48	@ 0x30
 800fa7e:	2a09      	cmp	r2, #9
 800fa80:	d903      	bls.n	800fa8a <_svfiprintf_r+0x1a6>
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d0c6      	beq.n	800fa14 <_svfiprintf_r+0x130>
 800fa86:	9105      	str	r1, [sp, #20]
 800fa88:	e7c4      	b.n	800fa14 <_svfiprintf_r+0x130>
 800fa8a:	fb0c 2101 	mla	r1, ip, r1, r2
 800fa8e:	4604      	mov	r4, r0
 800fa90:	2301      	movs	r3, #1
 800fa92:	e7f0      	b.n	800fa76 <_svfiprintf_r+0x192>
 800fa94:	ab03      	add	r3, sp, #12
 800fa96:	9300      	str	r3, [sp, #0]
 800fa98:	462a      	mov	r2, r5
 800fa9a:	4b0e      	ldr	r3, [pc, #56]	@ (800fad4 <_svfiprintf_r+0x1f0>)
 800fa9c:	a904      	add	r1, sp, #16
 800fa9e:	4638      	mov	r0, r7
 800faa0:	f7fd fd3a 	bl	800d518 <_printf_float>
 800faa4:	1c42      	adds	r2, r0, #1
 800faa6:	4606      	mov	r6, r0
 800faa8:	d1d6      	bne.n	800fa58 <_svfiprintf_r+0x174>
 800faaa:	89ab      	ldrh	r3, [r5, #12]
 800faac:	065b      	lsls	r3, r3, #25
 800faae:	f53f af2d 	bmi.w	800f90c <_svfiprintf_r+0x28>
 800fab2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fab4:	e72c      	b.n	800f910 <_svfiprintf_r+0x2c>
 800fab6:	ab03      	add	r3, sp, #12
 800fab8:	9300      	str	r3, [sp, #0]
 800faba:	462a      	mov	r2, r5
 800fabc:	4b05      	ldr	r3, [pc, #20]	@ (800fad4 <_svfiprintf_r+0x1f0>)
 800fabe:	a904      	add	r1, sp, #16
 800fac0:	4638      	mov	r0, r7
 800fac2:	f7fd ffc1 	bl	800da48 <_printf_i>
 800fac6:	e7ed      	b.n	800faa4 <_svfiprintf_r+0x1c0>
 800fac8:	08011396 	.word	0x08011396
 800facc:	080113a0 	.word	0x080113a0
 800fad0:	0800d519 	.word	0x0800d519
 800fad4:	0800f82d 	.word	0x0800f82d
 800fad8:	0801139c 	.word	0x0801139c

0800fadc <__sfputc_r>:
 800fadc:	6893      	ldr	r3, [r2, #8]
 800fade:	3b01      	subs	r3, #1
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	b410      	push	{r4}
 800fae4:	6093      	str	r3, [r2, #8]
 800fae6:	da08      	bge.n	800fafa <__sfputc_r+0x1e>
 800fae8:	6994      	ldr	r4, [r2, #24]
 800faea:	42a3      	cmp	r3, r4
 800faec:	db01      	blt.n	800faf2 <__sfputc_r+0x16>
 800faee:	290a      	cmp	r1, #10
 800faf0:	d103      	bne.n	800fafa <__sfputc_r+0x1e>
 800faf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800faf6:	f7fe ba92 	b.w	800e01e <__swbuf_r>
 800fafa:	6813      	ldr	r3, [r2, #0]
 800fafc:	1c58      	adds	r0, r3, #1
 800fafe:	6010      	str	r0, [r2, #0]
 800fb00:	7019      	strb	r1, [r3, #0]
 800fb02:	4608      	mov	r0, r1
 800fb04:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fb08:	4770      	bx	lr

0800fb0a <__sfputs_r>:
 800fb0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb0c:	4606      	mov	r6, r0
 800fb0e:	460f      	mov	r7, r1
 800fb10:	4614      	mov	r4, r2
 800fb12:	18d5      	adds	r5, r2, r3
 800fb14:	42ac      	cmp	r4, r5
 800fb16:	d101      	bne.n	800fb1c <__sfputs_r+0x12>
 800fb18:	2000      	movs	r0, #0
 800fb1a:	e007      	b.n	800fb2c <__sfputs_r+0x22>
 800fb1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb20:	463a      	mov	r2, r7
 800fb22:	4630      	mov	r0, r6
 800fb24:	f7ff ffda 	bl	800fadc <__sfputc_r>
 800fb28:	1c43      	adds	r3, r0, #1
 800fb2a:	d1f3      	bne.n	800fb14 <__sfputs_r+0xa>
 800fb2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fb30 <_vfiprintf_r>:
 800fb30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb34:	460d      	mov	r5, r1
 800fb36:	b09d      	sub	sp, #116	@ 0x74
 800fb38:	4614      	mov	r4, r2
 800fb3a:	4698      	mov	r8, r3
 800fb3c:	4606      	mov	r6, r0
 800fb3e:	b118      	cbz	r0, 800fb48 <_vfiprintf_r+0x18>
 800fb40:	6a03      	ldr	r3, [r0, #32]
 800fb42:	b90b      	cbnz	r3, 800fb48 <_vfiprintf_r+0x18>
 800fb44:	f7fe f92a 	bl	800dd9c <__sinit>
 800fb48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fb4a:	07d9      	lsls	r1, r3, #31
 800fb4c:	d405      	bmi.n	800fb5a <_vfiprintf_r+0x2a>
 800fb4e:	89ab      	ldrh	r3, [r5, #12]
 800fb50:	059a      	lsls	r2, r3, #22
 800fb52:	d402      	bmi.n	800fb5a <_vfiprintf_r+0x2a>
 800fb54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fb56:	f7fe fb84 	bl	800e262 <__retarget_lock_acquire_recursive>
 800fb5a:	89ab      	ldrh	r3, [r5, #12]
 800fb5c:	071b      	lsls	r3, r3, #28
 800fb5e:	d501      	bpl.n	800fb64 <_vfiprintf_r+0x34>
 800fb60:	692b      	ldr	r3, [r5, #16]
 800fb62:	b99b      	cbnz	r3, 800fb8c <_vfiprintf_r+0x5c>
 800fb64:	4629      	mov	r1, r5
 800fb66:	4630      	mov	r0, r6
 800fb68:	f7fe fa98 	bl	800e09c <__swsetup_r>
 800fb6c:	b170      	cbz	r0, 800fb8c <_vfiprintf_r+0x5c>
 800fb6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fb70:	07dc      	lsls	r4, r3, #31
 800fb72:	d504      	bpl.n	800fb7e <_vfiprintf_r+0x4e>
 800fb74:	f04f 30ff 	mov.w	r0, #4294967295
 800fb78:	b01d      	add	sp, #116	@ 0x74
 800fb7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb7e:	89ab      	ldrh	r3, [r5, #12]
 800fb80:	0598      	lsls	r0, r3, #22
 800fb82:	d4f7      	bmi.n	800fb74 <_vfiprintf_r+0x44>
 800fb84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fb86:	f7fe fb6d 	bl	800e264 <__retarget_lock_release_recursive>
 800fb8a:	e7f3      	b.n	800fb74 <_vfiprintf_r+0x44>
 800fb8c:	2300      	movs	r3, #0
 800fb8e:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb90:	2320      	movs	r3, #32
 800fb92:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fb96:	f8cd 800c 	str.w	r8, [sp, #12]
 800fb9a:	2330      	movs	r3, #48	@ 0x30
 800fb9c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fd4c <_vfiprintf_r+0x21c>
 800fba0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fba4:	f04f 0901 	mov.w	r9, #1
 800fba8:	4623      	mov	r3, r4
 800fbaa:	469a      	mov	sl, r3
 800fbac:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fbb0:	b10a      	cbz	r2, 800fbb6 <_vfiprintf_r+0x86>
 800fbb2:	2a25      	cmp	r2, #37	@ 0x25
 800fbb4:	d1f9      	bne.n	800fbaa <_vfiprintf_r+0x7a>
 800fbb6:	ebba 0b04 	subs.w	fp, sl, r4
 800fbba:	d00b      	beq.n	800fbd4 <_vfiprintf_r+0xa4>
 800fbbc:	465b      	mov	r3, fp
 800fbbe:	4622      	mov	r2, r4
 800fbc0:	4629      	mov	r1, r5
 800fbc2:	4630      	mov	r0, r6
 800fbc4:	f7ff ffa1 	bl	800fb0a <__sfputs_r>
 800fbc8:	3001      	adds	r0, #1
 800fbca:	f000 80a7 	beq.w	800fd1c <_vfiprintf_r+0x1ec>
 800fbce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fbd0:	445a      	add	r2, fp
 800fbd2:	9209      	str	r2, [sp, #36]	@ 0x24
 800fbd4:	f89a 3000 	ldrb.w	r3, [sl]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	f000 809f 	beq.w	800fd1c <_vfiprintf_r+0x1ec>
 800fbde:	2300      	movs	r3, #0
 800fbe0:	f04f 32ff 	mov.w	r2, #4294967295
 800fbe4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fbe8:	f10a 0a01 	add.w	sl, sl, #1
 800fbec:	9304      	str	r3, [sp, #16]
 800fbee:	9307      	str	r3, [sp, #28]
 800fbf0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fbf4:	931a      	str	r3, [sp, #104]	@ 0x68
 800fbf6:	4654      	mov	r4, sl
 800fbf8:	2205      	movs	r2, #5
 800fbfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fbfe:	4853      	ldr	r0, [pc, #332]	@ (800fd4c <_vfiprintf_r+0x21c>)
 800fc00:	f7f0 fae6 	bl	80001d0 <memchr>
 800fc04:	9a04      	ldr	r2, [sp, #16]
 800fc06:	b9d8      	cbnz	r0, 800fc40 <_vfiprintf_r+0x110>
 800fc08:	06d1      	lsls	r1, r2, #27
 800fc0a:	bf44      	itt	mi
 800fc0c:	2320      	movmi	r3, #32
 800fc0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fc12:	0713      	lsls	r3, r2, #28
 800fc14:	bf44      	itt	mi
 800fc16:	232b      	movmi	r3, #43	@ 0x2b
 800fc18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fc1c:	f89a 3000 	ldrb.w	r3, [sl]
 800fc20:	2b2a      	cmp	r3, #42	@ 0x2a
 800fc22:	d015      	beq.n	800fc50 <_vfiprintf_r+0x120>
 800fc24:	9a07      	ldr	r2, [sp, #28]
 800fc26:	4654      	mov	r4, sl
 800fc28:	2000      	movs	r0, #0
 800fc2a:	f04f 0c0a 	mov.w	ip, #10
 800fc2e:	4621      	mov	r1, r4
 800fc30:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fc34:	3b30      	subs	r3, #48	@ 0x30
 800fc36:	2b09      	cmp	r3, #9
 800fc38:	d94b      	bls.n	800fcd2 <_vfiprintf_r+0x1a2>
 800fc3a:	b1b0      	cbz	r0, 800fc6a <_vfiprintf_r+0x13a>
 800fc3c:	9207      	str	r2, [sp, #28]
 800fc3e:	e014      	b.n	800fc6a <_vfiprintf_r+0x13a>
 800fc40:	eba0 0308 	sub.w	r3, r0, r8
 800fc44:	fa09 f303 	lsl.w	r3, r9, r3
 800fc48:	4313      	orrs	r3, r2
 800fc4a:	9304      	str	r3, [sp, #16]
 800fc4c:	46a2      	mov	sl, r4
 800fc4e:	e7d2      	b.n	800fbf6 <_vfiprintf_r+0xc6>
 800fc50:	9b03      	ldr	r3, [sp, #12]
 800fc52:	1d19      	adds	r1, r3, #4
 800fc54:	681b      	ldr	r3, [r3, #0]
 800fc56:	9103      	str	r1, [sp, #12]
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	bfbb      	ittet	lt
 800fc5c:	425b      	neglt	r3, r3
 800fc5e:	f042 0202 	orrlt.w	r2, r2, #2
 800fc62:	9307      	strge	r3, [sp, #28]
 800fc64:	9307      	strlt	r3, [sp, #28]
 800fc66:	bfb8      	it	lt
 800fc68:	9204      	strlt	r2, [sp, #16]
 800fc6a:	7823      	ldrb	r3, [r4, #0]
 800fc6c:	2b2e      	cmp	r3, #46	@ 0x2e
 800fc6e:	d10a      	bne.n	800fc86 <_vfiprintf_r+0x156>
 800fc70:	7863      	ldrb	r3, [r4, #1]
 800fc72:	2b2a      	cmp	r3, #42	@ 0x2a
 800fc74:	d132      	bne.n	800fcdc <_vfiprintf_r+0x1ac>
 800fc76:	9b03      	ldr	r3, [sp, #12]
 800fc78:	1d1a      	adds	r2, r3, #4
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	9203      	str	r2, [sp, #12]
 800fc7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fc82:	3402      	adds	r4, #2
 800fc84:	9305      	str	r3, [sp, #20]
 800fc86:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fd5c <_vfiprintf_r+0x22c>
 800fc8a:	7821      	ldrb	r1, [r4, #0]
 800fc8c:	2203      	movs	r2, #3
 800fc8e:	4650      	mov	r0, sl
 800fc90:	f7f0 fa9e 	bl	80001d0 <memchr>
 800fc94:	b138      	cbz	r0, 800fca6 <_vfiprintf_r+0x176>
 800fc96:	9b04      	ldr	r3, [sp, #16]
 800fc98:	eba0 000a 	sub.w	r0, r0, sl
 800fc9c:	2240      	movs	r2, #64	@ 0x40
 800fc9e:	4082      	lsls	r2, r0
 800fca0:	4313      	orrs	r3, r2
 800fca2:	3401      	adds	r4, #1
 800fca4:	9304      	str	r3, [sp, #16]
 800fca6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fcaa:	4829      	ldr	r0, [pc, #164]	@ (800fd50 <_vfiprintf_r+0x220>)
 800fcac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fcb0:	2206      	movs	r2, #6
 800fcb2:	f7f0 fa8d 	bl	80001d0 <memchr>
 800fcb6:	2800      	cmp	r0, #0
 800fcb8:	d03f      	beq.n	800fd3a <_vfiprintf_r+0x20a>
 800fcba:	4b26      	ldr	r3, [pc, #152]	@ (800fd54 <_vfiprintf_r+0x224>)
 800fcbc:	bb1b      	cbnz	r3, 800fd06 <_vfiprintf_r+0x1d6>
 800fcbe:	9b03      	ldr	r3, [sp, #12]
 800fcc0:	3307      	adds	r3, #7
 800fcc2:	f023 0307 	bic.w	r3, r3, #7
 800fcc6:	3308      	adds	r3, #8
 800fcc8:	9303      	str	r3, [sp, #12]
 800fcca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fccc:	443b      	add	r3, r7
 800fcce:	9309      	str	r3, [sp, #36]	@ 0x24
 800fcd0:	e76a      	b.n	800fba8 <_vfiprintf_r+0x78>
 800fcd2:	fb0c 3202 	mla	r2, ip, r2, r3
 800fcd6:	460c      	mov	r4, r1
 800fcd8:	2001      	movs	r0, #1
 800fcda:	e7a8      	b.n	800fc2e <_vfiprintf_r+0xfe>
 800fcdc:	2300      	movs	r3, #0
 800fcde:	3401      	adds	r4, #1
 800fce0:	9305      	str	r3, [sp, #20]
 800fce2:	4619      	mov	r1, r3
 800fce4:	f04f 0c0a 	mov.w	ip, #10
 800fce8:	4620      	mov	r0, r4
 800fcea:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fcee:	3a30      	subs	r2, #48	@ 0x30
 800fcf0:	2a09      	cmp	r2, #9
 800fcf2:	d903      	bls.n	800fcfc <_vfiprintf_r+0x1cc>
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d0c6      	beq.n	800fc86 <_vfiprintf_r+0x156>
 800fcf8:	9105      	str	r1, [sp, #20]
 800fcfa:	e7c4      	b.n	800fc86 <_vfiprintf_r+0x156>
 800fcfc:	fb0c 2101 	mla	r1, ip, r1, r2
 800fd00:	4604      	mov	r4, r0
 800fd02:	2301      	movs	r3, #1
 800fd04:	e7f0      	b.n	800fce8 <_vfiprintf_r+0x1b8>
 800fd06:	ab03      	add	r3, sp, #12
 800fd08:	9300      	str	r3, [sp, #0]
 800fd0a:	462a      	mov	r2, r5
 800fd0c:	4b12      	ldr	r3, [pc, #72]	@ (800fd58 <_vfiprintf_r+0x228>)
 800fd0e:	a904      	add	r1, sp, #16
 800fd10:	4630      	mov	r0, r6
 800fd12:	f7fd fc01 	bl	800d518 <_printf_float>
 800fd16:	4607      	mov	r7, r0
 800fd18:	1c78      	adds	r0, r7, #1
 800fd1a:	d1d6      	bne.n	800fcca <_vfiprintf_r+0x19a>
 800fd1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fd1e:	07d9      	lsls	r1, r3, #31
 800fd20:	d405      	bmi.n	800fd2e <_vfiprintf_r+0x1fe>
 800fd22:	89ab      	ldrh	r3, [r5, #12]
 800fd24:	059a      	lsls	r2, r3, #22
 800fd26:	d402      	bmi.n	800fd2e <_vfiprintf_r+0x1fe>
 800fd28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fd2a:	f7fe fa9b 	bl	800e264 <__retarget_lock_release_recursive>
 800fd2e:	89ab      	ldrh	r3, [r5, #12]
 800fd30:	065b      	lsls	r3, r3, #25
 800fd32:	f53f af1f 	bmi.w	800fb74 <_vfiprintf_r+0x44>
 800fd36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fd38:	e71e      	b.n	800fb78 <_vfiprintf_r+0x48>
 800fd3a:	ab03      	add	r3, sp, #12
 800fd3c:	9300      	str	r3, [sp, #0]
 800fd3e:	462a      	mov	r2, r5
 800fd40:	4b05      	ldr	r3, [pc, #20]	@ (800fd58 <_vfiprintf_r+0x228>)
 800fd42:	a904      	add	r1, sp, #16
 800fd44:	4630      	mov	r0, r6
 800fd46:	f7fd fe7f 	bl	800da48 <_printf_i>
 800fd4a:	e7e4      	b.n	800fd16 <_vfiprintf_r+0x1e6>
 800fd4c:	08011396 	.word	0x08011396
 800fd50:	080113a0 	.word	0x080113a0
 800fd54:	0800d519 	.word	0x0800d519
 800fd58:	0800fb0b 	.word	0x0800fb0b
 800fd5c:	0801139c 	.word	0x0801139c

0800fd60 <__sflush_r>:
 800fd60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fd64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd68:	0716      	lsls	r6, r2, #28
 800fd6a:	4605      	mov	r5, r0
 800fd6c:	460c      	mov	r4, r1
 800fd6e:	d454      	bmi.n	800fe1a <__sflush_r+0xba>
 800fd70:	684b      	ldr	r3, [r1, #4]
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	dc02      	bgt.n	800fd7c <__sflush_r+0x1c>
 800fd76:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	dd48      	ble.n	800fe0e <__sflush_r+0xae>
 800fd7c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fd7e:	2e00      	cmp	r6, #0
 800fd80:	d045      	beq.n	800fe0e <__sflush_r+0xae>
 800fd82:	2300      	movs	r3, #0
 800fd84:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800fd88:	682f      	ldr	r7, [r5, #0]
 800fd8a:	6a21      	ldr	r1, [r4, #32]
 800fd8c:	602b      	str	r3, [r5, #0]
 800fd8e:	d030      	beq.n	800fdf2 <__sflush_r+0x92>
 800fd90:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fd92:	89a3      	ldrh	r3, [r4, #12]
 800fd94:	0759      	lsls	r1, r3, #29
 800fd96:	d505      	bpl.n	800fda4 <__sflush_r+0x44>
 800fd98:	6863      	ldr	r3, [r4, #4]
 800fd9a:	1ad2      	subs	r2, r2, r3
 800fd9c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fd9e:	b10b      	cbz	r3, 800fda4 <__sflush_r+0x44>
 800fda0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fda2:	1ad2      	subs	r2, r2, r3
 800fda4:	2300      	movs	r3, #0
 800fda6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fda8:	6a21      	ldr	r1, [r4, #32]
 800fdaa:	4628      	mov	r0, r5
 800fdac:	47b0      	blx	r6
 800fdae:	1c43      	adds	r3, r0, #1
 800fdb0:	89a3      	ldrh	r3, [r4, #12]
 800fdb2:	d106      	bne.n	800fdc2 <__sflush_r+0x62>
 800fdb4:	6829      	ldr	r1, [r5, #0]
 800fdb6:	291d      	cmp	r1, #29
 800fdb8:	d82b      	bhi.n	800fe12 <__sflush_r+0xb2>
 800fdba:	4a2a      	ldr	r2, [pc, #168]	@ (800fe64 <__sflush_r+0x104>)
 800fdbc:	40ca      	lsrs	r2, r1
 800fdbe:	07d6      	lsls	r6, r2, #31
 800fdc0:	d527      	bpl.n	800fe12 <__sflush_r+0xb2>
 800fdc2:	2200      	movs	r2, #0
 800fdc4:	6062      	str	r2, [r4, #4]
 800fdc6:	04d9      	lsls	r1, r3, #19
 800fdc8:	6922      	ldr	r2, [r4, #16]
 800fdca:	6022      	str	r2, [r4, #0]
 800fdcc:	d504      	bpl.n	800fdd8 <__sflush_r+0x78>
 800fdce:	1c42      	adds	r2, r0, #1
 800fdd0:	d101      	bne.n	800fdd6 <__sflush_r+0x76>
 800fdd2:	682b      	ldr	r3, [r5, #0]
 800fdd4:	b903      	cbnz	r3, 800fdd8 <__sflush_r+0x78>
 800fdd6:	6560      	str	r0, [r4, #84]	@ 0x54
 800fdd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fdda:	602f      	str	r7, [r5, #0]
 800fddc:	b1b9      	cbz	r1, 800fe0e <__sflush_r+0xae>
 800fdde:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fde2:	4299      	cmp	r1, r3
 800fde4:	d002      	beq.n	800fdec <__sflush_r+0x8c>
 800fde6:	4628      	mov	r0, r5
 800fde8:	f7ff f8a6 	bl	800ef38 <_free_r>
 800fdec:	2300      	movs	r3, #0
 800fdee:	6363      	str	r3, [r4, #52]	@ 0x34
 800fdf0:	e00d      	b.n	800fe0e <__sflush_r+0xae>
 800fdf2:	2301      	movs	r3, #1
 800fdf4:	4628      	mov	r0, r5
 800fdf6:	47b0      	blx	r6
 800fdf8:	4602      	mov	r2, r0
 800fdfa:	1c50      	adds	r0, r2, #1
 800fdfc:	d1c9      	bne.n	800fd92 <__sflush_r+0x32>
 800fdfe:	682b      	ldr	r3, [r5, #0]
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d0c6      	beq.n	800fd92 <__sflush_r+0x32>
 800fe04:	2b1d      	cmp	r3, #29
 800fe06:	d001      	beq.n	800fe0c <__sflush_r+0xac>
 800fe08:	2b16      	cmp	r3, #22
 800fe0a:	d11e      	bne.n	800fe4a <__sflush_r+0xea>
 800fe0c:	602f      	str	r7, [r5, #0]
 800fe0e:	2000      	movs	r0, #0
 800fe10:	e022      	b.n	800fe58 <__sflush_r+0xf8>
 800fe12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fe16:	b21b      	sxth	r3, r3
 800fe18:	e01b      	b.n	800fe52 <__sflush_r+0xf2>
 800fe1a:	690f      	ldr	r7, [r1, #16]
 800fe1c:	2f00      	cmp	r7, #0
 800fe1e:	d0f6      	beq.n	800fe0e <__sflush_r+0xae>
 800fe20:	0793      	lsls	r3, r2, #30
 800fe22:	680e      	ldr	r6, [r1, #0]
 800fe24:	bf08      	it	eq
 800fe26:	694b      	ldreq	r3, [r1, #20]
 800fe28:	600f      	str	r7, [r1, #0]
 800fe2a:	bf18      	it	ne
 800fe2c:	2300      	movne	r3, #0
 800fe2e:	eba6 0807 	sub.w	r8, r6, r7
 800fe32:	608b      	str	r3, [r1, #8]
 800fe34:	f1b8 0f00 	cmp.w	r8, #0
 800fe38:	dde9      	ble.n	800fe0e <__sflush_r+0xae>
 800fe3a:	6a21      	ldr	r1, [r4, #32]
 800fe3c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800fe3e:	4643      	mov	r3, r8
 800fe40:	463a      	mov	r2, r7
 800fe42:	4628      	mov	r0, r5
 800fe44:	47b0      	blx	r6
 800fe46:	2800      	cmp	r0, #0
 800fe48:	dc08      	bgt.n	800fe5c <__sflush_r+0xfc>
 800fe4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fe52:	81a3      	strh	r3, [r4, #12]
 800fe54:	f04f 30ff 	mov.w	r0, #4294967295
 800fe58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe5c:	4407      	add	r7, r0
 800fe5e:	eba8 0800 	sub.w	r8, r8, r0
 800fe62:	e7e7      	b.n	800fe34 <__sflush_r+0xd4>
 800fe64:	20400001 	.word	0x20400001

0800fe68 <_fflush_r>:
 800fe68:	b538      	push	{r3, r4, r5, lr}
 800fe6a:	690b      	ldr	r3, [r1, #16]
 800fe6c:	4605      	mov	r5, r0
 800fe6e:	460c      	mov	r4, r1
 800fe70:	b913      	cbnz	r3, 800fe78 <_fflush_r+0x10>
 800fe72:	2500      	movs	r5, #0
 800fe74:	4628      	mov	r0, r5
 800fe76:	bd38      	pop	{r3, r4, r5, pc}
 800fe78:	b118      	cbz	r0, 800fe82 <_fflush_r+0x1a>
 800fe7a:	6a03      	ldr	r3, [r0, #32]
 800fe7c:	b90b      	cbnz	r3, 800fe82 <_fflush_r+0x1a>
 800fe7e:	f7fd ff8d 	bl	800dd9c <__sinit>
 800fe82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d0f3      	beq.n	800fe72 <_fflush_r+0xa>
 800fe8a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fe8c:	07d0      	lsls	r0, r2, #31
 800fe8e:	d404      	bmi.n	800fe9a <_fflush_r+0x32>
 800fe90:	0599      	lsls	r1, r3, #22
 800fe92:	d402      	bmi.n	800fe9a <_fflush_r+0x32>
 800fe94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe96:	f7fe f9e4 	bl	800e262 <__retarget_lock_acquire_recursive>
 800fe9a:	4628      	mov	r0, r5
 800fe9c:	4621      	mov	r1, r4
 800fe9e:	f7ff ff5f 	bl	800fd60 <__sflush_r>
 800fea2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fea4:	07da      	lsls	r2, r3, #31
 800fea6:	4605      	mov	r5, r0
 800fea8:	d4e4      	bmi.n	800fe74 <_fflush_r+0xc>
 800feaa:	89a3      	ldrh	r3, [r4, #12]
 800feac:	059b      	lsls	r3, r3, #22
 800feae:	d4e1      	bmi.n	800fe74 <_fflush_r+0xc>
 800feb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800feb2:	f7fe f9d7 	bl	800e264 <__retarget_lock_release_recursive>
 800feb6:	e7dd      	b.n	800fe74 <_fflush_r+0xc>

0800feb8 <__swhatbuf_r>:
 800feb8:	b570      	push	{r4, r5, r6, lr}
 800feba:	460c      	mov	r4, r1
 800febc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fec0:	2900      	cmp	r1, #0
 800fec2:	b096      	sub	sp, #88	@ 0x58
 800fec4:	4615      	mov	r5, r2
 800fec6:	461e      	mov	r6, r3
 800fec8:	da0d      	bge.n	800fee6 <__swhatbuf_r+0x2e>
 800feca:	89a3      	ldrh	r3, [r4, #12]
 800fecc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fed0:	f04f 0100 	mov.w	r1, #0
 800fed4:	bf14      	ite	ne
 800fed6:	2340      	movne	r3, #64	@ 0x40
 800fed8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fedc:	2000      	movs	r0, #0
 800fede:	6031      	str	r1, [r6, #0]
 800fee0:	602b      	str	r3, [r5, #0]
 800fee2:	b016      	add	sp, #88	@ 0x58
 800fee4:	bd70      	pop	{r4, r5, r6, pc}
 800fee6:	466a      	mov	r2, sp
 800fee8:	f000 f862 	bl	800ffb0 <_fstat_r>
 800feec:	2800      	cmp	r0, #0
 800feee:	dbec      	blt.n	800feca <__swhatbuf_r+0x12>
 800fef0:	9901      	ldr	r1, [sp, #4]
 800fef2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fef6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fefa:	4259      	negs	r1, r3
 800fefc:	4159      	adcs	r1, r3
 800fefe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ff02:	e7eb      	b.n	800fedc <__swhatbuf_r+0x24>

0800ff04 <__smakebuf_r>:
 800ff04:	898b      	ldrh	r3, [r1, #12]
 800ff06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ff08:	079d      	lsls	r5, r3, #30
 800ff0a:	4606      	mov	r6, r0
 800ff0c:	460c      	mov	r4, r1
 800ff0e:	d507      	bpl.n	800ff20 <__smakebuf_r+0x1c>
 800ff10:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ff14:	6023      	str	r3, [r4, #0]
 800ff16:	6123      	str	r3, [r4, #16]
 800ff18:	2301      	movs	r3, #1
 800ff1a:	6163      	str	r3, [r4, #20]
 800ff1c:	b003      	add	sp, #12
 800ff1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ff20:	ab01      	add	r3, sp, #4
 800ff22:	466a      	mov	r2, sp
 800ff24:	f7ff ffc8 	bl	800feb8 <__swhatbuf_r>
 800ff28:	9f00      	ldr	r7, [sp, #0]
 800ff2a:	4605      	mov	r5, r0
 800ff2c:	4639      	mov	r1, r7
 800ff2e:	4630      	mov	r0, r6
 800ff30:	f7ff f876 	bl	800f020 <_malloc_r>
 800ff34:	b948      	cbnz	r0, 800ff4a <__smakebuf_r+0x46>
 800ff36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff3a:	059a      	lsls	r2, r3, #22
 800ff3c:	d4ee      	bmi.n	800ff1c <__smakebuf_r+0x18>
 800ff3e:	f023 0303 	bic.w	r3, r3, #3
 800ff42:	f043 0302 	orr.w	r3, r3, #2
 800ff46:	81a3      	strh	r3, [r4, #12]
 800ff48:	e7e2      	b.n	800ff10 <__smakebuf_r+0xc>
 800ff4a:	89a3      	ldrh	r3, [r4, #12]
 800ff4c:	6020      	str	r0, [r4, #0]
 800ff4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ff52:	81a3      	strh	r3, [r4, #12]
 800ff54:	9b01      	ldr	r3, [sp, #4]
 800ff56:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ff5a:	b15b      	cbz	r3, 800ff74 <__smakebuf_r+0x70>
 800ff5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ff60:	4630      	mov	r0, r6
 800ff62:	f000 f837 	bl	800ffd4 <_isatty_r>
 800ff66:	b128      	cbz	r0, 800ff74 <__smakebuf_r+0x70>
 800ff68:	89a3      	ldrh	r3, [r4, #12]
 800ff6a:	f023 0303 	bic.w	r3, r3, #3
 800ff6e:	f043 0301 	orr.w	r3, r3, #1
 800ff72:	81a3      	strh	r3, [r4, #12]
 800ff74:	89a3      	ldrh	r3, [r4, #12]
 800ff76:	431d      	orrs	r5, r3
 800ff78:	81a5      	strh	r5, [r4, #12]
 800ff7a:	e7cf      	b.n	800ff1c <__smakebuf_r+0x18>

0800ff7c <memmove>:
 800ff7c:	4288      	cmp	r0, r1
 800ff7e:	b510      	push	{r4, lr}
 800ff80:	eb01 0402 	add.w	r4, r1, r2
 800ff84:	d902      	bls.n	800ff8c <memmove+0x10>
 800ff86:	4284      	cmp	r4, r0
 800ff88:	4623      	mov	r3, r4
 800ff8a:	d807      	bhi.n	800ff9c <memmove+0x20>
 800ff8c:	1e43      	subs	r3, r0, #1
 800ff8e:	42a1      	cmp	r1, r4
 800ff90:	d008      	beq.n	800ffa4 <memmove+0x28>
 800ff92:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ff96:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ff9a:	e7f8      	b.n	800ff8e <memmove+0x12>
 800ff9c:	4402      	add	r2, r0
 800ff9e:	4601      	mov	r1, r0
 800ffa0:	428a      	cmp	r2, r1
 800ffa2:	d100      	bne.n	800ffa6 <memmove+0x2a>
 800ffa4:	bd10      	pop	{r4, pc}
 800ffa6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ffaa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ffae:	e7f7      	b.n	800ffa0 <memmove+0x24>

0800ffb0 <_fstat_r>:
 800ffb0:	b538      	push	{r3, r4, r5, lr}
 800ffb2:	4d07      	ldr	r5, [pc, #28]	@ (800ffd0 <_fstat_r+0x20>)
 800ffb4:	2300      	movs	r3, #0
 800ffb6:	4604      	mov	r4, r0
 800ffb8:	4608      	mov	r0, r1
 800ffba:	4611      	mov	r1, r2
 800ffbc:	602b      	str	r3, [r5, #0]
 800ffbe:	f7f4 fbbf 	bl	8004740 <_fstat>
 800ffc2:	1c43      	adds	r3, r0, #1
 800ffc4:	d102      	bne.n	800ffcc <_fstat_r+0x1c>
 800ffc6:	682b      	ldr	r3, [r5, #0]
 800ffc8:	b103      	cbz	r3, 800ffcc <_fstat_r+0x1c>
 800ffca:	6023      	str	r3, [r4, #0]
 800ffcc:	bd38      	pop	{r3, r4, r5, pc}
 800ffce:	bf00      	nop
 800ffd0:	20001918 	.word	0x20001918

0800ffd4 <_isatty_r>:
 800ffd4:	b538      	push	{r3, r4, r5, lr}
 800ffd6:	4d06      	ldr	r5, [pc, #24]	@ (800fff0 <_isatty_r+0x1c>)
 800ffd8:	2300      	movs	r3, #0
 800ffda:	4604      	mov	r4, r0
 800ffdc:	4608      	mov	r0, r1
 800ffde:	602b      	str	r3, [r5, #0]
 800ffe0:	f7f4 fbbe 	bl	8004760 <_isatty>
 800ffe4:	1c43      	adds	r3, r0, #1
 800ffe6:	d102      	bne.n	800ffee <_isatty_r+0x1a>
 800ffe8:	682b      	ldr	r3, [r5, #0]
 800ffea:	b103      	cbz	r3, 800ffee <_isatty_r+0x1a>
 800ffec:	6023      	str	r3, [r4, #0]
 800ffee:	bd38      	pop	{r3, r4, r5, pc}
 800fff0:	20001918 	.word	0x20001918

0800fff4 <_sbrk_r>:
 800fff4:	b538      	push	{r3, r4, r5, lr}
 800fff6:	4d06      	ldr	r5, [pc, #24]	@ (8010010 <_sbrk_r+0x1c>)
 800fff8:	2300      	movs	r3, #0
 800fffa:	4604      	mov	r4, r0
 800fffc:	4608      	mov	r0, r1
 800fffe:	602b      	str	r3, [r5, #0]
 8010000:	f7f4 fbc6 	bl	8004790 <_sbrk>
 8010004:	1c43      	adds	r3, r0, #1
 8010006:	d102      	bne.n	801000e <_sbrk_r+0x1a>
 8010008:	682b      	ldr	r3, [r5, #0]
 801000a:	b103      	cbz	r3, 801000e <_sbrk_r+0x1a>
 801000c:	6023      	str	r3, [r4, #0]
 801000e:	bd38      	pop	{r3, r4, r5, pc}
 8010010:	20001918 	.word	0x20001918

08010014 <__assert_func>:
 8010014:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010016:	4614      	mov	r4, r2
 8010018:	461a      	mov	r2, r3
 801001a:	4b09      	ldr	r3, [pc, #36]	@ (8010040 <__assert_func+0x2c>)
 801001c:	681b      	ldr	r3, [r3, #0]
 801001e:	4605      	mov	r5, r0
 8010020:	68d8      	ldr	r0, [r3, #12]
 8010022:	b14c      	cbz	r4, 8010038 <__assert_func+0x24>
 8010024:	4b07      	ldr	r3, [pc, #28]	@ (8010044 <__assert_func+0x30>)
 8010026:	9100      	str	r1, [sp, #0]
 8010028:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801002c:	4906      	ldr	r1, [pc, #24]	@ (8010048 <__assert_func+0x34>)
 801002e:	462b      	mov	r3, r5
 8010030:	f000 f870 	bl	8010114 <fiprintf>
 8010034:	f000 f880 	bl	8010138 <abort>
 8010038:	4b04      	ldr	r3, [pc, #16]	@ (801004c <__assert_func+0x38>)
 801003a:	461c      	mov	r4, r3
 801003c:	e7f3      	b.n	8010026 <__assert_func+0x12>
 801003e:	bf00      	nop
 8010040:	20000140 	.word	0x20000140
 8010044:	080113b1 	.word	0x080113b1
 8010048:	080113be 	.word	0x080113be
 801004c:	080113ec 	.word	0x080113ec

08010050 <_calloc_r>:
 8010050:	b570      	push	{r4, r5, r6, lr}
 8010052:	fba1 5402 	umull	r5, r4, r1, r2
 8010056:	b934      	cbnz	r4, 8010066 <_calloc_r+0x16>
 8010058:	4629      	mov	r1, r5
 801005a:	f7fe ffe1 	bl	800f020 <_malloc_r>
 801005e:	4606      	mov	r6, r0
 8010060:	b928      	cbnz	r0, 801006e <_calloc_r+0x1e>
 8010062:	4630      	mov	r0, r6
 8010064:	bd70      	pop	{r4, r5, r6, pc}
 8010066:	220c      	movs	r2, #12
 8010068:	6002      	str	r2, [r0, #0]
 801006a:	2600      	movs	r6, #0
 801006c:	e7f9      	b.n	8010062 <_calloc_r+0x12>
 801006e:	462a      	mov	r2, r5
 8010070:	4621      	mov	r1, r4
 8010072:	f7fe f879 	bl	800e168 <memset>
 8010076:	e7f4      	b.n	8010062 <_calloc_r+0x12>

08010078 <__ascii_mbtowc>:
 8010078:	b082      	sub	sp, #8
 801007a:	b901      	cbnz	r1, 801007e <__ascii_mbtowc+0x6>
 801007c:	a901      	add	r1, sp, #4
 801007e:	b142      	cbz	r2, 8010092 <__ascii_mbtowc+0x1a>
 8010080:	b14b      	cbz	r3, 8010096 <__ascii_mbtowc+0x1e>
 8010082:	7813      	ldrb	r3, [r2, #0]
 8010084:	600b      	str	r3, [r1, #0]
 8010086:	7812      	ldrb	r2, [r2, #0]
 8010088:	1e10      	subs	r0, r2, #0
 801008a:	bf18      	it	ne
 801008c:	2001      	movne	r0, #1
 801008e:	b002      	add	sp, #8
 8010090:	4770      	bx	lr
 8010092:	4610      	mov	r0, r2
 8010094:	e7fb      	b.n	801008e <__ascii_mbtowc+0x16>
 8010096:	f06f 0001 	mvn.w	r0, #1
 801009a:	e7f8      	b.n	801008e <__ascii_mbtowc+0x16>

0801009c <_realloc_r>:
 801009c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100a0:	4607      	mov	r7, r0
 80100a2:	4614      	mov	r4, r2
 80100a4:	460d      	mov	r5, r1
 80100a6:	b921      	cbnz	r1, 80100b2 <_realloc_r+0x16>
 80100a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80100ac:	4611      	mov	r1, r2
 80100ae:	f7fe bfb7 	b.w	800f020 <_malloc_r>
 80100b2:	b92a      	cbnz	r2, 80100c0 <_realloc_r+0x24>
 80100b4:	f7fe ff40 	bl	800ef38 <_free_r>
 80100b8:	4625      	mov	r5, r4
 80100ba:	4628      	mov	r0, r5
 80100bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80100c0:	f000 f841 	bl	8010146 <_malloc_usable_size_r>
 80100c4:	4284      	cmp	r4, r0
 80100c6:	4606      	mov	r6, r0
 80100c8:	d802      	bhi.n	80100d0 <_realloc_r+0x34>
 80100ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80100ce:	d8f4      	bhi.n	80100ba <_realloc_r+0x1e>
 80100d0:	4621      	mov	r1, r4
 80100d2:	4638      	mov	r0, r7
 80100d4:	f7fe ffa4 	bl	800f020 <_malloc_r>
 80100d8:	4680      	mov	r8, r0
 80100da:	b908      	cbnz	r0, 80100e0 <_realloc_r+0x44>
 80100dc:	4645      	mov	r5, r8
 80100de:	e7ec      	b.n	80100ba <_realloc_r+0x1e>
 80100e0:	42b4      	cmp	r4, r6
 80100e2:	4622      	mov	r2, r4
 80100e4:	4629      	mov	r1, r5
 80100e6:	bf28      	it	cs
 80100e8:	4632      	movcs	r2, r6
 80100ea:	f7fe f8bc 	bl	800e266 <memcpy>
 80100ee:	4629      	mov	r1, r5
 80100f0:	4638      	mov	r0, r7
 80100f2:	f7fe ff21 	bl	800ef38 <_free_r>
 80100f6:	e7f1      	b.n	80100dc <_realloc_r+0x40>

080100f8 <__ascii_wctomb>:
 80100f8:	4603      	mov	r3, r0
 80100fa:	4608      	mov	r0, r1
 80100fc:	b141      	cbz	r1, 8010110 <__ascii_wctomb+0x18>
 80100fe:	2aff      	cmp	r2, #255	@ 0xff
 8010100:	d904      	bls.n	801010c <__ascii_wctomb+0x14>
 8010102:	228a      	movs	r2, #138	@ 0x8a
 8010104:	601a      	str	r2, [r3, #0]
 8010106:	f04f 30ff 	mov.w	r0, #4294967295
 801010a:	4770      	bx	lr
 801010c:	700a      	strb	r2, [r1, #0]
 801010e:	2001      	movs	r0, #1
 8010110:	4770      	bx	lr
	...

08010114 <fiprintf>:
 8010114:	b40e      	push	{r1, r2, r3}
 8010116:	b503      	push	{r0, r1, lr}
 8010118:	4601      	mov	r1, r0
 801011a:	ab03      	add	r3, sp, #12
 801011c:	4805      	ldr	r0, [pc, #20]	@ (8010134 <fiprintf+0x20>)
 801011e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010122:	6800      	ldr	r0, [r0, #0]
 8010124:	9301      	str	r3, [sp, #4]
 8010126:	f7ff fd03 	bl	800fb30 <_vfiprintf_r>
 801012a:	b002      	add	sp, #8
 801012c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010130:	b003      	add	sp, #12
 8010132:	4770      	bx	lr
 8010134:	20000140 	.word	0x20000140

08010138 <abort>:
 8010138:	b508      	push	{r3, lr}
 801013a:	2006      	movs	r0, #6
 801013c:	f000 f834 	bl	80101a8 <raise>
 8010140:	2001      	movs	r0, #1
 8010142:	f7f4 faad 	bl	80046a0 <_exit>

08010146 <_malloc_usable_size_r>:
 8010146:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801014a:	1f18      	subs	r0, r3, #4
 801014c:	2b00      	cmp	r3, #0
 801014e:	bfbc      	itt	lt
 8010150:	580b      	ldrlt	r3, [r1, r0]
 8010152:	18c0      	addlt	r0, r0, r3
 8010154:	4770      	bx	lr

08010156 <_raise_r>:
 8010156:	291f      	cmp	r1, #31
 8010158:	b538      	push	{r3, r4, r5, lr}
 801015a:	4605      	mov	r5, r0
 801015c:	460c      	mov	r4, r1
 801015e:	d904      	bls.n	801016a <_raise_r+0x14>
 8010160:	2316      	movs	r3, #22
 8010162:	6003      	str	r3, [r0, #0]
 8010164:	f04f 30ff 	mov.w	r0, #4294967295
 8010168:	bd38      	pop	{r3, r4, r5, pc}
 801016a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801016c:	b112      	cbz	r2, 8010174 <_raise_r+0x1e>
 801016e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010172:	b94b      	cbnz	r3, 8010188 <_raise_r+0x32>
 8010174:	4628      	mov	r0, r5
 8010176:	f000 f831 	bl	80101dc <_getpid_r>
 801017a:	4622      	mov	r2, r4
 801017c:	4601      	mov	r1, r0
 801017e:	4628      	mov	r0, r5
 8010180:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010184:	f000 b818 	b.w	80101b8 <_kill_r>
 8010188:	2b01      	cmp	r3, #1
 801018a:	d00a      	beq.n	80101a2 <_raise_r+0x4c>
 801018c:	1c59      	adds	r1, r3, #1
 801018e:	d103      	bne.n	8010198 <_raise_r+0x42>
 8010190:	2316      	movs	r3, #22
 8010192:	6003      	str	r3, [r0, #0]
 8010194:	2001      	movs	r0, #1
 8010196:	e7e7      	b.n	8010168 <_raise_r+0x12>
 8010198:	2100      	movs	r1, #0
 801019a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801019e:	4620      	mov	r0, r4
 80101a0:	4798      	blx	r3
 80101a2:	2000      	movs	r0, #0
 80101a4:	e7e0      	b.n	8010168 <_raise_r+0x12>
	...

080101a8 <raise>:
 80101a8:	4b02      	ldr	r3, [pc, #8]	@ (80101b4 <raise+0xc>)
 80101aa:	4601      	mov	r1, r0
 80101ac:	6818      	ldr	r0, [r3, #0]
 80101ae:	f7ff bfd2 	b.w	8010156 <_raise_r>
 80101b2:	bf00      	nop
 80101b4:	20000140 	.word	0x20000140

080101b8 <_kill_r>:
 80101b8:	b538      	push	{r3, r4, r5, lr}
 80101ba:	4d07      	ldr	r5, [pc, #28]	@ (80101d8 <_kill_r+0x20>)
 80101bc:	2300      	movs	r3, #0
 80101be:	4604      	mov	r4, r0
 80101c0:	4608      	mov	r0, r1
 80101c2:	4611      	mov	r1, r2
 80101c4:	602b      	str	r3, [r5, #0]
 80101c6:	f7f4 fa5b 	bl	8004680 <_kill>
 80101ca:	1c43      	adds	r3, r0, #1
 80101cc:	d102      	bne.n	80101d4 <_kill_r+0x1c>
 80101ce:	682b      	ldr	r3, [r5, #0]
 80101d0:	b103      	cbz	r3, 80101d4 <_kill_r+0x1c>
 80101d2:	6023      	str	r3, [r4, #0]
 80101d4:	bd38      	pop	{r3, r4, r5, pc}
 80101d6:	bf00      	nop
 80101d8:	20001918 	.word	0x20001918

080101dc <_getpid_r>:
 80101dc:	f7f4 ba48 	b.w	8004670 <_getpid>

080101e0 <powf>:
 80101e0:	b508      	push	{r3, lr}
 80101e2:	ed2d 8b04 	vpush	{d8-d9}
 80101e6:	eeb0 8a60 	vmov.f32	s16, s1
 80101ea:	eeb0 9a40 	vmov.f32	s18, s0
 80101ee:	f000 f859 	bl	80102a4 <__ieee754_powf>
 80101f2:	eeb4 8a48 	vcmp.f32	s16, s16
 80101f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101fa:	eef0 8a40 	vmov.f32	s17, s0
 80101fe:	d63e      	bvs.n	801027e <powf+0x9e>
 8010200:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8010204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010208:	d112      	bne.n	8010230 <powf+0x50>
 801020a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801020e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010212:	d039      	beq.n	8010288 <powf+0xa8>
 8010214:	eeb0 0a48 	vmov.f32	s0, s16
 8010218:	f000 f839 	bl	801028e <finitef>
 801021c:	b378      	cbz	r0, 801027e <powf+0x9e>
 801021e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8010222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010226:	d52a      	bpl.n	801027e <powf+0x9e>
 8010228:	f7fd fff0 	bl	800e20c <__errno>
 801022c:	2322      	movs	r3, #34	@ 0x22
 801022e:	e014      	b.n	801025a <powf+0x7a>
 8010230:	f000 f82d 	bl	801028e <finitef>
 8010234:	b998      	cbnz	r0, 801025e <powf+0x7e>
 8010236:	eeb0 0a49 	vmov.f32	s0, s18
 801023a:	f000 f828 	bl	801028e <finitef>
 801023e:	b170      	cbz	r0, 801025e <powf+0x7e>
 8010240:	eeb0 0a48 	vmov.f32	s0, s16
 8010244:	f000 f823 	bl	801028e <finitef>
 8010248:	b148      	cbz	r0, 801025e <powf+0x7e>
 801024a:	eef4 8a68 	vcmp.f32	s17, s17
 801024e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010252:	d7e9      	bvc.n	8010228 <powf+0x48>
 8010254:	f7fd ffda 	bl	800e20c <__errno>
 8010258:	2321      	movs	r3, #33	@ 0x21
 801025a:	6003      	str	r3, [r0, #0]
 801025c:	e00f      	b.n	801027e <powf+0x9e>
 801025e:	eef5 8a40 	vcmp.f32	s17, #0.0
 8010262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010266:	d10a      	bne.n	801027e <powf+0x9e>
 8010268:	eeb0 0a49 	vmov.f32	s0, s18
 801026c:	f000 f80f 	bl	801028e <finitef>
 8010270:	b128      	cbz	r0, 801027e <powf+0x9e>
 8010272:	eeb0 0a48 	vmov.f32	s0, s16
 8010276:	f000 f80a 	bl	801028e <finitef>
 801027a:	2800      	cmp	r0, #0
 801027c:	d1d4      	bne.n	8010228 <powf+0x48>
 801027e:	eeb0 0a68 	vmov.f32	s0, s17
 8010282:	ecbd 8b04 	vpop	{d8-d9}
 8010286:	bd08      	pop	{r3, pc}
 8010288:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 801028c:	e7f7      	b.n	801027e <powf+0x9e>

0801028e <finitef>:
 801028e:	ee10 3a10 	vmov	r3, s0
 8010292:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8010296:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 801029a:	bfac      	ite	ge
 801029c:	2000      	movge	r0, #0
 801029e:	2001      	movlt	r0, #1
 80102a0:	4770      	bx	lr
	...

080102a4 <__ieee754_powf>:
 80102a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80102a8:	ee10 4a90 	vmov	r4, s1
 80102ac:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 80102b0:	ed2d 8b02 	vpush	{d8}
 80102b4:	ee10 6a10 	vmov	r6, s0
 80102b8:	eeb0 8a40 	vmov.f32	s16, s0
 80102bc:	eef0 8a60 	vmov.f32	s17, s1
 80102c0:	d10c      	bne.n	80102dc <__ieee754_powf+0x38>
 80102c2:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 80102c6:	0076      	lsls	r6, r6, #1
 80102c8:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 80102cc:	f240 8274 	bls.w	80107b8 <__ieee754_powf+0x514>
 80102d0:	ee38 0a28 	vadd.f32	s0, s16, s17
 80102d4:	ecbd 8b02 	vpop	{d8}
 80102d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80102dc:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 80102e0:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 80102e4:	d802      	bhi.n	80102ec <__ieee754_powf+0x48>
 80102e6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80102ea:	d908      	bls.n	80102fe <__ieee754_powf+0x5a>
 80102ec:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 80102f0:	d1ee      	bne.n	80102d0 <__ieee754_powf+0x2c>
 80102f2:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 80102f6:	0064      	lsls	r4, r4, #1
 80102f8:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 80102fc:	e7e6      	b.n	80102cc <__ieee754_powf+0x28>
 80102fe:	2e00      	cmp	r6, #0
 8010300:	da1f      	bge.n	8010342 <__ieee754_powf+0x9e>
 8010302:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8010306:	f080 8260 	bcs.w	80107ca <__ieee754_powf+0x526>
 801030a:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 801030e:	d32f      	bcc.n	8010370 <__ieee754_powf+0xcc>
 8010310:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8010314:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8010318:	fa49 f503 	asr.w	r5, r9, r3
 801031c:	fa05 f303 	lsl.w	r3, r5, r3
 8010320:	454b      	cmp	r3, r9
 8010322:	d123      	bne.n	801036c <__ieee754_powf+0xc8>
 8010324:	f005 0501 	and.w	r5, r5, #1
 8010328:	f1c5 0502 	rsb	r5, r5, #2
 801032c:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8010330:	d11f      	bne.n	8010372 <__ieee754_powf+0xce>
 8010332:	2c00      	cmp	r4, #0
 8010334:	f280 8246 	bge.w	80107c4 <__ieee754_powf+0x520>
 8010338:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801033c:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8010340:	e7c8      	b.n	80102d4 <__ieee754_powf+0x30>
 8010342:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8010346:	d111      	bne.n	801036c <__ieee754_powf+0xc8>
 8010348:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 801034c:	f000 8234 	beq.w	80107b8 <__ieee754_powf+0x514>
 8010350:	d906      	bls.n	8010360 <__ieee754_powf+0xbc>
 8010352:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8010668 <__ieee754_powf+0x3c4>
 8010356:	2c00      	cmp	r4, #0
 8010358:	bfa8      	it	ge
 801035a:	eeb0 0a68 	vmovge.f32	s0, s17
 801035e:	e7b9      	b.n	80102d4 <__ieee754_powf+0x30>
 8010360:	2c00      	cmp	r4, #0
 8010362:	f280 822c 	bge.w	80107be <__ieee754_powf+0x51a>
 8010366:	eeb1 0a68 	vneg.f32	s0, s17
 801036a:	e7b3      	b.n	80102d4 <__ieee754_powf+0x30>
 801036c:	2500      	movs	r5, #0
 801036e:	e7dd      	b.n	801032c <__ieee754_powf+0x88>
 8010370:	2500      	movs	r5, #0
 8010372:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8010376:	d102      	bne.n	801037e <__ieee754_powf+0xda>
 8010378:	ee28 0a08 	vmul.f32	s0, s16, s16
 801037c:	e7aa      	b.n	80102d4 <__ieee754_powf+0x30>
 801037e:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8010382:	f040 8227 	bne.w	80107d4 <__ieee754_powf+0x530>
 8010386:	2e00      	cmp	r6, #0
 8010388:	f2c0 8224 	blt.w	80107d4 <__ieee754_powf+0x530>
 801038c:	eeb0 0a48 	vmov.f32	s0, s16
 8010390:	ecbd 8b02 	vpop	{d8}
 8010394:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010398:	f000 bae6 	b.w	8010968 <__ieee754_sqrtf>
 801039c:	2d01      	cmp	r5, #1
 801039e:	d199      	bne.n	80102d4 <__ieee754_powf+0x30>
 80103a0:	eeb1 0a40 	vneg.f32	s0, s0
 80103a4:	e796      	b.n	80102d4 <__ieee754_powf+0x30>
 80103a6:	0ff0      	lsrs	r0, r6, #31
 80103a8:	3801      	subs	r0, #1
 80103aa:	ea55 0300 	orrs.w	r3, r5, r0
 80103ae:	d104      	bne.n	80103ba <__ieee754_powf+0x116>
 80103b0:	ee38 8a48 	vsub.f32	s16, s16, s16
 80103b4:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80103b8:	e78c      	b.n	80102d4 <__ieee754_powf+0x30>
 80103ba:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 80103be:	d96d      	bls.n	801049c <__ieee754_powf+0x1f8>
 80103c0:	4baa      	ldr	r3, [pc, #680]	@ (801066c <__ieee754_powf+0x3c8>)
 80103c2:	4598      	cmp	r8, r3
 80103c4:	d808      	bhi.n	80103d8 <__ieee754_powf+0x134>
 80103c6:	2c00      	cmp	r4, #0
 80103c8:	da0b      	bge.n	80103e2 <__ieee754_powf+0x13e>
 80103ca:	2000      	movs	r0, #0
 80103cc:	ecbd 8b02 	vpop	{d8}
 80103d0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80103d4:	f000 bac2 	b.w	801095c <__math_oflowf>
 80103d8:	4ba5      	ldr	r3, [pc, #660]	@ (8010670 <__ieee754_powf+0x3cc>)
 80103da:	4598      	cmp	r8, r3
 80103dc:	d908      	bls.n	80103f0 <__ieee754_powf+0x14c>
 80103de:	2c00      	cmp	r4, #0
 80103e0:	dcf3      	bgt.n	80103ca <__ieee754_powf+0x126>
 80103e2:	2000      	movs	r0, #0
 80103e4:	ecbd 8b02 	vpop	{d8}
 80103e8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80103ec:	f000 bab0 	b.w	8010950 <__math_uflowf>
 80103f0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80103f4:	ee30 0a67 	vsub.f32	s0, s0, s15
 80103f8:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8010674 <__ieee754_powf+0x3d0>
 80103fc:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8010400:	eee0 6a67 	vfms.f32	s13, s0, s15
 8010404:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010408:	eee6 7ac0 	vfms.f32	s15, s13, s0
 801040c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8010410:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8010678 <__ieee754_powf+0x3d4>
 8010414:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010418:	eddf 7a98 	vldr	s15, [pc, #608]	@ 801067c <__ieee754_powf+0x3d8>
 801041c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8010420:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8010680 <__ieee754_powf+0x3dc>
 8010424:	eee0 7a07 	vfma.f32	s15, s0, s14
 8010428:	eeb0 7a67 	vmov.f32	s14, s15
 801042c:	eea0 7a26 	vfma.f32	s14, s0, s13
 8010430:	ee17 3a10 	vmov	r3, s14
 8010434:	f36f 030b 	bfc	r3, #0, #12
 8010438:	ee07 3a10 	vmov	s14, r3
 801043c:	eeb0 6a47 	vmov.f32	s12, s14
 8010440:	eea0 6a66 	vfms.f32	s12, s0, s13
 8010444:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8010448:	3d01      	subs	r5, #1
 801044a:	4305      	orrs	r5, r0
 801044c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010450:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8010454:	f36f 040b 	bfc	r4, #0, #12
 8010458:	bf18      	it	ne
 801045a:	eeb0 8a66 	vmovne.f32	s16, s13
 801045e:	ee06 4a90 	vmov	s13, r4
 8010462:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8010466:	ee38 6ae6 	vsub.f32	s12, s17, s13
 801046a:	ee67 7a26 	vmul.f32	s15, s14, s13
 801046e:	eee6 0a07 	vfma.f32	s1, s12, s14
 8010472:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8010476:	ee17 1a10 	vmov	r1, s14
 801047a:	2900      	cmp	r1, #0
 801047c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010480:	f340 80dd 	ble.w	801063e <__ieee754_powf+0x39a>
 8010484:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8010488:	f240 80ca 	bls.w	8010620 <__ieee754_powf+0x37c>
 801048c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8010490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010494:	bf4c      	ite	mi
 8010496:	2001      	movmi	r0, #1
 8010498:	2000      	movpl	r0, #0
 801049a:	e797      	b.n	80103cc <__ieee754_powf+0x128>
 801049c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80104a0:	bf01      	itttt	eq
 80104a2:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8010684 <__ieee754_powf+0x3e0>
 80104a6:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 80104aa:	f06f 0317 	mvneq.w	r3, #23
 80104ae:	ee17 7a90 	vmoveq	r7, s15
 80104b2:	ea4f 52e7 	mov.w	r2, r7, asr #23
 80104b6:	bf18      	it	ne
 80104b8:	2300      	movne	r3, #0
 80104ba:	3a7f      	subs	r2, #127	@ 0x7f
 80104bc:	441a      	add	r2, r3
 80104be:	4b72      	ldr	r3, [pc, #456]	@ (8010688 <__ieee754_powf+0x3e4>)
 80104c0:	f3c7 0716 	ubfx	r7, r7, #0, #23
 80104c4:	429f      	cmp	r7, r3
 80104c6:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 80104ca:	dd06      	ble.n	80104da <__ieee754_powf+0x236>
 80104cc:	4b6f      	ldr	r3, [pc, #444]	@ (801068c <__ieee754_powf+0x3e8>)
 80104ce:	429f      	cmp	r7, r3
 80104d0:	f340 80a4 	ble.w	801061c <__ieee754_powf+0x378>
 80104d4:	3201      	adds	r2, #1
 80104d6:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 80104da:	2600      	movs	r6, #0
 80104dc:	4b6c      	ldr	r3, [pc, #432]	@ (8010690 <__ieee754_powf+0x3ec>)
 80104de:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 80104e2:	ee07 1a10 	vmov	s14, r1
 80104e6:	edd3 5a00 	vldr	s11, [r3]
 80104ea:	4b6a      	ldr	r3, [pc, #424]	@ (8010694 <__ieee754_powf+0x3f0>)
 80104ec:	ee75 7a87 	vadd.f32	s15, s11, s14
 80104f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80104f4:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 80104f8:	1049      	asrs	r1, r1, #1
 80104fa:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 80104fe:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8010502:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8010506:	ee37 6a65 	vsub.f32	s12, s14, s11
 801050a:	ee07 1a90 	vmov	s15, r1
 801050e:	ee26 5a24 	vmul.f32	s10, s12, s9
 8010512:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8010516:	ee15 7a10 	vmov	r7, s10
 801051a:	401f      	ands	r7, r3
 801051c:	ee06 7a90 	vmov	s13, r7
 8010520:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8010524:	ee37 7a65 	vsub.f32	s14, s14, s11
 8010528:	ee65 7a05 	vmul.f32	s15, s10, s10
 801052c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8010530:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8010698 <__ieee754_powf+0x3f4>
 8010534:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 801069c <__ieee754_powf+0x3f8>
 8010538:	eee7 5a87 	vfma.f32	s11, s15, s14
 801053c:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80106a0 <__ieee754_powf+0x3fc>
 8010540:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8010544:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8010674 <__ieee754_powf+0x3d0>
 8010548:	eee7 5a27 	vfma.f32	s11, s14, s15
 801054c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 80106a4 <__ieee754_powf+0x400>
 8010550:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8010554:	eddf 5a54 	vldr	s11, [pc, #336]	@ 80106a8 <__ieee754_powf+0x404>
 8010558:	ee26 6a24 	vmul.f32	s12, s12, s9
 801055c:	eee7 5a27 	vfma.f32	s11, s14, s15
 8010560:	ee35 7a26 	vadd.f32	s14, s10, s13
 8010564:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8010568:	ee27 7a06 	vmul.f32	s14, s14, s12
 801056c:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8010570:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8010574:	eef0 5a67 	vmov.f32	s11, s15
 8010578:	eee6 5aa6 	vfma.f32	s11, s13, s13
 801057c:	ee75 5a87 	vadd.f32	s11, s11, s14
 8010580:	ee15 1a90 	vmov	r1, s11
 8010584:	4019      	ands	r1, r3
 8010586:	ee05 1a90 	vmov	s11, r1
 801058a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 801058e:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8010592:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010596:	ee67 7a85 	vmul.f32	s15, s15, s10
 801059a:	eee6 7a25 	vfma.f32	s15, s12, s11
 801059e:	eeb0 6a67 	vmov.f32	s12, s15
 80105a2:	eea6 6aa5 	vfma.f32	s12, s13, s11
 80105a6:	ee16 1a10 	vmov	r1, s12
 80105aa:	4019      	ands	r1, r3
 80105ac:	ee06 1a10 	vmov	s12, r1
 80105b0:	eeb0 7a46 	vmov.f32	s14, s12
 80105b4:	eea6 7ae5 	vfms.f32	s14, s13, s11
 80105b8:	493c      	ldr	r1, [pc, #240]	@ (80106ac <__ieee754_powf+0x408>)
 80105ba:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 80105be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80105c2:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 80106b0 <__ieee754_powf+0x40c>
 80105c6:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 80106b4 <__ieee754_powf+0x410>
 80105ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80105ce:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80106b8 <__ieee754_powf+0x414>
 80105d2:	eee6 7a07 	vfma.f32	s15, s12, s14
 80105d6:	ed91 7a00 	vldr	s14, [r1]
 80105da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80105de:	ee07 2a10 	vmov	s14, r2
 80105e2:	4a36      	ldr	r2, [pc, #216]	@ (80106bc <__ieee754_powf+0x418>)
 80105e4:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80105e8:	eeb0 7a67 	vmov.f32	s14, s15
 80105ec:	eea6 7a25 	vfma.f32	s14, s12, s11
 80105f0:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 80105f4:	ed92 5a00 	vldr	s10, [r2]
 80105f8:	ee37 7a05 	vadd.f32	s14, s14, s10
 80105fc:	ee37 7a26 	vadd.f32	s14, s14, s13
 8010600:	ee17 2a10 	vmov	r2, s14
 8010604:	401a      	ands	r2, r3
 8010606:	ee07 2a10 	vmov	s14, r2
 801060a:	ee77 6a66 	vsub.f32	s13, s14, s13
 801060e:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8010612:	eee6 6a65 	vfms.f32	s13, s12, s11
 8010616:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801061a:	e715      	b.n	8010448 <__ieee754_powf+0x1a4>
 801061c:	2601      	movs	r6, #1
 801061e:	e75d      	b.n	80104dc <__ieee754_powf+0x238>
 8010620:	d152      	bne.n	80106c8 <__ieee754_powf+0x424>
 8010622:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80106c0 <__ieee754_powf+0x41c>
 8010626:	ee37 7a67 	vsub.f32	s14, s14, s15
 801062a:	ee70 6aa6 	vadd.f32	s13, s1, s13
 801062e:	eef4 6ac7 	vcmpe.f32	s13, s14
 8010632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010636:	f73f af29 	bgt.w	801048c <__ieee754_powf+0x1e8>
 801063a:	2386      	movs	r3, #134	@ 0x86
 801063c:	e048      	b.n	80106d0 <__ieee754_powf+0x42c>
 801063e:	4a21      	ldr	r2, [pc, #132]	@ (80106c4 <__ieee754_powf+0x420>)
 8010640:	4293      	cmp	r3, r2
 8010642:	d907      	bls.n	8010654 <__ieee754_powf+0x3b0>
 8010644:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8010648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801064c:	bf4c      	ite	mi
 801064e:	2001      	movmi	r0, #1
 8010650:	2000      	movpl	r0, #0
 8010652:	e6c7      	b.n	80103e4 <__ieee754_powf+0x140>
 8010654:	d138      	bne.n	80106c8 <__ieee754_powf+0x424>
 8010656:	ee37 7a67 	vsub.f32	s14, s14, s15
 801065a:	eeb4 7ae0 	vcmpe.f32	s14, s1
 801065e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010662:	dbea      	blt.n	801063a <__ieee754_powf+0x396>
 8010664:	e7ee      	b.n	8010644 <__ieee754_powf+0x3a0>
 8010666:	bf00      	nop
 8010668:	00000000 	.word	0x00000000
 801066c:	3f7ffff3 	.word	0x3f7ffff3
 8010670:	3f800007 	.word	0x3f800007
 8010674:	3eaaaaab 	.word	0x3eaaaaab
 8010678:	3fb8aa00 	.word	0x3fb8aa00
 801067c:	3fb8aa3b 	.word	0x3fb8aa3b
 8010680:	36eca570 	.word	0x36eca570
 8010684:	4b800000 	.word	0x4b800000
 8010688:	001cc471 	.word	0x001cc471
 801068c:	005db3d6 	.word	0x005db3d6
 8010690:	08011604 	.word	0x08011604
 8010694:	fffff000 	.word	0xfffff000
 8010698:	3e6c3255 	.word	0x3e6c3255
 801069c:	3e53f142 	.word	0x3e53f142
 80106a0:	3e8ba305 	.word	0x3e8ba305
 80106a4:	3edb6db7 	.word	0x3edb6db7
 80106a8:	3f19999a 	.word	0x3f19999a
 80106ac:	080115f4 	.word	0x080115f4
 80106b0:	3f76384f 	.word	0x3f76384f
 80106b4:	3f763800 	.word	0x3f763800
 80106b8:	369dc3a0 	.word	0x369dc3a0
 80106bc:	080115fc 	.word	0x080115fc
 80106c0:	3338aa3c 	.word	0x3338aa3c
 80106c4:	43160000 	.word	0x43160000
 80106c8:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 80106cc:	d96f      	bls.n	80107ae <__ieee754_powf+0x50a>
 80106ce:	15db      	asrs	r3, r3, #23
 80106d0:	3b7e      	subs	r3, #126	@ 0x7e
 80106d2:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80106d6:	4118      	asrs	r0, r3
 80106d8:	4408      	add	r0, r1
 80106da:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80106de:	4a4e      	ldr	r2, [pc, #312]	@ (8010818 <__ieee754_powf+0x574>)
 80106e0:	3b7f      	subs	r3, #127	@ 0x7f
 80106e2:	411a      	asrs	r2, r3
 80106e4:	4002      	ands	r2, r0
 80106e6:	ee07 2a10 	vmov	s14, r2
 80106ea:	f3c0 0016 	ubfx	r0, r0, #0, #23
 80106ee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80106f2:	f1c3 0317 	rsb	r3, r3, #23
 80106f6:	4118      	asrs	r0, r3
 80106f8:	2900      	cmp	r1, #0
 80106fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80106fe:	bfb8      	it	lt
 8010700:	4240      	neglt	r0, r0
 8010702:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8010706:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 801081c <__ieee754_powf+0x578>
 801070a:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8010820 <__ieee754_powf+0x57c>
 801070e:	ee16 3a90 	vmov	r3, s13
 8010712:	f36f 030b 	bfc	r3, #0, #12
 8010716:	ee06 3a90 	vmov	s13, r3
 801071a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 801071e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010722:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8010726:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8010824 <__ieee754_powf+0x580>
 801072a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801072e:	eee0 7a87 	vfma.f32	s15, s1, s14
 8010732:	eeb0 7a67 	vmov.f32	s14, s15
 8010736:	eea6 7a86 	vfma.f32	s14, s13, s12
 801073a:	eef0 5a47 	vmov.f32	s11, s14
 801073e:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8010742:	ee67 6a07 	vmul.f32	s13, s14, s14
 8010746:	ee77 7ae5 	vsub.f32	s15, s15, s11
 801074a:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8010828 <__ieee754_powf+0x584>
 801074e:	eddf 5a37 	vldr	s11, [pc, #220]	@ 801082c <__ieee754_powf+0x588>
 8010752:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8010756:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8010830 <__ieee754_powf+0x58c>
 801075a:	eee6 5a26 	vfma.f32	s11, s12, s13
 801075e:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8010834 <__ieee754_powf+0x590>
 8010762:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8010766:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8010838 <__ieee754_powf+0x594>
 801076a:	eee6 5a26 	vfma.f32	s11, s12, s13
 801076e:	eeb0 6a47 	vmov.f32	s12, s14
 8010772:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8010776:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801077a:	ee67 5a06 	vmul.f32	s11, s14, s12
 801077e:	ee36 6a66 	vsub.f32	s12, s12, s13
 8010782:	eee7 7a27 	vfma.f32	s15, s14, s15
 8010786:	eec5 6a86 	vdiv.f32	s13, s11, s12
 801078a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 801078e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010792:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010796:	ee10 3a10 	vmov	r3, s0
 801079a:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 801079e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80107a2:	da06      	bge.n	80107b2 <__ieee754_powf+0x50e>
 80107a4:	f000 f854 	bl	8010850 <scalbnf>
 80107a8:	ee20 0a08 	vmul.f32	s0, s0, s16
 80107ac:	e592      	b.n	80102d4 <__ieee754_powf+0x30>
 80107ae:	2000      	movs	r0, #0
 80107b0:	e7a7      	b.n	8010702 <__ieee754_powf+0x45e>
 80107b2:	ee00 3a10 	vmov	s0, r3
 80107b6:	e7f7      	b.n	80107a8 <__ieee754_powf+0x504>
 80107b8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80107bc:	e58a      	b.n	80102d4 <__ieee754_powf+0x30>
 80107be:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 801083c <__ieee754_powf+0x598>
 80107c2:	e587      	b.n	80102d4 <__ieee754_powf+0x30>
 80107c4:	eeb0 0a48 	vmov.f32	s0, s16
 80107c8:	e584      	b.n	80102d4 <__ieee754_powf+0x30>
 80107ca:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80107ce:	f43f adbb 	beq.w	8010348 <__ieee754_powf+0xa4>
 80107d2:	2502      	movs	r5, #2
 80107d4:	eeb0 0a48 	vmov.f32	s0, s16
 80107d8:	f000 f832 	bl	8010840 <fabsf>
 80107dc:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 80107e0:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 80107e4:	4647      	mov	r7, r8
 80107e6:	d003      	beq.n	80107f0 <__ieee754_powf+0x54c>
 80107e8:	f1b8 0f00 	cmp.w	r8, #0
 80107ec:	f47f addb 	bne.w	80103a6 <__ieee754_powf+0x102>
 80107f0:	2c00      	cmp	r4, #0
 80107f2:	bfbc      	itt	lt
 80107f4:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 80107f8:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 80107fc:	2e00      	cmp	r6, #0
 80107fe:	f6bf ad69 	bge.w	80102d4 <__ieee754_powf+0x30>
 8010802:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8010806:	ea58 0805 	orrs.w	r8, r8, r5
 801080a:	f47f adc7 	bne.w	801039c <__ieee754_powf+0xf8>
 801080e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8010812:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8010816:	e55d      	b.n	80102d4 <__ieee754_powf+0x30>
 8010818:	ff800000 	.word	0xff800000
 801081c:	3f317218 	.word	0x3f317218
 8010820:	3f317200 	.word	0x3f317200
 8010824:	35bfbe8c 	.word	0x35bfbe8c
 8010828:	b5ddea0e 	.word	0xb5ddea0e
 801082c:	3331bb4c 	.word	0x3331bb4c
 8010830:	388ab355 	.word	0x388ab355
 8010834:	bb360b61 	.word	0xbb360b61
 8010838:	3e2aaaab 	.word	0x3e2aaaab
 801083c:	00000000 	.word	0x00000000

08010840 <fabsf>:
 8010840:	ee10 3a10 	vmov	r3, s0
 8010844:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010848:	ee00 3a10 	vmov	s0, r3
 801084c:	4770      	bx	lr
	...

08010850 <scalbnf>:
 8010850:	ee10 3a10 	vmov	r3, s0
 8010854:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8010858:	d02b      	beq.n	80108b2 <scalbnf+0x62>
 801085a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 801085e:	d302      	bcc.n	8010866 <scalbnf+0x16>
 8010860:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010864:	4770      	bx	lr
 8010866:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801086a:	d123      	bne.n	80108b4 <scalbnf+0x64>
 801086c:	4b24      	ldr	r3, [pc, #144]	@ (8010900 <scalbnf+0xb0>)
 801086e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8010904 <scalbnf+0xb4>
 8010872:	4298      	cmp	r0, r3
 8010874:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010878:	db17      	blt.n	80108aa <scalbnf+0x5a>
 801087a:	ee10 3a10 	vmov	r3, s0
 801087e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8010882:	3a19      	subs	r2, #25
 8010884:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8010888:	4288      	cmp	r0, r1
 801088a:	dd15      	ble.n	80108b8 <scalbnf+0x68>
 801088c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8010908 <scalbnf+0xb8>
 8010890:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 801090c <scalbnf+0xbc>
 8010894:	ee10 3a10 	vmov	r3, s0
 8010898:	eeb0 7a67 	vmov.f32	s14, s15
 801089c:	2b00      	cmp	r3, #0
 801089e:	bfb8      	it	lt
 80108a0:	eef0 7a66 	vmovlt.f32	s15, s13
 80108a4:	ee27 0a87 	vmul.f32	s0, s15, s14
 80108a8:	4770      	bx	lr
 80108aa:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010910 <scalbnf+0xc0>
 80108ae:	ee27 0a80 	vmul.f32	s0, s15, s0
 80108b2:	4770      	bx	lr
 80108b4:	0dd2      	lsrs	r2, r2, #23
 80108b6:	e7e5      	b.n	8010884 <scalbnf+0x34>
 80108b8:	4410      	add	r0, r2
 80108ba:	28fe      	cmp	r0, #254	@ 0xfe
 80108bc:	dce6      	bgt.n	801088c <scalbnf+0x3c>
 80108be:	2800      	cmp	r0, #0
 80108c0:	dd06      	ble.n	80108d0 <scalbnf+0x80>
 80108c2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80108c6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80108ca:	ee00 3a10 	vmov	s0, r3
 80108ce:	4770      	bx	lr
 80108d0:	f110 0f16 	cmn.w	r0, #22
 80108d4:	da09      	bge.n	80108ea <scalbnf+0x9a>
 80108d6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8010910 <scalbnf+0xc0>
 80108da:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8010914 <scalbnf+0xc4>
 80108de:	ee10 3a10 	vmov	r3, s0
 80108e2:	eeb0 7a67 	vmov.f32	s14, s15
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	e7d9      	b.n	801089e <scalbnf+0x4e>
 80108ea:	3019      	adds	r0, #25
 80108ec:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80108f0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80108f4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8010918 <scalbnf+0xc8>
 80108f8:	ee07 3a90 	vmov	s15, r3
 80108fc:	e7d7      	b.n	80108ae <scalbnf+0x5e>
 80108fe:	bf00      	nop
 8010900:	ffff3cb0 	.word	0xffff3cb0
 8010904:	4c000000 	.word	0x4c000000
 8010908:	7149f2ca 	.word	0x7149f2ca
 801090c:	f149f2ca 	.word	0xf149f2ca
 8010910:	0da24260 	.word	0x0da24260
 8010914:	8da24260 	.word	0x8da24260
 8010918:	33000000 	.word	0x33000000

0801091c <with_errnof>:
 801091c:	b510      	push	{r4, lr}
 801091e:	ed2d 8b02 	vpush	{d8}
 8010922:	eeb0 8a40 	vmov.f32	s16, s0
 8010926:	4604      	mov	r4, r0
 8010928:	f7fd fc70 	bl	800e20c <__errno>
 801092c:	eeb0 0a48 	vmov.f32	s0, s16
 8010930:	ecbd 8b02 	vpop	{d8}
 8010934:	6004      	str	r4, [r0, #0]
 8010936:	bd10      	pop	{r4, pc}

08010938 <xflowf>:
 8010938:	b130      	cbz	r0, 8010948 <xflowf+0x10>
 801093a:	eef1 7a40 	vneg.f32	s15, s0
 801093e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8010942:	2022      	movs	r0, #34	@ 0x22
 8010944:	f7ff bfea 	b.w	801091c <with_errnof>
 8010948:	eef0 7a40 	vmov.f32	s15, s0
 801094c:	e7f7      	b.n	801093e <xflowf+0x6>
	...

08010950 <__math_uflowf>:
 8010950:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010958 <__math_uflowf+0x8>
 8010954:	f7ff bff0 	b.w	8010938 <xflowf>
 8010958:	10000000 	.word	0x10000000

0801095c <__math_oflowf>:
 801095c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010964 <__math_oflowf+0x8>
 8010960:	f7ff bfea 	b.w	8010938 <xflowf>
 8010964:	70000000 	.word	0x70000000

08010968 <__ieee754_sqrtf>:
 8010968:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801096c:	4770      	bx	lr
	...

08010970 <_init>:
 8010970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010972:	bf00      	nop
 8010974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010976:	bc08      	pop	{r3}
 8010978:	469e      	mov	lr, r3
 801097a:	4770      	bx	lr

0801097c <_fini>:
 801097c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801097e:	bf00      	nop
 8010980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010982:	bc08      	pop	{r3}
 8010984:	469e      	mov	lr, r3
 8010986:	4770      	bx	lr
