{
    "code": "module TopModule (\n    input logic clock,  // Clock signal, positive-edge triggered\n    input logic a,      // 1-bit input signal a\n    output logic p,     // 1-bit output signal p\n    output logic q      // 1-bit output signal q\n);\n\n    always @(posedge clock) begin\n        if (a) begin\n            p <= 1'b1;\n        end else begin\n            p <= 1'b0;\n        end\n        q <= p;\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 186,
        "passfail": "R"
    },
    "iterations_used": 1
}