// Seed: 3659581064
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout id_15;
  input id_14;
  input id_13;
  inout id_12;
  output id_11;
  output id_10;
  output id_9;
  input id_8;
  inout id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  always @(id_15) begin
    if (id_13) id_12 <= 1;
    id_2 <= 1;
  end
  logic id_15;
  logic id_16;
  type_19 id_17 (
      .id_0(~id_11),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(id_5)
  );
endmodule
