WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500106 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000151 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250152 cumulative IPC: 4 (Simulation time: 00 hr 00 min 53 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250152 cumulative IPC: 4 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13124262 heartbeat IPC: 1.231 cumulative IPC: 0.7274 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 27206660 heartbeat IPC: 0.7101 cumulative IPC: 0.7158 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 41436337 heartbeat IPC: 0.7028 cumulative IPC: 0.7105 (Simulation time: 00 hr 03 min 16 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 55465528 heartbeat IPC: 0.7128 cumulative IPC: 0.7112 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 69540714 heartbeat IPC: 0.7105 cumulative IPC: 0.711 (Simulation time: 00 hr 05 min 11 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 83709912 heartbeat IPC: 0.7058 cumulative IPC: 0.71 (Simulation time: 00 hr 06 min 09 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 97332614 heartbeat IPC: 0.7341 cumulative IPC: 0.7136 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 111938883 heartbeat IPC: 0.6846 cumulative IPC: 0.7096 (Simulation time: 00 hr 08 min 04 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv727.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 125465305 heartbeat IPC: 0.7393 cumulative IPC: 0.713 (Simulation time: 00 hr 08 min 59 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 139280102 heartbeat IPC: 0.7239 cumulative IPC: 0.7141 (Simulation time: 00 hr 09 min 56 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 140085180 cumulative IPC: 0.7139 (Simulation time: 00 hr 10 min 25 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 140085180 cumulative IPC: 0.7139 (Simulation time: 00 hr 10 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv727.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7139 instructions: 100000002 cycles: 140085180
CPU 0 Branch Prediction Accuracy: 82.08% MPKI: 32.29 Average ROB Occupancy at Mispredict: 16.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.794
BRANCH_INDIRECT: 17.2
BRANCH_CONDITIONAL: 11
BRANCH_DIRECT_CALL: 1.51
BRANCH_INDIRECT_CALL: 0.678
BRANCH_RETURN: 1.08

LLC TOTAL        ACCESS:    2469126 HIT:    2279295 MISS:     189831
LLC LOAD         ACCESS:    1827882 HIT:    1702497 MISS:     125385
LLC RFO          ACCESS:     114371 HIT:      90513 MISS:      23858
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     314318 HIT:     314125 MISS:        193
LLC TRANSLATION  ACCESS:     212555 HIT:     172160 MISS:      40395
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 162.5 cycles
cpu0_DTLB TOTAL        ACCESS:   22166440 HIT:   20720738 MISS:    1445702
cpu0_DTLB LOAD         ACCESS:   22166440 HIT:   20720738 MISS:    1445702
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.65 cycles
cpu0_ITLB TOTAL        ACCESS:    9381710 HIT:    8599580 MISS:     782130
cpu0_ITLB LOAD         ACCESS:    9381710 HIT:    8599580 MISS:     782130
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.32 cycles
cpu0_L1D TOTAL        ACCESS:   27326598 HIT:   25080622 MISS:    2245976
cpu0_L1D LOAD         ACCESS:   16915102 HIT:   15400959 MISS:    1514143
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   10121440 HIT:    9646781 MISS:     474659
cpu0_L1D TRANSLATION  ACCESS:     290056 HIT:      32882 MISS:     257174
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.67 cycles
cpu0_L1I TOTAL        ACCESS:   10535694 HIT:    7213369 MISS:    3322325
cpu0_L1I LOAD         ACCESS:   10535694 HIT:    7213369 MISS:    3322325
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 15.82 cycles
cpu0_L2C TOTAL        ACCESS:    4645892 HIT:    2489026 MISS:    2156866
cpu0_L2C LOAD         ACCESS:    3671740 HIT:    1843858 MISS:    1827882
cpu0_L2C RFO          ACCESS:     191427 HIT:      77056 MISS:     114371
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     526568 HIT:     524510 MISS:       2058
cpu0_L2C TRANSLATION  ACCESS:     256157 HIT:      43602 MISS:     212555
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 34.38 cycles
cpu0_STLB TOTAL        ACCESS:    1535273 HIT:    1301401 MISS:     233872
cpu0_STLB LOAD         ACCESS:    1535273 HIT:    1301401 MISS:     233872
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 70.62 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30696
  ROW_BUFFER_MISS:     158937
 AVG DBUS CONGESTED CYCLE: 3.903
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      20620
  FULL:      87466
