## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Sat Dec 05 08:16:19 PM EST 2015
##
vlib work
vlog +acc  "../Sources/Shared/quadrant.v"
vlog +acc  "../Sources/Shared/polar_to_cartesian.v"
vlog +acc  "../Sources/Shared/find_min_5_vals_cascading.v"
vlog +acc  "../Sources/Shared/calc_r_y_theta.v"
vlog +acc  "../Sources/Shared/calc_abs7rtan_00_75_15.v"
vlog +acc  "../Sources/Shared/abs_val_8.v"
vlog +acc  "../Sources/Shared/abs_diff_9.v"
vlog +acc  "../Sources/Shared/abs_diff_7.v"
vlog +acc  "../Sources/Shared/roughly_equal_locations.v"
vlog +acc  "../Sources/Main FPGA/path_math.v"
vlog +acc  "../Sources/Main FPGA/orientation_math.v"
vlog +acc  "../Sources/Main FPGA/main_fsm.v"
vlog +acc  "../Test Fixtures/Main FPGA/main_fsm_tb.v"
vlog +acc  "/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work main_fsm_tb glbl
do {main_fsm_tb_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {main_fsm_tb.udo}
