{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  7 14:29:54 2018 " "Info: Processing started: Sat Apr  7 14:29:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/src/rtl/sim_top.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/sim_top.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_ctrl " "Info: Found entity 1: seg7_ctrl" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 digit_dec " "Info: Found entity 2: digit_dec" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_core " "Info: Found entity 1: rv32i_core" {  } { { "../src/rtl/rv32i_core.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_wrap " "Info: Found entity 1: rom_wrap" {  } { { "../src/rtl/rom_wrap.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_top " "Info: Found entity 1: riscv_top" {  } { { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wrap " "Info: Found entity 1: ram_wrap" {  } { { "../src/rtl/ram_wrap.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/src/rtl/gen_gr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/src/rtl/gen_gr.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_gr " "Info: Found entity 1: gen_gr" {  } { { "../src/rtl/gen_gr.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/gen_gr.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/ip/RAM/data_ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/ip/RAM/data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Info: Found entity 1: data_ram" {  } { { "../ip/RAM/data_ram.v" "" { Text "/home/zerokfy/work/repo/riscv/ip/RAM/data_ram.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zerokfy/work/repo/riscv/ip/ROM/code_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/zerokfy/work/repo/riscv/ip/ROM/code_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 code_rom " "Info: Found entity 1: code_rom" {  } { { "../ip/ROM/code_rom.v" "" { Text "/home/zerokfy/work/repo/riscv/ip/ROM/code_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_top " "Info: Elaborating entity \"riscv_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_core_rst_n riscv_top.v(25) " "Warning (10036): Verilog HDL or VHDL warning at riscv_top.v(25): object \"_core_rst_n\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_core_m_clock riscv_top.v(26) " "Warning (10036): Verilog HDL or VHDL warning at riscv_top.v(26): object \"_core_m_clock\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_romw_rst_n riscv_top.v(29) " "Warning (10036): Verilog HDL or VHDL warning at riscv_top.v(29): object \"_romw_rst_n\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_romw_m_clock riscv_top.v(30) " "Warning (10036): Verilog HDL or VHDL warning at riscv_top.v(30): object \"_romw_m_clock\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_ramw_rst_n riscv_top.v(35) " "Warning (10036): Verilog HDL or VHDL warning at riscv_top.v(35): object \"_ramw_rst_n\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_ramw_m_clock riscv_top.v(36) " "Warning (10036): Verilog HDL or VHDL warning at riscv_top.v(36): object \"_ramw_m_clock\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_wrap ram_wrap:ramw " "Info: Elaborating entity \"ram_wrap\" for hierarchy \"ram_wrap:ramw\"" {  } { { "../src/rtl/riscv_top.v" "ramw" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram ram_wrap:ramw\|data_ram:ram3 " "Info: Elaborating entity \"data_ram\" for hierarchy \"ram_wrap:ramw\|data_ram:ram3\"" {  } { { "../src/rtl/ram_wrap.v" "ram3" { Text "/home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_wrap:ramw\|data_ram:ram3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram_wrap:ramw\|data_ram:ram3\|altsyncram:altsyncram_component\"" {  } { { "../ip/RAM/data_ram.v" "altsyncram_component" { Text "/home/zerokfy/work/repo/riscv/ip/RAM/data_ram.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_wrap:ramw\|data_ram:ram3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram_wrap:ramw\|data_ram:ram3\|altsyncram:altsyncram_component\"" {  } { { "../ip/RAM/data_ram.v" "" { Text "/home/zerokfy/work/repo/riscv/ip/RAM/data_ram.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_wrap:ramw\|data_ram:ram3\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram_wrap:ramw\|data_ram:ram3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ip/RAM/data_ram.v" "" { Text "/home/zerokfy/work/repo/riscv/ip/RAM/data_ram.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oaa1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_oaa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oaa1 " "Info: Found entity 1: altsyncram_oaa1" {  } { { "db/altsyncram_oaa1.tdf" "" { Text "/home/zerokfy/work/repo/riscv/prj/db/altsyncram_oaa1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oaa1 ram_wrap:ramw\|data_ram:ram3\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated " "Info: Elaborating entity \"altsyncram_oaa1\" for hierarchy \"ram_wrap:ramw\|data_ram:ram3\|altsyncram:altsyncram_component\|altsyncram_oaa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_wrap rom_wrap:romw " "Info: Elaborating entity \"rom_wrap\" for hierarchy \"rom_wrap:romw\"" {  } { { "../src/rtl/riscv_top.v" "romw" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_rom rom_wrap:romw\|code_rom:rom " "Info: Elaborating entity \"code_rom\" for hierarchy \"rom_wrap:romw\|code_rom:rom\"" {  } { { "../src/rtl/rom_wrap.v" "rom" { Text "/home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_wrap:romw\|code_rom:rom\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rom_wrap:romw\|code_rom:rom\|altsyncram:altsyncram_component\"" {  } { { "../ip/ROM/code_rom.v" "altsyncram_component" { Text "/home/zerokfy/work/repo/riscv/ip/ROM/code_rom.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_wrap:romw\|code_rom:rom\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rom_wrap:romw\|code_rom:rom\|altsyncram:altsyncram_component\"" {  } { { "../ip/ROM/code_rom.v" "" { Text "/home/zerokfy/work/repo/riscv/ip/ROM/code_rom.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_wrap:romw\|code_rom:rom\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rom_wrap:romw\|code_rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file riscv_top.mif " "Info: Parameter \"init_file\" = \"riscv_top.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ip/ROM/code_rom.v" "" { Text "/home/zerokfy/work/repo/riscv/ip/ROM/code_rom.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ch31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ch31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ch31 " "Info: Found entity 1: altsyncram_ch31" {  } { { "db/altsyncram_ch31.tdf" "" { Text "/home/zerokfy/work/repo/riscv/prj/db/altsyncram_ch31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ch31 rom_wrap:romw\|code_rom:rom\|altsyncram:altsyncram_component\|altsyncram_ch31:auto_generated " "Info: Elaborating entity \"altsyncram_ch31\" for hierarchy \"rom_wrap:romw\|code_rom:rom\|altsyncram:altsyncram_component\|altsyncram_ch31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_core rv32i_core:core " "Info: Elaborating entity \"rv32i_core\" for hierarchy \"rv32i_core:core\"" {  } { { "../src/rtl/riscv_top.v" "core" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_gr_rst_n rv32i_core.v(70) " "Warning (10036): Verilog HDL or VHDL warning at rv32i_core.v(70): object \"_gr_rst_n\" assigned a value but never read" {  } { { "../src/rtl/rv32i_core.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_gr_m_clock rv32i_core.v(71) " "Warning (10036): Verilog HDL or VHDL warning at rv32i_core.v(71): object \"_gr_m_clock\" assigned a value but never read" {  } { { "../src/rtl/rv32i_core.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_gr rv32i_core:core\|gen_gr:gr " "Info: Elaborating entity \"gen_gr\" for hierarchy \"rv32i_core:core\|gen_gr:gr\"" {  } { { "../src/rtl/rv32i_core.v" "gr" { Text "/home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v" 307 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_wrap:romw\|code_rom:rom\|altsyncram:altsyncram_component\|altsyncram_ch31:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"rom_wrap:romw\|code_rom:rom\|altsyncram:altsyncram_component\|altsyncram_ch31:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ch31.tdf" "" { Text "/home/zerokfy/work/repo/riscv/prj/db/altsyncram_ch31.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ip/ROM/code_rom.v" "" { Text "/home/zerokfy/work/repo/riscv/ip/ROM/code_rom.v" 81 0 0 } } { "../src/rtl/rom_wrap.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v" 18 0 0 } } { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_wrap:romw\|code_rom:rom\|altsyncram:altsyncram_component\|altsyncram_ch31:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"rom_wrap:romw\|code_rom:rom\|altsyncram:altsyncram_component\|altsyncram_ch31:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ch31.tdf" "" { Text "/home/zerokfy/work/repo/riscv/prj/db/altsyncram_ch31.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ip/ROM/code_rom.v" "" { Text "/home/zerokfy/work/repo/riscv/ip/ROM/code_rom.v" 81 0 0 } } { "../src/rtl/rom_wrap.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v" 18 0 0 } } { "../src/rtl/riscv_top.v" "" { Text "/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rv32i_core:core\|gen_gr:gr\|gr " "Info: RAM logic \"rv32i_core:core\|gen_gr:gr\|gr\" is uninferred due to asynchronous read logic" {  } { { "../src/rtl/gen_gr.v" "gr" { Text "/home/zerokfy/work/repo/riscv/src/rtl/gen_gr.v" 29 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "109 109 " "Info: 109 registers lost all their fanouts during netlist optimizations. The first 109 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr~45 " "Info: Register \"rv32i_core:core\|odr~45\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr~46 " "Info: Register \"rv32i_core:core\|odr~46\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr~47 " "Info: Register \"rv32i_core:core\|odr~47\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr~48 " "Info: Register \"rv32i_core:core\|odr~48\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr~49 " "Info: Register \"rv32i_core:core\|odr~49\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr~50 " "Info: Register \"rv32i_core:core\|odr~50\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr~51 " "Info: Register \"rv32i_core:core\|odr~51\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr~52 " "Info: Register \"rv32i_core:core\|odr~52\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord~43 " "Info: Register \"rv32i_core:core\|ord~43\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord~44 " "Info: Register \"rv32i_core:core\|ord~44\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord~45 " "Info: Register \"rv32i_core:core\|ord~45\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord~46 " "Info: Register \"rv32i_core:core\|ord~46\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord~47 " "Info: Register \"rv32i_core:core\|ord~47\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord~48 " "Info: Register \"rv32i_core:core\|ord~48\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord~49 " "Info: Register \"rv32i_core:core\|ord~49\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord~50 " "Info: Register \"rv32i_core:core\|ord~50\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|order~3 " "Info: Register \"rv32i_core:core\|order~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|order~4 " "Info: Register \"rv32i_core:core\|order~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|order~5 " "Info: Register \"rv32i_core:core\|order~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|order~6 " "Info: Register \"rv32i_core:core\|order~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|order~7 " "Info: Register \"rv32i_core:core\|order~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|order~8 " "Info: Register \"rv32i_core:core\|order~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|order~9 " "Info: Register \"rv32i_core:core\|order~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|order~10 " "Info: Register \"rv32i_core:core\|order~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00000000 " "Info: Register \"rv32i_core:core\|odr.00000000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00000001 " "Info: Register \"rv32i_core:core\|odr.00000001\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00001011 " "Info: Register \"rv32i_core:core\|odr.00001011\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00001100 " "Info: Register \"rv32i_core:core\|odr.00001100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00001101 " "Info: Register \"rv32i_core:core\|odr.00001101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00001110 " "Info: Register \"rv32i_core:core\|odr.00001110\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00001111 " "Info: Register \"rv32i_core:core\|odr.00001111\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00010000 " "Info: Register \"rv32i_core:core\|odr.00010000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00010001 " "Info: Register \"rv32i_core:core\|odr.00010001\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00010010 " "Info: Register \"rv32i_core:core\|odr.00010010\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00010011 " "Info: Register \"rv32i_core:core\|odr.00010011\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00010100 " "Info: Register \"rv32i_core:core\|odr.00010100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00010101 " "Info: Register \"rv32i_core:core\|odr.00010101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00010110 " "Info: Register \"rv32i_core:core\|odr.00010110\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00010111 " "Info: Register \"rv32i_core:core\|odr.00010111\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00011000 " "Info: Register \"rv32i_core:core\|odr.00011000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00011001 " "Info: Register \"rv32i_core:core\|odr.00011001\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00011100 " "Info: Register \"rv32i_core:core\|odr.00011100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.00011101 " "Info: Register \"rv32i_core:core\|odr.00011101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01010010 " "Info: Register \"rv32i_core:core\|odr.01010010\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01010011 " "Info: Register \"rv32i_core:core\|odr.01010011\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01010100 " "Info: Register \"rv32i_core:core\|odr.01010100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01010101 " "Info: Register \"rv32i_core:core\|odr.01010101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01011001 " "Info: Register \"rv32i_core:core\|odr.01011001\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01011111 " "Info: Register \"rv32i_core:core\|odr.01011111\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01100000 " "Info: Register \"rv32i_core:core\|odr.01100000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01100011 " "Info: Register \"rv32i_core:core\|odr.01100011\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01100101 " "Info: Register \"rv32i_core:core\|odr.01100101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01100110 " "Info: Register \"rv32i_core:core\|odr.01100110\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01100111 " "Info: Register \"rv32i_core:core\|odr.01100111\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01101000 " "Info: Register \"rv32i_core:core\|odr.01101000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01101001 " "Info: Register \"rv32i_core:core\|odr.01101001\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01101010 " "Info: Register \"rv32i_core:core\|odr.01101010\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01101011 " "Info: Register \"rv32i_core:core\|odr.01101011\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01101100 " "Info: Register \"rv32i_core:core\|odr.01101100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01101101 " "Info: Register \"rv32i_core:core\|odr.01101101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01101110 " "Info: Register \"rv32i_core:core\|odr.01101110\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01101111 " "Info: Register \"rv32i_core:core\|odr.01101111\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01110000 " "Info: Register \"rv32i_core:core\|odr.01110000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01110001 " "Info: Register \"rv32i_core:core\|odr.01110001\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01110010 " "Info: Register \"rv32i_core:core\|odr.01110010\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01110011 " "Info: Register \"rv32i_core:core\|odr.01110011\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|odr.01110100 " "Info: Register \"rv32i_core:core\|odr.01110100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00000000 " "Info: Register \"rv32i_core:core\|ord.00000000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00000001 " "Info: Register \"rv32i_core:core\|ord.00000001\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00001011 " "Info: Register \"rv32i_core:core\|ord.00001011\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00001100 " "Info: Register \"rv32i_core:core\|ord.00001100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00001101 " "Info: Register \"rv32i_core:core\|ord.00001101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00001110 " "Info: Register \"rv32i_core:core\|ord.00001110\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00001111 " "Info: Register \"rv32i_core:core\|ord.00001111\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00010000 " "Info: Register \"rv32i_core:core\|ord.00010000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00010001 " "Info: Register \"rv32i_core:core\|ord.00010001\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00010010 " "Info: Register \"rv32i_core:core\|ord.00010010\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00010011 " "Info: Register \"rv32i_core:core\|ord.00010011\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00010100 " "Info: Register \"rv32i_core:core\|ord.00010100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00010101 " "Info: Register \"rv32i_core:core\|ord.00010101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00010110 " "Info: Register \"rv32i_core:core\|ord.00010110\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00010111 " "Info: Register \"rv32i_core:core\|ord.00010111\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00011000 " "Info: Register \"rv32i_core:core\|ord.00011000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00011001 " "Info: Register \"rv32i_core:core\|ord.00011001\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00011100 " "Info: Register \"rv32i_core:core\|ord.00011100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.00011101 " "Info: Register \"rv32i_core:core\|ord.00011101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01010010 " "Info: Register \"rv32i_core:core\|ord.01010010\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01010011 " "Info: Register \"rv32i_core:core\|ord.01010011\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01011001 " "Info: Register \"rv32i_core:core\|ord.01011001\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01011111 " "Info: Register \"rv32i_core:core\|ord.01011111\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01100000 " "Info: Register \"rv32i_core:core\|ord.01100000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01100011 " "Info: Register \"rv32i_core:core\|ord.01100011\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01100101 " "Info: Register \"rv32i_core:core\|ord.01100101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01100110 " "Info: Register \"rv32i_core:core\|ord.01100110\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01100111 " "Info: Register \"rv32i_core:core\|ord.01100111\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01101000 " "Info: Register \"rv32i_core:core\|ord.01101000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01101001 " "Info: Register \"rv32i_core:core\|ord.01101001\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01101010 " "Info: Register \"rv32i_core:core\|ord.01101010\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01101011 " "Info: Register \"rv32i_core:core\|ord.01101011\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01101100 " "Info: Register \"rv32i_core:core\|ord.01101100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01101101 " "Info: Register \"rv32i_core:core\|ord.01101101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01101110 " "Info: Register \"rv32i_core:core\|ord.01101110\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01101111 " "Info: Register \"rv32i_core:core\|ord.01101111\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01110000 " "Info: Register \"rv32i_core:core\|ord.01110000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01110001 " "Info: Register \"rv32i_core:core\|ord.01110001\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01110010 " "Info: Register \"rv32i_core:core\|ord.01110010\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01110011 " "Info: Register \"rv32i_core:core\|ord.01110011\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|ord.01110100 " "Info: Register \"rv32i_core:core\|ord.01110100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rv32i_core:core\|order.01010011 " "Info: Register \"rv32i_core:core\|order.01010011\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5063 " "Info: Implemented 5063 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4991 " "Info: Implemented 4991 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "62 " "Info: Implemented 62 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Info: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  7 14:30:14 2018 " "Info: Processing ended: Sat Apr  7 14:30:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
