 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             225    686    24.70%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             130    781    14.27%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             224    687    24.59%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             186    725    20.42%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             154    757    16.90%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             161    750    17.67%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             161    750    17.67%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             150    761    16.47%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             178    733    19.54%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             216    695    23.71%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             137    774    15.04%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             203    708    22.28%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             195    716    21.41%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             169    742    18.55%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             192    719    21.08%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             178    733    19.54%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             181    730    19.87%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             216    695    23.71%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             206    705    22.61%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             163    748    17.89%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             145    766    15.92%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             160    751    17.56%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             161    750    17.67%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             191    720    20.97%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             215    696    23.60%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             167    744    18.33%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             179    732    19.65%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             153    758    16.79%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             213    698    23.38%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             141    770    15.48%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             165    746    18.11%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             160    751    17.56%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             186    725    20.42%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             228    683    25.03%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             173    738    18.99%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             182    729    19.98%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             195    716    21.41%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             253    658    27.77%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             222    689    24.37%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             259    652    28.43%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             207    704    22.72%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             237    674    26.02%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             210    701    23.05%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             197    714    21.62%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             164    747    18.00%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             231    680    25.36%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             160    751    17.56%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             218    693    23.93%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             152    759    16.68%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             192    719    21.08%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             197    714    21.62%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             181    730    19.87%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             162    749    17.78%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             164    747    18.00%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             204    707    22.39%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             241    670    26.45%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             189    722    20.75%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             187    724    20.53%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             231    680    25.36%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             158    753    17.34%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             160    751    17.56%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             141    770    15.48%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             155    756    17.01%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             173    738    18.99%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             156    755    17.12%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             155    756    17.01%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             197    714    21.62%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             176    735    19.32%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             202    709    22.17%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             196    715    21.51%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             157    754    17.23%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
 Simulation performed for 911 faults on circuit size of 384 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 1             194    717    21.30%      0.00
 Fault simulation completed: #patterns=1, CPU time=0.00
