$date
  Mon Sep 23 22:48:55 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module test_mux2_1 $end
$var reg 2 ! input_signals[1:0] $end
$var reg 1 " select_signal $end
$var reg 1 # output_signal $end
$scope module mux2_1_inst $end
$var reg 2 $ input_signals[1:0] $end
$var reg 1 % select_signal $end
$var reg 1 & output_signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
0"
0#
b00 $
0%
0&
#5000000
b01 !
1#
b01 $
1&
#10000000
b10 !
0#
b10 $
0&
#15000000
b11 !
1#
b11 $
1&
#20000000
b00 !
1"
0#
b00 $
1%
0&
#25000000
b01 !
b01 $
#30000000
b10 !
1#
b10 $
1&
#35000000
b11 !
b11 $
#40000000
