

================================================================
== Vitis HLS Report for 'Filter2DKernel_entry4'
================================================================
* Date:           Thu Sep  7 16:46:12 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_filter_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.333 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       3|      92|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_done            |   9|          2|    1|          2|
    |bias_blk_n         |   9|          2|    1|          2|
    |bias_out_blk_n     |   9|          2|    1|          2|
    |height_blk_n       |   9|          2|    1|          2|
    |height_out2_blk_n  |   9|          2|    1|          2|
    |height_out_blk_n   |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    |width_blk_n        |   9|          2|    1|          2|
    |width_out1_blk_n   |   9|          2|    1|          2|
    |width_out_blk_n    |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  90|         20|   10|         20|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Filter2DKernel.entry4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Filter2DKernel.entry4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Filter2DKernel.entry4|  return value|
|start_full_n        |   in|    1|  ap_ctrl_hs|  Filter2DKernel.entry4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Filter2DKernel.entry4|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  Filter2DKernel.entry4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Filter2DKernel.entry4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Filter2DKernel.entry4|  return value|
|start_out           |  out|    1|  ap_ctrl_hs|  Filter2DKernel.entry4|  return value|
|start_write         |  out|    1|  ap_ctrl_hs|  Filter2DKernel.entry4|  return value|
|bias_dout           |   in|   16|     ap_fifo|                   bias|       pointer|
|bias_empty_n        |   in|    1|     ap_fifo|                   bias|       pointer|
|bias_read           |  out|    1|     ap_fifo|                   bias|       pointer|
|width_dout          |   in|   16|     ap_fifo|                  width|       pointer|
|width_empty_n       |   in|    1|     ap_fifo|                  width|       pointer|
|width_read          |  out|    1|     ap_fifo|                  width|       pointer|
|height_dout         |   in|   16|     ap_fifo|                 height|       pointer|
|height_empty_n      |   in|    1|     ap_fifo|                 height|       pointer|
|height_read         |  out|    1|     ap_fifo|                 height|       pointer|
|bias_out_din        |  out|   16|     ap_fifo|               bias_out|       pointer|
|bias_out_full_n     |   in|    1|     ap_fifo|               bias_out|       pointer|
|bias_out_write      |  out|    1|     ap_fifo|               bias_out|       pointer|
|width_out_din       |  out|   16|     ap_fifo|              width_out|       pointer|
|width_out_full_n    |   in|    1|     ap_fifo|              width_out|       pointer|
|width_out_write     |  out|    1|     ap_fifo|              width_out|       pointer|
|width_out1_din      |  out|   16|     ap_fifo|             width_out1|       pointer|
|width_out1_full_n   |   in|    1|     ap_fifo|             width_out1|       pointer|
|width_out1_write    |  out|    1|     ap_fifo|             width_out1|       pointer|
|height_out_din      |  out|   16|     ap_fifo|             height_out|       pointer|
|height_out_full_n   |   in|    1|     ap_fifo|             height_out|       pointer|
|height_out_write    |  out|    1|     ap_fifo|             height_out|       pointer|
|height_out2_din     |  out|   16|     ap_fifo|            height_out2|       pointer|
|height_out2_full_n  |   in|    1|     ap_fifo|            height_out2|       pointer|
|height_out2_write   |  out|    1|     ap_fifo|            height_out2|       pointer|
+--------------------+-----+-----+------------+-----------------------+--------------+

