{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 21:53:21 2018 " "Info: Processing started: Thu Jan 04 21:53:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAIN -c MAIN " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MAIN -c MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM2-fcn " "Info: Found design unit 1: RAM2-fcn" {  } { { "RAM2.vhd" "" { Text "D:/EX_CPU/MAIN/RAM2.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Info: Found entity 1: RAM2" {  } { { "RAM2.vhd" "" { Text "D:/EX_CPU/MAIN/RAM2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-fcn " "Info: Found design unit 1: ALU-fcn" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jcqz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jcqz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jcqz-fcn " "Info: Found design unit 1: jcqz-fcn" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jcqz " "Info: Found entity 1: jcqz" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux31.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux31-fcn " "Info: Found design unit 1: mux31-fcn" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux31 " "Info: Found entity 1: mux31" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-fcn " "Info: Found design unit 1: RAM-fcn" {  } { { "RAM.vhd" "" { Text "D:/EX_CPU/MAIN/RAM.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/EX_CPU/MAIN/RAM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftlogic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shiftlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftlogic-fcn " "Info: Found design unit 1: shiftlogic-fcn" {  } { { "shiftlogic.vhd" "" { Text "D:/EX_CPU/MAIN/shiftlogic.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shiftlogic " "Info: Found entity 1: shiftlogic" {  } { { "shiftlogic.vhd" "" { Text "D:/EX_CPU/MAIN/shiftlogic.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM-fcn " "Info: Found design unit 1: SM-fcn" {  } { { "SM.vhd" "" { Text "D:/EX_CPU/MAIN/SM.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SM " "Info: Found entity 1: SM" {  } { { "SM.vhd" "" { Text "D:/EX_CPU/MAIN/SM.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zljcq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zljcq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zljcq-fcn " "Info: Found design unit 1: zljcq-fcn" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zljcq " "Info: Found entity 1: zljcq" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zljsq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zljsq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zljsq-fcn " "Info: Found design unit 1: zljsq-fcn" {  } { { "zljsq.vhd" "" { Text "D:/EX_CPU/MAIN/zljsq.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zljsq " "Info: Found entity 1: zljsq" {  } { { "zljsq.vhd" "" { Text "D:/EX_CPU/MAIN/zljsq.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zlymq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zlymq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zlymq-fcn " "Info: Found design unit 1: zlymq-fcn" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zlymq " "Info: Found entity 1: zlymq" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAIN.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MAIN.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN " "Info: Found entity 1: MAIN" {  } { { "MAIN.bdf" "" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAIN " "Info: Elaborating entity \"MAIN\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zlymq zlymq:inst8 " "Info: Elaborating entity \"zlymq\" for hierarchy \"zlymq:inst8\"" {  } { { "MAIN.bdf" "inst8" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 232 600 888 384 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MADD zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"MADD\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INPC zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"INPC\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LDPC zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"LDPC\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NWE zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"NWE\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"M\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FB zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"FB\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NCS zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"NCS\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DL zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"DL\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "XL zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"XL\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FL zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"FL\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FR zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"FR\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FR zlymq.vhd(18) " "Info (10041): Inferred latch for \"FR\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FL zlymq.vhd(18) " "Info (10041): Inferred latch for \"FL\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XL zlymq.vhd(18) " "Info (10041): Inferred latch for \"XL\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DL zlymq.vhd(18) " "Info (10041): Inferred latch for \"DL\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NCS zlymq.vhd(18) " "Info (10041): Inferred latch for \"NCS\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FB zlymq.vhd(18) " "Info (10041): Inferred latch for \"FB\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M zlymq.vhd(18) " "Info (10041): Inferred latch for \"M\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NWE zlymq.vhd(18) " "Info (10041): Inferred latch for \"NWE\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LDPC zlymq.vhd(18) " "Info (10041): Inferred latch for \"LDPC\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INPC zlymq.vhd(18) " "Info (10041): Inferred latch for \"INPC\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[0\] zlymq.vhd(18) " "Info (10041): Inferred latch for \"MADD\[0\]\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[1\] zlymq.vhd(18) " "Info (10041): Inferred latch for \"MADD\[1\]\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM SM:inst5 " "Info: Elaborating entity \"SM\" for hierarchy \"SM:inst5\"" {  } { { "MAIN.bdf" "inst5" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { -64 304 416 32 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "MAIN.bdf" "inst" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 544 1000 1136 672 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum ALU.vhd(14) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(14): inferring latch(es) for signal or variable \"sum\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bbus ALU.vhd(14) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(14): inferring latch(es) for signal or variable \"bbus\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ALU.vhd(14) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(14): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z ALU.vhd(14) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(14): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ALU.vhd(14) " "Info (10041): Inferred latch for \"Z\" at ALU.vhd(14)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C ALU.vhd(14) " "Info (10041): Inferred latch for \"C\" at ALU.vhd(14)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[0\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[1\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[2\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[3\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[4\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[5\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[6\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[6\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[7\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[7\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jcqz jcqz:inst1 " "Info: Elaborating entity \"jcqz\" for hierarchy \"jcqz:inst1\"" {  } { { "MAIN.bdf" "inst1" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 576 824 968 736 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AJCQ jcqz.vhd(17) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(17): signal \"AJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BJCQ jcqz.vhd(19) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(19): signal \"BJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CJCQ jcqz.vhd(21) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(21): signal \"CJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AJCQ jcqz.vhd(24) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(24): signal \"AJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BJCQ jcqz.vhd(26) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(26): signal \"BJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CJCQ jcqz.vhd(28) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(28): signal \"CJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B jcqz.vhd(14) " "Warning (10631): VHDL Process Statement warning at jcqz.vhd(14): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A jcqz.vhd(14) " "Warning (10631): VHDL Process Statement warning at jcqz.vhd(14): inferring latch(es) for signal or variable \"A\", which holds its previous value in one or more paths through the process" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"A\[0\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"A\[1\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"A\[2\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"A\[3\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"A\[4\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"A\[5\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"A\[6\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"A\[7\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"B\[0\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"B\[1\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"B\[2\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"B\[3\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"B\[4\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"B\[5\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"B\[6\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"B\[7\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftlogic shiftlogic:inst11 " "Info: Elaborating entity \"shiftlogic\" for hierarchy \"shiftlogic:inst11\"" {  } { { "MAIN.bdf" "inst11" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 432 480 632 560 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst4 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst4\"" {  } { { "MAIN.bdf" "inst4" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 72 336 464 200 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst4 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst4\"" {  } { { "MAIN.bdf" "" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 72 336 464 200 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst4 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./ram_reset.mif " "Info: Parameter \"LPM_FILE\" = \"./ram_reset.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MAIN.bdf" "" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 72 336 464 200 "inst4" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst4\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst4\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "MAIN.bdf" "" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 72 336 464 200 "inst4" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst4\|altram:sram LPM_RAM_IO:inst4 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst4\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst4\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "MAIN.bdf" "" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 72 336 464 200 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "f:/altera/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst4 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst4\"" {  } { { "altram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "MAIN.bdf" "" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 72 336 464 200 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n4a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n4a1 " "Info: Found entity 1: altsyncram_n4a1" {  } { { "db/altsyncram_n4a1.tdf" "" { Text "D:/EX_CPU/MAIN/db/altsyncram_n4a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n4a1 LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated " "Info: Elaborating entity \"altsyncram_n4a1\" for hierarchy \"LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux31 mux31:inst2 " "Info: Elaborating entity \"mux31\" for hierarchy \"mux31:inst2\"" {  } { { "MAIN.bdf" "inst2" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 304 296 424 472 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zljsq zljsq:inst7 " "Info: Elaborating entity \"zljsq\" for hierarchy \"zljsq:inst7\"" {  } { { "MAIN.bdf" "inst7" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 592 400 568 720 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK zljsq.vhd(14) " "Warning (10492): VHDL Process Statement warning at zljsq.vhd(14): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zljsq.vhd" "" { Text "D:/EX_CPU/MAIN/zljsq.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zljcq zljcq:inst3 " "Info: Elaborating entity \"zljcq\" for hierarchy \"zljcq:inst3\"" {  } { { "MAIN.bdf" "inst3" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 40 568 728 136 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jcq zljcq.vhd(11) " "Warning (10631): VHDL Process Statement warning at zljcq.vhd(11): inferring latch(es) for signal or variable \"jcq\", which holds its previous value in one or more paths through the process" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[0\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[0\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[1\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[1\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[2\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[2\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[3\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[3\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[4\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[4\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[5\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[5\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[6\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[6\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[7\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[7\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "jcqz:inst1\|A\[0\] " "Warning: LATCH primitive \"jcqz:inst1\|A\[0\]\" is permanently enabled" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "jcqz:inst1\|A\[1\] " "Warning: LATCH primitive \"jcqz:inst1\|A\[1\]\" is permanently enabled" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "jcqz:inst1\|A\[2\] " "Warning: LATCH primitive \"jcqz:inst1\|A\[2\]\" is permanently enabled" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "jcqz:inst1\|A\[3\] " "Warning: LATCH primitive \"jcqz:inst1\|A\[3\]\" is permanently enabled" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "jcqz:inst1\|A\[4\] " "Warning: LATCH primitive \"jcqz:inst1\|A\[4\]\" is permanently enabled" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "jcqz:inst1\|A\[5\] " "Warning: LATCH primitive \"jcqz:inst1\|A\[5\]\" is permanently enabled" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "jcqz:inst1\|A\[6\] " "Warning: LATCH primitive \"jcqz:inst1\|A\[6\]\" is permanently enabled" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "jcqz:inst1\|A\[7\] " "Warning: LATCH primitive \"jcqz:inst1\|A\[7\]\" is permanently enabled" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "jcqz:inst1\|B\[7\] " "Warning: LATCH primitive \"jcqz:inst1\|B\[7\]\" is permanently enabled" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "jcqz:inst1\|B\[6\] " "Warning: LATCH primitive \"jcqz:inst1\|B\[6\]\" is permanently enabled" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "jcqz:inst1\|B\[5\] " "Warning: LATCH primitive \"jcqz:inst1\|B\[5\]\" is permanently enabled" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "jcqz:inst1\|B\[4\] " "Warning: LATCH primitive \"jcqz:inst1\|B\[4\]\" is permanently enabled" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "jcqz:inst1\|B\[3\] " "Warning: LATCH primitive \"jcqz:inst1\|B\[3\]\" is permanently enabled" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "jcqz:inst1\|B\[2\] " "Warning: LATCH primitive \"jcqz:inst1\|B\[2\]\" is permanently enabled" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "jcqz:inst1\|B\[1\] " "Warning: LATCH primitive \"jcqz:inst1\|B\[1\]\" is permanently enabled" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "jcqz:inst1\|B\[0\] " "Warning: LATCH primitive \"jcqz:inst1\|B\[0\]\" is permanently enabled" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst\|bbus\[7\] shiftlogic:inst11\|BOUT " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst\|bbus\[7\]\" to the node \"shiftlogic:inst11\|BOUT\" into an OR gate" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst\|bbus\[6\] shiftlogic:inst11\|BOUT " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst\|bbus\[6\]\" to the node \"shiftlogic:inst11\|BOUT\" into an OR gate" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst\|bbus\[5\] shiftlogic:inst11\|BOUT " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst\|bbus\[5\]\" to the node \"shiftlogic:inst11\|BOUT\" into an OR gate" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst\|bbus\[4\] shiftlogic:inst11\|BOUT " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst\|bbus\[4\]\" to the node \"shiftlogic:inst11\|BOUT\" into an OR gate" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst\|bbus\[3\] shiftlogic:inst11\|BOUT " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst\|bbus\[3\]\" to the node \"shiftlogic:inst11\|BOUT\" into an OR gate" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst\|bbus\[2\] shiftlogic:inst11\|BOUT " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst\|bbus\[2\]\" to the node \"shiftlogic:inst11\|BOUT\" into an OR gate" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst\|bbus\[1\] shiftlogic:inst11\|BOUT " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst\|bbus\[1\]\" to the node \"shiftlogic:inst11\|BOUT\" into an OR gate" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst\|bbus\[0\] shiftlogic:inst11\|BOUT " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst\|bbus\[0\]\" to the node \"shiftlogic:inst11\|BOUT\" into an OR gate" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "mux31:inst2\|output\[7\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"mux31:inst2\|output\[7\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "mux31:inst2\|output\[6\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"mux31:inst2\|output\[6\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "mux31:inst2\|output\[5\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"mux31:inst2\|output\[5\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "mux31:inst2\|output\[4\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"mux31:inst2\|output\[4\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "mux31:inst2\|output\[3\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"mux31:inst2\|output\[3\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "mux31:inst2\|output\[2\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"mux31:inst2\|output\[2\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "mux31:inst2\|output\[1\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"mux31:inst2\|output\[1\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "mux31:inst2\|output\[0\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"mux31:inst2\|output\[0\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst4\|datatri\[7\] zljcq:inst3\|jcq\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst4\|datatri\[7\]\" to the node \"zljcq:inst3\|jcq\[7\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst4\|datatri\[6\] zljcq:inst3\|jcq\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst4\|datatri\[6\]\" to the node \"zljcq:inst3\|jcq\[6\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst4\|datatri\[5\] zljcq:inst3\|jcq\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst4\|datatri\[5\]\" to the node \"zljcq:inst3\|jcq\[5\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst4\|datatri\[4\] zljcq:inst3\|jcq\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst4\|datatri\[4\]\" to the node \"zljcq:inst3\|jcq\[4\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst4\|datatri\[3\] zljcq:inst3\|jcq\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst4\|datatri\[3\]\" to the node \"zljcq:inst3\|jcq\[3\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst4\|datatri\[2\] zljcq:inst3\|jcq\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst4\|datatri\[2\]\" to the node \"zljcq:inst3\|jcq\[2\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst4\|datatri\[1\] zljcq:inst3\|jcq\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst4\|datatri\[1\]\" to the node \"zljcq:inst3\|jcq\[1\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst4\|datatri\[0\] zljcq:inst3\|jcq\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst4\|datatri\[0\]\" to the node \"zljcq:inst3\|jcq\[0\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "zlymq:inst8\|FB zlymq:inst8\|M " "Info: Duplicate LATCH primitive \"zlymq:inst8\|FB\" merged with LATCH primitive \"zlymq:inst8\|M\"" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 8 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "zlymq:inst8\|XL zlymq:inst8\|MADD\[1\] " "Info: Duplicate LATCH primitive \"zlymq:inst8\|XL\" merged with LATCH primitive \"zlymq:inst8\|MADD\[1\]\"" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 8 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|Z " "Warning: Latch ALU:inst\|Z has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zljcq:inst3\|jcq\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal zljcq:inst3\|jcq\[5\]" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|C " "Warning: Latch ALU:inst\|C has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zljcq:inst3\|jcq\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal zljcq:inst3\|jcq\[4\]" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zlymq:inst8\|LDPC " "Warning: Latch zlymq:inst8\|LDPC has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zljcq:inst3\|jcq\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal zljcq:inst3\|jcq\[7\]" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zlymq:inst8\|INPC " "Warning: Latch zlymq:inst8\|INPC has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA jcqz:inst1\|A\[7\]~15 " "Warning: Ports D and ENA on the latch are fed by the same signal jcqz:inst1\|A\[7\]~15" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|sum\[0\] " "Warning: Latch ALU:inst\|sum\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zljcq:inst3\|jcq\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal zljcq:inst3\|jcq\[5\]" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|sum\[1\] " "Warning: Latch ALU:inst\|sum\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zljcq:inst3\|jcq\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal zljcq:inst3\|jcq\[5\]" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|sum\[2\] " "Warning: Latch ALU:inst\|sum\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zljcq:inst3\|jcq\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal zljcq:inst3\|jcq\[5\]" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|sum\[3\] " "Warning: Latch ALU:inst\|sum\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zljcq:inst3\|jcq\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal zljcq:inst3\|jcq\[5\]" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|sum\[4\] " "Warning: Latch ALU:inst\|sum\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zljcq:inst3\|jcq\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal zljcq:inst3\|jcq\[5\]" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|sum\[5\] " "Warning: Latch ALU:inst\|sum\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zljcq:inst3\|jcq\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal zljcq:inst3\|jcq\[5\]" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|sum\[6\] " "Warning: Latch ALU:inst\|sum\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zljcq:inst3\|jcq\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal zljcq:inst3\|jcq\[5\]" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|sum\[7\] " "Warning: Latch ALU:inst\|sum\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zljcq:inst3\|jcq\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal zljcq:inst3\|jcq\[5\]" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zlymq:inst8\|FR " "Warning: Latch zlymq:inst8\|FR has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zljcq:inst3\|jcq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zljcq:inst3\|jcq\[1\]" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "zlymq:inst8\|FL " "Warning: Latch zlymq:inst8\|FL has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA zljcq:inst3\|jcq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal zljcq:inst3\|jcq\[1\]" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "mux31:inst2\|output\[7\]~synth " "Warning: Node \"mux31:inst2\|output\[7\]~synth\"" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "mux31:inst2\|output\[6\]~synth " "Warning: Node \"mux31:inst2\|output\[6\]~synth\"" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "mux31:inst2\|output\[5\]~synth " "Warning: Node \"mux31:inst2\|output\[5\]~synth\"" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "mux31:inst2\|output\[4\]~synth " "Warning: Node \"mux31:inst2\|output\[4\]~synth\"" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "mux31:inst2\|output\[3\]~synth " "Warning: Node \"mux31:inst2\|output\[3\]~synth\"" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "mux31:inst2\|output\[2\]~synth " "Warning: Node \"mux31:inst2\|output\[2\]~synth\"" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "mux31:inst2\|output\[1\]~synth " "Warning: Node \"mux31:inst2\|output\[1\]~synth\"" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "mux31:inst2\|output\[0\]~synth " "Warning: Node \"mux31:inst2\|output\[0\]~synth\"" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "259 " "Info: Implemented 259 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Info: Implemented 61 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Info: Implemented 189 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "310 " "Info: Peak virtual memory: 310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 21:53:23 2018 " "Info: Processing ended: Thu Jan 04 21:53:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
