

================================================================
== Vitis HLS Report for 'compute_softmax_Pipeline_VITIS_LOOP_33_2'
================================================================
* Date:           Thu Apr 24 21:21:17 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_softmax
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.019 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     209|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      54|    -|
|Register         |        -|     -|     133|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     133|     263|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U15  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln33_fu_115_p2     |         +|   0|  0|  38|          31|           1|
    |and_ln34_1_fu_206_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln34_fu_200_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln33_fu_104_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln34_1_fu_170_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln34_2_fu_182_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln34_3_fu_188_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln34_fu_164_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln34_1_fu_194_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln34_fu_176_p2      |        or|   0|  0|   2|           1|           1|
    |max_val_3_fu_212_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 209|         131|          77|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                 |   9|          2|   31|         62|
    |ap_sig_allocacmp_max_val_1_load_1  |   9|          2|   32|         64|
    |i_1_fu_46                          |   9|          2|   31|         62|
    |max_val_1_fu_42                    |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  54|         12|  128|        256|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_fu_46                         |  31|   0|   31|          0|
    |icmp_ln33_reg_242                 |   1|   0|    1|          0|
    |max_val_1_fu_42                   |  32|   0|   32|          0|
    |max_val_1_load_1_reg_251          |  32|   0|   32|          0|
    |max_val_2_reg_258                 |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 133|   0|  133|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_33_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_33_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_33_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_33_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_33_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_33_2|  return value|
|max_val               |   in|   32|     ap_none|                                   max_val|        scalar|
|in_max_idx_1          |   in|   32|     ap_none|                              in_max_idx_1|        scalar|
|vec_local_1_address0  |  out|    8|   ap_memory|                               vec_local_1|         array|
|vec_local_1_ce0       |  out|    1|   ap_memory|                               vec_local_1|         array|
|vec_local_1_q0        |   in|   32|   ap_memory|                               vec_local_1|         array|
|max_val_1_out         |  out|   32|      ap_vld|                             max_val_1_out|       pointer|
|max_val_1_out_ap_vld  |  out|    1|      ap_vld|                             max_val_1_out|       pointer|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

