set tool_name "ModelSim-Altera (SystemVerilog)"
set corner_file_list {
	{{"Slow Model"} {Lab1.svo Lab1_v.sdo}}
	{{"Fast Model"} {Lab1_fast.svo Lab1_v_fast.sdo}}
}
