0.6
2018.3
Dec  6 2018
23:39:36
/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.sim/sim_3/synth/timing/xsim/uart_receiver_tb_time_synth.v,1702115093,verilog,,/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_3/new/uart_receiver_tb.v,,baud_controller;glbl;receive_module;receiver_baud;uart_receiver,,,,,,,,
/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_3/new/uart_receiver_tb.v,1701099402,verilog,,,,uart_receiver_tb,,,,,,,,
