Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Secuencial_Nexys3/DisplayCalculadora/Tes_Arreglo_isim_beh.exe -prj /home/ise/Secuencial_Nexys3/DisplayCalculadora/Tes_Arreglo_beh.prj work.Tes_Arreglo 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 3
Turning on mult-threading, number of parallel sub-compilation jobs: 6 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Secuencial_Nexys3/DisplayCalculadora/arreglo_reg.vhd" into library work
Parsing VHDL file "/home/ise/Secuencial_Nexys3/DisplayCalculadora/Tes_Arreglo.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95304 KB
Fuse CPU Usage: 1270 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity arreglo_reg [arreglo_reg_default]
Compiling architecture behavior of entity tes_arreglo
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/ise/Secuencial_Nexys3/DisplayCalculadora/Tes_Arreglo_isim_beh.exe
Fuse Memory Usage: 527892 KB
Fuse CPU Usage: 1350 ms
GCC CPU Usage: 810 ms
