--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml NERP_demo_top.twx NERP_demo_top.ncd -o NERP_demo_top.twr
NERP_demo_top.pcf -ucf nexys3.ucf

Design file:              NERP_demo_top.ncd
Physical constraint file: NERP_demo_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1395 paths analyzed, 204 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.854ns.
--------------------------------------------------------------------------------

Paths for end point U3/vc_9 (SLICE_X16Y38.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/vc_7 (FF)
  Destination:          U3/vc_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.807ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/vc_7 to U3/vc_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DQ      Tcko                  0.408   U3/vc<7>
                                                       U3/vc_7
    SLICE_X11Y21.B2      net (fanout=75)       1.856   U3/vc<7>
    SLICE_X11Y21.B       Tilo                  0.259   vsync_OBUF
                                                       U3/_n314711
    SLICE_X17Y26.A2      net (fanout=2)        1.264   U3/_n31471
    SLICE_X17Y26.A       Tilo                  0.259   U3/Mcount_hc_val1
                                                       U3/_n3147
    SLICE_X16Y38.SR      net (fanout=3)        1.306   U3/Mcount_vc_val
    SLICE_X16Y38.CLK     Tsrck                 0.455   U3/vc<9>
                                                       U3/vc_9
    -------------------------------------------------  ---------------------------
    Total                                      5.807ns (1.381ns logic, 4.426ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/vc_3 (FF)
  Destination:          U3/vc_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.760ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.144 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/vc_3 to U3/vc_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.DQ      Tcko                  0.408   U3/vc<3>
                                                       U3/vc_3
    SLICE_X11Y21.B1      net (fanout=82)       1.809   U3/vc<3>
    SLICE_X11Y21.B       Tilo                  0.259   vsync_OBUF
                                                       U3/_n314711
    SLICE_X17Y26.A2      net (fanout=2)        1.264   U3/_n31471
    SLICE_X17Y26.A       Tilo                  0.259   U3/Mcount_hc_val1
                                                       U3/_n3147
    SLICE_X16Y38.SR      net (fanout=3)        1.306   U3/Mcount_vc_val
    SLICE_X16Y38.CLK     Tsrck                 0.455   U3/vc<9>
                                                       U3/vc_9
    -------------------------------------------------  ---------------------------
    Total                                      5.760ns (1.381ns logic, 4.379ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/vc_5 (FF)
  Destination:          U3/vc_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.701ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/vc_5 to U3/vc_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.408   U3/vc<7>
                                                       U3/vc_5
    SLICE_X11Y21.B5      net (fanout=75)       1.750   U3/vc<5>
    SLICE_X11Y21.B       Tilo                  0.259   vsync_OBUF
                                                       U3/_n314711
    SLICE_X17Y26.A2      net (fanout=2)        1.264   U3/_n31471
    SLICE_X17Y26.A       Tilo                  0.259   U3/Mcount_hc_val1
                                                       U3/_n3147
    SLICE_X16Y38.SR      net (fanout=3)        1.306   U3/Mcount_vc_val
    SLICE_X16Y38.CLK     Tsrck                 0.455   U3/vc<9>
                                                       U3/vc_9
    -------------------------------------------------  ---------------------------
    Total                                      5.701ns (1.381ns logic, 4.320ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point U3/vc_8 (SLICE_X16Y38.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/vc_7 (FF)
  Destination:          U3/vc_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.796ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/vc_7 to U3/vc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DQ      Tcko                  0.408   U3/vc<7>
                                                       U3/vc_7
    SLICE_X11Y21.B2      net (fanout=75)       1.856   U3/vc<7>
    SLICE_X11Y21.B       Tilo                  0.259   vsync_OBUF
                                                       U3/_n314711
    SLICE_X17Y26.A2      net (fanout=2)        1.264   U3/_n31471
    SLICE_X17Y26.A       Tilo                  0.259   U3/Mcount_hc_val1
                                                       U3/_n3147
    SLICE_X16Y38.SR      net (fanout=3)        1.306   U3/Mcount_vc_val
    SLICE_X16Y38.CLK     Tsrck                 0.444   U3/vc<9>
                                                       U3/vc_8
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (1.370ns logic, 4.426ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/vc_3 (FF)
  Destination:          U3/vc_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.749ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.144 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/vc_3 to U3/vc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.DQ      Tcko                  0.408   U3/vc<3>
                                                       U3/vc_3
    SLICE_X11Y21.B1      net (fanout=82)       1.809   U3/vc<3>
    SLICE_X11Y21.B       Tilo                  0.259   vsync_OBUF
                                                       U3/_n314711
    SLICE_X17Y26.A2      net (fanout=2)        1.264   U3/_n31471
    SLICE_X17Y26.A       Tilo                  0.259   U3/Mcount_hc_val1
                                                       U3/_n3147
    SLICE_X16Y38.SR      net (fanout=3)        1.306   U3/Mcount_vc_val
    SLICE_X16Y38.CLK     Tsrck                 0.444   U3/vc<9>
                                                       U3/vc_8
    -------------------------------------------------  ---------------------------
    Total                                      5.749ns (1.370ns logic, 4.379ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/vc_5 (FF)
  Destination:          U3/vc_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.690ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/vc_5 to U3/vc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.408   U3/vc<7>
                                                       U3/vc_5
    SLICE_X11Y21.B5      net (fanout=75)       1.750   U3/vc<5>
    SLICE_X11Y21.B       Tilo                  0.259   vsync_OBUF
                                                       U3/_n314711
    SLICE_X17Y26.A2      net (fanout=2)        1.264   U3/_n31471
    SLICE_X17Y26.A       Tilo                  0.259   U3/Mcount_hc_val1
                                                       U3/_n3147
    SLICE_X16Y38.SR      net (fanout=3)        1.306   U3/Mcount_vc_val
    SLICE_X16Y38.CLK     Tsrck                 0.444   U3/vc<9>
                                                       U3/vc_8
    -------------------------------------------------  ---------------------------
    Total                                      5.690ns (1.370ns logic, 4.320ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point U3/vc_5 (SLICE_X16Y37.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/vc_7 (FF)
  Destination:          U3/vc_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.647ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/vc_7 to U3/vc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DQ      Tcko                  0.408   U3/vc<7>
                                                       U3/vc_7
    SLICE_X11Y21.B2      net (fanout=75)       1.856   U3/vc<7>
    SLICE_X11Y21.B       Tilo                  0.259   vsync_OBUF
                                                       U3/_n314711
    SLICE_X17Y26.A2      net (fanout=2)        1.264   U3/_n31471
    SLICE_X17Y26.A       Tilo                  0.259   U3/Mcount_hc_val1
                                                       U3/_n3147
    SLICE_X16Y37.SR      net (fanout=3)        1.146   U3/Mcount_vc_val
    SLICE_X16Y37.CLK     Tsrck                 0.455   U3/vc<7>
                                                       U3/vc_5
    -------------------------------------------------  ---------------------------
    Total                                      5.647ns (1.381ns logic, 4.266ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/vc_3 (FF)
  Destination:          U3/vc_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.600ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/vc_3 to U3/vc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.DQ      Tcko                  0.408   U3/vc<3>
                                                       U3/vc_3
    SLICE_X11Y21.B1      net (fanout=82)       1.809   U3/vc<3>
    SLICE_X11Y21.B       Tilo                  0.259   vsync_OBUF
                                                       U3/_n314711
    SLICE_X17Y26.A2      net (fanout=2)        1.264   U3/_n31471
    SLICE_X17Y26.A       Tilo                  0.259   U3/Mcount_hc_val1
                                                       U3/_n3147
    SLICE_X16Y37.SR      net (fanout=3)        1.146   U3/Mcount_vc_val
    SLICE_X16Y37.CLK     Tsrck                 0.455   U3/vc<7>
                                                       U3/vc_5
    -------------------------------------------------  ---------------------------
    Total                                      5.600ns (1.381ns logic, 4.219ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/vc_5 (FF)
  Destination:          U3/vc_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.541ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/vc_5 to U3/vc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.408   U3/vc<7>
                                                       U3/vc_5
    SLICE_X11Y21.B5      net (fanout=75)       1.750   U3/vc<5>
    SLICE_X11Y21.B       Tilo                  0.259   vsync_OBUF
                                                       U3/_n314711
    SLICE_X17Y26.A2      net (fanout=2)        1.264   U3/_n31471
    SLICE_X17Y26.A       Tilo                  0.259   U3/Mcount_hc_val1
                                                       U3/_n3147
    SLICE_X16Y37.SR      net (fanout=3)        1.146   U3/Mcount_vc_val
    SLICE_X16Y37.CLK     Tsrck                 0.455   U3/vc<7>
                                                       U3/vc_5
    -------------------------------------------------  ---------------------------
    Total                                      5.541ns (1.381ns logic, 4.160ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1/game (SLICE_X27Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/game (FF)
  Destination:          U1/game (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/game to U1/game
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y40.AQ      Tcko                  0.198   U1/game
                                                       U1/game
    SLICE_X27Y40.A6      net (fanout=2)        0.027   U1/game
    SLICE_X27Y40.CLK     Tah         (-Th)    -0.215   U1/game
                                                       U1/game_INV_2_o1_INV_0
                                                       U1/game
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point U1/q_0 (SLICE_X25Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/q_0 (FF)
  Destination:          U1/q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/q_0 to U1/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y19.AQ      Tcko                  0.198   U1/q<1>
                                                       U1/q_0
    SLICE_X25Y19.A6      net (fanout=3)        0.033   U1/q<0>
    SLICE_X25Y19.CLK     Tah         (-Th)    -0.215   U1/q<1>
                                                       U1/Mcount_q_xor<0>11_INV_0
                                                       U1/q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point U3/gameover (SLICE_X11Y51.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/gameover (FF)
  Destination:          U3/gameover (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/gameover to U3/gameover
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.BQ      Tcko                  0.198   U3/gameover
                                                       U3/gameover
    SLICE_X11Y51.B5      net (fanout=4)        0.076   U3/gameover
    SLICE_X11Y51.CLK     Tah         (-Th)    -0.215   U3/gameover
                                                       U3/gameover_glue_set
                                                       U3/gameover
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.413ns logic, 0.076ns route)
                                                       (84.5% logic, 15.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U3/hc<3>/CLK
  Logical resource: U3/hc_0/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U3/hc<3>/CLK
  Logical resource: U3/hc_1/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.854|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1395 paths, 0 nets, and 149 connections

Design statistics:
   Minimum period:   5.854ns{1}   (Maximum frequency: 170.823MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 24 16:16:29 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 193 MB



