// Seed: 1237665737
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    output uwire id_2
);
  assign id_2 = ~id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd26,
    parameter id_17 = 32'd40
) (
    input uwire id_0,
    output uwire id_1,
    input wor id_2,
    input uwire id_3,
    output wor id_4,
    output uwire id_5,
    output tri id_6,
    input supply0 id_7,
    input tri id_8,
    input tri id_9,
    input supply1 id_10,
    output wire id_11,
    output wire _id_12,
    inout tri1 id_13,
    input uwire id_14
    , id_19,
    input supply1 id_15,
    input wand id_16,
    input wire _id_17
);
  parameter id_20 = 1;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_6
  );
  logic [id_17  |  id_12 : -1] id_21;
  ;
endmodule
