$date
	Sat Jul  5 13:43:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux16 $end
$var wire 16 ! output_out [15:0] $end
$var reg 16 " input_a [15:0] $end
$var reg 16 # input_b [15:0] $end
$var reg 1 $ input_sel $end
$scope module dut $end
$var wire 16 % a [15:0] $end
$var wire 16 & b [15:0] $end
$var wire 1 $ sel $end
$var wire 16 ' out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b1111111111111111 &
b0 %
0$
b1111111111111111 #
b0 "
b0 !
$end
#100
b1001000110100 !
b1001000110100 '
b1010101111001101 #
b1010101111001101 &
b1001000110100 "
b1001000110100 %
#5100
b101011001111000 !
b101011001111000 '
b1110111111111110 #
b1110111111111110 &
b101011001111000 "
b101011001111000 %
#10100
b1111111111111111 !
b1111111111111111 '
b0 #
b0 &
b1111111111111111 "
b1111111111111111 %
#15100
b0 !
b0 '
b1111111111111111 #
b1111111111111111 &
b0 "
b0 %
#30100
b1010101111001101 !
b1010101111001101 '
b1010101111001101 #
b1010101111001101 &
b1001000110100 "
b1001000110100 %
1$
#35100
b1110111111111110 !
b1110111111111110 '
b1110111111111110 #
b1110111111111110 &
b101011001111000 "
b101011001111000 %
#40100
b0 !
b0 '
b0 #
b0 &
b1111111111111111 "
b1111111111111111 %
#45100
b1111111111111111 !
b1111111111111111 '
b1111111111111111 #
b1111111111111111 &
b0 "
b0 %
#50100
