#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Nov 16 01:08:58 2024
# Process ID: 1454389
# Current directory: /home/parallels/A7T100_Vivado/A7T100_Vivado.runs/impl_1
# Command line: vivado -log Ece253_BlockDesign_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Ece253_BlockDesign_wrapper.tcl -notrace
# Log file: /home/parallels/A7T100_Vivado/A7T100_Vivado.runs/impl_1/Ece253_BlockDesign_wrapper.vdi
# Journal file: /home/parallels/A7T100_Vivado/A7T100_Vivado.runs/impl_1/vivado.jou
# Running On: vivado-aarch64, OS: Linux, CPU Frequency: , CPU Physical cores: 1, Host memory: 12511 MB
#-----------------------------------------------------------
source Ece253_BlockDesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/parallels/A7T100_Vivado/lab_files_2024/vivado/seven/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top Ece253_BlockDesign_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_axi_gpio_0_1/Ece253_BlockDesign_axi_gpio_0_1.dcp' for cell 'Ece253_BlockDesign_i/axi_gpio_btn'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_axi_gpio_0_0/Ece253_BlockDesign_axi_gpio_0_0.dcp' for cell 'Ece253_BlockDesign_i/axi_gpio_led'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_axi_timer_0_0/Ece253_BlockDesign_axi_timer_0_0.dcp' for cell 'Ece253_BlockDesign_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_axi_timer_1_0/Ece253_BlockDesign_axi_timer_1_0.dcp' for cell 'Ece253_BlockDesign_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_mdm_1_0/Ece253_BlockDesign_mdm_1_0.dcp' for cell 'Ece253_BlockDesign_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_microblaze_0_0/Ece253_BlockDesign_microblaze_0_0.dcp' for cell 'Ece253_BlockDesign_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_microblaze_0_axi_intc_0/Ece253_BlockDesign_microblaze_0_axi_intc_0.dcp' for cell 'Ece253_BlockDesign_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_mig_7series_0_0/Ece253_BlockDesign_mig_7series_0_0.dcp' for cell 'Ece253_BlockDesign_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_rst_mig_7series_0_100M_0/Ece253_BlockDesign_rst_mig_7series_0_100M_0.dcp' for cell 'Ece253_BlockDesign_i/rst_mig_7series_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_sevenSeg_0_0/Ece253_BlockDesign_sevenSeg_0_0.dcp' for cell 'Ece253_BlockDesign_i/sevenSeg_0'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_smartconnect_0_1/Ece253_BlockDesign_smartconnect_0_1.dcp' for cell 'Ece253_BlockDesign_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_xbar_0/Ece253_BlockDesign_xbar_0.dcp' for cell 'Ece253_BlockDesign_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_dlmb_bram_if_cntlr_0/Ece253_BlockDesign_dlmb_bram_if_cntlr_0.dcp' for cell 'Ece253_BlockDesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_dlmb_v10_0/Ece253_BlockDesign_dlmb_v10_0.dcp' for cell 'Ece253_BlockDesign_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_ilmb_bram_if_cntlr_0/Ece253_BlockDesign_ilmb_bram_if_cntlr_0.dcp' for cell 'Ece253_BlockDesign_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_ilmb_v10_0/Ece253_BlockDesign_ilmb_v10_0.dcp' for cell 'Ece253_BlockDesign_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_lmb_bram_0/Ece253_BlockDesign_lmb_bram_0.dcp' for cell 'Ece253_BlockDesign_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3162.461 ; gain = 0.062 ; free physical = 3164 ; free virtual = 6864
INFO: [Netlist 29-17] Analyzing 1113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_mig_7series_0_0/Ece253_BlockDesign_mig_7series_0_0/user_design/constraints/Ece253_BlockDesign_mig_7series_0_0.xdc] for cell 'Ece253_BlockDesign_i/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: Ece253_BlockDesign_i/mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_mig_7series_0_0/Ece253_BlockDesign_mig_7series_0_0/user_design/constraints/Ece253_BlockDesign_mig_7series_0_0.xdc:41]
Finished Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_mig_7series_0_0/Ece253_BlockDesign_mig_7series_0_0/user_design/constraints/Ece253_BlockDesign_mig_7series_0_0.xdc] for cell 'Ece253_BlockDesign_i/mig_7series_0'
Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_microblaze_0_0/Ece253_BlockDesign_microblaze_0_0.xdc] for cell 'Ece253_BlockDesign_i/microblaze_0/U0'
Finished Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_microblaze_0_0/Ece253_BlockDesign_microblaze_0_0.xdc] for cell 'Ece253_BlockDesign_i/microblaze_0/U0'
Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_microblaze_0_axi_intc_0/Ece253_BlockDesign_microblaze_0_axi_intc_0.xdc] for cell 'Ece253_BlockDesign_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_microblaze_0_axi_intc_0/Ece253_BlockDesign_microblaze_0_axi_intc_0.xdc] for cell 'Ece253_BlockDesign_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_rst_mig_7series_0_100M_0/Ece253_BlockDesign_rst_mig_7series_0_100M_0_board.xdc] for cell 'Ece253_BlockDesign_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_rst_mig_7series_0_100M_0/Ece253_BlockDesign_rst_mig_7series_0_100M_0_board.xdc] for cell 'Ece253_BlockDesign_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_rst_mig_7series_0_100M_0/Ece253_BlockDesign_rst_mig_7series_0_100M_0.xdc] for cell 'Ece253_BlockDesign_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_rst_mig_7series_0_100M_0/Ece253_BlockDesign_rst_mig_7series_0_100M_0.xdc] for cell 'Ece253_BlockDesign_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_smartconnect_0_1/bd_0/ip/ip_1/bd_04a4_psr_aclk_0_board.xdc] for cell 'Ece253_BlockDesign_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_smartconnect_0_1/bd_0/ip/ip_1/bd_04a4_psr_aclk_0_board.xdc] for cell 'Ece253_BlockDesign_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_smartconnect_0_1/bd_0/ip/ip_1/bd_04a4_psr_aclk_0.xdc] for cell 'Ece253_BlockDesign_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_smartconnect_0_1/bd_0/ip/ip_1/bd_04a4_psr_aclk_0.xdc] for cell 'Ece253_BlockDesign_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_axi_timer_0_0/Ece253_BlockDesign_axi_timer_0_0.xdc] for cell 'Ece253_BlockDesign_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_axi_timer_0_0/Ece253_BlockDesign_axi_timer_0_0.xdc] for cell 'Ece253_BlockDesign_i/axi_timer_0/U0'
Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_axi_timer_1_0/Ece253_BlockDesign_axi_timer_1_0.xdc] for cell 'Ece253_BlockDesign_i/axi_timer_1/U0'
Finished Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_axi_timer_1_0/Ece253_BlockDesign_axi_timer_1_0.xdc] for cell 'Ece253_BlockDesign_i/axi_timer_1/U0'
Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_axi_gpio_0_0/Ece253_BlockDesign_axi_gpio_0_0_board.xdc] for cell 'Ece253_BlockDesign_i/axi_gpio_led/U0'
Finished Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_axi_gpio_0_0/Ece253_BlockDesign_axi_gpio_0_0_board.xdc] for cell 'Ece253_BlockDesign_i/axi_gpio_led/U0'
Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_axi_gpio_0_0/Ece253_BlockDesign_axi_gpio_0_0.xdc] for cell 'Ece253_BlockDesign_i/axi_gpio_led/U0'
Finished Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_axi_gpio_0_0/Ece253_BlockDesign_axi_gpio_0_0.xdc] for cell 'Ece253_BlockDesign_i/axi_gpio_led/U0'
Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_axi_gpio_0_1/Ece253_BlockDesign_axi_gpio_0_1_board.xdc] for cell 'Ece253_BlockDesign_i/axi_gpio_btn/U0'
Finished Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_axi_gpio_0_1/Ece253_BlockDesign_axi_gpio_0_1_board.xdc] for cell 'Ece253_BlockDesign_i/axi_gpio_btn/U0'
Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_axi_gpio_0_1/Ece253_BlockDesign_axi_gpio_0_1.xdc] for cell 'Ece253_BlockDesign_i/axi_gpio_btn/U0'
Finished Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_axi_gpio_0_1/Ece253_BlockDesign_axi_gpio_0_1.xdc] for cell 'Ece253_BlockDesign_i/axi_gpio_btn/U0'
Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.srcs/constrs_1/imports/lab_files_2024/Nexys4_Handout_2022.xdc]
Finished Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.srcs/constrs_1/imports/lab_files_2024/Nexys4_Handout_2022.xdc]
Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_microblaze_0_axi_intc_0/Ece253_BlockDesign_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Ece253_BlockDesign_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_microblaze_0_axi_intc_0/Ece253_BlockDesign_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Ece253_BlockDesign_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_mdm_1_0/Ece253_BlockDesign_mdm_1_0.xdc] for cell 'Ece253_BlockDesign_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_mdm_1_0/Ece253_BlockDesign_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_mdm_1_0/Ece253_BlockDesign_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3468.523 ; gain = 279.848 ; free physical = 2525 ; free virtual = 6246
Finished Parsing XDC File [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_mdm_1_0/Ece253_BlockDesign_mdm_1_0.xdc] for cell 'Ece253_BlockDesign_i/mdm_1/U0'
INFO: [Project 1-1714] 47 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Ece253_BlockDesign_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3495.723 ; gain = 0.000 ; free physical = 2497 ; free virtual = 6220
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 403 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 33 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 280 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 7 instances

32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3495.723 ; gain = 374.312 ; free physical = 2497 ; free virtual = 6220
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3503.699 ; gain = 7.977 ; free physical = 2497 ; free virtual = 6222

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 232033a0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3516.758 ; gain = 13.039 ; free physical = 2459 ; free virtual = 6185

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter Ece253_BlockDesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance Ece253_BlockDesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter Ece253_BlockDesign_i/microblaze_0/U0/MicroBlaze_Core_I/Using_FPGA.Native_i_1__1 into driver instance Ece253_BlockDesign_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready_INST_0, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_wrdata_en_i_1 into driver instance Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_wrdata_en_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_1 into driver instance Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_2__0, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_2__1, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_2__2, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_i_1__3 into driver instance Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_i_2__3, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_i_1__4 into driver instance Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_i_2__4, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_i_1__5 into driver instance Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_i_2__5, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_i_1__6 into driver instance Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_i_2__6, which resulted in an inversion of 13 pins
INFO: [Opt 31-138] Pushed 24 inverter(s) to 111 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 26dce4962

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3776.473 ; gain = 0.793 ; free physical = 2238 ; free virtual = 5962
INFO: [Opt 31-389] Phase Retarget created 262 cells and removed 415 cells
INFO: [Opt 31-1021] In phase Retarget, 62 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 15 load pin(s).
Phase 2 Constant propagation | Checksum: 1aa3402f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3776.555 ; gain = 0.875 ; free physical = 2241 ; free virtual = 5965
INFO: [Opt 31-389] Phase Constant propagation created 389 cells and removed 1227 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20bf68ea9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3776.750 ; gain = 1.070 ; free physical = 2250 ; free virtual = 5974
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 950 cells
INFO: [Opt 31-1021] In phase Sweep, 61 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Ece253_BlockDesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 42 load(s) on clock net Ece253_BlockDesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 29b7c9032

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3776.910 ; gain = 1.230 ; free physical = 2248 ; free virtual = 5972
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 29b7c9032

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3776.941 ; gain = 1.262 ; free physical = 2248 ; free virtual = 5972
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter Ece253_BlockDesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/MEM_Sel_MEM_Res_I_i_1 into driver instance Ece253_BlockDesign_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/MEM_Sel_MEM_Res_I_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/r_rlast_i_1 into driver instance Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/r_ignore_end_r_i_3, which resulted in an inversion of 3 pins
Phase 6 Post Processing Netlist | Checksum: 1febba1f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3776.961 ; gain = 1.281 ; free physical = 2248 ; free virtual = 5972
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 37 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             262  |             415  |                                             62  |
|  Constant propagation         |             389  |            1227  |                                             49  |
|  Sweep                        |              16  |             950  |                                             61  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                             37  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3777.016 ; gain = 0.027 ; free physical = 2248 ; free virtual = 5973
Ending Logic Optimization Task | Checksum: 19d975288

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3777.016 ; gain = 1.336 ; free physical = 2248 ; free virtual = 5973

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 67 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 11 Total Ports: 134
Ending PowerOpt Patch Enables Task | Checksum: 1e0dd4c0b

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2246 ; free virtual = 5978
Ending Power Optimization Task | Checksum: 1e0dd4c0b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4069.645 ; gain = 292.598 ; free physical = 2257 ; free virtual = 5989

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1fa553721

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2262 ; free virtual = 5994
Ending Final Cleanup Task | Checksum: 1fa553721

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2265 ; free virtual = 5997

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2265 ; free virtual = 5997
Ending Netlist Obfuscation Task | Checksum: 1fa553721

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2265 ; free virtual = 5997
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 4069.645 ; gain = 573.922 ; free physical = 2265 ; free virtual = 5997
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2268 ; free virtual = 6006
INFO: [Common 17-1381] The checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.runs/impl_1/Ece253_BlockDesign_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Ece253_BlockDesign_wrapper_drc_opted.rpt -pb Ece253_BlockDesign_wrapper_drc_opted.pb -rpx Ece253_BlockDesign_wrapper_drc_opted.rpx
Command: report_drc -file Ece253_BlockDesign_wrapper_drc_opted.rpt -pb Ece253_BlockDesign_wrapper_drc_opted.pb -rpx Ece253_BlockDesign_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/parallels/A7T100_Vivado/A7T100_Vivado.runs/impl_1/Ece253_BlockDesign_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2183 ; free virtual = 5926
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e4af4821

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2183 ; free virtual = 5926
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2183 ; free virtual = 5926

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 118884018

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2202 ; free virtual = 5949

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2401d70f1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2166 ; free virtual = 5915

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2401d70f1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2166 ; free virtual = 5915
Phase 1 Placer Initialization | Checksum: 2401d70f1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2166 ; free virtual = 5916

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 216c7f34b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2151 ; free virtual = 5900

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2aab54c82

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2150 ; free virtual = 5900

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2aab54c82

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2150 ; free virtual = 5900

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 951 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 421 nets or LUTs. Breaked 0 LUT, combined 421 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2164 ; free virtual = 5918

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            421  |                   421  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            421  |                   421  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 16e98f156

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2162 ; free virtual = 5916
Phase 2.4 Global Placement Core | Checksum: 1d0c169c0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2159 ; free virtual = 5913
Phase 2 Global Placement | Checksum: 1d0c169c0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2159 ; free virtual = 5913

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1eeb64e57

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2161 ; free virtual = 5915

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 108f96ab2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2160 ; free virtual = 5914

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10812d546

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2160 ; free virtual = 5914

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13c6ec71d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2160 ; free virtual = 5914

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 199c8f38f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2174 ; free virtual = 5928

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1977ccb5f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2166 ; free virtual = 5920

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ac88c32f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2165 ; free virtual = 5920

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11e7df587

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2164 ; free virtual = 5918
Phase 3 Detail Placement | Checksum: 11e7df587

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2165 ; free virtual = 5919

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 162791417

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.196 | TNS=-0.196 |
Phase 1 Physical Synthesis Initialization | Checksum: c88e7320

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2146 ; free virtual = 5900
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 10d416412

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2146 ; free virtual = 5900
Phase 4.1.1.1 BUFG Insertion | Checksum: 162791417

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2146 ; free virtual = 5900

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.303. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: db9c0e54

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2142 ; free virtual = 5897

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2142 ; free virtual = 5897
Phase 4.1 Post Commit Optimization | Checksum: db9c0e54

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2142 ; free virtual = 5897

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: db9c0e54

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2142 ; free virtual = 5897

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: db9c0e54

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2142 ; free virtual = 5897
Phase 4.3 Placer Reporting | Checksum: db9c0e54

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2142 ; free virtual = 5897

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2142 ; free virtual = 5897

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2142 ; free virtual = 5897
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f45570a5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2142 ; free virtual = 5897
Ending Placer Task | Checksum: ed358b1c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2142 ; free virtual = 5897
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2171 ; free virtual = 5926
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2106 ; free virtual = 5899
INFO: [Common 17-1381] The checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.runs/impl_1/Ece253_BlockDesign_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Ece253_BlockDesign_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2099 ; free virtual = 5865
INFO: [runtcl-4] Executing : report_utilization -file Ece253_BlockDesign_wrapper_utilization_placed.rpt -pb Ece253_BlockDesign_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Ece253_BlockDesign_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2107 ; free virtual = 5873
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 2064 ; free virtual = 5869
INFO: [Common 17-1381] The checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.runs/impl_1/Ece253_BlockDesign_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8c7143b0 ConstDB: 0 ShapeSum: 60c4476c RouteDB: 0
Post Restoration Checksum: NetGraph: 4013af4b NumContArr: 9c2b377a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: dc3ee6c5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 1961 ; free virtual = 5739

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: dc3ee6c5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 1945 ; free virtual = 5725

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: dc3ee6c5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 1945 ; free virtual = 5725
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: b0ba4209

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 1888 ; free virtual = 5669
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.469  | TNS=0.000  | WHS=-0.307 | THS=-514.732|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00365583 %
  Global Horizontal Routing Utilization  = 0.00383632 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19281
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19279
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: fa283d7b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 1899 ; free virtual = 5680

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: fa283d7b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 4069.645 ; gain = 0.000 ; free physical = 1899 ; free virtual = 5680
Phase 3 Initial Routing | Checksum: 22423db91

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 4162.809 ; gain = 93.164 ; free physical = 1857 ; free virtual = 5637

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2204
 Number of Nodes with overlaps = 309
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.444  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 264177c98

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 4162.809 ; gain = 93.164 ; free physical = 1906 ; free virtual = 5689

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.444  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2316829b6

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 4162.809 ; gain = 93.164 ; free physical = 1909 ; free virtual = 5692
Phase 4 Rip-up And Reroute | Checksum: 2316829b6

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 4162.809 ; gain = 93.164 ; free physical = 1909 ; free virtual = 5692

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d5b38251

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 4162.809 ; gain = 93.164 ; free physical = 1912 ; free virtual = 5695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.444  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d5b38251

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 4162.809 ; gain = 93.164 ; free physical = 1912 ; free virtual = 5695

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d5b38251

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 4162.809 ; gain = 93.164 ; free physical = 1912 ; free virtual = 5695
Phase 5 Delay and Skew Optimization | Checksum: 1d5b38251

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 4162.809 ; gain = 93.164 ; free physical = 1912 ; free virtual = 5695

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c6b41c25

Time (s): cpu = 00:01:14 ; elapsed = 00:00:48 . Memory (MB): peak = 4162.809 ; gain = 93.164 ; free physical = 1914 ; free virtual = 5697
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.444  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19a4444f0

Time (s): cpu = 00:01:14 ; elapsed = 00:00:48 . Memory (MB): peak = 4162.809 ; gain = 93.164 ; free physical = 1914 ; free virtual = 5697
Phase 6 Post Hold Fix | Checksum: 19a4444f0

Time (s): cpu = 00:01:14 ; elapsed = 00:00:48 . Memory (MB): peak = 4162.809 ; gain = 93.164 ; free physical = 1914 ; free virtual = 5697

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.50681 %
  Global Horizontal Routing Utilization  = 5.26272 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e4e1c007

Time (s): cpu = 00:01:14 ; elapsed = 00:00:48 . Memory (MB): peak = 4162.809 ; gain = 93.164 ; free physical = 1911 ; free virtual = 5694

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e4e1c007

Time (s): cpu = 00:01:14 ; elapsed = 00:00:48 . Memory (MB): peak = 4162.809 ; gain = 93.164 ; free physical = 1911 ; free virtual = 5694

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19bc8289f

Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 4162.973 ; gain = 93.328 ; free physical = 1915 ; free virtual = 5698

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.444  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19bc8289f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:50 . Memory (MB): peak = 4162.973 ; gain = 93.328 ; free physical = 1917 ; free virtual = 5700
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:18 ; elapsed = 00:00:50 . Memory (MB): peak = 4162.973 ; gain = 93.328 ; free physical = 1947 ; free virtual = 5730

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:53 . Memory (MB): peak = 4162.973 ; gain = 93.328 ; free physical = 1947 ; free virtual = 5730
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4181.773 ; gain = 10.797 ; free physical = 1874 ; free virtual = 5701
INFO: [Common 17-1381] The checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.runs/impl_1/Ece253_BlockDesign_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Ece253_BlockDesign_wrapper_drc_routed.rpt -pb Ece253_BlockDesign_wrapper_drc_routed.pb -rpx Ece253_BlockDesign_wrapper_drc_routed.rpx
Command: report_drc -file Ece253_BlockDesign_wrapper_drc_routed.rpt -pb Ece253_BlockDesign_wrapper_drc_routed.pb -rpx Ece253_BlockDesign_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/parallels/A7T100_Vivado/A7T100_Vivado.runs/impl_1/Ece253_BlockDesign_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Ece253_BlockDesign_wrapper_methodology_drc_routed.rpt -pb Ece253_BlockDesign_wrapper_methodology_drc_routed.pb -rpx Ece253_BlockDesign_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Ece253_BlockDesign_wrapper_methodology_drc_routed.rpt -pb Ece253_BlockDesign_wrapper_methodology_drc_routed.pb -rpx Ece253_BlockDesign_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/parallels/A7T100_Vivado/A7T100_Vivado.runs/impl_1/Ece253_BlockDesign_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Ece253_BlockDesign_wrapper_power_routed.rpt -pb Ece253_BlockDesign_wrapper_power_summary_routed.pb -rpx Ece253_BlockDesign_wrapper_power_routed.rpx
Command: report_power -file Ece253_BlockDesign_wrapper_power_routed.rpt -pb Ece253_BlockDesign_wrapper_power_summary_routed.pb -rpx Ece253_BlockDesign_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
154 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Ece253_BlockDesign_wrapper_route_status.rpt -pb Ece253_BlockDesign_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Ece253_BlockDesign_wrapper_timing_summary_routed.rpt -pb Ece253_BlockDesign_wrapper_timing_summary_routed.pb -rpx Ece253_BlockDesign_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Ece253_BlockDesign_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Ece253_BlockDesign_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Ece253_BlockDesign_wrapper_bus_skew_routed.rpt -pb Ece253_BlockDesign_wrapper_bus_skew_routed.pb -rpx Ece253_BlockDesign_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-167] Found XPM memory block Ece253_BlockDesign_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Ece253_BlockDesign_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Ece253_BlockDesign_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Ece253_BlockDesign_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Ece253_BlockDesign_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Ece253_BlockDesign_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Ece253_BlockDesign_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Ece253_BlockDesign_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Ece253_BlockDesign_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Ece253_BlockDesign_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Ece253_BlockDesign_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Ece253_BlockDesign_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Ece253_BlockDesign_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Ece253_BlockDesign_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Ece253_BlockDesign_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Ece253_BlockDesign_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Ece253_BlockDesign_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Ece253_BlockDesign_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Ece253_BlockDesign_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Ece253_BlockDesign_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Ece253_BlockDesign_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Ece253_BlockDesign_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Ece253_BlockDesign_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Ece253_BlockDesign_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Ece253_BlockDesign_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Ece253_BlockDesign_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Ece253_BlockDesign_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Ece253_BlockDesign_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force Ece253_BlockDesign_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out on the Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of Ece253_BlockDesign_i/mig_7series_0/u_Ece253_BlockDesign_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Ece253_BlockDesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 4638.051 ; gain = 321.695 ; free physical = 1764 ; free virtual = 5592
INFO: [Common 17-206] Exiting Vivado at Sat Nov 16 01:12:15 2024...
