--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_21A.twx cnc2_21A.ncd -o cnc2_21A.twr cnc2_21A.pcf -ucf cnc2_21A.ucf

Design file:              cnc2_21A.ncd
Physical constraint file: cnc2_21A.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 432119496 paths analyzed, 13718 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.920ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317 (SLICE_X4Y11.B3), 374690 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.902ns (Levels of Logic = 10)
  Clock Path Skew:      0.017ns (0.701 - 0.684)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y58.BMUX    Tshcko                0.461   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_7
    SLICE_X12Y58.D2      net (fanout=2)        1.719   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
    SLICE_X12Y58.COUT    Topcyd                0.261   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Posedge_Count<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.DMUX    Tcind                 0.302   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y60.A2       net (fanout=6)        1.161   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X8Y60.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.AMUX     Tcina                 0.212   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_41
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.B3      net (fanout=45)       1.574   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.BMUX    Topbb                 0.368   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X14Y49.C4      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<5>
    SLICE_X14Y49.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<2>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X9Y3.A5        net (fanout=179)      4.608   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.A         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<322>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_12
    SLICE_X4Y11.B3       net (fanout=9)        1.519   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X4Y11.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<319>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT201
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317
    -------------------------------------------------  ---------------------------
    Total                                     14.902ns (3.131ns logic, 11.771ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.898ns (Levels of Logic = 10)
  Clock Path Skew:      0.017ns (0.701 - 0.684)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y58.BMUX    Tshcko                0.461   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_7
    SLICE_X12Y58.D2      net (fanout=2)        1.719   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
    SLICE_X12Y58.COUT    Topcyd                0.261   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Posedge_Count<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.DMUX    Tcind                 0.302   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y60.A2       net (fanout=6)        1.161   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X8Y60.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.AMUX     Tcina                 0.212   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_41
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.B3      net (fanout=45)       1.574   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.BMUX    Topbb                 0.368   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X14Y49.C4      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<5>
    SLICE_X14Y49.COUT    Topcyc                0.291   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi2
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X9Y3.A5        net (fanout=179)      4.608   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.A         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<322>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_12
    SLICE_X4Y11.B3       net (fanout=9)        1.519   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X4Y11.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<319>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT201
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317
    -------------------------------------------------  ---------------------------
    Total                                     14.898ns (3.127ns logic, 11.771ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.895ns (Levels of Logic = 10)
  Clock Path Skew:      0.017ns (0.701 - 0.684)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y58.BMUX    Tshcko                0.461   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_7
    SLICE_X12Y58.D2      net (fanout=2)        1.719   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
    SLICE_X12Y58.COUT    Topcyd                0.261   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Posedge_Count<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.DMUX    Tcind                 0.302   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y60.A2       net (fanout=6)        1.161   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X8Y60.COUT     Topcya                0.379   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.AMUX     Tcina                 0.212   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_41
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.B3      net (fanout=45)       1.574   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.BMUX    Topbb                 0.368   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X14Y49.C4      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<5>
    SLICE_X14Y49.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<2>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X9Y3.A5        net (fanout=179)      4.608   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.A         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<322>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_12
    SLICE_X4Y11.B3       net (fanout=9)        1.519   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X4Y11.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<319>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT201
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317
    -------------------------------------------------  ---------------------------
    Total                                     14.895ns (3.124ns logic, 11.771ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_368 (SLICE_X3Y8.D2), 374690 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_368 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.878ns (Levels of Logic = 10)
  Clock Path Skew:      0.016ns (0.700 - 0.684)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_368
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y58.BMUX    Tshcko                0.461   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_7
    SLICE_X12Y58.D2      net (fanout=2)        1.719   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
    SLICE_X12Y58.COUT    Topcyd                0.261   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Posedge_Count<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.DMUX    Tcind                 0.302   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y60.A2       net (fanout=6)        1.161   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X8Y60.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.AMUX     Tcina                 0.212   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_41
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.B3      net (fanout=45)       1.574   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.BMUX    Topbb                 0.368   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X14Y49.C4      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<5>
    SLICE_X14Y49.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<2>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X9Y3.A5        net (fanout=179)      4.608   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.A         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<322>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_12
    SLICE_X3Y8.D2        net (fanout=9)        1.462   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X3Y8.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<368>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[0][23]_m_DataIn[23]_mux_16_OUT231
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_368
    -------------------------------------------------  ---------------------------
    Total                                     14.878ns (3.164ns logic, 11.714ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_368 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.874ns (Levels of Logic = 10)
  Clock Path Skew:      0.016ns (0.700 - 0.684)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_368
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y58.BMUX    Tshcko                0.461   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_7
    SLICE_X12Y58.D2      net (fanout=2)        1.719   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
    SLICE_X12Y58.COUT    Topcyd                0.261   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Posedge_Count<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.DMUX    Tcind                 0.302   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y60.A2       net (fanout=6)        1.161   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X8Y60.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.AMUX     Tcina                 0.212   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_41
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.B3      net (fanout=45)       1.574   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.BMUX    Topbb                 0.368   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X14Y49.C4      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<5>
    SLICE_X14Y49.COUT    Topcyc                0.291   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi2
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X9Y3.A5        net (fanout=179)      4.608   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.A         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<322>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_12
    SLICE_X3Y8.D2        net (fanout=9)        1.462   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X3Y8.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<368>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[0][23]_m_DataIn[23]_mux_16_OUT231
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_368
    -------------------------------------------------  ---------------------------
    Total                                     14.874ns (3.160ns logic, 11.714ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_368 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.871ns (Levels of Logic = 10)
  Clock Path Skew:      0.016ns (0.700 - 0.684)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_368
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y58.BMUX    Tshcko                0.461   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_7
    SLICE_X12Y58.D2      net (fanout=2)        1.719   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
    SLICE_X12Y58.COUT    Topcyd                0.261   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Posedge_Count<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.DMUX    Tcind                 0.302   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y60.A2       net (fanout=6)        1.161   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X8Y60.COUT     Topcya                0.379   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.AMUX     Tcina                 0.212   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_41
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.B3      net (fanout=45)       1.574   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.BMUX    Topbb                 0.368   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X14Y49.C4      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<5>
    SLICE_X14Y49.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<2>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X9Y3.A5        net (fanout=179)      4.608   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.A         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<322>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_12
    SLICE_X3Y8.D2        net (fanout=9)        1.462   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X3Y8.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<368>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[0][23]_m_DataIn[23]_mux_16_OUT231
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_368
    -------------------------------------------------  ---------------------------
    Total                                     14.871ns (3.157ns logic, 11.714ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_30 (SLICE_X7Y11.D3), 374690 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.768ns (Levels of Logic = 10)
  Clock Path Skew:      0.016ns (0.700 - 0.684)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y58.BMUX    Tshcko                0.461   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_7
    SLICE_X12Y58.D2      net (fanout=2)        1.719   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
    SLICE_X12Y58.COUT    Topcyd                0.261   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Posedge_Count<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.DMUX    Tcind                 0.302   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y60.A2       net (fanout=6)        1.161   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X8Y60.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.AMUX     Tcina                 0.212   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_41
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.B3      net (fanout=45)       1.574   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.BMUX    Topbb                 0.368   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X14Y49.C4      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<5>
    SLICE_X14Y49.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<2>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X3Y7.C1        net (fanout=179)      4.933   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X3Y7.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<80>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_9
    SLICE_X7Y11.D3       net (fanout=9)        1.027   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>18
    SLICE_X7Y11.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<30>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[14][23]_m_DataIn[23]_mux_2_OUT211
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_30
    -------------------------------------------------  ---------------------------
    Total                                     14.768ns (3.164ns logic, 11.604ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.764ns (Levels of Logic = 10)
  Clock Path Skew:      0.016ns (0.700 - 0.684)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y58.BMUX    Tshcko                0.461   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_7
    SLICE_X12Y58.D2      net (fanout=2)        1.719   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
    SLICE_X12Y58.COUT    Topcyd                0.261   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Posedge_Count<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.DMUX    Tcind                 0.302   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y60.A2       net (fanout=6)        1.161   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X8Y60.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.AMUX     Tcina                 0.212   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_41
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.B3      net (fanout=45)       1.574   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.BMUX    Topbb                 0.368   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X14Y49.C4      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<5>
    SLICE_X14Y49.COUT    Topcyc                0.291   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi2
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X3Y7.C1        net (fanout=179)      4.933   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X3Y7.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<80>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_9
    SLICE_X7Y11.D3       net (fanout=9)        1.027   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>18
    SLICE_X7Y11.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<30>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[14][23]_m_DataIn[23]_mux_2_OUT211
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_30
    -------------------------------------------------  ---------------------------
    Total                                     14.764ns (3.160ns logic, 11.604ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_7 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.761ns (Levels of Logic = 10)
  Clock Path Skew:      0.016ns (0.700 - 0.684)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_7 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y58.BMUX    Tshcko                0.461   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_7
    SLICE_X12Y58.D2      net (fanout=2)        1.719   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
    SLICE_X12Y58.COUT    Topcyd                0.261   IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Posedge_Count<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X12Y59.DMUX    Tcind                 0.302   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y60.A2       net (fanout=6)        1.161   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X8Y60.COUT     Topcya                0.379   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y61.AMUX     Tcina                 0.212   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_41
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.B3      net (fanout=45)       1.574   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y53.BMUX    Topbb                 0.368   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X14Y49.C4      net (fanout=1)        1.178   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<5>
    SLICE_X14Y49.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<2>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X14Y50.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y51.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X3Y7.C1        net (fanout=179)      4.933   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X3Y7.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<80>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_9
    SLICE_X7Y11.D3       net (fanout=9)        1.027   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>18
    SLICE_X7Y11.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<30>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[14][23]_m_DataIn[23]_mux_2_OUT211
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_30
    -------------------------------------------------  ---------------------------
    Total                                     14.761ns (3.157ns logic, 11.604ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA (SLICE_X8Y49.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.046 - 0.042)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y50.AQ       Tcko                  0.234   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0
    SLICE_X8Y49.D1       net (fanout=50)       0.421   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<0>
    SLICE_X8Y49.CLK      Tah         (-Th)     0.293   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (-0.059ns logic, 0.421ns route)
                                                       (-16.3% logic, 116.3% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMB (SLICE_X8Y49.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.046 - 0.042)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y50.AQ       Tcko                  0.234   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0
    SLICE_X8Y49.D1       net (fanout=50)       0.421   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<0>
    SLICE_X8Y49.CLK      Tah         (-Th)     0.293   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (-0.059ns logic, 0.421ns route)
                                                       (-16.3% logic, 116.3% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC (SLICE_X8Y49.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.046 - 0.042)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y50.AQ       Tcko                  0.234   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0
    SLICE_X8Y49.D1       net (fanout=50)       0.421   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<0>
    SLICE_X8Y49.CLK      Tah         (-Th)     0.293   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (-0.059ns logic, 0.421ns route)
                                                       (-16.3% logic, 116.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA/CLK
  Location pin: SLICE_X0Y38.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMB/CLK
  Location pin: SLICE_X0Y38.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   14.920|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 432119496 paths, 0 nets, and 18235 connections

Design statistics:
   Minimum period:  14.920ns{1}   (Maximum frequency:  67.024MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 24 12:34:38 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 205 MB



