Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Dec 14 02:09:56 2018
| Host         : Jonie4-XPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file synth_top_control_sets_placed.rpt
| Design       : synth_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    22 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             364 |           94 |
| Yes          | No                    | No                     |              44 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------+--------------------------+------------------+----------------+
|      Clock Signal     |         Enable Signal         |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------------+--------------------------+------------------+----------------+
|  lrclk_2518_OBUF_BUFG |                               |                          |                1 |              1 |
|  mclk_BUFG            | i2stx/lrclk_delayed_i_1_n_0   | i2stx/bit_cnt[3]_i_1_n_0 |                1 |              4 |
|  mclk_BUFG            |                               |                          |                4 |             13 |
|  lrclk_2518_OBUF_BUFG | Osc1[15]/sawtooth[13]_i_1_n_0 |                          |                4 |             14 |
|  mclk_BUFG            | i2stx/lrclk_delayed_i_1_n_0   |                          |                6 |             30 |
|  lrclk_2518_OBUF_BUFG |                               | Osc1[15]/initialstate    |               94 |            364 |
+-----------------------+-------------------------------+--------------------------+------------------+----------------+


