"C:/Efinity/2022.1/bin/efx_map" --project "New_RiscV" --write-efx-verilog "C:/Efinity/2022.1/project/New_RiscV/outflow/New_RiscV.map.v" --write-premap-module "C:/Efinity/2022.1/project/New_RiscV/outflow/New_RiscV.elab.vdb" --binary-db "C:/Efinity/2022.1/project/New_RiscV/New_RiscV.vdb" --device "T8F81" --family "Trion" --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --min-sr-fanout "0" --fanout-limit "0" --bram_output_regs_packing "1" --retiming "1" --seq_opt "1" --blast_const_operand_adders "1" --operator-sharing "0" --optimize-adder-tree "0" --seq-opt-sync-only "0" --blackbox-error "1" --allow-const-ram-index "0" --hdl-compile-unit "1" --create-onehot-fsms "0" --mult_input_regs_packing "1" --mult_output_regs_packing "1" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "C:/Efinity/2022.1/project/New_RiscV/work_syn" --output-dir "C:/Efinity/2022.1/project/New_RiscV/outflow" --project-xml "C:/Efinity/2022.1/project/New_RiscV/New_RiscV.xml" --I "C:/Efinity/2022.1/project/New_RiscV"