
*** Running vivado
    with args -log system_v_axi4s_vid_out_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_v_axi4s_vid_out_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_v_axi4s_vid_out_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 334.387 ; gain = 124.418
INFO: [Synth 8-638] synthesizing module 'system_v_axi4s_vid_out_0_0' [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ip/system_v_axi4s_vid_out_0_0/synth/system_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_5' [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:76]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_5_coupler' [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:311]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_5_coupler' (29#1) [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:311]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_5_sync' [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:822]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_5_sync' (30#1) [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:822]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_5_formatter' [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1453]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_5_formatter' (31#1) [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1453]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_5' (32#1) [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:76]
INFO: [Synth 8-256] done synthesizing module 'system_v_axi4s_vid_out_0_0' (33#1) [d:/Vivado_workspace/vivado2016.4/Genesys-2-HDMI-2016.4-5/Genesys-2-HDMI/src/bd/system/ip/system_v_axi4s_vid_out_0_0/synth/system_v_axi4s_vid_out_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 544.859 ; gain = 334.891
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 544.859 ; gain = 334.891
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 715.176 ; gain = 0.012
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 715.176 ; gain = 505.207
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 715.176 ; gain = 505.207
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 715.176 ; gain = 505.207
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 715.176 ; gain = 505.207
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 715.176 ; gain = 505.207
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:13 . Memory (MB): peak = 715.176 ; gain = 505.207
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 715.176 ; gain = 505.207
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 715.176 ; gain = 505.207
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 715.176 ; gain = 505.207
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 715.176 ; gain = 505.207
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 715.176 ; gain = 505.207
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 715.176 ; gain = 505.207
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 715.176 ; gain = 505.207
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 715.176 ; gain = 505.207

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    20|
|2     |LUT1     |    66|
|3     |LUT2     |    23|
|4     |LUT3     |    15|
|5     |LUT4     |    48|
|6     |LUT5     |    28|
|7     |LUT6     |    48|
|8     |RAMB18E1 |     1|
|9     |FDRE     |   200|
|10    |FDSE     |    11|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 715.176 ; gain = 505.207
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 715.176 ; gain = 463.340
