INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alvin/Documents/LogicDesignLabMonday/BinaryToBCD/BinaryToBCD.srcs/sources_1/new/BinaryToBCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryToBCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alvin/Documents/LogicDesignLabMonday/BinaryToBCD/BinaryToBCD.srcs/sim_1/new/test_BinaryToBCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_BinaryToBCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alvin/Documents/LogicDesignLabMonday/BinaryToBCD/BinaryToBCD.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
