Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Wed Nov 30 09:34:08 2016
| Host             : mai running 64-bit Debian GNU/Linux 8.6 (jessie)
| Command          : report_power -file kinpira_wrapper_power_routed.rpt -pb kinpira_wrapper_power_summary_routed.pb -rpx kinpira_wrapper_power_routed.rpx
| Design           : kinpira_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 2.402  |
| Dynamic (W)              | 2.208  |
| Device Static (W)        | 0.194  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 57.3   |
| Junction Temperature (C) | 52.7   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.087 |        3 |       --- |             --- |
| Slice Logic              |     0.083 |    42338 |       --- |             --- |
|   LUT as Logic           |     0.045 |    14393 |     53200 |           27.05 |
|   LUT as Distributed RAM |     0.023 |     3992 |     17400 |           22.94 |
|   Register               |     0.008 |    18301 |    106400 |           17.20 |
|   CARRY4                 |     0.006 |     1676 |     13300 |           12.60 |
|   LUT as Shift Register  |    <0.001 |      207 |     17400 |            1.19 |
|   F7/F8 Muxes            |    <0.001 |      496 |     53200 |            0.93 |
|   Others                 |     0.000 |      585 |       --- |             --- |
| Signals                  |     0.222 |    37125 |       --- |             --- |
| Block RAM                |     0.261 |      138 |       140 |           98.57 |
| DSPs                     |     0.026 |      216 |       220 |           98.18 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.194 |          |           |                 |
| Total                    |     2.402 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.684 |       0.657 |      0.027 |
| Vccaux    |       1.800 |     0.022 |       0.000 |      0.022 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.035 |       0.022 |      0.013 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.758 |       0.718 |      0.040 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+------------------------------------------------------------+-----------------+
| Clock      | Domain                                                     | Constraint (ns) |
+------------+------------------------------------------------------------+-----------------+
| clk_fpga_0 | kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| kinpira_wrapper                                  |     2.208 |
|   kinpira_i                                      |     2.208 |
|     kinpira_0                                    |     0.671 |
|       inst                                       |     0.671 |
|         gobou0                                   |     0.305 |
|           core0                                  |     0.003 |
|             bias                                 |    <0.001 |
|             mac                                  |     0.002 |
|             relu                                 |    <0.001 |
|           core1                                  |     0.003 |
|             bias                                 |    <0.001 |
|             mac                                  |     0.002 |
|             relu                                 |    <0.001 |
|           core10                                 |     0.003 |
|             bias                                 |    <0.001 |
|             mac                                  |     0.002 |
|             relu                                 |    <0.001 |
|           core11                                 |     0.003 |
|             bias                                 |    <0.001 |
|             mac                                  |     0.002 |
|             relu                                 |    <0.001 |
|           core12                                 |     0.003 |
|             bias                                 |    <0.001 |
|             mac                                  |     0.002 |
|             relu                                 |    <0.001 |
|           core13                                 |     0.003 |
|             bias                                 |    <0.001 |
|             mac                                  |     0.002 |
|             relu                                 |    <0.001 |
|           core14                                 |     0.003 |
|             bias                                 |    <0.001 |
|             mac                                  |     0.002 |
|             relu                                 |    <0.001 |
|           core15                                 |     0.003 |
|             bias                                 |    <0.001 |
|             mac                                  |     0.002 |
|             relu                                 |    <0.001 |
|           core2                                  |     0.003 |
|             bias                                 |    <0.001 |
|             mac                                  |     0.002 |
|             relu                                 |    <0.001 |
|           core3                                  |     0.003 |
|             bias                                 |    <0.001 |
|             mac                                  |     0.002 |
|             relu                                 |    <0.001 |
|           core4                                  |     0.003 |
|             bias                                 |    <0.001 |
|             mac                                  |     0.002 |
|             relu                                 |    <0.001 |
|           core5                                  |     0.003 |
|             bias                                 |    <0.001 |
|             mac                                  |     0.002 |
|             relu                                 |    <0.001 |
|           core6                                  |     0.003 |
|             bias                                 |    <0.001 |
|             mac                                  |     0.002 |
|             relu                                 |    <0.001 |
|           core7                                  |     0.003 |
|             bias                                 |    <0.001 |
|             mac                                  |     0.002 |
|             relu                                 |    <0.001 |
|           core8                                  |     0.003 |
|             bias                                 |    <0.001 |
|             mac                                  |     0.002 |
|             relu                                 |    <0.001 |
|           core9                                  |     0.003 |
|             bias                                 |    <0.001 |
|             mac                                  |     0.002 |
|             relu                                 |    <0.001 |
|           ctrl                                   |     0.007 |
|             ctrl_bias                            |    <0.001 |
|             ctrl_core                            |     0.007 |
|             ctrl_mac                             |    <0.001 |
|             ctrl_relu                            |    <0.001 |
|           mem_net0                               |     0.015 |
|           mem_net1                               |     0.016 |
|           mem_net10                              |     0.016 |
|           mem_net11                              |     0.016 |
|           mem_net12                              |     0.015 |
|           mem_net13                              |     0.016 |
|           mem_net14                              |     0.015 |
|           mem_net15                              |     0.016 |
|           mem_net2                               |     0.016 |
|           mem_net3                               |     0.015 |
|           mem_net4                               |     0.016 |
|           mem_net5                               |     0.016 |
|           mem_net6                               |     0.016 |
|           mem_net7                               |     0.016 |
|           mem_net8                               |     0.016 |
|           mem_net9                               |     0.016 |
|           serial                                 |     0.001 |
|         kinpira_v1_0_s_axi_inst                  |     0.010 |
|         mem_img0                                 |     0.005 |
|         renkon0                                  |     0.351 |
|           buf_pix                                |     0.005 |
|             buff0                                |    <0.001 |
|               mem_reg_0_31_0_5                   |    <0.001 |
|               mem_reg_0_31_12_15                 |    <0.001 |
|               mem_reg_0_31_6_11                  |    <0.001 |
|             buff1                                |    <0.001 |
|               mem_reg_0_31_0_5                   |    <0.001 |
|               mem_reg_0_31_12_15                 |    <0.001 |
|               mem_reg_0_31_6_11                  |    <0.001 |
|             buff2                                |    <0.001 |
|               mem_reg_0_31_0_5                   |    <0.001 |
|               mem_reg_0_31_12_15                 |    <0.001 |
|               mem_reg_0_31_6_11                  |    <0.001 |
|             buff3                                |    <0.001 |
|               mem_reg_0_31_0_5                   |    <0.001 |
|               mem_reg_0_31_12_15                 |    <0.001 |
|               mem_reg_0_31_6_11                  |    <0.001 |
|             buff4                                |    <0.001 |
|               mem_reg_0_31_0_5                   |    <0.001 |
|               mem_reg_0_31_12_15                 |    <0.001 |
|               mem_reg_0_31_6_11                  |    <0.001 |
|             buff5                                |    <0.001 |
|               mem_reg_0_31_0_5                   |    <0.001 |
|               mem_reg_0_31_12_15                 |    <0.001 |
|               mem_reg_0_31_6_11                  |    <0.001 |
|           core0                                  |     0.034 |
|             bias                                 |    <0.001 |
|             conv                                 |     0.028 |
|               feat_accum                         |     0.002 |
|               mem_feat                           |     0.006 |
|                 mem_reg_0_63_0_2                 |    <0.001 |
|                 mem_reg_0_63_12_14               |    <0.001 |
|                 mem_reg_0_63_15_15               |    <0.001 |
|                 mem_reg_0_63_3_5                 |    <0.001 |
|                 mem_reg_0_63_6_8                 |    <0.001 |
|                 mem_reg_0_63_9_11                |    <0.001 |
|                 mem_reg_128_191_0_2              |    <0.001 |
|                 mem_reg_128_191_12_14            |    <0.001 |
|                 mem_reg_128_191_15_15            |    <0.001 |
|                 mem_reg_128_191_3_5              |    <0.001 |
|                 mem_reg_128_191_6_8              |    <0.001 |
|                 mem_reg_128_191_9_11             |    <0.001 |
|                 mem_reg_192_255_0_2              |    <0.001 |
|                 mem_reg_192_255_12_14            |    <0.001 |
|                 mem_reg_192_255_15_15            |    <0.001 |
|                 mem_reg_192_255_3_5              |    <0.001 |
|                 mem_reg_192_255_6_8              |    <0.001 |
|                 mem_reg_192_255_9_11             |    <0.001 |
|                 mem_reg_256_319_0_2              |    <0.001 |
|                 mem_reg_256_319_12_14            |    <0.001 |
|                 mem_reg_256_319_15_15            |    <0.001 |
|                 mem_reg_256_319_3_5              |    <0.001 |
|                 mem_reg_256_319_6_8              |    <0.001 |
|                 mem_reg_256_319_9_11             |    <0.001 |
|                 mem_reg_320_383_0_2              |    <0.001 |
|                 mem_reg_320_383_12_14            |    <0.001 |
|                 mem_reg_320_383_15_15            |    <0.001 |
|                 mem_reg_320_383_3_5              |    <0.001 |
|                 mem_reg_320_383_6_8              |    <0.001 |
|                 mem_reg_320_383_9_11             |    <0.001 |
|                 mem_reg_384_447_0_2              |    <0.001 |
|                 mem_reg_384_447_12_14            |    <0.001 |
|                 mem_reg_384_447_15_15            |    <0.001 |
|                 mem_reg_384_447_3_5              |    <0.001 |
|                 mem_reg_384_447_6_8              |    <0.001 |
|                 mem_reg_384_447_9_11             |    <0.001 |
|                 mem_reg_448_511_0_2              |    <0.001 |
|                 mem_reg_448_511_12_14            |    <0.001 |
|                 mem_reg_448_511_15_15            |    <0.001 |
|                 mem_reg_448_511_3_5              |    <0.001 |
|                 mem_reg_448_511_6_8              |    <0.001 |
|                 mem_reg_448_511_9_11             |    <0.001 |
|                 mem_reg_512_575_0_2              |    <0.001 |
|                 mem_reg_512_575_12_14            |    <0.001 |
|                 mem_reg_512_575_15_15            |    <0.001 |
|                 mem_reg_512_575_3_5              |    <0.001 |
|                 mem_reg_512_575_6_8              |    <0.001 |
|                 mem_reg_512_575_9_11             |    <0.001 |
|                 mem_reg_576_639_0_2              |    <0.001 |
|                 mem_reg_576_639_12_14            |    <0.001 |
|                 mem_reg_576_639_15_15            |    <0.001 |
|                 mem_reg_576_639_3_5              |    <0.001 |
|                 mem_reg_576_639_6_8              |    <0.001 |
|                 mem_reg_576_639_9_11             |    <0.001 |
|                 mem_reg_640_703_0_2              |    <0.001 |
|                 mem_reg_640_703_12_14            |    <0.001 |
|                 mem_reg_640_703_15_15            |    <0.001 |
|                 mem_reg_640_703_3_5              |    <0.001 |
|                 mem_reg_640_703_6_8              |    <0.001 |
|                 mem_reg_640_703_9_11             |    <0.001 |
|                 mem_reg_64_127_0_2               |    <0.001 |
|                 mem_reg_64_127_12_14             |    <0.001 |
|                 mem_reg_64_127_15_15             |    <0.001 |
|                 mem_reg_64_127_3_5               |    <0.001 |
|                 mem_reg_64_127_6_8               |    <0.001 |
|                 mem_reg_64_127_9_11              |    <0.001 |
|                 mem_reg_704_767_0_2              |    <0.001 |
|                 mem_reg_704_767_12_14            |    <0.001 |
|                 mem_reg_704_767_15_15            |    <0.001 |
|                 mem_reg_704_767_3_5              |    <0.001 |
|                 mem_reg_704_767_6_8              |    <0.001 |
|                 mem_reg_704_767_9_11             |    <0.001 |
|                 mem_reg_768_831_0_2              |    <0.001 |
|                 mem_reg_768_831_12_14            |    <0.001 |
|                 mem_reg_768_831_15_15            |    <0.001 |
|                 mem_reg_768_831_3_5              |    <0.001 |
|                 mem_reg_768_831_6_8              |    <0.001 |
|                 mem_reg_768_831_9_11             |    <0.001 |
|                 mem_reg_832_895_0_2              |    <0.001 |
|                 mem_reg_832_895_12_14            |    <0.001 |
|                 mem_reg_832_895_15_15            |    <0.001 |
|                 mem_reg_832_895_3_5              |    <0.001 |
|                 mem_reg_832_895_6_8              |    <0.001 |
|                 mem_reg_832_895_9_11             |    <0.001 |
|                 mem_reg_896_959_0_2              |    <0.001 |
|                 mem_reg_896_959_12_14            |    <0.001 |
|                 mem_reg_896_959_15_15            |    <0.001 |
|                 mem_reg_896_959_3_5              |    <0.001 |
|                 mem_reg_896_959_6_8              |    <0.001 |
|                 mem_reg_896_959_9_11             |    <0.001 |
|                 mem_reg_960_1023_0_2             |    <0.001 |
|                 mem_reg_960_1023_12_14           |    <0.001 |
|                 mem_reg_960_1023_15_15           |    <0.001 |
|                 mem_reg_960_1023_3_5             |    <0.001 |
|                 mem_reg_960_1023_6_8             |    <0.001 |
|                 mem_reg_960_1023_9_11            |    <0.001 |
|               tree                               |     0.015 |
|               wreg                               |     0.006 |
|             pool                                 |     0.005 |
|               buf_feat                           |     0.004 |
|                 buff0                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff1                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff2                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff3                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff4                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff5                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|               pool_tree                          |     0.001 |
|             relu                                 |    <0.001 |
|           core1                                  |     0.033 |
|             bias                                 |    <0.001 |
|             conv                                 |     0.027 |
|               feat_accum                         |     0.002 |
|               mem_feat                           |     0.006 |
|                 mem_reg_0_63_0_2                 |    <0.001 |
|                 mem_reg_0_63_12_14               |    <0.001 |
|                 mem_reg_0_63_15_15               |    <0.001 |
|                 mem_reg_0_63_3_5                 |    <0.001 |
|                 mem_reg_0_63_6_8                 |    <0.001 |
|                 mem_reg_0_63_9_11                |    <0.001 |
|                 mem_reg_128_191_0_2              |    <0.001 |
|                 mem_reg_128_191_12_14            |    <0.001 |
|                 mem_reg_128_191_15_15            |    <0.001 |
|                 mem_reg_128_191_3_5              |    <0.001 |
|                 mem_reg_128_191_6_8              |    <0.001 |
|                 mem_reg_128_191_9_11             |    <0.001 |
|                 mem_reg_192_255_0_2              |    <0.001 |
|                 mem_reg_192_255_12_14            |    <0.001 |
|                 mem_reg_192_255_15_15            |    <0.001 |
|                 mem_reg_192_255_3_5              |    <0.001 |
|                 mem_reg_192_255_6_8              |    <0.001 |
|                 mem_reg_192_255_9_11             |    <0.001 |
|                 mem_reg_256_319_0_2              |    <0.001 |
|                 mem_reg_256_319_12_14            |    <0.001 |
|                 mem_reg_256_319_15_15            |    <0.001 |
|                 mem_reg_256_319_3_5              |    <0.001 |
|                 mem_reg_256_319_6_8              |    <0.001 |
|                 mem_reg_256_319_9_11             |    <0.001 |
|                 mem_reg_320_383_0_2              |    <0.001 |
|                 mem_reg_320_383_12_14            |    <0.001 |
|                 mem_reg_320_383_15_15            |    <0.001 |
|                 mem_reg_320_383_3_5              |    <0.001 |
|                 mem_reg_320_383_6_8              |    <0.001 |
|                 mem_reg_320_383_9_11             |    <0.001 |
|                 mem_reg_384_447_0_2              |    <0.001 |
|                 mem_reg_384_447_12_14            |    <0.001 |
|                 mem_reg_384_447_15_15            |    <0.001 |
|                 mem_reg_384_447_3_5              |    <0.001 |
|                 mem_reg_384_447_6_8              |    <0.001 |
|                 mem_reg_384_447_9_11             |    <0.001 |
|                 mem_reg_448_511_0_2              |    <0.001 |
|                 mem_reg_448_511_12_14            |    <0.001 |
|                 mem_reg_448_511_15_15            |    <0.001 |
|                 mem_reg_448_511_3_5              |    <0.001 |
|                 mem_reg_448_511_6_8              |    <0.001 |
|                 mem_reg_448_511_9_11             |    <0.001 |
|                 mem_reg_512_575_0_2              |    <0.001 |
|                 mem_reg_512_575_12_14            |    <0.001 |
|                 mem_reg_512_575_15_15            |    <0.001 |
|                 mem_reg_512_575_3_5              |    <0.001 |
|                 mem_reg_512_575_6_8              |    <0.001 |
|                 mem_reg_512_575_9_11             |    <0.001 |
|                 mem_reg_576_639_0_2              |    <0.001 |
|                 mem_reg_576_639_12_14            |    <0.001 |
|                 mem_reg_576_639_15_15            |    <0.001 |
|                 mem_reg_576_639_3_5              |    <0.001 |
|                 mem_reg_576_639_6_8              |    <0.001 |
|                 mem_reg_576_639_9_11             |    <0.001 |
|                 mem_reg_640_703_0_2              |    <0.001 |
|                 mem_reg_640_703_12_14            |    <0.001 |
|                 mem_reg_640_703_15_15            |    <0.001 |
|                 mem_reg_640_703_3_5              |    <0.001 |
|                 mem_reg_640_703_6_8              |    <0.001 |
|                 mem_reg_640_703_9_11             |    <0.001 |
|                 mem_reg_64_127_0_2               |    <0.001 |
|                 mem_reg_64_127_12_14             |    <0.001 |
|                 mem_reg_64_127_15_15             |    <0.001 |
|                 mem_reg_64_127_3_5               |    <0.001 |
|                 mem_reg_64_127_6_8               |    <0.001 |
|                 mem_reg_64_127_9_11              |    <0.001 |
|                 mem_reg_704_767_0_2              |    <0.001 |
|                 mem_reg_704_767_12_14            |    <0.001 |
|                 mem_reg_704_767_15_15            |    <0.001 |
|                 mem_reg_704_767_3_5              |    <0.001 |
|                 mem_reg_704_767_6_8              |    <0.001 |
|                 mem_reg_704_767_9_11             |    <0.001 |
|                 mem_reg_768_831_0_2              |    <0.001 |
|                 mem_reg_768_831_12_14            |    <0.001 |
|                 mem_reg_768_831_15_15            |    <0.001 |
|                 mem_reg_768_831_3_5              |    <0.001 |
|                 mem_reg_768_831_6_8              |    <0.001 |
|                 mem_reg_768_831_9_11             |    <0.001 |
|                 mem_reg_832_895_0_2              |    <0.001 |
|                 mem_reg_832_895_12_14            |    <0.001 |
|                 mem_reg_832_895_15_15            |    <0.001 |
|                 mem_reg_832_895_3_5              |    <0.001 |
|                 mem_reg_832_895_6_8              |    <0.001 |
|                 mem_reg_832_895_9_11             |    <0.001 |
|                 mem_reg_896_959_0_2              |    <0.001 |
|                 mem_reg_896_959_12_14            |    <0.001 |
|                 mem_reg_896_959_15_15            |    <0.001 |
|                 mem_reg_896_959_3_5              |    <0.001 |
|                 mem_reg_896_959_6_8              |    <0.001 |
|                 mem_reg_896_959_9_11             |    <0.001 |
|                 mem_reg_960_1023_0_2             |    <0.001 |
|                 mem_reg_960_1023_12_14           |    <0.001 |
|                 mem_reg_960_1023_15_15           |    <0.001 |
|                 mem_reg_960_1023_3_5             |    <0.001 |
|                 mem_reg_960_1023_6_8             |    <0.001 |
|                 mem_reg_960_1023_9_11            |    <0.001 |
|               tree                               |     0.015 |
|               wreg                               |     0.005 |
|             pool                                 |     0.005 |
|               buf_feat                           |     0.004 |
|                 buff0                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff1                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff2                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff3                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff4                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff5                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|               pool_tree                          |     0.001 |
|             relu                                 |    <0.001 |
|           core2                                  |     0.033 |
|             bias                                 |    <0.001 |
|             conv                                 |     0.027 |
|               feat_accum                         |     0.002 |
|               mem_feat                           |     0.006 |
|                 mem_reg_0_63_0_2                 |    <0.001 |
|                 mem_reg_0_63_12_14               |    <0.001 |
|                 mem_reg_0_63_15_15               |    <0.001 |
|                 mem_reg_0_63_3_5                 |    <0.001 |
|                 mem_reg_0_63_6_8                 |    <0.001 |
|                 mem_reg_0_63_9_11                |    <0.001 |
|                 mem_reg_128_191_0_2              |    <0.001 |
|                 mem_reg_128_191_12_14            |    <0.001 |
|                 mem_reg_128_191_15_15            |    <0.001 |
|                 mem_reg_128_191_3_5              |    <0.001 |
|                 mem_reg_128_191_6_8              |    <0.001 |
|                 mem_reg_128_191_9_11             |    <0.001 |
|                 mem_reg_192_255_0_2              |    <0.001 |
|                 mem_reg_192_255_12_14            |    <0.001 |
|                 mem_reg_192_255_15_15            |    <0.001 |
|                 mem_reg_192_255_3_5              |    <0.001 |
|                 mem_reg_192_255_6_8              |    <0.001 |
|                 mem_reg_192_255_9_11             |    <0.001 |
|                 mem_reg_256_319_0_2              |    <0.001 |
|                 mem_reg_256_319_12_14            |    <0.001 |
|                 mem_reg_256_319_15_15            |    <0.001 |
|                 mem_reg_256_319_3_5              |    <0.001 |
|                 mem_reg_256_319_6_8              |    <0.001 |
|                 mem_reg_256_319_9_11             |    <0.001 |
|                 mem_reg_320_383_0_2              |    <0.001 |
|                 mem_reg_320_383_12_14            |    <0.001 |
|                 mem_reg_320_383_15_15            |    <0.001 |
|                 mem_reg_320_383_3_5              |    <0.001 |
|                 mem_reg_320_383_6_8              |    <0.001 |
|                 mem_reg_320_383_9_11             |    <0.001 |
|                 mem_reg_384_447_0_2              |    <0.001 |
|                 mem_reg_384_447_12_14            |    <0.001 |
|                 mem_reg_384_447_15_15            |    <0.001 |
|                 mem_reg_384_447_3_5              |    <0.001 |
|                 mem_reg_384_447_6_8              |    <0.001 |
|                 mem_reg_384_447_9_11             |    <0.001 |
|                 mem_reg_448_511_0_2              |    <0.001 |
|                 mem_reg_448_511_12_14            |    <0.001 |
|                 mem_reg_448_511_15_15            |    <0.001 |
|                 mem_reg_448_511_3_5              |    <0.001 |
|                 mem_reg_448_511_6_8              |    <0.001 |
|                 mem_reg_448_511_9_11             |    <0.001 |
|                 mem_reg_512_575_0_2              |    <0.001 |
|                 mem_reg_512_575_12_14            |    <0.001 |
|                 mem_reg_512_575_15_15            |    <0.001 |
|                 mem_reg_512_575_3_5              |    <0.001 |
|                 mem_reg_512_575_6_8              |    <0.001 |
|                 mem_reg_512_575_9_11             |    <0.001 |
|                 mem_reg_576_639_0_2              |    <0.001 |
|                 mem_reg_576_639_12_14            |    <0.001 |
|                 mem_reg_576_639_15_15            |    <0.001 |
|                 mem_reg_576_639_3_5              |    <0.001 |
|                 mem_reg_576_639_6_8              |    <0.001 |
|                 mem_reg_576_639_9_11             |    <0.001 |
|                 mem_reg_640_703_0_2              |    <0.001 |
|                 mem_reg_640_703_12_14            |    <0.001 |
|                 mem_reg_640_703_15_15            |    <0.001 |
|                 mem_reg_640_703_3_5              |    <0.001 |
|                 mem_reg_640_703_6_8              |    <0.001 |
|                 mem_reg_640_703_9_11             |    <0.001 |
|                 mem_reg_64_127_0_2               |    <0.001 |
|                 mem_reg_64_127_12_14             |    <0.001 |
|                 mem_reg_64_127_15_15             |    <0.001 |
|                 mem_reg_64_127_3_5               |    <0.001 |
|                 mem_reg_64_127_6_8               |    <0.001 |
|                 mem_reg_64_127_9_11              |    <0.001 |
|                 mem_reg_704_767_0_2              |    <0.001 |
|                 mem_reg_704_767_12_14            |    <0.001 |
|                 mem_reg_704_767_15_15            |    <0.001 |
|                 mem_reg_704_767_3_5              |    <0.001 |
|                 mem_reg_704_767_6_8              |    <0.001 |
|                 mem_reg_704_767_9_11             |    <0.001 |
|                 mem_reg_768_831_0_2              |    <0.001 |
|                 mem_reg_768_831_12_14            |    <0.001 |
|                 mem_reg_768_831_15_15            |    <0.001 |
|                 mem_reg_768_831_3_5              |    <0.001 |
|                 mem_reg_768_831_6_8              |    <0.001 |
|                 mem_reg_768_831_9_11             |    <0.001 |
|                 mem_reg_832_895_0_2              |    <0.001 |
|                 mem_reg_832_895_12_14            |    <0.001 |
|                 mem_reg_832_895_15_15            |    <0.001 |
|                 mem_reg_832_895_3_5              |    <0.001 |
|                 mem_reg_832_895_6_8              |    <0.001 |
|                 mem_reg_832_895_9_11             |    <0.001 |
|                 mem_reg_896_959_0_2              |    <0.001 |
|                 mem_reg_896_959_12_14            |    <0.001 |
|                 mem_reg_896_959_15_15            |    <0.001 |
|                 mem_reg_896_959_3_5              |    <0.001 |
|                 mem_reg_896_959_6_8              |    <0.001 |
|                 mem_reg_896_959_9_11             |    <0.001 |
|                 mem_reg_960_1023_0_2             |    <0.001 |
|                 mem_reg_960_1023_12_14           |    <0.001 |
|                 mem_reg_960_1023_15_15           |    <0.001 |
|                 mem_reg_960_1023_3_5             |    <0.001 |
|                 mem_reg_960_1023_6_8             |    <0.001 |
|                 mem_reg_960_1023_9_11            |    <0.001 |
|               tree                               |     0.014 |
|               wreg                               |     0.005 |
|             pool                                 |     0.005 |
|               buf_feat                           |     0.004 |
|                 buff0                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff1                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff2                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff3                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff4                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff5                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|               pool_tree                          |     0.001 |
|             relu                                 |    <0.001 |
|           core3                                  |     0.033 |
|             bias                                 |    <0.001 |
|             conv                                 |     0.027 |
|               feat_accum                         |     0.001 |
|               mem_feat                           |     0.006 |
|                 mem_reg_0_63_0_2                 |    <0.001 |
|                 mem_reg_0_63_12_14               |    <0.001 |
|                 mem_reg_0_63_15_15               |    <0.001 |
|                 mem_reg_0_63_3_5                 |    <0.001 |
|                 mem_reg_0_63_6_8                 |    <0.001 |
|                 mem_reg_0_63_9_11                |    <0.001 |
|                 mem_reg_128_191_0_2              |    <0.001 |
|                 mem_reg_128_191_12_14            |    <0.001 |
|                 mem_reg_128_191_15_15            |    <0.001 |
|                 mem_reg_128_191_3_5              |    <0.001 |
|                 mem_reg_128_191_6_8              |    <0.001 |
|                 mem_reg_128_191_9_11             |    <0.001 |
|                 mem_reg_192_255_0_2              |    <0.001 |
|                 mem_reg_192_255_12_14            |    <0.001 |
|                 mem_reg_192_255_15_15            |    <0.001 |
|                 mem_reg_192_255_3_5              |    <0.001 |
|                 mem_reg_192_255_6_8              |    <0.001 |
|                 mem_reg_192_255_9_11             |    <0.001 |
|                 mem_reg_256_319_0_2              |    <0.001 |
|                 mem_reg_256_319_12_14            |    <0.001 |
|                 mem_reg_256_319_15_15            |    <0.001 |
|                 mem_reg_256_319_3_5              |    <0.001 |
|                 mem_reg_256_319_6_8              |    <0.001 |
|                 mem_reg_256_319_9_11             |    <0.001 |
|                 mem_reg_320_383_0_2              |    <0.001 |
|                 mem_reg_320_383_12_14            |    <0.001 |
|                 mem_reg_320_383_15_15            |    <0.001 |
|                 mem_reg_320_383_3_5              |    <0.001 |
|                 mem_reg_320_383_6_8              |    <0.001 |
|                 mem_reg_320_383_9_11             |    <0.001 |
|                 mem_reg_384_447_0_2              |    <0.001 |
|                 mem_reg_384_447_12_14            |    <0.001 |
|                 mem_reg_384_447_15_15            |    <0.001 |
|                 mem_reg_384_447_3_5              |    <0.001 |
|                 mem_reg_384_447_6_8              |    <0.001 |
|                 mem_reg_384_447_9_11             |    <0.001 |
|                 mem_reg_448_511_0_2              |    <0.001 |
|                 mem_reg_448_511_12_14            |    <0.001 |
|                 mem_reg_448_511_15_15            |    <0.001 |
|                 mem_reg_448_511_3_5              |    <0.001 |
|                 mem_reg_448_511_6_8              |    <0.001 |
|                 mem_reg_448_511_9_11             |    <0.001 |
|                 mem_reg_512_575_0_2              |    <0.001 |
|                 mem_reg_512_575_12_14            |    <0.001 |
|                 mem_reg_512_575_15_15            |    <0.001 |
|                 mem_reg_512_575_3_5              |    <0.001 |
|                 mem_reg_512_575_6_8              |    <0.001 |
|                 mem_reg_512_575_9_11             |    <0.001 |
|                 mem_reg_576_639_0_2              |    <0.001 |
|                 mem_reg_576_639_12_14            |    <0.001 |
|                 mem_reg_576_639_15_15            |    <0.001 |
|                 mem_reg_576_639_3_5              |    <0.001 |
|                 mem_reg_576_639_6_8              |    <0.001 |
|                 mem_reg_576_639_9_11             |    <0.001 |
|                 mem_reg_640_703_0_2              |    <0.001 |
|                 mem_reg_640_703_12_14            |    <0.001 |
|                 mem_reg_640_703_15_15            |    <0.001 |
|                 mem_reg_640_703_3_5              |    <0.001 |
|                 mem_reg_640_703_6_8              |    <0.001 |
|                 mem_reg_640_703_9_11             |    <0.001 |
|                 mem_reg_64_127_0_2               |    <0.001 |
|                 mem_reg_64_127_12_14             |    <0.001 |
|                 mem_reg_64_127_15_15             |    <0.001 |
|                 mem_reg_64_127_3_5               |    <0.001 |
|                 mem_reg_64_127_6_8               |    <0.001 |
|                 mem_reg_64_127_9_11              |    <0.001 |
|                 mem_reg_704_767_0_2              |    <0.001 |
|                 mem_reg_704_767_12_14            |    <0.001 |
|                 mem_reg_704_767_15_15            |    <0.001 |
|                 mem_reg_704_767_3_5              |    <0.001 |
|                 mem_reg_704_767_6_8              |    <0.001 |
|                 mem_reg_704_767_9_11             |    <0.001 |
|                 mem_reg_768_831_0_2              |    <0.001 |
|                 mem_reg_768_831_12_14            |    <0.001 |
|                 mem_reg_768_831_15_15            |    <0.001 |
|                 mem_reg_768_831_3_5              |    <0.001 |
|                 mem_reg_768_831_6_8              |    <0.001 |
|                 mem_reg_768_831_9_11             |    <0.001 |
|                 mem_reg_832_895_0_2              |    <0.001 |
|                 mem_reg_832_895_12_14            |    <0.001 |
|                 mem_reg_832_895_15_15            |    <0.001 |
|                 mem_reg_832_895_3_5              |    <0.001 |
|                 mem_reg_832_895_6_8              |    <0.001 |
|                 mem_reg_832_895_9_11             |    <0.001 |
|                 mem_reg_896_959_0_2              |    <0.001 |
|                 mem_reg_896_959_12_14            |    <0.001 |
|                 mem_reg_896_959_15_15            |    <0.001 |
|                 mem_reg_896_959_3_5              |    <0.001 |
|                 mem_reg_896_959_6_8              |    <0.001 |
|                 mem_reg_896_959_9_11             |    <0.001 |
|                 mem_reg_960_1023_0_2             |    <0.001 |
|                 mem_reg_960_1023_12_14           |    <0.001 |
|                 mem_reg_960_1023_15_15           |    <0.001 |
|                 mem_reg_960_1023_3_5             |    <0.001 |
|                 mem_reg_960_1023_6_8             |    <0.001 |
|                 mem_reg_960_1023_9_11            |    <0.001 |
|               tree                               |     0.015 |
|               wreg                               |     0.005 |
|             pool                                 |     0.005 |
|               buf_feat                           |     0.004 |
|                 buff0                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff1                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff2                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff3                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff4                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff5                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|               pool_tree                          |     0.001 |
|             relu                                 |    <0.001 |
|           core4                                  |     0.034 |
|             bias                                 |    <0.001 |
|             conv                                 |     0.027 |
|               feat_accum                         |     0.002 |
|               mem_feat                           |     0.006 |
|                 mem_reg_0_63_0_2                 |    <0.001 |
|                 mem_reg_0_63_12_14               |    <0.001 |
|                 mem_reg_0_63_15_15               |    <0.001 |
|                 mem_reg_0_63_3_5                 |    <0.001 |
|                 mem_reg_0_63_6_8                 |    <0.001 |
|                 mem_reg_0_63_9_11                |    <0.001 |
|                 mem_reg_128_191_0_2              |    <0.001 |
|                 mem_reg_128_191_12_14            |    <0.001 |
|                 mem_reg_128_191_15_15            |    <0.001 |
|                 mem_reg_128_191_3_5              |    <0.001 |
|                 mem_reg_128_191_6_8              |    <0.001 |
|                 mem_reg_128_191_9_11             |    <0.001 |
|                 mem_reg_192_255_0_2              |    <0.001 |
|                 mem_reg_192_255_12_14            |    <0.001 |
|                 mem_reg_192_255_15_15            |    <0.001 |
|                 mem_reg_192_255_3_5              |    <0.001 |
|                 mem_reg_192_255_6_8              |    <0.001 |
|                 mem_reg_192_255_9_11             |    <0.001 |
|                 mem_reg_256_319_0_2              |    <0.001 |
|                 mem_reg_256_319_12_14            |    <0.001 |
|                 mem_reg_256_319_15_15            |    <0.001 |
|                 mem_reg_256_319_3_5              |    <0.001 |
|                 mem_reg_256_319_6_8              |    <0.001 |
|                 mem_reg_256_319_9_11             |    <0.001 |
|                 mem_reg_320_383_0_2              |    <0.001 |
|                 mem_reg_320_383_12_14            |    <0.001 |
|                 mem_reg_320_383_15_15            |    <0.001 |
|                 mem_reg_320_383_3_5              |    <0.001 |
|                 mem_reg_320_383_6_8              |    <0.001 |
|                 mem_reg_320_383_9_11             |    <0.001 |
|                 mem_reg_384_447_0_2              |    <0.001 |
|                 mem_reg_384_447_12_14            |    <0.001 |
|                 mem_reg_384_447_15_15            |    <0.001 |
|                 mem_reg_384_447_3_5              |    <0.001 |
|                 mem_reg_384_447_6_8              |    <0.001 |
|                 mem_reg_384_447_9_11             |    <0.001 |
|                 mem_reg_448_511_0_2              |    <0.001 |
|                 mem_reg_448_511_12_14            |    <0.001 |
|                 mem_reg_448_511_15_15            |    <0.001 |
|                 mem_reg_448_511_3_5              |    <0.001 |
|                 mem_reg_448_511_6_8              |    <0.001 |
|                 mem_reg_448_511_9_11             |    <0.001 |
|                 mem_reg_512_575_0_2              |    <0.001 |
|                 mem_reg_512_575_12_14            |    <0.001 |
|                 mem_reg_512_575_15_15            |    <0.001 |
|                 mem_reg_512_575_3_5              |    <0.001 |
|                 mem_reg_512_575_6_8              |    <0.001 |
|                 mem_reg_512_575_9_11             |    <0.001 |
|                 mem_reg_576_639_0_2              |    <0.001 |
|                 mem_reg_576_639_12_14            |    <0.001 |
|                 mem_reg_576_639_15_15            |    <0.001 |
|                 mem_reg_576_639_3_5              |    <0.001 |
|                 mem_reg_576_639_6_8              |    <0.001 |
|                 mem_reg_576_639_9_11             |    <0.001 |
|                 mem_reg_640_703_0_2              |    <0.001 |
|                 mem_reg_640_703_12_14            |    <0.001 |
|                 mem_reg_640_703_15_15            |    <0.001 |
|                 mem_reg_640_703_3_5              |    <0.001 |
|                 mem_reg_640_703_6_8              |    <0.001 |
|                 mem_reg_640_703_9_11             |    <0.001 |
|                 mem_reg_64_127_0_2               |    <0.001 |
|                 mem_reg_64_127_12_14             |    <0.001 |
|                 mem_reg_64_127_15_15             |    <0.001 |
|                 mem_reg_64_127_3_5               |    <0.001 |
|                 mem_reg_64_127_6_8               |    <0.001 |
|                 mem_reg_64_127_9_11              |    <0.001 |
|                 mem_reg_704_767_0_2              |    <0.001 |
|                 mem_reg_704_767_12_14            |    <0.001 |
|                 mem_reg_704_767_15_15            |    <0.001 |
|                 mem_reg_704_767_3_5              |    <0.001 |
|                 mem_reg_704_767_6_8              |    <0.001 |
|                 mem_reg_704_767_9_11             |    <0.001 |
|                 mem_reg_768_831_0_2              |    <0.001 |
|                 mem_reg_768_831_12_14            |    <0.001 |
|                 mem_reg_768_831_15_15            |    <0.001 |
|                 mem_reg_768_831_3_5              |    <0.001 |
|                 mem_reg_768_831_6_8              |    <0.001 |
|                 mem_reg_768_831_9_11             |    <0.001 |
|                 mem_reg_832_895_0_2              |    <0.001 |
|                 mem_reg_832_895_12_14            |    <0.001 |
|                 mem_reg_832_895_15_15            |    <0.001 |
|                 mem_reg_832_895_3_5              |    <0.001 |
|                 mem_reg_832_895_6_8              |    <0.001 |
|                 mem_reg_832_895_9_11             |    <0.001 |
|                 mem_reg_896_959_0_2              |    <0.001 |
|                 mem_reg_896_959_12_14            |    <0.001 |
|                 mem_reg_896_959_15_15            |    <0.001 |
|                 mem_reg_896_959_3_5              |    <0.001 |
|                 mem_reg_896_959_6_8              |    <0.001 |
|                 mem_reg_896_959_9_11             |    <0.001 |
|                 mem_reg_960_1023_0_2             |    <0.001 |
|                 mem_reg_960_1023_12_14           |    <0.001 |
|                 mem_reg_960_1023_15_15           |    <0.001 |
|                 mem_reg_960_1023_3_5             |    <0.001 |
|                 mem_reg_960_1023_6_8             |    <0.001 |
|                 mem_reg_960_1023_9_11            |    <0.001 |
|               tree                               |     0.015 |
|               wreg                               |     0.005 |
|             pool                                 |     0.005 |
|               buf_feat                           |     0.004 |
|                 buff0                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff1                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff2                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff3                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff4                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff5                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|               pool_tree                          |     0.001 |
|             relu                                 |    <0.001 |
|           core5                                  |     0.034 |
|             bias                                 |    <0.001 |
|             conv                                 |     0.028 |
|               feat_accum                         |     0.002 |
|               mem_feat                           |     0.006 |
|                 mem_reg_0_63_0_2                 |    <0.001 |
|                 mem_reg_0_63_12_14               |    <0.001 |
|                 mem_reg_0_63_15_15               |    <0.001 |
|                 mem_reg_0_63_3_5                 |    <0.001 |
|                 mem_reg_0_63_6_8                 |    <0.001 |
|                 mem_reg_0_63_9_11                |    <0.001 |
|                 mem_reg_128_191_0_2              |    <0.001 |
|                 mem_reg_128_191_12_14            |    <0.001 |
|                 mem_reg_128_191_15_15            |    <0.001 |
|                 mem_reg_128_191_3_5              |    <0.001 |
|                 mem_reg_128_191_6_8              |    <0.001 |
|                 mem_reg_128_191_9_11             |    <0.001 |
|                 mem_reg_192_255_0_2              |    <0.001 |
|                 mem_reg_192_255_12_14            |    <0.001 |
|                 mem_reg_192_255_15_15            |    <0.001 |
|                 mem_reg_192_255_3_5              |    <0.001 |
|                 mem_reg_192_255_6_8              |    <0.001 |
|                 mem_reg_192_255_9_11             |    <0.001 |
|                 mem_reg_256_319_0_2              |    <0.001 |
|                 mem_reg_256_319_12_14            |    <0.001 |
|                 mem_reg_256_319_15_15            |    <0.001 |
|                 mem_reg_256_319_3_5              |    <0.001 |
|                 mem_reg_256_319_6_8              |    <0.001 |
|                 mem_reg_256_319_9_11             |    <0.001 |
|                 mem_reg_320_383_0_2              |    <0.001 |
|                 mem_reg_320_383_12_14            |    <0.001 |
|                 mem_reg_320_383_15_15            |    <0.001 |
|                 mem_reg_320_383_3_5              |    <0.001 |
|                 mem_reg_320_383_6_8              |    <0.001 |
|                 mem_reg_320_383_9_11             |    <0.001 |
|                 mem_reg_384_447_0_2              |    <0.001 |
|                 mem_reg_384_447_12_14            |    <0.001 |
|                 mem_reg_384_447_15_15            |    <0.001 |
|                 mem_reg_384_447_3_5              |    <0.001 |
|                 mem_reg_384_447_6_8              |    <0.001 |
|                 mem_reg_384_447_9_11             |    <0.001 |
|                 mem_reg_448_511_0_2              |    <0.001 |
|                 mem_reg_448_511_12_14            |    <0.001 |
|                 mem_reg_448_511_15_15            |    <0.001 |
|                 mem_reg_448_511_3_5              |    <0.001 |
|                 mem_reg_448_511_6_8              |    <0.001 |
|                 mem_reg_448_511_9_11             |    <0.001 |
|                 mem_reg_512_575_0_2              |    <0.001 |
|                 mem_reg_512_575_12_14            |    <0.001 |
|                 mem_reg_512_575_15_15            |    <0.001 |
|                 mem_reg_512_575_3_5              |    <0.001 |
|                 mem_reg_512_575_6_8              |    <0.001 |
|                 mem_reg_512_575_9_11             |    <0.001 |
|                 mem_reg_576_639_0_2              |    <0.001 |
|                 mem_reg_576_639_12_14            |    <0.001 |
|                 mem_reg_576_639_15_15            |    <0.001 |
|                 mem_reg_576_639_3_5              |    <0.001 |
|                 mem_reg_576_639_6_8              |    <0.001 |
|                 mem_reg_576_639_9_11             |    <0.001 |
|                 mem_reg_640_703_0_2              |    <0.001 |
|                 mem_reg_640_703_12_14            |    <0.001 |
|                 mem_reg_640_703_15_15            |    <0.001 |
|                 mem_reg_640_703_3_5              |    <0.001 |
|                 mem_reg_640_703_6_8              |    <0.001 |
|                 mem_reg_640_703_9_11             |    <0.001 |
|                 mem_reg_64_127_0_2               |    <0.001 |
|                 mem_reg_64_127_12_14             |    <0.001 |
|                 mem_reg_64_127_15_15             |    <0.001 |
|                 mem_reg_64_127_3_5               |    <0.001 |
|                 mem_reg_64_127_6_8               |    <0.001 |
|                 mem_reg_64_127_9_11              |    <0.001 |
|                 mem_reg_704_767_0_2              |    <0.001 |
|                 mem_reg_704_767_12_14            |    <0.001 |
|                 mem_reg_704_767_15_15            |    <0.001 |
|                 mem_reg_704_767_3_5              |    <0.001 |
|                 mem_reg_704_767_6_8              |    <0.001 |
|                 mem_reg_704_767_9_11             |    <0.001 |
|                 mem_reg_768_831_0_2              |    <0.001 |
|                 mem_reg_768_831_12_14            |    <0.001 |
|                 mem_reg_768_831_15_15            |    <0.001 |
|                 mem_reg_768_831_3_5              |    <0.001 |
|                 mem_reg_768_831_6_8              |    <0.001 |
|                 mem_reg_768_831_9_11             |    <0.001 |
|                 mem_reg_832_895_0_2              |    <0.001 |
|                 mem_reg_832_895_12_14            |    <0.001 |
|                 mem_reg_832_895_15_15            |    <0.001 |
|                 mem_reg_832_895_3_5              |    <0.001 |
|                 mem_reg_832_895_6_8              |    <0.001 |
|                 mem_reg_832_895_9_11             |    <0.001 |
|                 mem_reg_896_959_0_2              |    <0.001 |
|                 mem_reg_896_959_12_14            |    <0.001 |
|                 mem_reg_896_959_15_15            |    <0.001 |
|                 mem_reg_896_959_3_5              |    <0.001 |
|                 mem_reg_896_959_6_8              |    <0.001 |
|                 mem_reg_896_959_9_11             |    <0.001 |
|                 mem_reg_960_1023_0_2             |    <0.001 |
|                 mem_reg_960_1023_12_14           |    <0.001 |
|                 mem_reg_960_1023_15_15           |    <0.001 |
|                 mem_reg_960_1023_3_5             |    <0.001 |
|                 mem_reg_960_1023_6_8             |    <0.001 |
|                 mem_reg_960_1023_9_11            |    <0.001 |
|               tree                               |     0.015 |
|               wreg                               |     0.005 |
|             pool                                 |     0.005 |
|               buf_feat                           |     0.004 |
|                 buff0                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff1                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff2                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff3                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff4                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff5                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|               pool_tree                          |     0.001 |
|             relu                                 |    <0.001 |
|           core6                                  |     0.034 |
|             bias                                 |    <0.001 |
|             conv                                 |     0.027 |
|               feat_accum                         |     0.002 |
|               mem_feat                           |     0.006 |
|                 mem_reg_0_63_0_2                 |    <0.001 |
|                 mem_reg_0_63_12_14               |    <0.001 |
|                 mem_reg_0_63_15_15               |    <0.001 |
|                 mem_reg_0_63_3_5                 |    <0.001 |
|                 mem_reg_0_63_6_8                 |    <0.001 |
|                 mem_reg_0_63_9_11                |    <0.001 |
|                 mem_reg_128_191_0_2              |    <0.001 |
|                 mem_reg_128_191_12_14            |    <0.001 |
|                 mem_reg_128_191_15_15            |    <0.001 |
|                 mem_reg_128_191_3_5              |    <0.001 |
|                 mem_reg_128_191_6_8              |    <0.001 |
|                 mem_reg_128_191_9_11             |    <0.001 |
|                 mem_reg_192_255_0_2              |    <0.001 |
|                 mem_reg_192_255_12_14            |    <0.001 |
|                 mem_reg_192_255_15_15            |    <0.001 |
|                 mem_reg_192_255_3_5              |    <0.001 |
|                 mem_reg_192_255_6_8              |    <0.001 |
|                 mem_reg_192_255_9_11             |    <0.001 |
|                 mem_reg_256_319_0_2              |    <0.001 |
|                 mem_reg_256_319_12_14            |    <0.001 |
|                 mem_reg_256_319_15_15            |    <0.001 |
|                 mem_reg_256_319_3_5              |    <0.001 |
|                 mem_reg_256_319_6_8              |    <0.001 |
|                 mem_reg_256_319_9_11             |    <0.001 |
|                 mem_reg_320_383_0_2              |    <0.001 |
|                 mem_reg_320_383_12_14            |    <0.001 |
|                 mem_reg_320_383_15_15            |    <0.001 |
|                 mem_reg_320_383_3_5              |    <0.001 |
|                 mem_reg_320_383_6_8              |    <0.001 |
|                 mem_reg_320_383_9_11             |    <0.001 |
|                 mem_reg_384_447_0_2              |    <0.001 |
|                 mem_reg_384_447_12_14            |    <0.001 |
|                 mem_reg_384_447_15_15            |    <0.001 |
|                 mem_reg_384_447_3_5              |    <0.001 |
|                 mem_reg_384_447_6_8              |    <0.001 |
|                 mem_reg_384_447_9_11             |    <0.001 |
|                 mem_reg_448_511_0_2              |    <0.001 |
|                 mem_reg_448_511_12_14            |    <0.001 |
|                 mem_reg_448_511_15_15            |    <0.001 |
|                 mem_reg_448_511_3_5              |    <0.001 |
|                 mem_reg_448_511_6_8              |    <0.001 |
|                 mem_reg_448_511_9_11             |    <0.001 |
|                 mem_reg_512_575_0_2              |    <0.001 |
|                 mem_reg_512_575_12_14            |    <0.001 |
|                 mem_reg_512_575_15_15            |    <0.001 |
|                 mem_reg_512_575_3_5              |    <0.001 |
|                 mem_reg_512_575_6_8              |    <0.001 |
|                 mem_reg_512_575_9_11             |    <0.001 |
|                 mem_reg_576_639_0_2              |    <0.001 |
|                 mem_reg_576_639_12_14            |    <0.001 |
|                 mem_reg_576_639_15_15            |    <0.001 |
|                 mem_reg_576_639_3_5              |    <0.001 |
|                 mem_reg_576_639_6_8              |    <0.001 |
|                 mem_reg_576_639_9_11             |    <0.001 |
|                 mem_reg_640_703_0_2              |    <0.001 |
|                 mem_reg_640_703_12_14            |    <0.001 |
|                 mem_reg_640_703_15_15            |    <0.001 |
|                 mem_reg_640_703_3_5              |    <0.001 |
|                 mem_reg_640_703_6_8              |    <0.001 |
|                 mem_reg_640_703_9_11             |    <0.001 |
|                 mem_reg_64_127_0_2               |    <0.001 |
|                 mem_reg_64_127_12_14             |    <0.001 |
|                 mem_reg_64_127_15_15             |    <0.001 |
|                 mem_reg_64_127_3_5               |    <0.001 |
|                 mem_reg_64_127_6_8               |    <0.001 |
|                 mem_reg_64_127_9_11              |    <0.001 |
|                 mem_reg_704_767_0_2              |    <0.001 |
|                 mem_reg_704_767_12_14            |    <0.001 |
|                 mem_reg_704_767_15_15            |    <0.001 |
|                 mem_reg_704_767_3_5              |    <0.001 |
|                 mem_reg_704_767_6_8              |    <0.001 |
|                 mem_reg_704_767_9_11             |    <0.001 |
|                 mem_reg_768_831_0_2              |    <0.001 |
|                 mem_reg_768_831_12_14            |    <0.001 |
|                 mem_reg_768_831_15_15            |    <0.001 |
|                 mem_reg_768_831_3_5              |    <0.001 |
|                 mem_reg_768_831_6_8              |    <0.001 |
|                 mem_reg_768_831_9_11             |    <0.001 |
|                 mem_reg_832_895_0_2              |    <0.001 |
|                 mem_reg_832_895_12_14            |    <0.001 |
|                 mem_reg_832_895_15_15            |    <0.001 |
|                 mem_reg_832_895_3_5              |    <0.001 |
|                 mem_reg_832_895_6_8              |    <0.001 |
|                 mem_reg_832_895_9_11             |    <0.001 |
|                 mem_reg_896_959_0_2              |    <0.001 |
|                 mem_reg_896_959_12_14            |    <0.001 |
|                 mem_reg_896_959_15_15            |    <0.001 |
|                 mem_reg_896_959_3_5              |    <0.001 |
|                 mem_reg_896_959_6_8              |    <0.001 |
|                 mem_reg_896_959_9_11             |    <0.001 |
|                 mem_reg_960_1023_0_2             |    <0.001 |
|                 mem_reg_960_1023_12_14           |    <0.001 |
|                 mem_reg_960_1023_15_15           |    <0.001 |
|                 mem_reg_960_1023_3_5             |    <0.001 |
|                 mem_reg_960_1023_6_8             |    <0.001 |
|                 mem_reg_960_1023_9_11            |    <0.001 |
|               tree                               |     0.015 |
|               wreg                               |     0.005 |
|             pool                                 |     0.006 |
|               buf_feat                           |     0.004 |
|                 buff0                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff1                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff2                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff3                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff4                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff5                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|               pool_tree                          |     0.001 |
|             relu                                 |    <0.001 |
|           core7                                  |     0.058 |
|             bias                                 |    <0.001 |
|             conv                                 |     0.052 |
|               feat_accum                         |     0.001 |
|               mem_feat                           |     0.029 |
|                 mem_reg_0_63_0_2                 |    <0.001 |
|                 mem_reg_0_63_12_14               |    <0.001 |
|                 mem_reg_0_63_15_15               |    <0.001 |
|                 mem_reg_0_63_3_5                 |    <0.001 |
|                 mem_reg_0_63_6_8                 |    <0.001 |
|                 mem_reg_0_63_9_11                |    <0.001 |
|                 mem_reg_128_191_0_2              |    <0.001 |
|                 mem_reg_128_191_12_14            |    <0.001 |
|                 mem_reg_128_191_15_15            |    <0.001 |
|                 mem_reg_128_191_3_5              |    <0.001 |
|                 mem_reg_128_191_6_8              |    <0.001 |
|                 mem_reg_128_191_9_11             |    <0.001 |
|                 mem_reg_192_255_0_2              |    <0.001 |
|                 mem_reg_192_255_12_14            |    <0.001 |
|                 mem_reg_192_255_15_15            |    <0.001 |
|                 mem_reg_192_255_3_5              |    <0.001 |
|                 mem_reg_192_255_6_8              |    <0.001 |
|                 mem_reg_192_255_9_11             |    <0.001 |
|                 mem_reg_256_319_0_2              |    <0.001 |
|                 mem_reg_256_319_12_14            |    <0.001 |
|                 mem_reg_256_319_15_15            |    <0.001 |
|                 mem_reg_256_319_3_5              |    <0.001 |
|                 mem_reg_256_319_6_8              |    <0.001 |
|                 mem_reg_256_319_9_11             |    <0.001 |
|                 mem_reg_320_383_0_2              |    <0.001 |
|                 mem_reg_320_383_12_14            |    <0.001 |
|                 mem_reg_320_383_15_15            |    <0.001 |
|                 mem_reg_320_383_3_5              |    <0.001 |
|                 mem_reg_320_383_6_8              |    <0.001 |
|                 mem_reg_320_383_9_11             |    <0.001 |
|                 mem_reg_384_447_0_2              |    <0.001 |
|                 mem_reg_384_447_12_14            |    <0.001 |
|                 mem_reg_384_447_15_15            |    <0.001 |
|                 mem_reg_384_447_3_5              |    <0.001 |
|                 mem_reg_384_447_6_8              |    <0.001 |
|                 mem_reg_384_447_9_11             |    <0.001 |
|                 mem_reg_448_511_0_2              |    <0.001 |
|                 mem_reg_448_511_12_14            |    <0.001 |
|                 mem_reg_448_511_15_15            |    <0.001 |
|                 mem_reg_448_511_3_5              |    <0.001 |
|                 mem_reg_448_511_6_8              |    <0.001 |
|                 mem_reg_448_511_9_11             |    <0.001 |
|                 mem_reg_512_575_0_2              |    <0.001 |
|                 mem_reg_512_575_12_14            |    <0.001 |
|                 mem_reg_512_575_15_15            |    <0.001 |
|                 mem_reg_512_575_3_5              |    <0.001 |
|                 mem_reg_512_575_6_8              |    <0.001 |
|                 mem_reg_512_575_9_11             |    <0.001 |
|                 mem_reg_576_639_0_2              |    <0.001 |
|                 mem_reg_576_639_12_14            |    <0.001 |
|                 mem_reg_576_639_15_15            |    <0.001 |
|                 mem_reg_576_639_3_5              |    <0.001 |
|                 mem_reg_576_639_6_8              |    <0.001 |
|                 mem_reg_576_639_9_11             |    <0.001 |
|                 mem_reg_640_703_0_2              |    <0.001 |
|                 mem_reg_640_703_12_14            |    <0.001 |
|                 mem_reg_640_703_15_15            |    <0.001 |
|                 mem_reg_640_703_3_5              |    <0.001 |
|                 mem_reg_640_703_6_8              |    <0.001 |
|                 mem_reg_640_703_9_11             |    <0.001 |
|                 mem_reg_64_127_0_2               |    <0.001 |
|                 mem_reg_64_127_12_14             |    <0.001 |
|                 mem_reg_64_127_15_15             |    <0.001 |
|                 mem_reg_64_127_3_5               |    <0.001 |
|                 mem_reg_64_127_6_8               |    <0.001 |
|                 mem_reg_64_127_9_11              |    <0.001 |
|                 mem_reg_704_767_0_2              |    <0.001 |
|                 mem_reg_704_767_12_14            |    <0.001 |
|                 mem_reg_704_767_15_15            |    <0.001 |
|                 mem_reg_704_767_3_5              |    <0.001 |
|                 mem_reg_704_767_6_8              |    <0.001 |
|                 mem_reg_704_767_9_11             |    <0.001 |
|                 mem_reg_768_831_0_2              |    <0.001 |
|                 mem_reg_768_831_12_14            |    <0.001 |
|                 mem_reg_768_831_15_15            |    <0.001 |
|                 mem_reg_768_831_3_5              |    <0.001 |
|                 mem_reg_768_831_6_8              |    <0.001 |
|                 mem_reg_768_831_9_11             |    <0.001 |
|                 mem_reg_832_895_0_2              |    <0.001 |
|                 mem_reg_832_895_12_14            |    <0.001 |
|                 mem_reg_832_895_15_15            |    <0.001 |
|                 mem_reg_832_895_3_5              |    <0.001 |
|                 mem_reg_832_895_6_8              |    <0.001 |
|                 mem_reg_832_895_9_11             |    <0.001 |
|                 mem_reg_896_959_0_2              |    <0.001 |
|                 mem_reg_896_959_12_14            |    <0.001 |
|                 mem_reg_896_959_15_15            |    <0.001 |
|                 mem_reg_896_959_3_5              |    <0.001 |
|                 mem_reg_896_959_6_8              |    <0.001 |
|                 mem_reg_896_959_9_11             |    <0.001 |
|                 mem_reg_960_1023_0_2             |    <0.001 |
|                 mem_reg_960_1023_12_14           |    <0.001 |
|                 mem_reg_960_1023_15_15           |    <0.001 |
|                 mem_reg_960_1023_3_5             |    <0.001 |
|                 mem_reg_960_1023_6_8             |    <0.001 |
|                 mem_reg_960_1023_9_11            |    <0.001 |
|               tree                               |     0.016 |
|               wreg                               |     0.006 |
|             pool                                 |     0.005 |
|               buf_feat                           |     0.004 |
|                 buff0                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff1                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff2                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff3                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff4                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|                 buff5                            |    <0.001 |
|                   mem_reg_0_31_0_5               |    <0.001 |
|                   mem_reg_0_31_12_15             |    <0.001 |
|                   mem_reg_0_31_6_11              |    <0.001 |
|               pool_tree                          |     0.001 |
|             relu                                 |    <0.001 |
|           ctrl                                   |     0.023 |
|             ctrl_bias                            |    <0.001 |
|             ctrl_conv                            |     0.012 |
|             ctrl_core                            |     0.010 |
|             ctrl_pool                            |    <0.001 |
|             ctrl_relu                            |    <0.001 |
|           mem_net0                               |     0.003 |
|           mem_net1                               |     0.003 |
|           mem_net2                               |     0.002 |
|           mem_net3                               |     0.003 |
|           mem_net4                               |     0.003 |
|           mem_net5                               |     0.002 |
|           mem_net6                               |     0.002 |
|           mem_net7                               |     0.003 |
|           serial                                 |     0.004 |
|             mem_serial0                          |    <0.001 |
|               mem_reg_0_63_0_2                   |    <0.001 |
|               mem_reg_0_63_12_14                 |    <0.001 |
|               mem_reg_0_63_15_15                 |    <0.001 |
|               mem_reg_0_63_3_5                   |    <0.001 |
|               mem_reg_0_63_6_8                   |    <0.001 |
|               mem_reg_0_63_9_11                  |    <0.001 |
|               mem_reg_128_191_0_2                |    <0.001 |
|               mem_reg_128_191_12_14              |    <0.001 |
|               mem_reg_128_191_15_15              |    <0.001 |
|               mem_reg_128_191_3_5                |    <0.001 |
|               mem_reg_128_191_6_8                |    <0.001 |
|               mem_reg_128_191_9_11               |    <0.001 |
|               mem_reg_64_127_0_2                 |    <0.001 |
|               mem_reg_64_127_12_14               |    <0.001 |
|               mem_reg_64_127_15_15               |    <0.001 |
|               mem_reg_64_127_3_5                 |    <0.001 |
|               mem_reg_64_127_6_8                 |    <0.001 |
|               mem_reg_64_127_9_11                |    <0.001 |
|             mem_serial1                          |    <0.001 |
|               mem_reg_0_63_0_2                   |    <0.001 |
|               mem_reg_0_63_12_14                 |    <0.001 |
|               mem_reg_0_63_15_15                 |    <0.001 |
|               mem_reg_0_63_3_5                   |    <0.001 |
|               mem_reg_0_63_6_8                   |    <0.001 |
|               mem_reg_0_63_9_11                  |    <0.001 |
|               mem_reg_128_191_0_2                |    <0.001 |
|               mem_reg_128_191_12_14              |    <0.001 |
|               mem_reg_128_191_15_15              |    <0.001 |
|               mem_reg_128_191_3_5                |    <0.001 |
|               mem_reg_128_191_6_8                |    <0.001 |
|               mem_reg_128_191_9_11               |    <0.001 |
|               mem_reg_64_127_0_2                 |    <0.001 |
|               mem_reg_64_127_12_14               |    <0.001 |
|               mem_reg_64_127_15_15               |    <0.001 |
|               mem_reg_64_127_3_5                 |    <0.001 |
|               mem_reg_64_127_6_8                 |    <0.001 |
|               mem_reg_64_127_9_11                |    <0.001 |
|             mem_serial2                          |    <0.001 |
|               mem_reg_0_63_0_2                   |    <0.001 |
|               mem_reg_0_63_12_14                 |    <0.001 |
|               mem_reg_0_63_15_15                 |    <0.001 |
|               mem_reg_0_63_3_5                   |    <0.001 |
|               mem_reg_0_63_6_8                   |    <0.001 |
|               mem_reg_0_63_9_11                  |    <0.001 |
|               mem_reg_128_191_0_2                |    <0.001 |
|               mem_reg_128_191_12_14              |    <0.001 |
|               mem_reg_128_191_15_15              |    <0.001 |
|               mem_reg_128_191_3_5                |    <0.001 |
|               mem_reg_128_191_6_8                |    <0.001 |
|               mem_reg_128_191_9_11               |    <0.001 |
|               mem_reg_64_127_0_2                 |    <0.001 |
|               mem_reg_64_127_12_14               |    <0.001 |
|               mem_reg_64_127_15_15               |    <0.001 |
|               mem_reg_64_127_3_5                 |    <0.001 |
|               mem_reg_64_127_6_8                 |    <0.001 |
|               mem_reg_64_127_9_11                |    <0.001 |
|             mem_serial3                          |    <0.001 |
|               mem_reg_0_63_0_2                   |    <0.001 |
|               mem_reg_0_63_12_14                 |    <0.001 |
|               mem_reg_0_63_15_15                 |    <0.001 |
|               mem_reg_0_63_3_5                   |    <0.001 |
|               mem_reg_0_63_6_8                   |    <0.001 |
|               mem_reg_0_63_9_11                  |    <0.001 |
|               mem_reg_128_191_0_2                |    <0.001 |
|               mem_reg_128_191_12_14              |    <0.001 |
|               mem_reg_128_191_15_15              |    <0.001 |
|               mem_reg_128_191_3_5                |    <0.001 |
|               mem_reg_128_191_6_8                |    <0.001 |
|               mem_reg_128_191_9_11               |    <0.001 |
|               mem_reg_64_127_0_2                 |    <0.001 |
|               mem_reg_64_127_12_14               |    <0.001 |
|               mem_reg_64_127_15_15               |    <0.001 |
|               mem_reg_64_127_3_5                 |    <0.001 |
|               mem_reg_64_127_6_8                 |    <0.001 |
|               mem_reg_64_127_9_11                |    <0.001 |
|             mem_serial4                          |    <0.001 |
|               mem_reg_0_63_0_2                   |    <0.001 |
|               mem_reg_0_63_12_14                 |    <0.001 |
|               mem_reg_0_63_15_15                 |    <0.001 |
|               mem_reg_0_63_3_5                   |    <0.001 |
|               mem_reg_0_63_6_8                   |    <0.001 |
|               mem_reg_0_63_9_11                  |    <0.001 |
|               mem_reg_128_191_0_2                |    <0.001 |
|               mem_reg_128_191_12_14              |    <0.001 |
|               mem_reg_128_191_15_15              |    <0.001 |
|               mem_reg_128_191_3_5                |    <0.001 |
|               mem_reg_128_191_6_8                |    <0.001 |
|               mem_reg_128_191_9_11               |    <0.001 |
|               mem_reg_64_127_0_2                 |    <0.001 |
|               mem_reg_64_127_12_14               |    <0.001 |
|               mem_reg_64_127_15_15               |    <0.001 |
|               mem_reg_64_127_3_5                 |    <0.001 |
|               mem_reg_64_127_6_8                 |    <0.001 |
|               mem_reg_64_127_9_11                |    <0.001 |
|             mem_serial5                          |    <0.001 |
|               mem_reg_0_63_0_2                   |    <0.001 |
|               mem_reg_0_63_12_14                 |    <0.001 |
|               mem_reg_0_63_15_15                 |    <0.001 |
|               mem_reg_0_63_3_5                   |    <0.001 |
|               mem_reg_0_63_6_8                   |    <0.001 |
|               mem_reg_0_63_9_11                  |    <0.001 |
|               mem_reg_128_191_0_2                |    <0.001 |
|               mem_reg_128_191_12_14              |    <0.001 |
|               mem_reg_128_191_15_15              |    <0.001 |
|               mem_reg_128_191_3_5                |    <0.001 |
|               mem_reg_128_191_6_8                |    <0.001 |
|               mem_reg_128_191_9_11               |    <0.001 |
|               mem_reg_64_127_0_2                 |    <0.001 |
|               mem_reg_64_127_12_14               |    <0.001 |
|               mem_reg_64_127_15_15               |    <0.001 |
|               mem_reg_64_127_3_5                 |    <0.001 |
|               mem_reg_64_127_6_8                 |    <0.001 |
|               mem_reg_64_127_9_11                |    <0.001 |
|             mem_serial6                          |    <0.001 |
|               mem_reg_0_63_0_2                   |    <0.001 |
|               mem_reg_0_63_12_14                 |    <0.001 |
|               mem_reg_0_63_15_15                 |    <0.001 |
|               mem_reg_0_63_3_5                   |    <0.001 |
|               mem_reg_0_63_6_8                   |    <0.001 |
|               mem_reg_0_63_9_11                  |    <0.001 |
|               mem_reg_128_191_0_2                |    <0.001 |
|               mem_reg_128_191_12_14              |    <0.001 |
|               mem_reg_128_191_15_15              |    <0.001 |
|               mem_reg_128_191_3_5                |    <0.001 |
|               mem_reg_128_191_6_8                |    <0.001 |
|               mem_reg_128_191_9_11               |    <0.001 |
|               mem_reg_64_127_0_2                 |    <0.001 |
|               mem_reg_64_127_12_14               |    <0.001 |
|               mem_reg_64_127_15_15               |    <0.001 |
|               mem_reg_64_127_3_5                 |    <0.001 |
|               mem_reg_64_127_6_8                 |    <0.001 |
|               mem_reg_64_127_9_11                |    <0.001 |
|             mem_serial7                          |    <0.001 |
|               mem_reg_0_63_0_2                   |    <0.001 |
|               mem_reg_0_63_12_14                 |    <0.001 |
|               mem_reg_0_63_15_15                 |    <0.001 |
|               mem_reg_0_63_3_5                   |    <0.001 |
|               mem_reg_0_63_6_8                   |    <0.001 |
|               mem_reg_0_63_9_11                  |    <0.001 |
|               mem_reg_128_191_0_2                |    <0.001 |
|               mem_reg_128_191_12_14              |    <0.001 |
|               mem_reg_128_191_15_15              |    <0.001 |
|               mem_reg_128_191_3_5                |    <0.001 |
|               mem_reg_128_191_6_8                |    <0.001 |
|               mem_reg_128_191_9_11               |    <0.001 |
|               mem_reg_64_127_0_2                 |    <0.001 |
|               mem_reg_64_127_12_14               |    <0.001 |
|               mem_reg_64_127_15_15               |    <0.001 |
|               mem_reg_64_127_3_5                 |    <0.001 |
|               mem_reg_64_127_6_8                 |    <0.001 |
|               mem_reg_64_127_9_11                |    <0.001 |
|             select_out                           |    <0.001 |
|     processing_system7_0                         |     1.531 |
|       inst                                       |     1.531 |
|     processing_system7_0_axi_periph              |     0.007 |
|       s00_couplers                               |     0.007 |
|         auto_pc                                  |     0.007 |
|           inst                                   |     0.007 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.007 |
|               RD.ar_channel_0                    |     0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |     0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.002 |
|                 ar_pipe                          |    <0.001 |
|                 aw_pipe                          |    <0.001 |
|                 b_pipe                           |    <0.001 |
|                 r_pipe                           |    <0.001 |
|               WR.aw_channel_0                    |     0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|     rst_processing_system7_0_100M                |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
+--------------------------------------------------+-----------+


