#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffff1adb9b0 .scope module, "simpleMIPS_tb" "simpleMIPS_tb" 2 1;
 .timescale 0 0;
v0x7ffff1b0ae70_0 .var "clk", 0 0;
v0x7ffff1b0af10_0 .var "rst", 0 0;
S_0x7ffff1addf60 .scope module, "U_simpleMIPS" "simpleMIPS" 2 5, 3 2 0, S_0x7ffff1adb9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v0x7ffff1b09b10_0 .net "ALUOp", 1 0, v0x7ffff1b01980_0;  1 drivers
v0x7ffff1b09bf0_0 .net "ALUout", 31 0, v0x7ffff1b04270_0;  1 drivers
v0x7ffff1b09cb0_0 .net "BSel", 0 0, L_0x7ffff1b1e070;  1 drivers
v0x7ffff1b09d50_0 .net "Br", 0 0, v0x7ffff1b01b40_0;  1 drivers
v0x7ffff1b09df0_0 .net "Breq", 0 0, L_0x7ffff1b1cc80;  1 drivers
v0x7ffff1b09f30_0 .net "Brlt", 0 0, L_0x7ffff1b1cd20;  1 drivers
v0x7ffff1b0a020_0 .net "DMWr", 0 0, L_0x7ffff1b1dd30;  1 drivers
v0x7ffff1b0a110_0 .net "J", 0 0, L_0x7ffff1b1de20;  1 drivers
v0x7ffff1b0a200_0 .net "JImm", 25 0, L_0x7ffff1b0afd0;  1 drivers
v0x7ffff1b0a330_0 .net "MEMout", 31 0, L_0x7ffff1b1e440;  1 drivers
v0x7ffff1b0a3d0_0 .net "RDSel", 1 0, v0x7ffff1b021b0_0;  1 drivers
v0x7ffff1b0a4e0_0 .net "RegWr", 0 0, L_0x7ffff1b1dcc0;  1 drivers
v0x7ffff1b0a580_0 .net "WDSel", 1 0, v0x7ffff1b024d0_0;  1 drivers
v0x7ffff1b0a690_0 .net "clk", 0 0, v0x7ffff1b0ae70_0;  1 drivers
v0x7ffff1b0a730_0 .net "imm32", 31 0, L_0x7ffff1b1caf0;  1 drivers
v0x7ffff1b0a840_0 .net "instr", 31 0, L_0x7ffff1ac2d70;  1 drivers
v0x7ffff1b0a990_0 .net "pc_add4", 31 0, L_0x7ffff1b1b120;  1 drivers
v0x7ffff1b0ab60_0 .net "rdata1", 31 0, L_0x7ffff1b1bdc0;  1 drivers
v0x7ffff1b0ac20_0 .net "rdata2", 31 0, L_0x7ffff1b1c470;  1 drivers
v0x7ffff1b0ace0_0 .net "rst", 0 0, v0x7ffff1b0af10_0;  1 drivers
L_0x7ffff1b0afd0 .part L_0x7ffff1ac2d70, 0, 26;
S_0x7ffff1adfa70 .scope module, "U_bru" "bru" 3 39, 4 3 0, S_0x7ffff1addf60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rdata1"
    .port_info 1 /INPUT 32 "rdata2"
    .port_info 2 /OUTPUT 1 "Breq"
    .port_info 3 /OUTPUT 1 "Brlt"
v0x7ffff1ad7870_0 .net "Breq", 0 0, L_0x7ffff1b1cc80;  alias, 1 drivers
v0x7ffff1ad7910_0 .net "Brlt", 0 0, L_0x7ffff1b1cd20;  alias, 1 drivers
v0x7ffff1ae3ba0_0 .net "rdata1", 31 0, L_0x7ffff1b1bdc0;  alias, 1 drivers
v0x7ffff1b01730_0 .net "rdata2", 31 0, L_0x7ffff1b1c470;  alias, 1 drivers
L_0x7ffff1b1cc80 .cmp/eq 32, L_0x7ffff1b1bdc0, L_0x7ffff1b1c470;
L_0x7ffff1b1cd20 .cmp/gt 32, L_0x7ffff1b1c470, L_0x7ffff1b1bdc0;
S_0x7ffff1ae01c0 .scope module, "U_ctrl" "ctrl" 3 48, 5 3 0, S_0x7ffff1addf60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 1 "Breq"
    .port_info 2 /INPUT 1 "Brlt"
    .port_info 3 /OUTPUT 1 "Br"
    .port_info 4 /OUTPUT 1 "RegWr"
    .port_info 5 /OUTPUT 1 "DMWr"
    .port_info 6 /OUTPUT 1 "J"
    .port_info 7 /OUTPUT 1 "BSel"
    .port_info 8 /OUTPUT 2 "ALUOp"
    .port_info 9 /OUTPUT 2 "WDSel"
    .port_info 10 /OUTPUT 2 "RDSel"
L_0x7ffff1b1d750 .functor OR 1, L_0x7ffff1b1d010, L_0x7ffff1b1d150, C4<0>, C4<0>;
L_0x7ffff1b1da60 .functor OR 1, L_0x7ffff1b1d750, L_0x7ffff1b1d860, C4<0>, C4<0>;
L_0x7ffff1b1dcc0 .functor OR 1, L_0x7ffff1b1da60, L_0x7ffff1b1db70, C4<0>, C4<0>;
L_0x7ffff1b1df80 .functor OR 1, L_0x7ffff1b1d150, L_0x7ffff1b1d2e0, C4<0>, C4<0>;
L_0x7ffff1b1e070 .functor OR 1, L_0x7ffff1b1df80, L_0x7ffff1b1d520, C4<0>, C4<0>;
v0x7ffff1b01980_0 .var "ALUOp", 1 0;
v0x7ffff1b01a80_0 .net "BSel", 0 0, L_0x7ffff1b1e070;  alias, 1 drivers
v0x7ffff1b01b40_0 .var "Br", 0 0;
v0x7ffff1b01be0_0 .net "Breq", 0 0, L_0x7ffff1b1cc80;  alias, 1 drivers
v0x7ffff1b01c80_0 .net "Brlt", 0 0, L_0x7ffff1b1cd20;  alias, 1 drivers
v0x7ffff1b01d70_0 .net "Btype", 0 0, L_0x7ffff1b1d240;  1 drivers
v0x7ffff1b01e10_0 .net "DMWr", 0 0, L_0x7ffff1b1dd30;  alias, 1 drivers
v0x7ffff1b01eb0_0 .net "Itype", 0 0, L_0x7ffff1b1d150;  1 drivers
v0x7ffff1b01f70_0 .net "J", 0 0, L_0x7ffff1b1de20;  alias, 1 drivers
v0x7ffff1b02030_0 .net "Jtype", 0 0, L_0x7ffff1b1d610;  1 drivers
v0x7ffff1b020f0_0 .net "Ltype", 0 0, L_0x7ffff1b1d520;  1 drivers
v0x7ffff1b021b0_0 .var "RDSel", 1 0;
v0x7ffff1b02290_0 .net "RegWr", 0 0, L_0x7ffff1b1dcc0;  alias, 1 drivers
v0x7ffff1b02350_0 .net "Rtype", 0 0, L_0x7ffff1b1d010;  1 drivers
v0x7ffff1b02410_0 .net "Stype", 0 0, L_0x7ffff1b1d2e0;  1 drivers
v0x7ffff1b024d0_0 .var "WDSel", 1 0;
L_0x7fe8a2290408 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b025b0_0 .net/2u *"_s12", 5 0, L_0x7fe8a2290408;  1 drivers
L_0x7fe8a2290450 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b02690_0 .net/2u *"_s16", 5 0, L_0x7fe8a2290450;  1 drivers
L_0x7fe8a2290498 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b02770_0 .net/2u *"_s20", 5 0, L_0x7fe8a2290498;  1 drivers
L_0x7fe8a22904e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b02850_0 .net/2u *"_s24", 5 0, L_0x7fe8a22904e0;  1 drivers
v0x7ffff1b02930_0 .net *"_s28", 0 0, L_0x7ffff1b1d750;  1 drivers
L_0x7fe8a2290528 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b029f0_0 .net/2u *"_s30", 5 0, L_0x7fe8a2290528;  1 drivers
v0x7ffff1b02ad0_0 .net *"_s32", 0 0, L_0x7ffff1b1d860;  1 drivers
v0x7ffff1b02b90_0 .net *"_s34", 0 0, L_0x7ffff1b1da60;  1 drivers
L_0x7fe8a2290570 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b02c50_0 .net/2u *"_s36", 5 0, L_0x7fe8a2290570;  1 drivers
v0x7ffff1b02d30_0 .net *"_s38", 0 0, L_0x7ffff1b1db70;  1 drivers
L_0x7fe8a2290378 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b02df0_0 .net/2u *"_s4", 5 0, L_0x7fe8a2290378;  1 drivers
L_0x7fe8a22905b8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b02ed0_0 .net/2u *"_s42", 5 0, L_0x7fe8a22905b8;  1 drivers
L_0x7fe8a2290600 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b02fb0_0 .net/2u *"_s46", 5 0, L_0x7fe8a2290600;  1 drivers
v0x7ffff1b03090_0 .net *"_s50", 0 0, L_0x7ffff1b1df80;  1 drivers
L_0x7fe8a22903c0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b03150_0 .net/2u *"_s8", 5 0, L_0x7fe8a22903c0;  1 drivers
v0x7ffff1b03230_0 .net "funct", 5 0, L_0x7ffff1b1cf70;  1 drivers
v0x7ffff1b03310_0 .net "instr", 31 0, L_0x7ffff1ac2d70;  alias, 1 drivers
v0x7ffff1b03600_0 .net "opcode", 5 0, L_0x7ffff1b1ced0;  1 drivers
E_0x7ffff1aaa5c0 .event edge, v0x7ffff1b02350_0, v0x7ffff1b01eb0_0, v0x7ffff1b03600_0;
E_0x7ffff1aa9f40/0 .event edge, v0x7ffff1b02350_0, v0x7ffff1b03230_0, v0x7ffff1b01eb0_0, v0x7ffff1b03600_0;
E_0x7ffff1aa9f40/1 .event edge, v0x7ffff1b02410_0, v0x7ffff1b020f0_0;
E_0x7ffff1aa9f40 .event/or E_0x7ffff1aa9f40/0, E_0x7ffff1aa9f40/1;
E_0x7ffff1aaa1d0 .event edge, v0x7ffff1b01d70_0, v0x7ffff1b03600_0, v0x7ffff1ad7870_0;
L_0x7ffff1b1ced0 .part L_0x7ffff1ac2d70, 26, 6;
L_0x7ffff1b1cf70 .part L_0x7ffff1ac2d70, 0, 6;
L_0x7ffff1b1d010 .cmp/eq 6, L_0x7ffff1b1ced0, L_0x7fe8a2290378;
L_0x7ffff1b1d150 .cmp/eq 6, L_0x7ffff1b1ced0, L_0x7fe8a22903c0;
L_0x7ffff1b1d240 .cmp/eq 6, L_0x7ffff1b1ced0, L_0x7fe8a2290408;
L_0x7ffff1b1d2e0 .cmp/eq 6, L_0x7ffff1b1ced0, L_0x7fe8a2290450;
L_0x7ffff1b1d520 .cmp/eq 6, L_0x7ffff1b1ced0, L_0x7fe8a2290498;
L_0x7ffff1b1d610 .cmp/eq 6, L_0x7ffff1b1ced0, L_0x7fe8a22904e0;
L_0x7ffff1b1d860 .cmp/eq 6, L_0x7ffff1b1ced0, L_0x7fe8a2290528;
L_0x7ffff1b1db70 .cmp/eq 6, L_0x7ffff1b1ced0, L_0x7fe8a2290570;
L_0x7ffff1b1dd30 .cmp/eq 6, L_0x7ffff1b1ced0, L_0x7fe8a22905b8;
L_0x7ffff1b1de20 .cmp/eq 6, L_0x7ffff1b1ced0, L_0x7fe8a2290600;
S_0x7ffff1ae09a0 .scope module, "U_dm" "dm" 3 71, 6 2 0, S_0x7ffff1addf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 32 "wdata"
    .port_info 3 /INPUT 1 "DMWr"
    .port_info 4 /OUTPUT 32 "DMout"
P_0x7ffff1b03840 .param/l "MEM_SIZE" 1 6 9, +C4<00000000000000000000010000000000>;
L_0x7ffff1b1e440 .functor BUFZ 32, L_0x7ffff1b1e3a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff1b03960_0 .net "DMWr", 0 0, L_0x7ffff1b1dd30;  alias, 1 drivers
v0x7ffff1b03a50_0 .net "DMout", 31 0, L_0x7ffff1b1e440;  alias, 1 drivers
v0x7ffff1b03b10_0 .net *"_s0", 31 0, L_0x7ffff1b1e3a0;  1 drivers
v0x7ffff1b03c00_0 .net "addr", 31 0, v0x7ffff1b04270_0;  alias, 1 drivers
v0x7ffff1b03ce0_0 .net "clk", 0 0, v0x7ffff1b0ae70_0;  alias, 1 drivers
v0x7ffff1b03df0 .array "dmem", 0 1023, 31 0;
v0x7ffff1b03eb0_0 .net "wdata", 31 0, L_0x7ffff1b1c470;  alias, 1 drivers
E_0x7ffff1ae6bb0 .event posedge, v0x7ffff1b03ce0_0;
L_0x7ffff1b1e3a0 .array/port v0x7ffff1b03df0, v0x7ffff1b04270_0;
S_0x7ffff1ae11e0 .scope module, "U_ex" "ex" 3 62, 7 2 0, S_0x7ffff1addf60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 32 "rdata1"
    .port_info 2 /INPUT 32 "rdata2"
    .port_info 3 /INPUT 32 "imm32"
    .port_info 4 /INPUT 1 "BSel"
    .port_info 5 /OUTPUT 32 "ALUout"
L_0x7ffff1b1e180 .functor BUFZ 32, L_0x7ffff1b1bdc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff1b04190_0 .net "ALUOp", 1 0, v0x7ffff1b01980_0;  alias, 1 drivers
v0x7ffff1b04270_0 .var "ALUout", 31 0;
v0x7ffff1b04340_0 .net "BSel", 0 0, L_0x7ffff1b1e070;  alias, 1 drivers
v0x7ffff1b04440_0 .net "imm32", 31 0, L_0x7ffff1b1caf0;  alias, 1 drivers
v0x7ffff1b044e0_0 .net "op1", 31 0, L_0x7ffff1b1e180;  1 drivers
v0x7ffff1b045f0_0 .net "op2", 31 0, L_0x7ffff1b1e300;  1 drivers
v0x7ffff1b046d0_0 .net "rdata1", 31 0, L_0x7ffff1b1bdc0;  alias, 1 drivers
v0x7ffff1b04790_0 .net "rdata2", 31 0, L_0x7ffff1b1c470;  alias, 1 drivers
E_0x7ffff1b04110 .event edge, v0x7ffff1b01980_0, v0x7ffff1b044e0_0, v0x7ffff1b045f0_0;
L_0x7ffff1b1e300 .functor MUXZ 32, L_0x7ffff1b1c470, L_0x7ffff1b1caf0, L_0x7ffff1b1e070, C4<>;
S_0x7ffff1b04980 .scope module, "U_fetch" "fetch" 3 9, 8 2 0, S_0x7ffff1addf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "Br"
    .port_info 3 /INPUT 1 "J"
    .port_info 4 /INPUT 26 "Imm"
    .port_info 5 /OUTPUT 32 "instr"
    .port_info 6 /OUTPUT 32 "pc_add4"
v0x7ffff1b05cc0_0 .net "Br", 0 0, v0x7ffff1b01b40_0;  alias, 1 drivers
v0x7ffff1b05d90_0 .net "Imm", 25 0, L_0x7ffff1b0afd0;  alias, 1 drivers
v0x7ffff1b05e50_0 .net "J", 0 0, L_0x7ffff1b1de20;  alias, 1 drivers
L_0x7fe8a2290018 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b05f50_0 .net/2u *"_s0", 29 0, L_0x7fe8a2290018;  1 drivers
v0x7ffff1b05ff0_0 .net *"_s2", 29 0, L_0x7ffff1b1b080;  1 drivers
L_0x7fe8a2290060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b06120_0 .net/2u *"_s4", 1 0, L_0x7fe8a2290060;  1 drivers
v0x7ffff1b06200_0 .net "clk", 0 0, v0x7ffff1b0ae70_0;  alias, 1 drivers
v0x7ffff1b062f0_0 .net "instr", 31 0, L_0x7ffff1ac2d70;  alias, 1 drivers
v0x7ffff1b06400_0 .var "npc", 29 0;
v0x7ffff1b064c0_0 .net "pc_add4", 31 0, L_0x7ffff1b1b120;  alias, 1 drivers
v0x7ffff1b06580_0 .net "pc_w", 29 0, v0x7ffff1b050d0_0;  1 drivers
v0x7ffff1b06640_0 .net "rst", 0 0, v0x7ffff1b0af10_0;  alias, 1 drivers
E_0x7ffff1b04c50 .event edge, v0x7ffff1b01b40_0, v0x7ffff1b050d0_0, v0x7ffff1b05d90_0, v0x7ffff1b01f70_0;
L_0x7ffff1b1b080 .arith/sum 30, v0x7ffff1b050d0_0, L_0x7fe8a2290018;
L_0x7ffff1b1b120 .concat [ 2 30 0 0], L_0x7fe8a2290060, L_0x7ffff1b1b080;
L_0x7ffff1b1b490 .part v0x7ffff1b050d0_0, 0, 10;
S_0x7ffff1b04ce0 .scope module, "PC" "reg_pc" 8 14, 9 2 0, S_0x7ffff1b04980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 30 "npc"
    .port_info 3 /OUTPUT 30 "pc"
v0x7ffff1b04f50_0 .net "clk", 0 0, v0x7ffff1b0ae70_0;  alias, 1 drivers
v0x7ffff1b05010_0 .net "npc", 31 2, v0x7ffff1b06400_0;  1 drivers
v0x7ffff1b050d0_0 .var "pc", 31 2;
v0x7ffff1b051c0_0 .net "rst", 0 0, v0x7ffff1b0af10_0;  alias, 1 drivers
v0x7ffff1b05280_0 .var "tmp", 1 0;
E_0x7ffff1b04ed0 .event posedge, v0x7ffff1b051c0_0, v0x7ffff1b03ce0_0;
S_0x7ffff1b05430 .scope module, "U_IM" "im" 8 21, 10 2 0, S_0x7ffff1b04980;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "addr"
    .port_info 1 /OUTPUT 32 "data"
P_0x7ffff1b05620 .param/l "MEM_SIZE" 1 10 7, +C4<00000000000000000000010000000000>;
L_0x7ffff1ac2d70 .functor BUFZ 32, L_0x7ffff1b1b260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff1b05700_0 .net *"_s0", 31 0, L_0x7ffff1b1b260;  1 drivers
v0x7ffff1b05800_0 .net *"_s2", 11 0, L_0x7ffff1b1b300;  1 drivers
L_0x7fe8a22900a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b058e0_0 .net *"_s5", 1 0, L_0x7fe8a22900a8;  1 drivers
v0x7ffff1b059d0_0 .net "addr", 11 2, L_0x7ffff1b1b490;  1 drivers
v0x7ffff1b05ab0_0 .net "data", 31 0, L_0x7ffff1ac2d70;  alias, 1 drivers
v0x7ffff1b05bc0 .array "instr_mem", 0 1023, 31 0;
L_0x7ffff1b1b260 .array/port v0x7ffff1b05bc0, L_0x7ffff1b1b300;
L_0x7ffff1b1b300 .concat [ 10 2 0 0], L_0x7ffff1b1b490, L_0x7fe8a22900a8;
S_0x7ffff1b067c0 .scope module, "U_id" "id" 3 23, 11 2 0, S_0x7ffff1addf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "pc_add4"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /INPUT 32 "ALUout"
    .port_info 5 /INPUT 32 "MEMout"
    .port_info 6 /INPUT 1 "RegWr"
    .port_info 7 /INPUT 2 "WDSel"
    .port_info 8 /INPUT 2 "RDSel"
    .port_info 9 /OUTPUT 32 "rdata1"
    .port_info 10 /OUTPUT 32 "rdata2"
    .port_info 11 /OUTPUT 32 "imm32"
v0x7ffff1b086d0_0 .net "ALUout", 31 0, v0x7ffff1b04270_0;  alias, 1 drivers
v0x7ffff1b087b0_0 .net "MEMout", 31 0, L_0x7ffff1b1e440;  alias, 1 drivers
v0x7ffff1b08870_0 .net "RDSel", 1 0, v0x7ffff1b021b0_0;  alias, 1 drivers
v0x7ffff1b08910_0 .net "RegWr", 0 0, L_0x7ffff1b1dcc0;  alias, 1 drivers
v0x7ffff1b08a00_0 .net "WDSel", 1 0, v0x7ffff1b024d0_0;  alias, 1 drivers
v0x7ffff1b08af0_0 .net *"_s10", 13 0, L_0x7ffff1b1c700;  1 drivers
v0x7ffff1b08b90_0 .net *"_s12", 29 0, L_0x7ffff1b1ca50;  1 drivers
L_0x7fe8a2290330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b08c70_0 .net *"_s17", 1 0, L_0x7fe8a2290330;  1 drivers
v0x7ffff1b08d50_0 .net *"_s9", 0 0, L_0x7ffff1b1c610;  1 drivers
v0x7ffff1b08e30_0 .net "clk", 0 0, v0x7ffff1b0ae70_0;  alias, 1 drivers
v0x7ffff1b08f60_0 .net "imm", 15 0, L_0x7ffff1b1b910;  1 drivers
v0x7ffff1b09040_0 .net "imm32", 31 0, L_0x7ffff1b1caf0;  alias, 1 drivers
v0x7ffff1b09100_0 .net "instr", 31 0, L_0x7ffff1ac2d70;  alias, 1 drivers
v0x7ffff1b091a0_0 .net "pc_add4", 31 0, L_0x7ffff1b1b120;  alias, 1 drivers
v0x7ffff1b09260_0 .net "rd", 4 0, L_0x7ffff1b1b870;  1 drivers
v0x7ffff1b09320_0 .net "rdata1", 31 0, L_0x7ffff1b1bdc0;  alias, 1 drivers
v0x7ffff1b093e0_0 .net "rdata2", 31 0, L_0x7ffff1b1c470;  alias, 1 drivers
v0x7ffff1b095b0_0 .var "rf_rd", 4 0;
v0x7ffff1b096a0_0 .var "rf_wd", 31 0;
v0x7ffff1b09770_0 .net "rs", 4 0, L_0x7ffff1b1b580;  1 drivers
v0x7ffff1b09840_0 .net "rst", 0 0, v0x7ffff1b0af10_0;  alias, 1 drivers
v0x7ffff1b098e0_0 .net "rt", 4 0, L_0x7ffff1b1b670;  1 drivers
E_0x7ffff1ae6d70 .event edge, v0x7ffff1b021b0_0, v0x7ffff1b09260_0, v0x7ffff1b082b0_0;
E_0x7ffff1b06ab0 .event edge, v0x7ffff1b024d0_0, v0x7ffff1b03c00_0, v0x7ffff1b03a50_0, v0x7ffff1b064c0_0;
L_0x7ffff1b1b580 .part L_0x7ffff1ac2d70, 21, 5;
L_0x7ffff1b1b670 .part L_0x7ffff1ac2d70, 16, 5;
L_0x7ffff1b1b870 .part L_0x7ffff1ac2d70, 11, 5;
L_0x7ffff1b1b910 .part L_0x7ffff1ac2d70, 0, 16;
L_0x7ffff1b1c610 .part L_0x7ffff1b1b910, 15, 1;
LS_0x7ffff1b1c700_0_0 .concat [ 1 1 1 1], L_0x7ffff1b1c610, L_0x7ffff1b1c610, L_0x7ffff1b1c610, L_0x7ffff1b1c610;
LS_0x7ffff1b1c700_0_4 .concat [ 1 1 1 1], L_0x7ffff1b1c610, L_0x7ffff1b1c610, L_0x7ffff1b1c610, L_0x7ffff1b1c610;
LS_0x7ffff1b1c700_0_8 .concat [ 1 1 1 1], L_0x7ffff1b1c610, L_0x7ffff1b1c610, L_0x7ffff1b1c610, L_0x7ffff1b1c610;
LS_0x7ffff1b1c700_0_12 .concat [ 1 1 0 0], L_0x7ffff1b1c610, L_0x7ffff1b1c610;
L_0x7ffff1b1c700 .concat [ 4 4 4 2], LS_0x7ffff1b1c700_0_0, LS_0x7ffff1b1c700_0_4, LS_0x7ffff1b1c700_0_8, LS_0x7ffff1b1c700_0_12;
L_0x7ffff1b1ca50 .concat [ 16 14 0 0], L_0x7ffff1b1b910, L_0x7ffff1b1c700;
L_0x7ffff1b1caf0 .concat [ 30 2 0 0], L_0x7ffff1b1ca50, L_0x7fe8a2290330;
S_0x7ffff1b06b20 .scope module, "rf" "regfile" 11 41, 12 2 0, S_0x7ffff1b067c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "RegWr"
    .port_info 3 /INPUT 5 "rs1"
    .port_info 4 /INPUT 5 "rs2"
    .port_info 5 /INPUT 5 "rd"
    .port_info 6 /INPUT 32 "wdata"
    .port_info 7 /OUTPUT 32 "rdata1"
    .port_info 8 /OUTPUT 32 "rdata2"
v0x7ffff1b06e40_0 .net "RegWr", 0 0, L_0x7ffff1b1dcc0;  alias, 1 drivers
v0x7ffff1b06f30_0 .net *"_s0", 31 0, L_0x7ffff1b1b9b0;  1 drivers
v0x7ffff1b06ff0_0 .net *"_s10", 31 0, L_0x7ffff1b1bc30;  1 drivers
v0x7ffff1b070e0_0 .net *"_s12", 6 0, L_0x7ffff1b1bcd0;  1 drivers
L_0x7fe8a22901c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b071c0_0 .net *"_s15", 1 0, L_0x7fe8a22901c8;  1 drivers
v0x7ffff1b072f0_0 .net *"_s18", 31 0, L_0x7ffff1b1bf50;  1 drivers
L_0x7fe8a2290210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b073d0_0 .net *"_s21", 26 0, L_0x7fe8a2290210;  1 drivers
L_0x7fe8a2290258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b074b0_0 .net/2u *"_s22", 31 0, L_0x7fe8a2290258;  1 drivers
v0x7ffff1b07590_0 .net *"_s24", 0 0, L_0x7ffff1b1c110;  1 drivers
L_0x7fe8a22902a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b07650_0 .net/2u *"_s26", 31 0, L_0x7fe8a22902a0;  1 drivers
v0x7ffff1b07730_0 .net *"_s28", 31 0, L_0x7ffff1b1c200;  1 drivers
L_0x7fe8a22900f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b07810_0 .net *"_s3", 26 0, L_0x7fe8a22900f0;  1 drivers
v0x7ffff1b078f0_0 .net *"_s30", 6 0, L_0x7ffff1b1c2f0;  1 drivers
L_0x7fe8a22902e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b079d0_0 .net *"_s33", 1 0, L_0x7fe8a22902e8;  1 drivers
L_0x7fe8a2290138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b07ab0_0 .net/2u *"_s4", 31 0, L_0x7fe8a2290138;  1 drivers
v0x7ffff1b07b90_0 .net *"_s6", 0 0, L_0x7ffff1b1baf0;  1 drivers
L_0x7fe8a2290180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff1b07c50_0 .net/2u *"_s8", 31 0, L_0x7fe8a2290180;  1 drivers
v0x7ffff1b07d30_0 .net "clk", 0 0, v0x7ffff1b0ae70_0;  alias, 1 drivers
v0x7ffff1b07dd0_0 .var/i "i", 31 0;
v0x7ffff1b07eb0_0 .net "rd", 4 0, v0x7ffff1b095b0_0;  1 drivers
v0x7ffff1b07f90_0 .net "rdata1", 31 0, L_0x7ffff1b1bdc0;  alias, 1 drivers
v0x7ffff1b08050_0 .net "rdata2", 31 0, L_0x7ffff1b1c470;  alias, 1 drivers
v0x7ffff1b08110 .array "rf", 0 31, 31 0;
v0x7ffff1b081d0_0 .net "rs1", 4 0, L_0x7ffff1b1b580;  alias, 1 drivers
v0x7ffff1b082b0_0 .net "rs2", 4 0, L_0x7ffff1b1b670;  alias, 1 drivers
v0x7ffff1b08390_0 .net "rst", 0 0, v0x7ffff1b0af10_0;  alias, 1 drivers
v0x7ffff1b08480_0 .net "wdata", 31 0, v0x7ffff1b096a0_0;  1 drivers
L_0x7ffff1b1b9b0 .concat [ 5 27 0 0], L_0x7ffff1b1b580, L_0x7fe8a22900f0;
L_0x7ffff1b1baf0 .cmp/eq 32, L_0x7ffff1b1b9b0, L_0x7fe8a2290138;
L_0x7ffff1b1bc30 .array/port v0x7ffff1b08110, L_0x7ffff1b1bcd0;
L_0x7ffff1b1bcd0 .concat [ 5 2 0 0], L_0x7ffff1b1b580, L_0x7fe8a22901c8;
L_0x7ffff1b1bdc0 .functor MUXZ 32, L_0x7ffff1b1bc30, L_0x7fe8a2290180, L_0x7ffff1b1baf0, C4<>;
L_0x7ffff1b1bf50 .concat [ 5 27 0 0], L_0x7ffff1b1b670, L_0x7fe8a2290210;
L_0x7ffff1b1c110 .cmp/eq 32, L_0x7ffff1b1bf50, L_0x7fe8a2290258;
L_0x7ffff1b1c200 .array/port v0x7ffff1b08110, L_0x7ffff1b1c2f0;
L_0x7ffff1b1c2f0 .concat [ 5 2 0 0], L_0x7ffff1b1b670, L_0x7fe8a22902e8;
L_0x7ffff1b1c470 .functor MUXZ 32, L_0x7ffff1b1c200, L_0x7fe8a22902a0, L_0x7ffff1b1c110, C4<>;
    .scope S_0x7ffff1b04ce0;
T_0 ;
    %wait E_0x7ffff1b04ed0;
    %load/vec4 v0x7ffff1b051c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 12288, 0, 32;
    %split/vec4 2;
    %assign/vec4 v0x7ffff1b05280_0, 0;
    %assign/vec4 v0x7ffff1b050d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffff1b05010_0;
    %assign/vec4 v0x7ffff1b050d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffff1b04980;
T_1 ;
    %wait E_0x7ffff1b04c50;
    %load/vec4 v0x7ffff1b05cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7ffff1b06580_0;
    %load/vec4 v0x7ffff1b05d90_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x7ffff1b05d90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x7ffff1b06400_0, 0, 30;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ffff1b05e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7ffff1b06580_0;
    %parti/s 4, 26, 6;
    %load/vec4 v0x7ffff1b05d90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffff1b06400_0, 0, 30;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7ffff1b06580_0;
    %addi 1, 0, 30;
    %store/vec4 v0x7ffff1b06400_0, 0, 30;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ffff1b06b20;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff1b07dd0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7ffff1b07dd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ffff1b07dd0_0;
    %store/vec4a v0x7ffff1b08110, 4, 0;
    %load/vec4 v0x7ffff1b07dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff1b07dd0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x7ffff1b06b20;
T_3 ;
    %wait E_0x7ffff1b04ed0;
    %load/vec4 v0x7ffff1b08390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff1b07dd0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7ffff1b07dd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ffff1b07dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff1b08110, 0, 4;
    %load/vec4 v0x7ffff1b07dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff1b07dd0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7ffff1b06e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x7ffff1b08480_0;
    %load/vec4 v0x7ffff1b07eb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff1b08110, 0, 4;
    %vpi_call 12 26 "$display", "R[00-07]=%8X, %8X, %8X, %8X, %8X, %8X, %8X, %8X", 32'sb00000000000000000000000000000000, &A<v0x7ffff1b08110, 1>, &A<v0x7ffff1b08110, 2>, &A<v0x7ffff1b08110, 3>, &A<v0x7ffff1b08110, 4>, &A<v0x7ffff1b08110, 5>, &A<v0x7ffff1b08110, 6>, &A<v0x7ffff1b08110, 7> {0 0 0};
    %vpi_call 12 27 "$display", "R[08-15]=%8X, %8X, %8X, %8X, %8X, %8X, %8X, %8X", &A<v0x7ffff1b08110, 8>, &A<v0x7ffff1b08110, 9>, &A<v0x7ffff1b08110, 10>, &A<v0x7ffff1b08110, 11>, &A<v0x7ffff1b08110, 12>, &A<v0x7ffff1b08110, 13>, &A<v0x7ffff1b08110, 14>, &A<v0x7ffff1b08110, 15> {0 0 0};
    %vpi_call 12 28 "$display", "R[16-23]=%8X, %8X, %8X, %8X, %8X, %8X, %8X, %8X", &A<v0x7ffff1b08110, 16>, &A<v0x7ffff1b08110, 17>, &A<v0x7ffff1b08110, 18>, &A<v0x7ffff1b08110, 19>, &A<v0x7ffff1b08110, 20>, &A<v0x7ffff1b08110, 21>, &A<v0x7ffff1b08110, 22>, &A<v0x7ffff1b08110, 23> {0 0 0};
    %vpi_call 12 29 "$display", "R[24-31]=%8X, %8X, %8X, %8X, %8X, %8X, %8X, %8X", &A<v0x7ffff1b08110, 24>, &A<v0x7ffff1b08110, 25>, &A<v0x7ffff1b08110, 26>, &A<v0x7ffff1b08110, 27>, &A<v0x7ffff1b08110, 28>, &A<v0x7ffff1b08110, 29>, &A<v0x7ffff1b08110, 30>, &A<v0x7ffff1b08110, 31> {0 0 0};
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ffff1b067c0;
T_4 ;
    %wait E_0x7ffff1b06ab0;
    %load/vec4 v0x7ffff1b08a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x7ffff1b086d0_0;
    %store/vec4 v0x7ffff1b096a0_0, 0, 32;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x7ffff1b087b0_0;
    %store/vec4 v0x7ffff1b096a0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7ffff1b091a0_0;
    %store/vec4 v0x7ffff1b096a0_0, 0, 32;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ffff1b067c0;
T_5 ;
    %wait E_0x7ffff1ae6d70;
    %load/vec4 v0x7ffff1b08870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x7ffff1b09260_0;
    %store/vec4 v0x7ffff1b095b0_0, 0, 5;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x7ffff1b098e0_0;
    %store/vec4 v0x7ffff1b095b0_0, 0, 5;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x7ffff1b095b0_0, 0, 5;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7ffff1ae01c0;
T_6 ;
    %wait E_0x7ffff1aaa1d0;
    %load/vec4 v0x7ffff1b01d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7ffff1b03600_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff1b01b40_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7ffff1b01be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff1b01b40_0, 0, 1;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff1b01b40_0, 0, 1;
T_6.6 ;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff1b01b40_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ffff1ae01c0;
T_7 ;
    %wait E_0x7ffff1aa9f40;
    %load/vec4 v0x7ffff1b02350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7ffff1b03230_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ffff1b01980_0, 0, 2;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffff1b01980_0, 0, 2;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ffff1b01980_0, 0, 2;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ffff1b01eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x7ffff1b03600_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ffff1b01980_0, 0, 2;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ffff1b01980_0, 0, 2;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x7ffff1b02410_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7ffff1b020f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.11, 9;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ffff1b01980_0, 0, 2;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ffff1b01980_0, 0, 2;
T_7.12 ;
T_7.7 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7ffff1ae01c0;
T_8 ;
    %wait E_0x7ffff1aaa5c0;
    %load/vec4 v0x7ffff1b02350_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7ffff1b01eb0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffff1b024d0_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7ffff1b03600_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ffff1b024d0_0, 0, 2;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7ffff1b03600_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ffff1b024d0_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffff1b024d0_0, 0, 2;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7ffff1ae01c0;
T_9 ;
    %wait E_0x7ffff1aaa5c0;
    %load/vec4 v0x7ffff1b02350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffff1b021b0_0, 0, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7ffff1b01eb0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7ffff1b03600_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ffff1b021b0_0, 0, 2;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7ffff1b03600_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ffff1b021b0_0, 0, 2;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffff1b021b0_0, 0, 2;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ffff1ae11e0;
T_10 ;
    %wait E_0x7ffff1b04110;
    %load/vec4 v0x7ffff1b04190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x7ffff1b044e0_0;
    %load/vec4 v0x7ffff1b045f0_0;
    %add;
    %store/vec4 v0x7ffff1b04270_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x7ffff1b044e0_0;
    %load/vec4 v0x7ffff1b045f0_0;
    %sub;
    %store/vec4 v0x7ffff1b04270_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x7ffff1b044e0_0;
    %load/vec4 v0x7ffff1b045f0_0;
    %or;
    %store/vec4 v0x7ffff1b04270_0, 0, 32;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x7ffff1b044e0_0;
    %load/vec4 v0x7ffff1b045f0_0;
    %add;
    %store/vec4 v0x7ffff1b04270_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7ffff1ae09a0;
T_11 ;
    %wait E_0x7ffff1ae6bb0;
    %load/vec4 v0x7ffff1b03960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7ffff1b03eb0_0;
    %ix/getv 3, v0x7ffff1b03c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff1b03df0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7ffff1adb9b0;
T_12 ;
    %vpi_call 2 11 "$readmemh", "code.hex", v0x7ffff1b05bc0 {0 0 0};
    %vpi_call 2 12 "$monitor", "PC = 0x%8X, IR = 0x%8X, npc = 0x%8X", v0x7ffff1b06580_0, v0x7ffff1b062f0_0, v0x7ffff1b06400_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff1b0ae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff1b0af10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff1b0af10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff1b0af10_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x7ffff1adb9b0;
T_13 ;
    %delay 50, 0;
    %load/vec4 v0x7ffff1b0ae70_0;
    %inv;
    %store/vec4 v0x7ffff1b0ae70_0, 0, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "simpleMIPS_tb.v";
    "simpleMIPS.v";
    "bru.v";
    "ctrl.v";
    "mem/dm.v";
    "ex/ex.v";
    "fetch/fetch.v";
    "fetch/reg_pc.v";
    "fetch/im.v";
    "id/id.v";
    "id/regfile.v";
