
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _34098_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32120_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.59    0.51    0.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.59    0.01    0.52 ^ wire1941/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.54    1.01    1.53 ^ wire1941/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.19                           net1941 (net)
                  1.54    0.06    1.59 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.20    1.78 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.23    0.00    1.78 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.74    1.03    2.81 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.74    0.04    2.85 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43    3.28 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.28 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24    3.52 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00    3.52 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.33    3.86 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    3.86 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.15 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.15 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    4.44 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.44 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    4.70 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.70 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    4.92 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.93 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.27    5.20 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.17    0.00    5.20 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    5.50 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.50 ^ clkbuf_5_19_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.78 ^ clkbuf_5_19_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_19_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.78 ^ clkbuf_6_39_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    6.04 ^ clkbuf_6_39_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_39_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.04 ^ clkbuf_7_78_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.52    0.48    6.53 ^ clkbuf_7_78_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.24                           clknet_7_78_0_clock_ctrl.core_clk (net)
                  0.52    0.00    6.53 ^ clkbuf_leaf_896_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.29    6.82 ^ clkbuf_leaf_896_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_896_clock_ctrl.core_clk (net)
                  0.10    0.00    6.82 ^ _34098_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                  0.36    0.86    7.68 v _34098_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     5    0.07                           soc.core.mgmtsoc_litespisdrphycore_sr_in[28] (net)
                  0.36    0.00    7.68 v _23268_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                  0.21    0.26    7.94 ^ _23268_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
     1    0.01                           _10687_ (net)
                  0.21    0.00    7.94 ^ _23269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.12    0.11    8.04 v _23269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.00                           _03240_ (net)
                  0.12    0.00    8.04 v _32120_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.04   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.63    0.49    0.49 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.63    0.01    0.50 ^ wire1941/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.54    1.09    1.59 ^ wire1941/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.19                           net1941 (net)
                  1.54    0.06    1.65 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.49    0.21    1.86 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.49    0.00    1.86 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.77    1.18    3.04 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.77    0.04    3.08 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.46    3.55 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.55 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    3.81 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00    3.81 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.36    4.17 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    4.18 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30    4.47 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.48 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    4.80 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.81 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29    5.09 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.09 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.34 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.34 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.65 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.65 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.33    5.98 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.19    0.00    5.98 ^ clkbuf_5_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.28 ^ clkbuf_5_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_25_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.28 ^ clkbuf_6_50_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    6.58 ^ clkbuf_6_50_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_50_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.58 ^ clkbuf_7_101_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.09    0.86    7.44 ^ clkbuf_7_101_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.53                           clknet_7_101_0_clock_ctrl.core_clk (net)
                  1.09    0.01    7.46 ^ clkbuf_leaf_898_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.38    7.84 ^ clkbuf_leaf_898_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_898_clock_ctrl.core_clk (net)
                  0.12    0.00    7.84 ^ _32120_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.94   clock uncertainty
                         -0.31    7.62   clock reconvergence pessimism
                          0.08    7.71   library hold time
                                  7.71   data required time
-----------------------------------------------------------------------------
                                  7.71   data required time
                                 -8.04   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _34093_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32115_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.59    0.51    0.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.59    0.01    0.52 ^ wire1941/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.54    1.01    1.53 ^ wire1941/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.19                           net1941 (net)
                  1.54    0.06    1.59 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.20    1.78 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.23    0.00    1.78 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.74    1.03    2.81 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.74    0.04    2.85 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43    3.28 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.28 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24    3.52 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00    3.52 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.33    3.86 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    3.86 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.15 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.15 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    4.44 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.44 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    4.70 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.70 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    4.92 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.93 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.27    5.20 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.17    0.00    5.20 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    5.50 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.50 ^ clkbuf_5_19_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.78 ^ clkbuf_5_19_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_19_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.78 ^ clkbuf_6_39_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    6.04 ^ clkbuf_6_39_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_39_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.04 ^ clkbuf_7_78_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.52    0.48    6.53 ^ clkbuf_7_78_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.24                           clknet_7_78_0_clock_ctrl.core_clk (net)
                  0.52    0.00    6.53 ^ clkbuf_leaf_897_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.29    6.82 ^ clkbuf_leaf_897_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_897_clock_ctrl.core_clk (net)
                  0.10    0.00    6.82 ^ _34093_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                  0.37    0.87    7.69 v _34093_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     5    0.07                           soc.core.mgmtsoc_litespisdrphycore_sr_in[23] (net)
                  0.37    0.00    7.69 v _23258_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                  0.19    0.26    7.95 ^ _23258_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
     1    0.01                           _10682_ (net)
                  0.19    0.00    7.95 ^ _23259_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.11    0.10    8.05 v _23259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.00                           _03235_ (net)
                  0.11    0.00    8.05 v _32115_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.63    0.49    0.49 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.63    0.01    0.50 ^ wire1941/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.54    1.09    1.59 ^ wire1941/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.19                           net1941 (net)
                  1.54    0.06    1.65 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.49    0.21    1.86 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.49    0.00    1.86 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.77    1.18    3.04 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.77    0.04    3.08 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.46    3.55 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.55 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    3.81 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00    3.81 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.36    4.17 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    4.18 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30    4.47 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.48 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    4.80 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.81 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29    5.09 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.09 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.34 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.34 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.65 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.65 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.33    5.98 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.19    0.00    5.98 ^ clkbuf_5_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.28 ^ clkbuf_5_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_25_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.28 ^ clkbuf_6_50_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    6.58 ^ clkbuf_6_50_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_50_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.58 ^ clkbuf_7_101_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.09    0.86    7.44 ^ clkbuf_7_101_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.53                           clknet_7_101_0_clock_ctrl.core_clk (net)
                  1.09    0.01    7.46 ^ clkbuf_leaf_879_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.37    7.83 ^ clkbuf_leaf_879_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_879_clock_ctrl.core_clk (net)
                  0.11    0.00    7.83 ^ _32115_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.10    7.93   clock uncertainty
                         -0.31    7.61   clock reconvergence pessimism
                          0.09    7.71   library hold time
                                  7.71   data required time
-----------------------------------------------------------------------------
                                  7.71   data required time
                                 -8.05   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: _34086_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32108_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.59    0.51    0.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.59    0.01    0.52 ^ wire1941/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.54    1.01    1.53 ^ wire1941/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.19                           net1941 (net)
                  1.54    0.06    1.59 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.20    1.78 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.23    0.00    1.78 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.74    1.03    2.81 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.74    0.04    2.85 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43    3.28 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.28 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24    3.52 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00    3.52 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.33    3.86 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    3.86 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.15 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.15 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    4.44 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.44 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    4.70 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.70 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    4.92 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.93 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.27    5.20 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.17    0.00    5.20 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    5.50 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.50 ^ clkbuf_5_19_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.78 ^ clkbuf_5_19_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_19_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.78 ^ clkbuf_6_39_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    6.04 ^ clkbuf_6_39_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_39_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.04 ^ clkbuf_7_78_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.52    0.48    6.53 ^ clkbuf_7_78_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.24                           clknet_7_78_0_clock_ctrl.core_clk (net)
                  0.52    0.00    6.53 ^ clkbuf_leaf_974_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.09    0.28    6.81 ^ clkbuf_leaf_974_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_974_clock_ctrl.core_clk (net)
                  0.09    0.00    6.81 ^ _34086_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                  0.36    0.86    7.66 v _34086_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     5    0.07                           soc.core.mgmtsoc_litespisdrphycore_sr_in[16] (net)
                  0.36    0.00    7.66 v _23244_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                  0.23    0.27    7.94 ^ _23244_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
     1    0.01                           _10675_ (net)
                  0.23    0.00    7.94 ^ _23245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.17    0.14    8.08 v _23245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.01                           _03228_ (net)
                  0.17    0.00    8.08 v _32108_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.08   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.63    0.49    0.49 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.63    0.01    0.50 ^ wire1941/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.54    1.09    1.59 ^ wire1941/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.19                           net1941 (net)
                  1.54    0.06    1.65 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.49    0.21    1.86 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.49    0.00    1.86 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.77    1.18    3.04 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.77    0.04    3.08 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.46    3.55 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.55 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    3.81 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00    3.81 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.36    4.17 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    4.18 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30    4.47 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.48 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    4.80 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.81 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29    5.09 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.09 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.34 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.34 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.65 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.65 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.33    5.98 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.19    0.00    5.98 ^ clkbuf_5_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.28 ^ clkbuf_5_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_25_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.28 ^ clkbuf_6_50_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    6.58 ^ clkbuf_6_50_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_50_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.58 ^ clkbuf_7_101_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.09    0.86    7.44 ^ clkbuf_7_101_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.53                           clknet_7_101_0_clock_ctrl.core_clk (net)
                  1.09    0.01    7.46 ^ clkbuf_leaf_898_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.38    7.84 ^ clkbuf_leaf_898_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_898_clock_ctrl.core_clk (net)
                  0.12    0.00    7.84 ^ _32108_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.10    7.94   clock uncertainty
                         -0.31    7.62   clock reconvergence pessimism
                          0.08    7.71   library hold time
                                  7.71   data required time
-----------------------------------------------------------------------------
                                  7.71   data required time
                                 -8.08   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _32915_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32916_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.59    0.51    0.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.59    0.01    0.52 ^ wire1941/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.54    1.01    1.53 ^ wire1941/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.19                           net1941 (net)
                  1.54    0.06    1.59 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.20    1.78 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.23    0.00    1.78 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.74    1.03    2.81 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.74    0.04    2.85 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43    3.28 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.28 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24    3.52 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00    3.52 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.33    3.86 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    3.86 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    4.14 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.14 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30    4.44 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.45 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    4.71 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.72 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    4.94 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.94 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.23 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.23 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.54 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.54 ^ clkbuf_5_28_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    5.82 ^ clkbuf_5_28_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_28_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.82 ^ clkbuf_6_57_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.09 ^ clkbuf_6_57_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_57_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.09 ^ clkbuf_7_114_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.87    0.68    6.77 ^ clkbuf_7_114_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.42                           clknet_7_114_0_clock_ctrl.core_clk (net)
                  0.87    0.01    6.78 ^ clkbuf_leaf_702_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.32    7.10 ^ clkbuf_leaf_702_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_702_clock_ctrl.core_clk (net)
                  0.10    0.00    7.10 ^ _32915_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.11    0.62    7.73 v _32915_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.00                           soc.core.multiregimpl38_regs0 (net)
                  0.11    0.00    7.73 v _32916_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.73   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.63    0.49    0.49 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.63    0.01    0.50 ^ wire1941/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.54    1.09    1.59 ^ wire1941/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.19                           net1941 (net)
                  1.54    0.06    1.65 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.49    0.21    1.86 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.49    0.00    1.86 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.77    1.18    3.04 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.77    0.04    3.08 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.46    3.55 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.55 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    3.81 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00    3.81 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.36    4.17 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    4.18 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30    4.47 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.48 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    4.80 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.81 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    5.09 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.10 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.34 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.34 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.65 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.65 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33    5.98 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.99 ^ clkbuf_5_28_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.29 ^ clkbuf_5_28_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_28_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.29 ^ clkbuf_6_57_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.58 ^ clkbuf_6_57_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_57_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.58 ^ clkbuf_7_115_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.81    0.70    7.28 ^ clkbuf_7_115_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.39                           clknet_7_115_0_clock_ctrl.core_clk (net)
                  0.81    0.01    7.29 ^ clkbuf_leaf_703_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.36    7.64 ^ clkbuf_leaf_703_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_703_clock_ctrl.core_clk (net)
                  0.11    0.00    7.64 ^ _32916_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.74   clock uncertainty
                         -0.49    7.25   clock reconvergence pessimism
                          0.09    7.34   library hold time
                                  7.34   data required time
-----------------------------------------------------------------------------
                                  7.34   data required time
                                 -7.73   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _34097_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32119_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.59    0.51    0.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.59    0.01    0.52 ^ wire1941/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.54    1.01    1.53 ^ wire1941/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.19                           net1941 (net)
                  1.54    0.06    1.59 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.20    1.78 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.23    0.00    1.78 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.74    1.03    2.81 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.74    0.04    2.85 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43    3.28 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.28 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24    3.52 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00    3.52 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.33    3.86 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    3.86 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.15 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.15 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    4.44 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.44 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    4.70 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.70 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    4.92 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.93 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.27    5.20 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.17    0.00    5.20 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    5.50 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.50 ^ clkbuf_5_19_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.78 ^ clkbuf_5_19_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_19_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.78 ^ clkbuf_6_39_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    6.04 ^ clkbuf_6_39_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_39_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.04 ^ clkbuf_7_78_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.52    0.48    6.53 ^ clkbuf_7_78_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.24                           clknet_7_78_0_clock_ctrl.core_clk (net)
                  0.52    0.00    6.53 ^ clkbuf_leaf_896_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.29    6.82 ^ clkbuf_leaf_896_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_896_clock_ctrl.core_clk (net)
                  0.10    0.00    6.82 ^ _34097_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                  0.39    0.88    7.70 v _34097_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     5    0.07                           soc.core.mgmtsoc_litespisdrphycore_sr_in[27] (net)
                  0.39    0.00    7.70 v _23266_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                  0.24    0.29    7.98 ^ _23266_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
     1    0.02                           _10686_ (net)
                  0.24    0.00    7.98 ^ _23267_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.14    0.12    8.10 v _23267_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.01                           _03239_ (net)
                  0.14    0.00    8.10 v _32119_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.10   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.63    0.49    0.49 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.63    0.01    0.50 ^ wire1941/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.54    1.09    1.59 ^ wire1941/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.19                           net1941 (net)
                  1.54    0.06    1.65 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.49    0.21    1.86 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.49    0.00    1.86 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.77    1.18    3.04 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.77    0.04    3.08 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.46    3.55 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.55 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    3.81 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00    3.81 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.36    4.17 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.27    0.01    4.18 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30    4.47 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.48 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    4.80 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    4.81 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29    5.09 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.09 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.34 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.34 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.65 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.65 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.33    5.98 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.19    0.00    5.98 ^ clkbuf_5_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.28 ^ clkbuf_5_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_25_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.28 ^ clkbuf_6_50_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    6.58 ^ clkbuf_6_50_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_50_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.58 ^ clkbuf_7_101_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.09    0.86    7.44 ^ clkbuf_7_101_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.53                           clknet_7_101_0_clock_ctrl.core_clk (net)
                  1.09    0.01    7.46 ^ clkbuf_leaf_890_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.39    7.84 ^ clkbuf_leaf_890_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     6    0.03                           clknet_leaf_890_clock_ctrl.core_clk (net)
                  0.12    0.00    7.84 ^ _32119_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.94   clock uncertainty
                         -0.31    7.63   clock reconvergence pessimism
                          0.08    7.71   library hold time
                                  7.71   data required time
-----------------------------------------------------------------------------
                                  7.71   data required time
                                 -8.10   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _34128_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34129_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.46    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.46    0.00    0.00 ^ fanout1566/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.51    0.51 ^ fanout1566/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    10    0.06                           net1566 (net)
                  0.49    0.00    0.52 ^ _34128_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.12    0.74    1.26 v _34128_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01                           gpio_control_bidir_1[0].shift_register[8] (net)
                  0.12    0.00    1.26 v hold383/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_2)
                  0.32    1.83    3.09 v hold383/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_2)
     2    0.02                           net2460 (net)
                  0.32    0.00    3.09 v _34129_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.09   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.46    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.46    0.00    0.00 ^ fanout1563/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.80    0.63    0.63 ^ fanout1563/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.19                           net1563 (net)
                  0.80    0.00    0.63 ^ _34129_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    0.73   clock uncertainty
                          0.00    0.73   clock reconvergence pessimism
                          0.19    0.92   library hold time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  2.16   slack (MET)


Startpoint: _34898_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34899_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.46    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.46    0.00    0.00 ^ fanout1563/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.80    0.59    0.59 ^ fanout1563/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.19                           net1563 (net)
                  0.81    0.03    0.62 ^ wire1565/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.15    1.42    2.04 ^ wire1565/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     5    0.13                           net1565 (net)
                  2.15    0.01    2.05 ^ wire1564/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                  1.44    1.01    3.06 ^ wire1564/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    12    0.27                           net1564 (net)
                  1.45    0.09    3.14 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.40    3.54 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.42    0.01    3.55 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    3.93 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    3.94 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    4.31 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.00    4.31 ^ _34898_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.10    0.67    4.98 v _34898_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00                           gpio_control_in_2[15].shift_register[3] (net)
                  0.10    0.00    4.98 v hold268/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_2)
                  0.27    1.77    6.75 v hold268/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_2)
     2    0.01                           net2345 (net)
                  0.27    0.00    6.75 v _34899_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.75   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.46    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.46    0.00    0.00 ^ fanout1563/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.80    0.63    0.63 ^ fanout1563/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.19                           net1563 (net)
                  0.81    0.04    0.67 ^ wire1565/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.15    1.53    2.20 ^ wire1565/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     5    0.13                           net1565 (net)
                  2.15    0.01    2.21 ^ wire1564/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                  1.44    1.09    3.30 ^ wire1564/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    12    0.27                           net1564 (net)
                  1.45    0.09    3.39 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.43    3.82 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.42    0.01    3.83 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.41    4.23 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    4.24 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    4.64 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.00    4.64 ^ _34899_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    4.74   clock uncertainty
                         -0.34    4.41   clock reconvergence pessimism
                          0.13    4.54   library hold time
                                  4.54   data required time
-----------------------------------------------------------------------------
                                  4.54   data required time
                                 -6.75   data arrival time
-----------------------------------------------------------------------------
                                  2.21   slack (MET)


Startpoint: _34353_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34354_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.46    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.46    0.00    0.00 ^ fanout1563/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.80    0.59    0.59 ^ fanout1563/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.19                           net1563 (net)
                  0.80    0.01    0.60 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.42    1.02 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    1.02 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    1.35 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.22    0.00    1.35 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    1.68 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.24    0.01    1.69 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    2.03 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    2.04 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    2.36 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.36 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.39    0.41    2.77 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.18                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.40    0.04    2.81 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    3.17 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.22    0.00    3.17 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.34    3.51 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_1[0].serial_clock (net)
                  0.37    0.01    3.51 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    3.87 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01    3.88 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    4.21 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01    4.22 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    4.55 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.23    0.00    4.55 ^ _34353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.10    0.67    5.22 v _34353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00                           gpio_control_in_1[3].shift_register[2] (net)
                  0.10    0.00    5.22 v hold163/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_2)
                  0.27    1.77    6.99 v hold163/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_2)
     2    0.01                           net2240 (net)
                  0.27    0.00    6.99 v _34354_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.99   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.46    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.46    0.00    0.00 ^ fanout1563/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.80    0.63    0.63 ^ fanout1563/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.19                           net1563 (net)
                  0.80    0.01    0.65 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.45    1.09 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    1.10 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    1.45 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.22    0.00    1.45 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    1.82 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.24    0.01    1.82 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    2.19 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    2.20 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.54 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.54 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.39    0.44    2.99 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.18                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.40    0.04    3.03 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.39    3.41 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.22    0.00    3.42 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.36    3.78 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_1[0].serial_clock (net)
                  0.37    0.01    3.79 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.38    4.17 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01    4.18 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    4.54 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01    4.55 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    4.90 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.23    0.00    4.91 ^ _34354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    5.01   clock uncertainty
                         -0.35    4.65   clock reconvergence pessimism
                          0.13    4.78   library hold time
                                  4.78   data required time
-----------------------------------------------------------------------------
                                  4.78   data required time
                                 -6.99   data arrival time
-----------------------------------------------------------------------------
                                  2.21   slack (MET)


Startpoint: _34668_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34669_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.46    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.46    0.00    0.00 ^ fanout1563/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.80    0.59    0.59 ^ fanout1563/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.19                           net1563 (net)
                  0.81    0.03    0.62 ^ wire1565/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.15    1.42    2.04 ^ wire1565/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     5    0.13                           net1565 (net)
                  2.15    0.01    2.05 ^ wire1564/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                  1.44    1.01    3.06 ^ wire1564/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    12    0.27                           net1564 (net)
                  1.45    0.09    3.14 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.40    3.54 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.42    0.01    3.55 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    3.93 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    3.94 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    4.31 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    4.31 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.35    4.66 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.39    0.01    4.66 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.54    0.44    5.11 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.13                           gpio_control_in_2[13].serial_clock (net)
                  0.54    0.01    5.12 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.36    5.48 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[12].serial_clock (net)
                  0.37    0.01    5.48 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    5.84 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.38    0.01    5.85 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    6.22 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.40    0.01    6.23 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    6.59 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.01    6.59 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.35    6.94 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[8].serial_clock (net)
                  0.39    0.01    6.95 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    7.30 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.38    0.01    7.31 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    7.66 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.37    0.01    7.67 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.74    0.54    8.21 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.18                           gpio_control_in_2[5].serial_clock (net)
                  0.75    0.04    8.25 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.50    0.44    8.69 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.12                           gpio_control_in_2[4].serial_clock (net)
                  0.51    0.01    8.70 ^ _34668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.11    0.73    9.42 v _34668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00                           gpio_control_in_2[4].shift_register[4] (net)
                  0.11    0.00    9.42 v hold83/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_2)
                  0.26    1.76   11.18 v hold83/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_2)
     2    0.01                           net2160 (net)
                  0.26    0.00   11.18 v _34669_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.46    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.46    0.00    0.00 ^ fanout1563/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.80    0.63    0.63 ^ fanout1563/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.19                           net1563 (net)
                  0.81    0.04    0.67 ^ wire1565/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  2.15    1.53    2.20 ^ wire1565/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     5    0.13                           net1565 (net)
                  2.15    0.01    2.21 ^ wire1564/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                  1.44    1.09    3.30 ^ wire1564/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    12    0.27                           net1564 (net)
                  1.45    0.09    3.39 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.43    3.82 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.42    0.01    3.83 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.41    4.23 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    4.24 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    4.64 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    4.65 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.37    5.02 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.39    0.01    5.03 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.54    0.48    5.50 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.13                           gpio_control_in_2[13].serial_clock (net)
                  0.54    0.02    5.52 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.39    5.91 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[12].serial_clock (net)
                  0.37    0.01    5.91 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.38    6.30 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.38    0.01    6.30 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    6.70 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.40    0.01    6.71 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    7.10 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.01    7.11 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.37    7.48 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[8].serial_clock (net)
                  0.39    0.01    7.49 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.39    7.87 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.38    0.01    7.88 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    8.26 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.37    0.01    8.26 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.74    0.59    8.85 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.18                           gpio_control_in_2[5].serial_clock (net)
                  0.75    0.04    8.89 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.50    0.47    9.36 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.12                           gpio_control_in_2[4].serial_clock (net)
                  0.51    0.01    9.38 ^ _34669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    9.48   clock uncertainty
                         -0.68    8.80   clock reconvergence pessimism
                          0.17    8.97   library hold time
                                  8.97   data required time
-----------------------------------------------------------------------------
                                  8.97   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                  2.21   slack (MET)


Startpoint: _34123_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34124_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.46    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.46    0.00    0.00 ^ fanout1566/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.51    0.51 ^ fanout1566/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    10    0.06                           net1566 (net)
                  0.49    0.00    0.52 ^ _34123_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.10    0.72    1.23 v _34123_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00                           gpio_control_bidir_1[0].shift_register[3] (net)
                  0.10    0.00    1.23 v hold305/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_2)
                  0.26    1.77    3.00 v hold305/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_2)
     2    0.01                           net2382 (net)
                  0.26    0.00    3.00 v _34124_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.00   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.46    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.46    0.00    0.00 ^ fanout1566/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.49    0.55    0.55 ^ fanout1566/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    10    0.06                           net1566 (net)
                  0.49    0.00    0.56 ^ _34124_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    0.66   clock uncertainty
                         -0.04    0.62   clock reconvergence pessimism
                          0.17    0.79   library hold time
                                  0.79   data required time
-----------------------------------------------------------------------------
                                  0.79   data required time
                                 -3.00   data arrival time
-----------------------------------------------------------------------------
                                  2.21   slack (MET)


