Analysis & Synthesis report for QuartusProyekPSD
Sun Dec 24 16:52:42 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Dec 24 16:52:42 2023           ;
; Quartus Prime Version       ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name               ; QuartusProyekPSD                            ;
; Top-level Entity Name       ; atm_machine                                 ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; atm_machine        ; QuartusProyekPSD   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Sun Dec 24 16:52:35 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off QuartusProyekPSD -c QuartusProyekPSD
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/mfauzan/documents/kuliah/semester 3/psd/proyek akhir psd/pin_changer.vhd
    Info (12022): Found design unit 1: pin_changer-rtl File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/pin_changer.vhd Line: 16
    Info (12023): Found entity 1: pin_changer File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/pin_changer.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/mfauzan/documents/kuliah/semester 3/psd/proyek akhir psd/encryption.vhd
    Info (12022): Found design unit 1: encryption-behavioral File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 20
    Info (12023): Found entity 1: encryption File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/mfauzan/documents/kuliah/semester 3/psd/proyek akhir psd/depositc.vhd
    Info (12022): Found design unit 1: setor-rtl File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/depositC.vhd Line: 18
    Info (12023): Found entity 1: setor File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/depositC.vhd Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file /users/mfauzan/documents/kuliah/semester 3/psd/proyek akhir psd/atm_prototypes.vhd
    Info (12022): Found design unit 1: atm_prototypes File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/atm_prototypes.vhd Line: 7
    Info (12022): Found design unit 2: atm_prototypes-body File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/atm_prototypes.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/mfauzan/documents/kuliah/semester 3/psd/proyek akhir psd/atm_machine_tb.vhd
    Info (12022): Found design unit 1: atm_machine_tb-rtl File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/atm_machine_tb.vhd Line: 11
    Info (12023): Found entity 1: atm_machine_tb File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/atm_machine_tb.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/mfauzan/documents/kuliah/semester 3/psd/proyek akhir psd/atm_machine.vhd
    Info (12022): Found design unit 1: atm_machine-rtl File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/atm_machine.vhd Line: 35
    Info (12023): Found entity 1: atm_machine File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/atm_machine.vhd Line: 8
Info (12127): Elaborating entity "atm_machine" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at atm_machine.vhd(48): used explicit default value for signal "pinDatabase" because signal was never assigned a value File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/atm_machine.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at atm_machine.vhd(50): object "encryptedPin" assigned a value but never read File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/atm_machine.vhd Line: 50
Info (12128): Elaborating entity "encryption" for hierarchy "encryption:ENCRYPT_PIN" File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/atm_machine.vhd Line: 119
Warning (10540): VHDL Signal Declaration warning at encryption.vhd(34): used explicit default value for signal "secret_key" because signal was never assigned a value File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 34
Warning (10492): VHDL Process Statement warning at encryption.vhd(112): signal "shift_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 112
Warning (10492): VHDL Process Statement warning at encryption.vhd(113): signal "K1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 113
Warning (10492): VHDL Process Statement warning at encryption.vhd(114): signal "K1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 114
Warning (10492): VHDL Process Statement warning at encryption.vhd(115): signal "K2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 115
Warning (10492): VHDL Process Statement warning at encryption.vhd(116): signal "K2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 116
Warning (10492): VHDL Process Statement warning at encryption.vhd(117): signal "shift_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 117
Warning (10492): VHDL Process Statement warning at encryption.vhd(118): signal "K1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 118
Warning (10492): VHDL Process Statement warning at encryption.vhd(119): signal "K1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 119
Warning (10492): VHDL Process Statement warning at encryption.vhd(120): signal "K1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 120
Warning (10492): VHDL Process Statement warning at encryption.vhd(121): signal "K2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 121
Warning (10492): VHDL Process Statement warning at encryption.vhd(122): signal "K2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 122
Warning (10492): VHDL Process Statement warning at encryption.vhd(123): signal "K2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 123
Warning (10492): VHDL Process Statement warning at encryption.vhd(130): signal "shift_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 130
Warning (10492): VHDL Process Statement warning at encryption.vhd(131): signal "rotated_K1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 131
Warning (10492): VHDL Process Statement warning at encryption.vhd(133): signal "rotated_K2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 133
Warning (10492): VHDL Process Statement warning at encryption.vhd(137): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 137
Warning (10492): VHDL Process Statement warning at encryption.vhd(138): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 138
Warning (10631): VHDL Process Statement warning at encryption.vhd(36): inferring latch(es) for signal or variable "rotated_K1", which holds its previous value in one or more paths through the process File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Warning (10631): VHDL Process Statement warning at encryption.vhd(36): inferring latch(es) for signal or variable "rotated_K2", which holds its previous value in one or more paths through the process File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[0]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[1]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[2]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[3]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[4]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[5]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[6]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[7]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[8]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[9]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[10]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[11]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[12]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[13]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[14]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[15]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[16]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[17]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[18]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[19]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[20]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[21]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[22]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[23]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[24]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[25]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[26]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K2[27]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[0]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[1]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[2]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[3]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[4]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[5]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[6]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[7]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[8]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[9]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[10]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[11]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[12]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[13]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[14]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[15]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[16]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[17]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[18]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[19]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[20]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[21]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[22]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[23]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[24]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[25]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[26]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (10041): Inferred latch for "rotated_K1[27]" at encryption.vhd(36) File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/encryption.vhd Line: 36
Info (12128): Elaborating entity "pin_changer" for hierarchy "pin_changer:CHANGING_PIN" File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/atm_machine.vhd Line: 120
Warning (10492): VHDL Process Statement warning at pin_changer.vhd(22): signal "new_pin_input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/pin_changer.vhd Line: 22
Error (12006): Node instance "DEPOSIT_PROC" instantiates undefined entity "depositC". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/atm_machine.vhd Line: 121
Error (12006): Node instance "WITHDRAW_PROC" instantiates undefined entity "withdraw". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/Mfauzan/Documents/Kuliah/Semester 3/PSD/PROYEK AKHIR PSD/atm_machine.vhd Line: 122
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 24 warnings
    Error: Peak virtual memory: 4873 megabytes
    Error: Processing ended: Sun Dec 24 16:52:42 2023
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:07


