// Seed: 2886441415
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    input wor id_2,
    output wor id_3,
    input wor id_4,
    output tri0 id_5,
    input logic id_6,
    output supply1 id_7,
    output logic id_8
);
  id_10(
      .id_0(1), .id_1(1), .id_2(1'h0), .id_3(), .id_4(1'b0)
  );
  initial begin : LABEL_0
    id_8 <= id_6;
    #1;
  end
  xor primCall (id_0, id_10, id_2, id_4, id_6);
  module_0 modCall_1 ();
endmodule
