$date
	Fri Mar 31 16:35:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ns
$end
$scope module tb_DLATCHSR $end
$var wire 2 ! Q [1:0] $end
$var reg 2 " CLR [1:0] $end
$var reg 2 # D [1:0] $end
$var reg 1 $ EN $end
$var reg 2 % SET [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
0$
bx #
bx "
bx !
$end
#100
1$
#200
0$
#300
1$
#400
b0 "
b0 %
b0 #
0$
#450
b0x !
b10 "
#500
b11 "
b0 !
1$
#600
0$
#700
1$
#800
0$
#900
b1 #
1$
#950
b1 !
b10 "
#1000
b0 !
b11 "
0$
#1100
1$
#1200
0$
#1300
1$
#1400
b10 #
0$
#1450
b10 "
#1500
b11 "
1$
#1600
0$
#1700
1$
#1800
0$
#1900
b11 #
1$
#1950
b1 !
b10 "
#2000
b0 !
b11 "
0$
#2100
1$
#2200
0$
#2300
1$
#2400
b1 !
b0 "
b1 %
b0 #
0$
#2450
b10 "
#2500
b0 !
b11 "
1$
#2600
0$
#2700
1$
#2800
0$
#2900
b1 #
1$
#2950
b1 !
b10 "
#3000
b0 !
b11 "
0$
#3100
1$
#3200
0$
#3300
1$
#3400
b10 #
0$
#3450
b1 !
b10 "
#3500
b0 !
b11 "
1$
#3600
0$
#3700
1$
#3800
0$
#3900
b11 #
1$
#3950
b1 !
b10 "
#4000
b0 !
b11 "
0$
#4100
1$
#4200
0$
#4300
1$
#4400
b11 !
b0 "
b11 %
b0 #
0$
#4450
b1 !
b10 "
#4500
b0 !
b11 "
1$
#4600
0$
#4700
1$
#4800
0$
#4900
b1 #
1$
#4950
b1 !
b10 "
#5000
b0 !
b11 "
0$
#5100
1$
#5200
0$
#5300
1$
#5400
b10 #
0$
#5450
b1 !
b10 "
#5500
b0 !
b11 "
1$
#5600
0$
#5700
1$
#5800
0$
#5900
b11 #
1$
#5950
b1 !
b10 "
#6000
b0 !
b11 "
0$
#6100
1$
#6200
0$
#6300
1$
#6400
b10 !
b0 "
b10 %
b0 #
0$
#6450
b0 !
b10 "
#6500
b11 "
1$
#6600
0$
#6700
1$
#6800
0$
#6900
b1 #
1$
#6950
b1 !
b10 "
#7000
b0 !
b11 "
0$
#7100
1$
#7200
0$
#7300
1$
#7400
b10 #
0$
#7450
b10 "
#7500
b11 "
1$
#7600
0$
#7700
1$
#7800
0$
#7900
b11 #
1$
#7950
b1 !
b10 "
#8000
b0 !
b11 "
0$
#8100
1$
#8200
0$
#8300
1$
#8400
0$
