// Seed: 2930256286
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_7 = 0;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd4,
    parameter id_2  = 32'd61,
    parameter id_3  = 32'd56,
    parameter id_4  = 32'd1,
    parameter id_6  = 32'd26,
    parameter id_7  = 32'd48
) (
    input tri id_0,
    output supply0 id_1,
    input tri0 _id_2,
    output tri0 _id_3,
    input uwire _id_4,
    input tri0 id_5,
    input wand _id_6,
    input supply0 _id_7,
    output logic id_8
);
  wire [id_4 : id_6] _id_10;
  wire [-1  ==  id_2 : -1] id_11;
  logic [id_3 : (  id_10  )  -  ~  id_7] id_12 = id_2;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  always @(posedge {1{1'b0}}) begin : LABEL_0
    id_8 = -1;
  end
endmodule
