ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f3x0_usart.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.usart_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	usart_deinit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	usart_deinit:
  25              	.LVL0:
  26              	.LFB116:
  27              		.file 1 "lib/GD32F3x0/Source/gd32f3x0_usart.c"
   1:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
   2:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \file    gd32f3x0_usart.c
   3:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief   USART driver
   4:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
   5:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \version 2017-06-06, V1.0.0, firmware for GD32F3x0
   6:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \version 2019-06-01, V2.0.0, firmware for GD32F3x0
   7:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F3x0
   8:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \version 2022-01-06, V2.2.0, firmware for GD32F3x0
   9:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
  10:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
  11:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*
  12:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
  14:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:lib/GD32F3x0/Source/gd32f3x0_usart.c **** are permitted provided that the following conditions are met:
  16:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
  17:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:lib/GD32F3x0/Source/gd32f3x0_usart.c ****        list of conditions and the following disclaimer.
  19:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:lib/GD32F3x0/Source/gd32f3x0_usart.c ****        this list of conditions and the following disclaimer in the documentation
  21:lib/GD32F3x0/Source/gd32f3x0_usart.c ****        and/or other materials provided with the distribution.
  22:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:lib/GD32F3x0/Source/gd32f3x0_usart.c ****        may be used to endorse or promote products derived from this software without
  24:lib/GD32F3x0/Source/gd32f3x0_usart.c ****        specific prior written permission.
  25:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
  26:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:lib/GD32F3x0/Source/gd32f3x0_usart.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:lib/GD32F3x0/Source/gd32f3x0_usart.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:lib/GD32F3x0/Source/gd32f3x0_usart.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:lib/GD32F3x0/Source/gd32f3x0_usart.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:lib/GD32F3x0/Source/gd32f3x0_usart.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 2


  32:lib/GD32F3x0/Source/gd32f3x0_usart.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:lib/GD32F3x0/Source/gd32f3x0_usart.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:lib/GD32F3x0/Source/gd32f3x0_usart.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:lib/GD32F3x0/Source/gd32f3x0_usart.c **** OF SUCH DAMAGE.
  36:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
  37:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
  38:lib/GD32F3x0/Source/gd32f3x0_usart.c **** #include "gd32f3x0_usart.h"
  39:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
  40:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /* USART register bit offset */
  41:lib/GD32F3x0/Source/gd32f3x0_usart.c **** #define CTL1_ADDR_OFFSET             ((uint32_t)24U)     /* bit offset of ADDR in USART_CTL1 */
  42:lib/GD32F3x0/Source/gd32f3x0_usart.c **** #define GP_GUAT_OFFSET               ((uint32_t)8U)      /* bit offset of GUAT in USART_GP */
  43:lib/GD32F3x0/Source/gd32f3x0_usart.c **** #define CTL2_SCRTNUM_OFFSET          ((uint32_t)17U)     /* bit offset of SCRTNUM in USART_CTL2 */
  44:lib/GD32F3x0/Source/gd32f3x0_usart.c **** #define RT_BL_OFFSET                 ((uint32_t)24U)     /* bit offset of BL in USART_RT */
  45:lib/GD32F3x0/Source/gd32f3x0_usart.c **** #define CTL0_DEA_OFFSET              ((uint32_t)21U)     /* bit offset of DEA in USART_CTL0 */
  46:lib/GD32F3x0/Source/gd32f3x0_usart.c **** #define CTL0_DED_OFFSET              ((uint32_t)16U)     /* bit offset of DED in USART_CTL0 */
  47:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
  48:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
  49:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      reset USART
  50:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
  51:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
  52:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
  53:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
  54:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_deinit(uint32_t usart_periph)
  55:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
  28              		.loc 1 55 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 55 1 is_stmt 0 view .LVU1
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  56:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     switch(usart_periph) {
  38              		.loc 1 56 5 is_stmt 1 view .LVU2
  39 0002 0C4B     		ldr	r3, .L5
  40 0004 9842     		cmp	r0, r3
  41 0006 0CD0     		beq	.L2
  42 0008 03F57443 		add	r3, r3, #62464
  43 000c 9842     		cmp	r0, r3
  44 000e 07D1     		bne	.L1
  57:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     case USART0:
  58:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         /* reset USART0 */
  59:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         rcu_periph_reset_enable(RCU_USART0RST);
  45              		.loc 1 59 9 view .LVU3
  46 0010 40F20E30 		movw	r0, #782
  47              	.LVL1:
  48              		.loc 1 59 9 is_stmt 0 view .LVU4
  49 0014 FFF7FEFF 		bl	rcu_periph_reset_enable
  50              	.LVL2:
  60:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
  51              		.loc 1 60 9 is_stmt 1 view .LVU5
  52 0018 40F20E30 		movw	r0, #782
  53 001c FFF7FEFF 		bl	rcu_periph_reset_disable
  54              	.LVL3:
  61:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         break;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 3


  55              		.loc 1 61 9 view .LVU6
  56              	.L1:
  62:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     case USART1:
  63:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         /* reset USART1 */
  64:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         rcu_periph_reset_enable(RCU_USART1RST);
  65:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
  66:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         break;
  67:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     default:
  68:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         break;
  69:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     }
  70:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
  57              		.loc 1 70 1 is_stmt 0 view .LVU7
  58 0020 08BD     		pop	{r3, pc}
  59              	.LVL4:
  60              	.L2:
  64:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
  61              		.loc 1 64 9 is_stmt 1 view .LVU8
  62 0022 40F21140 		movw	r0, #1041
  63              	.LVL5:
  64:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
  64              		.loc 1 64 9 is_stmt 0 view .LVU9
  65 0026 FFF7FEFF 		bl	rcu_periph_reset_enable
  66              	.LVL6:
  65:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         break;
  67              		.loc 1 65 9 is_stmt 1 view .LVU10
  68 002a 40F21140 		movw	r0, #1041
  69 002e FFF7FEFF 		bl	rcu_periph_reset_disable
  70              	.LVL7:
  66:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     default:
  71              		.loc 1 66 9 view .LVU11
  72              		.loc 1 70 1 is_stmt 0 view .LVU12
  73 0032 F5E7     		b	.L1
  74              	.L6:
  75              		.align	2
  76              	.L5:
  77 0034 00440040 		.word	1073759232
  78              		.cfi_endproc
  79              	.LFE116:
  81              		.section	.text.usart_baudrate_set,"ax",%progbits
  82              		.align	1
  83              		.global	usart_baudrate_set
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	usart_baudrate_set:
  89              	.LVL8:
  90              	.LFB117:
  71:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
  72:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
  73:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure USART baud rate value
  74:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
  75:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  baudval: baud rate value
  76:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
  77:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
  78:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
  79:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_baudrate_set(uint32_t usart_periph, uint32_t baudval)
  80:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 4


  91              		.loc 1 80 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 0
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 80 1 is_stmt 0 view .LVU14
  96 0000 38B5     		push	{r3, r4, r5, lr}
  97              	.LCFI1:
  98              		.cfi_def_cfa_offset 16
  99              		.cfi_offset 3, -16
 100              		.cfi_offset 4, -12
 101              		.cfi_offset 5, -8
 102              		.cfi_offset 14, -4
 103 0002 0446     		mov	r4, r0
 104 0004 0D46     		mov	r5, r1
  81:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     uint32_t uclk = 0U, intdiv = 0U, fradiv = 0U, udiv = 0U;
 105              		.loc 1 81 5 is_stmt 1 view .LVU15
 106              	.LVL9:
  82:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     switch(usart_periph) {
 107              		.loc 1 82 5 view .LVU16
 108 0006 144B     		ldr	r3, .L14
 109 0008 9842     		cmp	r0, r3
 110 000a 07D0     		beq	.L8
 111 000c 03F57443 		add	r3, r3, #62464
 112 0010 9842     		cmp	r0, r3
 113 0012 07D1     		bne	.L12
  83:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* get clock frequency */
  84:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     case USART0:
  85:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         /* get USART0 clock */
  86:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         uclk = rcu_clock_freq_get(CK_USART);
 114              		.loc 1 86 9 view .LVU17
 115              		.loc 1 86 16 is_stmt 0 view .LVU18
 116 0014 0620     		movs	r0, #6
 117              	.LVL10:
 118              		.loc 1 86 16 view .LVU19
 119 0016 FFF7FEFF 		bl	rcu_clock_freq_get
 120              	.LVL11:
  87:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         break;
 121              		.loc 1 87 9 is_stmt 1 view .LVU20
 122 001a 04E0     		b	.L9
 123              	.LVL12:
 124              	.L8:
  88:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     case USART1:
  89:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         /* get USART1 clock */
  90:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         uclk = rcu_clock_freq_get(CK_APB1);
 125              		.loc 1 90 9 view .LVU21
 126              		.loc 1 90 16 is_stmt 0 view .LVU22
 127 001c 0220     		movs	r0, #2
 128              	.LVL13:
 129              		.loc 1 90 16 view .LVU23
 130 001e FFF7FEFF 		bl	rcu_clock_freq_get
 131              	.LVL14:
  91:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         break;
 132              		.loc 1 91 9 is_stmt 1 view .LVU24
 133 0022 00E0     		b	.L9
 134              	.LVL15:
 135              	.L12:
  82:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* get clock frequency */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 5


 136              		.loc 1 82 5 is_stmt 0 view .LVU25
 137 0024 0020     		movs	r0, #0
 138              	.LVL16:
 139              	.L9:
  92:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     default:
  93:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         break;
  94:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     }
  95:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     if(USART_CTL0(usart_periph) & USART_CTL0_OVSMOD) {
 140              		.loc 1 95 5 is_stmt 1 view .LVU26
 141              		.loc 1 95 8 is_stmt 0 view .LVU27
 142 0026 2368     		ldr	r3, [r4]
 143              		.loc 1 95 7 view .LVU28
 144 0028 13F4004F 		tst	r3, #32768
 145 002c 0CD0     		beq	.L10
  96:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         /* oversampling by 8, configure the value of USART_BAUD */
  97:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         udiv = ((2U * uclk) + baudval / 2U) / baudval;
 146              		.loc 1 97 9 is_stmt 1 view .LVU29
 147              		.loc 1 97 39 is_stmt 0 view .LVU30
 148 002e 6908     		lsrs	r1, r5, #1
 149              		.loc 1 97 29 view .LVU31
 150 0030 01EB4000 		add	r0, r1, r0, lsl #1
 151              	.LVL17:
 152              		.loc 1 97 14 view .LVU32
 153 0034 B0FBF5F0 		udiv	r0, r0, r5
 154              	.LVL18:
  98:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         intdiv = udiv & 0x0000fff0U;
 155              		.loc 1 98 9 is_stmt 1 view .LVU33
 156              		.loc 1 98 16 is_stmt 0 view .LVU34
 157 0038 4FF6F075 		movw	r5, #65520
 158              	.LVL19:
 159              		.loc 1 98 16 view .LVU35
 160 003c 0540     		ands	r5, r5, r0
 161              	.LVL20:
  99:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         fradiv = (udiv >> 1U) & 0x00000007U;
 162              		.loc 1 99 9 is_stmt 1 view .LVU36
 163              		.loc 1 99 16 is_stmt 0 view .LVU37
 164 003e C0F34200 		ubfx	r0, r0, #1, #3
 165              	.LVL21:
 100:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 166              		.loc 1 100 9 is_stmt 1 view .LVU38
 167              		.loc 1 100 77 is_stmt 0 view .LVU39
 168 0042 2843     		orrs	r0, r0, r5
 169              	.LVL22:
 170              		.loc 1 100 34 view .LVU40
 171 0044 E060     		str	r0, [r4, #12]
 172              	.LVL23:
 173              	.L7:
 101:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     } else {
 102:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         /* oversampling by 16, configure the value of USART_BAUD */
 103:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         udiv = (uclk + baudval / 2U) / baudval;
 104:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         intdiv = udiv & 0x0000fff0U;
 105:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         fradiv = udiv & 0x0000000fU;
 106:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 107:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     }
 108:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 174              		.loc 1 108 1 view .LVU41
 175 0046 38BD     		pop	{r3, r4, r5, pc}
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 6


 176              	.LVL24:
 177              	.L10:
 103:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         intdiv = udiv & 0x0000fff0U;
 178              		.loc 1 103 9 is_stmt 1 view .LVU42
 103:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         intdiv = udiv & 0x0000fff0U;
 179              		.loc 1 103 22 is_stmt 0 view .LVU43
 180 0048 00EB5500 		add	r0, r0, r5, lsr #1
 181              	.LVL25:
 103:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         intdiv = udiv & 0x0000fff0U;
 182              		.loc 1 103 14 view .LVU44
 183 004c B0FBF5F0 		udiv	r0, r0, r5
 184              	.LVL26:
 104:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         fradiv = udiv & 0x0000000fU;
 185              		.loc 1 104 9 is_stmt 1 view .LVU45
 105:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 186              		.loc 1 105 9 view .LVU46
 106:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     }
 187              		.loc 1 106 9 view .LVU47
 106:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     }
 188              		.loc 1 106 87 is_stmt 0 view .LVU48
 189 0050 80B2     		uxth	r0, r0
 190              	.LVL27:
 106:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     }
 191              		.loc 1 106 34 view .LVU49
 192 0052 E060     		str	r0, [r4, #12]
 193              		.loc 1 108 1 view .LVU50
 194 0054 F7E7     		b	.L7
 195              	.L15:
 196 0056 00BF     		.align	2
 197              	.L14:
 198 0058 00440040 		.word	1073759232
 199              		.cfi_endproc
 200              	.LFE117:
 202              		.section	.text.usart_parity_config,"ax",%progbits
 203              		.align	1
 204              		.global	usart_parity_config
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 209              	usart_parity_config:
 210              	.LVL28:
 211              	.LFB118:
 109:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 110:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 111:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure USART parity
 112:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 113:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  paritycfg: USART parity configure
 114:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 115:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_PM_NONE: no parity
 116:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_PM_ODD: odd parity
 117:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_PM_EVEN: even parity
 118:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 119:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 120:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 121:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_parity_config(uint32_t usart_periph, uint32_t paritycfg)
 122:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 212              		.loc 1 122 1 is_stmt 1 view -0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 7


 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              		@ link register save eliminated.
 123:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 124:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 217              		.loc 1 124 5 view .LVU52
 218              		.loc 1 124 30 is_stmt 0 view .LVU53
 219 0000 0268     		ldr	r2, [r0]
 220 0002 22F00102 		bic	r2, r2, #1
 221 0006 0260     		str	r2, [r0]
 125:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* clear USART_CTL0 PM,PCEN bits */
 126:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_PM | USART_CTL0_PCEN);
 222              		.loc 1 126 5 is_stmt 1 view .LVU54
 223              		.loc 1 126 30 is_stmt 0 view .LVU55
 224 0008 0268     		ldr	r2, [r0]
 225 000a 22F4C062 		bic	r2, r2, #1536
 226 000e 0260     		str	r2, [r0]
 127:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* configure USART parity mode */
 128:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) |= paritycfg;
 227              		.loc 1 128 5 is_stmt 1 view .LVU56
 228              		.loc 1 128 30 is_stmt 0 view .LVU57
 229 0010 0368     		ldr	r3, [r0]
 230 0012 0B43     		orrs	r3, r3, r1
 231 0014 0360     		str	r3, [r0]
 129:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 232              		.loc 1 129 1 view .LVU58
 233 0016 7047     		bx	lr
 234              		.cfi_endproc
 235              	.LFE118:
 237              		.section	.text.usart_word_length_set,"ax",%progbits
 238              		.align	1
 239              		.global	usart_word_length_set
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 244              	usart_word_length_set:
 245              	.LVL29:
 246              	.LFB119:
 130:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 131:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 132:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure USART word length
 133:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 134:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  wlen: USART word length configure
 135:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 136:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_WL_8BIT: 8 bits
 137:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_WL_9BIT: 9 bits
 138:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 139:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 140:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 141:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_word_length_set(uint32_t usart_periph, uint32_t wlen)
 142:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 247              		.loc 1 142 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 0
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 8


 143:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 144:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 252              		.loc 1 144 5 view .LVU60
 253              		.loc 1 144 30 is_stmt 0 view .LVU61
 254 0000 0268     		ldr	r2, [r0]
 255 0002 22F00102 		bic	r2, r2, #1
 256 0006 0260     		str	r2, [r0]
 145:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* clear USART_CTL0 WL bit */
 146:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~USART_CTL0_WL;
 257              		.loc 1 146 5 is_stmt 1 view .LVU62
 258              		.loc 1 146 30 is_stmt 0 view .LVU63
 259 0008 0268     		ldr	r2, [r0]
 260 000a 22F48052 		bic	r2, r2, #4096
 261 000e 0260     		str	r2, [r0]
 147:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* configure USART word length */
 148:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) |= wlen;
 262              		.loc 1 148 5 is_stmt 1 view .LVU64
 263              		.loc 1 148 30 is_stmt 0 view .LVU65
 264 0010 0368     		ldr	r3, [r0]
 265 0012 0B43     		orrs	r3, r3, r1
 266 0014 0360     		str	r3, [r0]
 149:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 267              		.loc 1 149 1 view .LVU66
 268 0016 7047     		bx	lr
 269              		.cfi_endproc
 270              	.LFE119:
 272              		.section	.text.usart_stop_bit_set,"ax",%progbits
 273              		.align	1
 274              		.global	usart_stop_bit_set
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	usart_stop_bit_set:
 280              	.LVL30:
 281              	.LFB120:
 150:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 151:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 152:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure USART stop bit length
 153:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 154:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  stblen: USART stop bit configure
 155:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 156:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_STB_1BIT: 1 bit
 157:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_STB_0_5BIT: 0.5bit
 158:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_STB_2BIT: 2 bits
 159:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_STB_1_5BIT: 1.5bit
 160:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 161:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 162:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 163:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_stop_bit_set(uint32_t usart_periph, uint32_t stblen)
 164:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 282              		.loc 1 164 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              		@ link register save eliminated.
 165:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 166:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 9


 287              		.loc 1 166 5 view .LVU68
 288              		.loc 1 166 30 is_stmt 0 view .LVU69
 289 0000 0268     		ldr	r2, [r0]
 290 0002 22F00102 		bic	r2, r2, #1
 291 0006 0260     		str	r2, [r0]
 167:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* clear USART_CTL1 STB bits */
 168:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) &= ~USART_CTL1_STB;
 292              		.loc 1 168 5 is_stmt 1 view .LVU70
 293              		.loc 1 168 30 is_stmt 0 view .LVU71
 294 0008 4268     		ldr	r2, [r0, #4]
 295 000a 22F44052 		bic	r2, r2, #12288
 296 000e 4260     		str	r2, [r0, #4]
 169:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) |= stblen;
 297              		.loc 1 169 5 is_stmt 1 view .LVU72
 298              		.loc 1 169 30 is_stmt 0 view .LVU73
 299 0010 4368     		ldr	r3, [r0, #4]
 300 0012 0B43     		orrs	r3, r3, r1
 301 0014 4360     		str	r3, [r0, #4]
 170:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 302              		.loc 1 170 1 view .LVU74
 303 0016 7047     		bx	lr
 304              		.cfi_endproc
 305              	.LFE120:
 307              		.section	.text.usart_enable,"ax",%progbits
 308              		.align	1
 309              		.global	usart_enable
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 314              	usart_enable:
 315              	.LVL31:
 316              	.LFB121:
 171:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 172:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 173:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable USART
 174:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 175:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 176:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 177:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 178:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_enable(uint32_t usart_periph)
 179:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 317              		.loc 1 179 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 0
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321              		@ link register save eliminated.
 180:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_UEN;
 322              		.loc 1 180 5 view .LVU76
 323              		.loc 1 180 30 is_stmt 0 view .LVU77
 324 0000 0368     		ldr	r3, [r0]
 325 0002 43F00103 		orr	r3, r3, #1
 326 0006 0360     		str	r3, [r0]
 181:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 327              		.loc 1 181 1 view .LVU78
 328 0008 7047     		bx	lr
 329              		.cfi_endproc
 330              	.LFE121:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 10


 332              		.section	.text.usart_disable,"ax",%progbits
 333              		.align	1
 334              		.global	usart_disable
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 339              	usart_disable:
 340              	.LVL32:
 341              	.LFB122:
 182:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 183:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 184:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      disable USART
 185:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 186:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 187:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 188:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 189:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_disable(uint32_t usart_periph)
 190:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 342              		.loc 1 190 1 is_stmt 1 view -0
 343              		.cfi_startproc
 344              		@ args = 0, pretend = 0, frame = 0
 345              		@ frame_needed = 0, uses_anonymous_args = 0
 346              		@ link register save eliminated.
 191:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 347              		.loc 1 191 5 view .LVU80
 348              		.loc 1 191 30 is_stmt 0 view .LVU81
 349 0000 0368     		ldr	r3, [r0]
 350 0002 23F00103 		bic	r3, r3, #1
 351 0006 0360     		str	r3, [r0]
 192:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 352              		.loc 1 192 1 view .LVU82
 353 0008 7047     		bx	lr
 354              		.cfi_endproc
 355              	.LFE122:
 357              		.section	.text.usart_transmit_config,"ax",%progbits
 358              		.align	1
 359              		.global	usart_transmit_config
 360              		.syntax unified
 361              		.thumb
 362              		.thumb_func
 364              	usart_transmit_config:
 365              	.LVL33:
 366              	.LFB123:
 193:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 194:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 195:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure USART transmitter
 196:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 197:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  txconfig: enable or disable USART transmitter
 198:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 199:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_TRANSMIT_ENABLE: enable USART transmission
 200:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_TRANSMIT_DISABLE: enable USART transmission
 201:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 202:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 203:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 204:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_transmit_config(uint32_t usart_periph, uint32_t txconfig)
 205:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 367              		.loc 1 205 1 is_stmt 1 view -0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 11


 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 0
 370              		@ frame_needed = 0, uses_anonymous_args = 0
 371              		@ link register save eliminated.
 206:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~USART_CTL0_TEN;
 372              		.loc 1 206 5 view .LVU84
 373              		.loc 1 206 30 is_stmt 0 view .LVU85
 374 0000 0268     		ldr	r2, [r0]
 375 0002 22F00802 		bic	r2, r2, #8
 376 0006 0260     		str	r2, [r0]
 207:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* configure transfer mode */
 208:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) |= txconfig;
 377              		.loc 1 208 5 is_stmt 1 view .LVU86
 378              		.loc 1 208 30 is_stmt 0 view .LVU87
 379 0008 0368     		ldr	r3, [r0]
 380 000a 0B43     		orrs	r3, r3, r1
 381 000c 0360     		str	r3, [r0]
 209:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 382              		.loc 1 209 1 view .LVU88
 383 000e 7047     		bx	lr
 384              		.cfi_endproc
 385              	.LFE123:
 387              		.section	.text.usart_receive_config,"ax",%progbits
 388              		.align	1
 389              		.global	usart_receive_config
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 394              	usart_receive_config:
 395              	.LVL34:
 396              	.LFB124:
 210:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 211:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 212:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure USART receiver
 213:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 214:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  rxconfig: enable or disable USART receiver
 215:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 216:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_RECEIVE_ENABLE: enable USART reception
 217:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_RECEIVE_DISABLE: disable USART reception
 218:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 219:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 220:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 221:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_receive_config(uint32_t usart_periph, uint32_t rxconfig)
 222:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 397              		.loc 1 222 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		@ link register save eliminated.
 223:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~USART_CTL0_REN;
 402              		.loc 1 223 5 view .LVU90
 403              		.loc 1 223 30 is_stmt 0 view .LVU91
 404 0000 0268     		ldr	r2, [r0]
 405 0002 22F00402 		bic	r2, r2, #4
 406 0006 0260     		str	r2, [r0]
 224:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* configure receiver mode */
 225:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) |= rxconfig;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 12


 407              		.loc 1 225 5 is_stmt 1 view .LVU92
 408              		.loc 1 225 30 is_stmt 0 view .LVU93
 409 0008 0368     		ldr	r3, [r0]
 410 000a 0B43     		orrs	r3, r3, r1
 411 000c 0360     		str	r3, [r0]
 226:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 412              		.loc 1 226 1 view .LVU94
 413 000e 7047     		bx	lr
 414              		.cfi_endproc
 415              	.LFE124:
 417              		.section	.text.usart_data_first_config,"ax",%progbits
 418              		.align	1
 419              		.global	usart_data_first_config
 420              		.syntax unified
 421              		.thumb
 422              		.thumb_func
 424              	usart_data_first_config:
 425              	.LVL35:
 426              	.LFB125:
 227:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 228:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 229:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      data is transmitted/received with the LSB/MSB first
 230:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 231:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  msbf: LSB/MSB
 232:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 233:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_MSBF_LSB: LSB first
 234:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_MSBF_MSB: MSB first
 235:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 236:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 237:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 238:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_data_first_config(uint32_t usart_periph, uint32_t msbf)
 239:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 427              		.loc 1 239 1 is_stmt 1 view -0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 0
 430              		@ frame_needed = 0, uses_anonymous_args = 0
 431              		@ link register save eliminated.
 240:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 432              		.loc 1 240 5 view .LVU96
 433              		.loc 1 240 30 is_stmt 0 view .LVU97
 434 0000 0368     		ldr	r3, [r0]
 435 0002 23F00103 		bic	r3, r3, #1
 436 0006 0360     		str	r3, [r0]
 241:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* configure LSB or MSB first */
 242:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_MSBF);
 437              		.loc 1 242 5 is_stmt 1 view .LVU98
 438              		.loc 1 242 30 is_stmt 0 view .LVU99
 439 0008 4368     		ldr	r3, [r0, #4]
 440 000a 23F40023 		bic	r3, r3, #524288
 441 000e 4360     		str	r3, [r0, #4]
 243:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_MSBF & msbf);
 442              		.loc 1 243 5 is_stmt 1 view .LVU100
 443              		.loc 1 243 30 is_stmt 0 view .LVU101
 444 0010 4368     		ldr	r3, [r0, #4]
 445              		.loc 1 243 50 view .LVU102
 446 0012 01F40021 		and	r1, r1, #524288
 447              	.LVL36:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 13


 448              		.loc 1 243 30 view .LVU103
 449 0016 0B43     		orrs	r3, r3, r1
 450 0018 4360     		str	r3, [r0, #4]
 244:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 451              		.loc 1 244 1 view .LVU104
 452 001a 7047     		bx	lr
 453              		.cfi_endproc
 454              	.LFE125:
 456              		.section	.text.usart_invert_config,"ax",%progbits
 457              		.align	1
 458              		.global	usart_invert_config
 459              		.syntax unified
 460              		.thumb
 461              		.thumb_func
 463              	usart_invert_config:
 464              	.LVL37:
 465              	.LFB126:
 245:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 246:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 247:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      USART inverted configure
 248:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 249:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  invertpara: refer to usart_invert_enum
 250:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 251:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_DINV_ENABLE: data bit level inversion
 252:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_DINV_DISABLE: data bit level not inversion
 253:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_TXPIN_ENABLE: TX pin level inversion
 254:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_TXPIN_DISABLE: TX pin level not inversion
 255:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_RXPIN_ENABLE: RX pin level inversion
 256:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_RXPIN_DISABLE: RX pin level not inversion
 257:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_SWAP_ENABLE: swap TX/RX pins
 258:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_SWAP_DISABLE: not swap TX/RX pins
 259:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 260:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 261:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 262:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_invert_config(uint32_t usart_periph, usart_invert_enum invertpara)
 263:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 466              		.loc 1 263 1 is_stmt 1 view -0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 0
 469              		@ frame_needed = 0, uses_anonymous_args = 0
 470              		@ link register save eliminated.
 264:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 471              		.loc 1 264 5 view .LVU106
 472              		.loc 1 264 30 is_stmt 0 view .LVU107
 473 0000 0368     		ldr	r3, [r0]
 474 0002 23F00103 		bic	r3, r3, #1
 475 0006 0360     		str	r3, [r0]
 265:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* inverted or not the specified signal */
 266:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     switch(invertpara) {
 476              		.loc 1 266 5 is_stmt 1 view .LVU108
 477 0008 0729     		cmp	r1, #7
 478 000a 2CD8     		bhi	.L24
 479 000c DFE801F0 		tbb	[pc, r1]
 480              	.L27:
 481 0010 04       		.byte	(.L34-.L27)/2
 482 0011 09       		.byte	(.L33-.L27)/2
 483 0012 0E       		.byte	(.L32-.L27)/2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 14


 484 0013 13       		.byte	(.L31-.L27)/2
 485 0014 18       		.byte	(.L30-.L27)/2
 486 0015 1D       		.byte	(.L29-.L27)/2
 487 0016 22       		.byte	(.L28-.L27)/2
 488 0017 27       		.byte	(.L26-.L27)/2
 489              		.p2align 1
 490              	.L34:
 267:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     case USART_DINV_ENABLE:
 268:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         USART_CTL1(usart_periph) |= USART_CTL1_DINV;
 491              		.loc 1 268 9 view .LVU109
 492              		.loc 1 268 34 is_stmt 0 view .LVU110
 493 0018 4368     		ldr	r3, [r0, #4]
 494 001a 43F48023 		orr	r3, r3, #262144
 495 001e 4360     		str	r3, [r0, #4]
 269:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         break;
 496              		.loc 1 269 9 is_stmt 1 view .LVU111
 497 0020 7047     		bx	lr
 498              	.L33:
 270:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     case USART_DINV_DISABLE:
 271:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         USART_CTL1(usart_periph) &= ~(USART_CTL1_DINV);
 499              		.loc 1 271 9 view .LVU112
 500              		.loc 1 271 34 is_stmt 0 view .LVU113
 501 0022 4368     		ldr	r3, [r0, #4]
 502 0024 23F48023 		bic	r3, r3, #262144
 503 0028 4360     		str	r3, [r0, #4]
 272:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         break;
 504              		.loc 1 272 9 is_stmt 1 view .LVU114
 505 002a 7047     		bx	lr
 506              	.L32:
 273:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     case USART_TXPIN_ENABLE:
 274:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         USART_CTL1(usart_periph) |= USART_CTL1_TINV;
 507              		.loc 1 274 9 view .LVU115
 508              		.loc 1 274 34 is_stmt 0 view .LVU116
 509 002c 4368     		ldr	r3, [r0, #4]
 510 002e 43F40033 		orr	r3, r3, #131072
 511 0032 4360     		str	r3, [r0, #4]
 275:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         break;
 512              		.loc 1 275 9 is_stmt 1 view .LVU117
 513 0034 7047     		bx	lr
 514              	.L31:
 276:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     case USART_TXPIN_DISABLE:
 277:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         USART_CTL1(usart_periph) &= ~(USART_CTL1_TINV);
 515              		.loc 1 277 9 view .LVU118
 516              		.loc 1 277 34 is_stmt 0 view .LVU119
 517 0036 4368     		ldr	r3, [r0, #4]
 518 0038 23F40033 		bic	r3, r3, #131072
 519 003c 4360     		str	r3, [r0, #4]
 278:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         break;
 520              		.loc 1 278 9 is_stmt 1 view .LVU120
 521 003e 7047     		bx	lr
 522              	.L30:
 279:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     case USART_RXPIN_ENABLE:
 280:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         USART_CTL1(usart_periph) |= USART_CTL1_RINV;
 523              		.loc 1 280 9 view .LVU121
 524              		.loc 1 280 34 is_stmt 0 view .LVU122
 525 0040 4368     		ldr	r3, [r0, #4]
 526 0042 43F48033 		orr	r3, r3, #65536
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 15


 527 0046 4360     		str	r3, [r0, #4]
 281:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         break;
 528              		.loc 1 281 9 is_stmt 1 view .LVU123
 529 0048 7047     		bx	lr
 530              	.L29:
 282:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     case USART_RXPIN_DISABLE:
 283:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         USART_CTL1(usart_periph) &= ~(USART_CTL1_RINV);
 531              		.loc 1 283 9 view .LVU124
 532              		.loc 1 283 34 is_stmt 0 view .LVU125
 533 004a 4368     		ldr	r3, [r0, #4]
 534 004c 23F48033 		bic	r3, r3, #65536
 535 0050 4360     		str	r3, [r0, #4]
 284:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         break;
 536              		.loc 1 284 9 is_stmt 1 view .LVU126
 537 0052 7047     		bx	lr
 538              	.L28:
 285:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     case USART_SWAP_ENABLE:
 286:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         USART_CTL1(usart_periph) |= USART_CTL1_STRP;
 539              		.loc 1 286 9 view .LVU127
 540              		.loc 1 286 34 is_stmt 0 view .LVU128
 541 0054 4368     		ldr	r3, [r0, #4]
 542 0056 43F40043 		orr	r3, r3, #32768
 543 005a 4360     		str	r3, [r0, #4]
 287:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         break;
 544              		.loc 1 287 9 is_stmt 1 view .LVU129
 545 005c 7047     		bx	lr
 546              	.L26:
 288:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     case USART_SWAP_DISABLE:
 289:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         USART_CTL1(usart_periph) &= ~(USART_CTL1_STRP);
 547              		.loc 1 289 9 view .LVU130
 548              		.loc 1 289 34 is_stmt 0 view .LVU131
 549 005e 4368     		ldr	r3, [r0, #4]
 550 0060 23F40043 		bic	r3, r3, #32768
 551 0064 4360     		str	r3, [r0, #4]
 290:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         break;
 552              		.loc 1 290 9 is_stmt 1 view .LVU132
 553              	.L24:
 291:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     default:
 292:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         break;
 293:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     }
 294:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 554              		.loc 1 294 1 is_stmt 0 view .LVU133
 555 0066 7047     		bx	lr
 556              		.cfi_endproc
 557              	.LFE126:
 559              		.section	.text.usart_overrun_enable,"ax",%progbits
 560              		.align	1
 561              		.global	usart_overrun_enable
 562              		.syntax unified
 563              		.thumb
 564              		.thumb_func
 566              	usart_overrun_enable:
 567              	.LVL38:
 568              	.LFB127:
 295:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 296:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 297:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable the USART overrun function
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 16


 298:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 299:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 300:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 301:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 302:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_overrun_enable(uint32_t usart_periph)
 303:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 569              		.loc 1 303 1 is_stmt 1 view -0
 570              		.cfi_startproc
 571              		@ args = 0, pretend = 0, frame = 0
 572              		@ frame_needed = 0, uses_anonymous_args = 0
 573              		@ link register save eliminated.
 304:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 574              		.loc 1 304 5 view .LVU135
 575              		.loc 1 304 30 is_stmt 0 view .LVU136
 576 0000 0368     		ldr	r3, [r0]
 577 0002 23F00103 		bic	r3, r3, #1
 578 0006 0360     		str	r3, [r0]
 305:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* enable overrun function */
 306:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_OVRD);
 579              		.loc 1 306 5 is_stmt 1 view .LVU137
 580              		.loc 1 306 30 is_stmt 0 view .LVU138
 581 0008 8368     		ldr	r3, [r0, #8]
 582 000a 23F48053 		bic	r3, r3, #4096
 583 000e 8360     		str	r3, [r0, #8]
 307:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 584              		.loc 1 307 1 view .LVU139
 585 0010 7047     		bx	lr
 586              		.cfi_endproc
 587              	.LFE127:
 589              		.section	.text.usart_overrun_disable,"ax",%progbits
 590              		.align	1
 591              		.global	usart_overrun_disable
 592              		.syntax unified
 593              		.thumb
 594              		.thumb_func
 596              	usart_overrun_disable:
 597              	.LVL39:
 598              	.LFB128:
 308:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 309:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 310:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      disable the USART overrun function
 311:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 312:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 313:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 314:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 315:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_overrun_disable(uint32_t usart_periph)
 316:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 599              		.loc 1 316 1 is_stmt 1 view -0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 0
 602              		@ frame_needed = 0, uses_anonymous_args = 0
 603              		@ link register save eliminated.
 317:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 604              		.loc 1 317 5 view .LVU141
 605              		.loc 1 317 30 is_stmt 0 view .LVU142
 606 0000 0368     		ldr	r3, [r0]
 607 0002 23F00103 		bic	r3, r3, #1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 17


 608 0006 0360     		str	r3, [r0]
 318:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable overrun function */
 319:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_OVRD;
 609              		.loc 1 319 5 is_stmt 1 view .LVU143
 610              		.loc 1 319 30 is_stmt 0 view .LVU144
 611 0008 8368     		ldr	r3, [r0, #8]
 612 000a 43F48053 		orr	r3, r3, #4096
 613 000e 8360     		str	r3, [r0, #8]
 320:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 614              		.loc 1 320 1 view .LVU145
 615 0010 7047     		bx	lr
 616              		.cfi_endproc
 617              	.LFE128:
 619              		.section	.text.usart_oversample_config,"ax",%progbits
 620              		.align	1
 621              		.global	usart_oversample_config
 622              		.syntax unified
 623              		.thumb
 624              		.thumb_func
 626              	usart_oversample_config:
 627              	.LVL40:
 628              	.LFB129:
 321:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 322:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 323:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure the USART oversample mode
 324:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 325:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  oversamp: oversample value
 326:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 327:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_OVSMOD_8: oversampling by 8
 328:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_OVSMOD_16: oversampling by 16
 329:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 330:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 331:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 332:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_oversample_config(uint32_t usart_periph, uint32_t oversamp)
 333:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 629              		.loc 1 333 1 is_stmt 1 view -0
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 0
 632              		@ frame_needed = 0, uses_anonymous_args = 0
 633              		@ link register save eliminated.
 334:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 335:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 634              		.loc 1 335 5 view .LVU147
 635              		.loc 1 335 30 is_stmt 0 view .LVU148
 636 0000 0268     		ldr	r2, [r0]
 637 0002 22F00102 		bic	r2, r2, #1
 638 0006 0260     		str	r2, [r0]
 336:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* clear OVSMOD bit */
 337:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_OVSMOD);
 639              		.loc 1 337 5 is_stmt 1 view .LVU149
 640              		.loc 1 337 30 is_stmt 0 view .LVU150
 641 0008 0268     		ldr	r2, [r0]
 642 000a 22F40042 		bic	r2, r2, #32768
 643 000e 0260     		str	r2, [r0]
 338:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) |= oversamp;
 644              		.loc 1 338 5 is_stmt 1 view .LVU151
 645              		.loc 1 338 30 is_stmt 0 view .LVU152
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 18


 646 0010 0368     		ldr	r3, [r0]
 647 0012 0B43     		orrs	r3, r3, r1
 648 0014 0360     		str	r3, [r0]
 339:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 649              		.loc 1 339 1 view .LVU153
 650 0016 7047     		bx	lr
 651              		.cfi_endproc
 652              	.LFE129:
 654              		.section	.text.usart_sample_bit_config,"ax",%progbits
 655              		.align	1
 656              		.global	usart_sample_bit_config
 657              		.syntax unified
 658              		.thumb
 659              		.thumb_func
 661              	usart_sample_bit_config:
 662              	.LVL41:
 663              	.LFB130:
 340:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 341:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 342:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure the sample bit method
 343:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 344:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  osb: sample bit
 345:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 346:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_OSB_1BIT: 1 bit
 347:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_OSB_3BIT: 3 bits
 348:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 349:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 350:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 351:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_sample_bit_config(uint32_t usart_periph, uint32_t osb)
 352:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 664              		.loc 1 352 1 is_stmt 1 view -0
 665              		.cfi_startproc
 666              		@ args = 0, pretend = 0, frame = 0
 667              		@ frame_needed = 0, uses_anonymous_args = 0
 668              		@ link register save eliminated.
 353:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 354:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 669              		.loc 1 354 5 view .LVU155
 670              		.loc 1 354 30 is_stmt 0 view .LVU156
 671 0000 0268     		ldr	r2, [r0]
 672 0002 22F00102 		bic	r2, r2, #1
 673 0006 0260     		str	r2, [r0]
 355:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 356:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_OSB);
 674              		.loc 1 356 5 is_stmt 1 view .LVU157
 675              		.loc 1 356 30 is_stmt 0 view .LVU158
 676 0008 8268     		ldr	r2, [r0, #8]
 677 000a 22F40062 		bic	r2, r2, #2048
 678 000e 8260     		str	r2, [r0, #8]
 357:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) |= osb;
 679              		.loc 1 357 5 is_stmt 1 view .LVU159
 680              		.loc 1 357 30 is_stmt 0 view .LVU160
 681 0010 8368     		ldr	r3, [r0, #8]
 682 0012 0B43     		orrs	r3, r3, r1
 683 0014 8360     		str	r3, [r0, #8]
 358:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 684              		.loc 1 358 1 view .LVU161
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 19


 685 0016 7047     		bx	lr
 686              		.cfi_endproc
 687              	.LFE130:
 689              		.section	.text.usart_receiver_timeout_enable,"ax",%progbits
 690              		.align	1
 691              		.global	usart_receiver_timeout_enable
 692              		.syntax unified
 693              		.thumb
 694              		.thumb_func
 696              	usart_receiver_timeout_enable:
 697              	.LVL42:
 698              	.LFB131:
 359:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 360:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 361:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable receiver timeout
 362:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 363:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 364:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 365:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 366:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_receiver_timeout_enable(uint32_t usart_periph)
 367:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 699              		.loc 1 367 1 is_stmt 1 view -0
 700              		.cfi_startproc
 701              		@ args = 0, pretend = 0, frame = 0
 702              		@ frame_needed = 0, uses_anonymous_args = 0
 703              		@ link register save eliminated.
 368:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_RTEN;
 704              		.loc 1 368 5 view .LVU163
 705              		.loc 1 368 30 is_stmt 0 view .LVU164
 706 0000 4368     		ldr	r3, [r0, #4]
 707 0002 43F40003 		orr	r3, r3, #8388608
 708 0006 4360     		str	r3, [r0, #4]
 369:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 709              		.loc 1 369 1 view .LVU165
 710 0008 7047     		bx	lr
 711              		.cfi_endproc
 712              	.LFE131:
 714              		.section	.text.usart_receiver_timeout_disable,"ax",%progbits
 715              		.align	1
 716              		.global	usart_receiver_timeout_disable
 717              		.syntax unified
 718              		.thumb
 719              		.thumb_func
 721              	usart_receiver_timeout_disable:
 722              	.LVL43:
 723              	.LFB132:
 370:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 371:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 372:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      disable receiver timeout
 373:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 374:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 375:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 376:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 377:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_receiver_timeout_disable(uint32_t usart_periph)
 378:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 724              		.loc 1 378 1 is_stmt 1 view -0
 725              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 20


 726              		@ args = 0, pretend = 0, frame = 0
 727              		@ frame_needed = 0, uses_anonymous_args = 0
 728              		@ link register save eliminated.
 379:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_RTEN);
 729              		.loc 1 379 5 view .LVU167
 730              		.loc 1 379 30 is_stmt 0 view .LVU168
 731 0000 4368     		ldr	r3, [r0, #4]
 732 0002 23F40003 		bic	r3, r3, #8388608
 733 0006 4360     		str	r3, [r0, #4]
 380:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 734              		.loc 1 380 1 view .LVU169
 735 0008 7047     		bx	lr
 736              		.cfi_endproc
 737              	.LFE132:
 739              		.section	.text.usart_receiver_timeout_threshold_config,"ax",%progbits
 740              		.align	1
 741              		.global	usart_receiver_timeout_threshold_config
 742              		.syntax unified
 743              		.thumb
 744              		.thumb_func
 746              	usart_receiver_timeout_threshold_config:
 747              	.LVL44:
 748              	.LFB133:
 381:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 382:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 383:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure receiver timeout threshold
 384:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 385:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  rtimeout: 0x00000000-0x00FFFFFF, receiver timeout value in terms of number of baud 
 386:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 387:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 388:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 389:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_receiver_timeout_threshold_config(uint32_t usart_periph, uint32_t rtimeout)
 390:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 749              		.loc 1 390 1 is_stmt 1 view -0
 750              		.cfi_startproc
 751              		@ args = 0, pretend = 0, frame = 0
 752              		@ frame_needed = 0, uses_anonymous_args = 0
 753              		@ link register save eliminated.
 391:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_RT(usart_periph) &= ~(USART_RT_RT);
 754              		.loc 1 391 5 view .LVU171
 755              		.loc 1 391 28 is_stmt 0 view .LVU172
 756 0000 4269     		ldr	r2, [r0, #20]
 757 0002 02F07F42 		and	r2, r2, #-16777216
 758 0006 4261     		str	r2, [r0, #20]
 392:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_RT(usart_periph) |= rtimeout;
 759              		.loc 1 392 5 is_stmt 1 view .LVU173
 760              		.loc 1 392 28 is_stmt 0 view .LVU174
 761 0008 4369     		ldr	r3, [r0, #20]
 762 000a 0B43     		orrs	r3, r3, r1
 763 000c 4361     		str	r3, [r0, #20]
 393:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 764              		.loc 1 393 1 view .LVU175
 765 000e 7047     		bx	lr
 766              		.cfi_endproc
 767              	.LFE133:
 769              		.section	.text.usart_data_transmit,"ax",%progbits
 770              		.align	1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 21


 771              		.global	usart_data_transmit
 772              		.syntax unified
 773              		.thumb
 774              		.thumb_func
 776              	usart_data_transmit:
 777              	.LVL45:
 778              	.LFB134:
 394:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 395:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 396:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      USART transmit data function
 397:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 398:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  data: data of transmission
 399:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 400:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 401:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 402:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_data_transmit(uint32_t usart_periph, uint32_t data)
 403:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 779              		.loc 1 403 1 is_stmt 1 view -0
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 0
 782              		@ frame_needed = 0, uses_anonymous_args = 0
 783              		@ link register save eliminated.
 404:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_TDATA(usart_periph) = (USART_TDATA_TDATA & data);
 784              		.loc 1 404 5 view .LVU177
 785              		.loc 1 404 52 is_stmt 0 view .LVU178
 786 0000 C1F30801 		ubfx	r1, r1, #0, #9
 787              	.LVL46:
 788              		.loc 1 404 31 view .LVU179
 789 0004 8162     		str	r1, [r0, #40]
 405:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 790              		.loc 1 405 1 view .LVU180
 791 0006 7047     		bx	lr
 792              		.cfi_endproc
 793              	.LFE134:
 795              		.section	.text.usart_data_receive,"ax",%progbits
 796              		.align	1
 797              		.global	usart_data_receive
 798              		.syntax unified
 799              		.thumb
 800              		.thumb_func
 802              	usart_data_receive:
 803              	.LVL47:
 804              	.LFB135:
 406:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 407:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 408:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      USART receive data function
 409:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 410:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 411:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     data of received
 412:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 413:lib/GD32F3x0/Source/gd32f3x0_usart.c **** uint16_t usart_data_receive(uint32_t usart_periph)
 414:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 805              		.loc 1 414 1 is_stmt 1 view -0
 806              		.cfi_startproc
 807              		@ args = 0, pretend = 0, frame = 0
 808              		@ frame_needed = 0, uses_anonymous_args = 0
 809              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 22


 415:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     return (uint16_t)(GET_BITS(USART_RDATA(usart_periph), 0U, 8U));
 810              		.loc 1 415 5 view .LVU182
 811              		.loc 1 415 23 is_stmt 0 view .LVU183
 812 0000 406A     		ldr	r0, [r0, #36]
 813              	.LVL48:
 416:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 814              		.loc 1 416 1 view .LVU184
 815 0002 C0F30800 		ubfx	r0, r0, #0, #9
 816 0006 7047     		bx	lr
 817              		.cfi_endproc
 818              	.LFE135:
 820              		.section	.text.usart_address_config,"ax",%progbits
 821              		.align	1
 822              		.global	usart_address_config
 823              		.syntax unified
 824              		.thumb
 825              		.thumb_func
 827              	usart_address_config:
 828              	.LVL49:
 829              	.LFB136:
 417:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 418:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 419:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      address of the USART terminal
 420:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 421:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  addr: 0x00-0xFF, address of USART terminal
 422:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 423:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 424:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 425:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_address_config(uint32_t usart_periph, uint8_t addr)
 426:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 830              		.loc 1 426 1 is_stmt 1 view -0
 831              		.cfi_startproc
 832              		@ args = 0, pretend = 0, frame = 0
 833              		@ frame_needed = 0, uses_anonymous_args = 0
 834              		@ link register save eliminated.
 427:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 428:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 835              		.loc 1 428 5 view .LVU186
 836              		.loc 1 428 30 is_stmt 0 view .LVU187
 837 0000 0268     		ldr	r2, [r0]
 838 0002 22F00102 		bic	r2, r2, #1
 839 0006 0260     		str	r2, [r0]
 429:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 430:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_ADDR);
 840              		.loc 1 430 5 is_stmt 1 view .LVU188
 841              		.loc 1 430 30 is_stmt 0 view .LVU189
 842 0008 4268     		ldr	r2, [r0, #4]
 843 000a 22F07F42 		bic	r2, r2, #-16777216
 844 000e 4260     		str	r2, [r0, #4]
 431:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_ADDR & (((uint32_t)addr) << CTL1_ADDR_OFFSET));
 845              		.loc 1 431 5 is_stmt 1 view .LVU190
 846              		.loc 1 431 30 is_stmt 0 view .LVU191
 847 0010 4368     		ldr	r3, [r0, #4]
 848 0012 43EA0163 		orr	r3, r3, r1, lsl #24
 849 0016 4360     		str	r3, [r0, #4]
 432:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 850              		.loc 1 432 1 view .LVU192
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 23


 851 0018 7047     		bx	lr
 852              		.cfi_endproc
 853              	.LFE136:
 855              		.section	.text.usart_address_detection_mode_config,"ax",%progbits
 856              		.align	1
 857              		.global	usart_address_detection_mode_config
 858              		.syntax unified
 859              		.thumb
 860              		.thumb_func
 862              	usart_address_detection_mode_config:
 863              	.LVL50:
 864              	.LFB137:
 433:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 434:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 435:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure the address of the USART in wake up by address match mode
 436:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 437:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  addmod: address detection mode
 438:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 439:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_ADDM_4BIT: 4 bits
 440:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_ADDM_FULLBIT: full bits
 441:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 442:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 443:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 444:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_address_detection_mode_config(uint32_t usart_periph, uint32_t addmod)
 445:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 865              		.loc 1 445 1 is_stmt 1 view -0
 866              		.cfi_startproc
 867              		@ args = 0, pretend = 0, frame = 0
 868              		@ frame_needed = 0, uses_anonymous_args = 0
 869              		@ link register save eliminated.
 446:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 447:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 870              		.loc 1 447 5 view .LVU194
 871              		.loc 1 447 30 is_stmt 0 view .LVU195
 872 0000 0368     		ldr	r3, [r0]
 873 0002 23F00103 		bic	r3, r3, #1
 874 0006 0360     		str	r3, [r0]
 448:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 449:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_ADDM);
 875              		.loc 1 449 5 is_stmt 1 view .LVU196
 876              		.loc 1 449 30 is_stmt 0 view .LVU197
 877 0008 4368     		ldr	r3, [r0, #4]
 878 000a 23F01003 		bic	r3, r3, #16
 879 000e 4360     		str	r3, [r0, #4]
 450:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_ADDM & (addmod);
 880              		.loc 1 450 5 is_stmt 1 view .LVU198
 881              		.loc 1 450 30 is_stmt 0 view .LVU199
 882 0010 4368     		ldr	r3, [r0, #4]
 883              		.loc 1 450 49 view .LVU200
 884 0012 01F01001 		and	r1, r1, #16
 885              	.LVL51:
 886              		.loc 1 450 30 view .LVU201
 887 0016 0B43     		orrs	r3, r3, r1
 888 0018 4360     		str	r3, [r0, #4]
 451:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 889              		.loc 1 451 1 view .LVU202
 890 001a 7047     		bx	lr
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 24


 891              		.cfi_endproc
 892              	.LFE137:
 894              		.section	.text.usart_mute_mode_enable,"ax",%progbits
 895              		.align	1
 896              		.global	usart_mute_mode_enable
 897              		.syntax unified
 898              		.thumb
 899              		.thumb_func
 901              	usart_mute_mode_enable:
 902              	.LVL52:
 903              	.LFB138:
 452:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 453:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 454:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable mute mode
 455:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 456:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 457:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 458:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 459:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_mute_mode_enable(uint32_t usart_periph)
 460:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 904              		.loc 1 460 1 is_stmt 1 view -0
 905              		.cfi_startproc
 906              		@ args = 0, pretend = 0, frame = 0
 907              		@ frame_needed = 0, uses_anonymous_args = 0
 908              		@ link register save eliminated.
 461:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_MEN;
 909              		.loc 1 461 5 view .LVU204
 910              		.loc 1 461 30 is_stmt 0 view .LVU205
 911 0000 0368     		ldr	r3, [r0]
 912 0002 43F40053 		orr	r3, r3, #8192
 913 0006 0360     		str	r3, [r0]
 462:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 914              		.loc 1 462 1 view .LVU206
 915 0008 7047     		bx	lr
 916              		.cfi_endproc
 917              	.LFE138:
 919              		.section	.text.usart_mute_mode_disable,"ax",%progbits
 920              		.align	1
 921              		.global	usart_mute_mode_disable
 922              		.syntax unified
 923              		.thumb
 924              		.thumb_func
 926              	usart_mute_mode_disable:
 927              	.LVL53:
 928              	.LFB139:
 463:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 464:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 465:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      disable mute mode
 466:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 467:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 468:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 469:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 470:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_mute_mode_disable(uint32_t usart_periph)
 471:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 929              		.loc 1 471 1 is_stmt 1 view -0
 930              		.cfi_startproc
 931              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 25


 932              		@ frame_needed = 0, uses_anonymous_args = 0
 933              		@ link register save eliminated.
 472:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_MEN);
 934              		.loc 1 472 5 view .LVU208
 935              		.loc 1 472 30 is_stmt 0 view .LVU209
 936 0000 0368     		ldr	r3, [r0]
 937 0002 23F40053 		bic	r3, r3, #8192
 938 0006 0360     		str	r3, [r0]
 473:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 939              		.loc 1 473 1 view .LVU210
 940 0008 7047     		bx	lr
 941              		.cfi_endproc
 942              	.LFE139:
 944              		.section	.text.usart_mute_mode_wakeup_config,"ax",%progbits
 945              		.align	1
 946              		.global	usart_mute_mode_wakeup_config
 947              		.syntax unified
 948              		.thumb
 949              		.thumb_func
 951              	usart_mute_mode_wakeup_config:
 952              	.LVL54:
 953              	.LFB140:
 474:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 475:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 476:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure wakeup method in mute mode
 477:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 478:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  wmethod: two methods be used to enter or exit the mute mode
 479:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 480:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_WM_IDLE: idle line
 481:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_WM_ADDR: address mark
 482:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 483:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 484:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 485:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_mute_mode_wakeup_config(uint32_t usart_periph, uint32_t wmethod)
 486:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 954              		.loc 1 486 1 is_stmt 1 view -0
 955              		.cfi_startproc
 956              		@ args = 0, pretend = 0, frame = 0
 957              		@ frame_needed = 0, uses_anonymous_args = 0
 958              		@ link register save eliminated.
 487:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 488:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 959              		.loc 1 488 5 view .LVU212
 960              		.loc 1 488 30 is_stmt 0 view .LVU213
 961 0000 0268     		ldr	r2, [r0]
 962 0002 22F00102 		bic	r2, r2, #1
 963 0006 0260     		str	r2, [r0]
 489:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 490:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_WM);
 964              		.loc 1 490 5 is_stmt 1 view .LVU214
 965              		.loc 1 490 30 is_stmt 0 view .LVU215
 966 0008 0268     		ldr	r2, [r0]
 967 000a 22F40062 		bic	r2, r2, #2048
 968 000e 0260     		str	r2, [r0]
 491:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) |= wmethod;
 969              		.loc 1 491 5 is_stmt 1 view .LVU216
 970              		.loc 1 491 30 is_stmt 0 view .LVU217
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 26


 971 0010 0368     		ldr	r3, [r0]
 972 0012 0B43     		orrs	r3, r3, r1
 973 0014 0360     		str	r3, [r0]
 492:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 974              		.loc 1 492 1 view .LVU218
 975 0016 7047     		bx	lr
 976              		.cfi_endproc
 977              	.LFE140:
 979              		.section	.text.usart_lin_mode_enable,"ax",%progbits
 980              		.align	1
 981              		.global	usart_lin_mode_enable
 982              		.syntax unified
 983              		.thumb
 984              		.thumb_func
 986              	usart_lin_mode_enable:
 987              	.LVL55:
 988              	.LFB141:
 493:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 494:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 495:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable LIN mode
 496:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 497:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 498:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 499:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 500:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_lin_mode_enable(uint32_t usart_periph)
 501:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 989              		.loc 1 501 1 is_stmt 1 view -0
 990              		.cfi_startproc
 991              		@ args = 0, pretend = 0, frame = 0
 992              		@ frame_needed = 0, uses_anonymous_args = 0
 993              		@ link register save eliminated.
 502:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 503:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 994              		.loc 1 503 5 view .LVU220
 995              		.loc 1 503 30 is_stmt 0 view .LVU221
 996 0000 0368     		ldr	r3, [r0]
 997 0002 23F00103 		bic	r3, r3, #1
 998 0006 0360     		str	r3, [r0]
 504:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 505:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_LMEN;
 999              		.loc 1 505 5 is_stmt 1 view .LVU222
 1000              		.loc 1 505 30 is_stmt 0 view .LVU223
 1001 0008 4368     		ldr	r3, [r0, #4]
 1002 000a 43F48043 		orr	r3, r3, #16384
 1003 000e 4360     		str	r3, [r0, #4]
 506:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1004              		.loc 1 506 1 view .LVU224
 1005 0010 7047     		bx	lr
 1006              		.cfi_endproc
 1007              	.LFE141:
 1009              		.section	.text.usart_lin_mode_disable,"ax",%progbits
 1010              		.align	1
 1011              		.global	usart_lin_mode_disable
 1012              		.syntax unified
 1013              		.thumb
 1014              		.thumb_func
 1016              	usart_lin_mode_disable:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 27


 1017              	.LVL56:
 1018              	.LFB142:
 507:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 508:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 509:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      disable LIN mode
 510:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 511:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 512:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 513:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 514:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_lin_mode_disable(uint32_t usart_periph)
 515:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1019              		.loc 1 515 1 is_stmt 1 view -0
 1020              		.cfi_startproc
 1021              		@ args = 0, pretend = 0, frame = 0
 1022              		@ frame_needed = 0, uses_anonymous_args = 0
 1023              		@ link register save eliminated.
 516:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 517:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1024              		.loc 1 517 5 view .LVU226
 1025              		.loc 1 517 30 is_stmt 0 view .LVU227
 1026 0000 0368     		ldr	r3, [r0]
 1027 0002 23F00103 		bic	r3, r3, #1
 1028 0006 0360     		str	r3, [r0]
 518:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 519:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LMEN);
 1029              		.loc 1 519 5 is_stmt 1 view .LVU228
 1030              		.loc 1 519 30 is_stmt 0 view .LVU229
 1031 0008 4368     		ldr	r3, [r0, #4]
 1032 000a 23F48043 		bic	r3, r3, #16384
 1033 000e 4360     		str	r3, [r0, #4]
 520:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1034              		.loc 1 520 1 view .LVU230
 1035 0010 7047     		bx	lr
 1036              		.cfi_endproc
 1037              	.LFE142:
 1039              		.section	.text.usart_lin_break_detection_length_config,"ax",%progbits
 1040              		.align	1
 1041              		.global	usart_lin_break_detection_length_config
 1042              		.syntax unified
 1043              		.thumb
 1044              		.thumb_func
 1046              	usart_lin_break_detection_length_config:
 1047              	.LVL57:
 1048              	.LFB143:
 521:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 522:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 523:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure LIN break frame length
 524:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 525:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  lblen: LIN break detection length
 526:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 527:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_LBLEN_10B: 10 bits break detection
 528:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_LBLEN_11B: 11 bits break detection
 529:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 530:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 531:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 532:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_lin_break_detection_length_config(uint32_t usart_periph, uint32_t lblen)
 533:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 28


 1049              		.loc 1 533 1 is_stmt 1 view -0
 1050              		.cfi_startproc
 1051              		@ args = 0, pretend = 0, frame = 0
 1052              		@ frame_needed = 0, uses_anonymous_args = 0
 1053              		@ link register save eliminated.
 534:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 535:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1054              		.loc 1 535 5 view .LVU232
 1055              		.loc 1 535 30 is_stmt 0 view .LVU233
 1056 0000 0368     		ldr	r3, [r0]
 1057 0002 23F00103 		bic	r3, r3, #1
 1058 0006 0360     		str	r3, [r0]
 536:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LBLEN);
 1059              		.loc 1 536 5 is_stmt 1 view .LVU234
 1060              		.loc 1 536 30 is_stmt 0 view .LVU235
 1061 0008 4368     		ldr	r3, [r0, #4]
 1062 000a 23F02003 		bic	r3, r3, #32
 1063 000e 4360     		str	r3, [r0, #4]
 537:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_LBLEN & (lblen);
 1064              		.loc 1 537 5 is_stmt 1 view .LVU236
 1065              		.loc 1 537 30 is_stmt 0 view .LVU237
 1066 0010 4368     		ldr	r3, [r0, #4]
 1067              		.loc 1 537 50 view .LVU238
 1068 0012 01F02001 		and	r1, r1, #32
 1069              	.LVL58:
 1070              		.loc 1 537 30 view .LVU239
 1071 0016 0B43     		orrs	r3, r3, r1
 1072 0018 4360     		str	r3, [r0, #4]
 538:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1073              		.loc 1 538 1 view .LVU240
 1074 001a 7047     		bx	lr
 1075              		.cfi_endproc
 1076              	.LFE143:
 1078              		.section	.text.usart_halfduplex_enable,"ax",%progbits
 1079              		.align	1
 1080              		.global	usart_halfduplex_enable
 1081              		.syntax unified
 1082              		.thumb
 1083              		.thumb_func
 1085              	usart_halfduplex_enable:
 1086              	.LVL59:
 1087              	.LFB144:
 539:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 540:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 541:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable half-duplex mode
 542:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 543:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 544:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 545:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 546:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_halfduplex_enable(uint32_t usart_periph)
 547:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1088              		.loc 1 547 1 is_stmt 1 view -0
 1089              		.cfi_startproc
 1090              		@ args = 0, pretend = 0, frame = 0
 1091              		@ frame_needed = 0, uses_anonymous_args = 0
 1092              		@ link register save eliminated.
 548:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 29


 549:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1093              		.loc 1 549 5 view .LVU242
 1094              		.loc 1 549 30 is_stmt 0 view .LVU243
 1095 0000 0368     		ldr	r3, [r0]
 1096 0002 23F00103 		bic	r3, r3, #1
 1097 0006 0360     		str	r3, [r0]
 550:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 551:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_HDEN;
 1098              		.loc 1 551 5 is_stmt 1 view .LVU244
 1099              		.loc 1 551 30 is_stmt 0 view .LVU245
 1100 0008 8368     		ldr	r3, [r0, #8]
 1101 000a 43F00803 		orr	r3, r3, #8
 1102 000e 8360     		str	r3, [r0, #8]
 552:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1103              		.loc 1 552 1 view .LVU246
 1104 0010 7047     		bx	lr
 1105              		.cfi_endproc
 1106              	.LFE144:
 1108              		.section	.text.usart_halfduplex_disable,"ax",%progbits
 1109              		.align	1
 1110              		.global	usart_halfduplex_disable
 1111              		.syntax unified
 1112              		.thumb
 1113              		.thumb_func
 1115              	usart_halfduplex_disable:
 1116              	.LVL60:
 1117              	.LFB145:
 553:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 554:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 555:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      disable half-duplex mode
 556:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 557:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 558:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 559:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 560:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_halfduplex_disable(uint32_t usart_periph)
 561:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1118              		.loc 1 561 1 is_stmt 1 view -0
 1119              		.cfi_startproc
 1120              		@ args = 0, pretend = 0, frame = 0
 1121              		@ frame_needed = 0, uses_anonymous_args = 0
 1122              		@ link register save eliminated.
 562:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 563:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1123              		.loc 1 563 5 view .LVU248
 1124              		.loc 1 563 30 is_stmt 0 view .LVU249
 1125 0000 0368     		ldr	r3, [r0]
 1126 0002 23F00103 		bic	r3, r3, #1
 1127 0006 0360     		str	r3, [r0]
 564:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 565:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_HDEN);
 1128              		.loc 1 565 5 is_stmt 1 view .LVU250
 1129              		.loc 1 565 30 is_stmt 0 view .LVU251
 1130 0008 8368     		ldr	r3, [r0, #8]
 1131 000a 23F00803 		bic	r3, r3, #8
 1132 000e 8360     		str	r3, [r0, #8]
 566:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1133              		.loc 1 566 1 view .LVU252
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 30


 1134 0010 7047     		bx	lr
 1135              		.cfi_endproc
 1136              	.LFE145:
 1138              		.section	.text.usart_clock_enable,"ax",%progbits
 1139              		.align	1
 1140              		.global	usart_clock_enable
 1141              		.syntax unified
 1142              		.thumb
 1143              		.thumb_func
 1145              	usart_clock_enable:
 1146              	.LVL61:
 1147              	.LFB146:
 567:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 568:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 569:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable USART clock
 570:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 571:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 572:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 573:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 574:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_clock_enable(uint32_t usart_periph)
 575:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1148              		.loc 1 575 1 is_stmt 1 view -0
 1149              		.cfi_startproc
 1150              		@ args = 0, pretend = 0, frame = 0
 1151              		@ frame_needed = 0, uses_anonymous_args = 0
 1152              		@ link register save eliminated.
 576:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 577:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1153              		.loc 1 577 5 view .LVU254
 1154              		.loc 1 577 30 is_stmt 0 view .LVU255
 1155 0000 0368     		ldr	r3, [r0]
 1156 0002 23F00103 		bic	r3, r3, #1
 1157 0006 0360     		str	r3, [r0]
 578:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 579:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_CKEN;
 1158              		.loc 1 579 5 is_stmt 1 view .LVU256
 1159              		.loc 1 579 30 is_stmt 0 view .LVU257
 1160 0008 4368     		ldr	r3, [r0, #4]
 1161 000a 43F40063 		orr	r3, r3, #2048
 1162 000e 4360     		str	r3, [r0, #4]
 580:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1163              		.loc 1 580 1 view .LVU258
 1164 0010 7047     		bx	lr
 1165              		.cfi_endproc
 1166              	.LFE146:
 1168              		.section	.text.usart_clock_disable,"ax",%progbits
 1169              		.align	1
 1170              		.global	usart_clock_disable
 1171              		.syntax unified
 1172              		.thumb
 1173              		.thumb_func
 1175              	usart_clock_disable:
 1176              	.LVL62:
 1177              	.LFB147:
 581:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 582:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 583:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      disable USART clock
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 31


 584:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 585:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 586:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 587:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 588:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_clock_disable(uint32_t usart_periph)
 589:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1178              		.loc 1 589 1 is_stmt 1 view -0
 1179              		.cfi_startproc
 1180              		@ args = 0, pretend = 0, frame = 0
 1181              		@ frame_needed = 0, uses_anonymous_args = 0
 1182              		@ link register save eliminated.
 590:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 591:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1183              		.loc 1 591 5 view .LVU260
 1184              		.loc 1 591 30 is_stmt 0 view .LVU261
 1185 0000 0368     		ldr	r3, [r0]
 1186 0002 23F00103 		bic	r3, r3, #1
 1187 0006 0360     		str	r3, [r0]
 592:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 593:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_CKEN);
 1188              		.loc 1 593 5 is_stmt 1 view .LVU262
 1189              		.loc 1 593 30 is_stmt 0 view .LVU263
 1190 0008 4368     		ldr	r3, [r0, #4]
 1191 000a 23F40063 		bic	r3, r3, #2048
 1192 000e 4360     		str	r3, [r0, #4]
 594:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1193              		.loc 1 594 1 view .LVU264
 1194 0010 7047     		bx	lr
 1195              		.cfi_endproc
 1196              	.LFE147:
 1198              		.section	.text.usart_synchronous_clock_config,"ax",%progbits
 1199              		.align	1
 1200              		.global	usart_synchronous_clock_config
 1201              		.syntax unified
 1202              		.thumb
 1203              		.thumb_func
 1205              	usart_synchronous_clock_config:
 1206              	.LVL63:
 1207              	.LFB148:
 595:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 596:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 597:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure USART synchronous mode parameters
 598:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 599:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  clen: last bit clock pulse
 600:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 601:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_CLEN_NONE: clock pulse of the last data bit (MSB) is not output to the CK p
 602:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_CLEN_EN: clock pulse of the last data bit (MSB) is output to the CK pin
 603:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  cph: clock phase
 604:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 605:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_CPH_1CK: first clock transition is the first data capture edge
 606:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_CPH_2CK: second clock transition is the first data capture edge
 607:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  cpl: clock polarity
 608:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 609:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_CPL_LOW: steady low value on CK pin
 610:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_CPL_HIGH: steady high value on CK pin
 611:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 612:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 32


 613:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 614:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_synchronous_clock_config(uint32_t usart_periph, uint32_t clen, uint32_t cph, uint32_t cp
 615:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1208              		.loc 1 615 1 is_stmt 1 view -0
 1209              		.cfi_startproc
 1210              		@ args = 0, pretend = 0, frame = 0
 1211              		@ frame_needed = 0, uses_anonymous_args = 0
 1212              		@ link register save eliminated.
 1213              		.loc 1 615 1 is_stmt 0 view .LVU266
 1214 0000 10B4     		push	{r4}
 1215              	.LCFI2:
 1216              		.cfi_def_cfa_offset 4
 1217              		.cfi_offset 4, -4
 616:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 617:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1218              		.loc 1 617 5 is_stmt 1 view .LVU267
 1219              		.loc 1 617 30 is_stmt 0 view .LVU268
 1220 0002 0468     		ldr	r4, [r0]
 1221 0004 24F00104 		bic	r4, r4, #1
 1222 0008 0460     		str	r4, [r0]
 618:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* reset USART_CTL1 CLEN,CPH,CPL bits */
 619:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_CLEN | USART_CTL1_CPH | USART_CTL1_CPL);
 1223              		.loc 1 619 5 is_stmt 1 view .LVU269
 1224              		.loc 1 619 30 is_stmt 0 view .LVU270
 1225 000a 4468     		ldr	r4, [r0, #4]
 1226 000c 24F4E064 		bic	r4, r4, #1792
 1227 0010 4460     		str	r4, [r0, #4]
 620:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 621:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_CLEN & clen);
 1228              		.loc 1 621 5 is_stmt 1 view .LVU271
 1229              		.loc 1 621 30 is_stmt 0 view .LVU272
 1230 0012 4468     		ldr	r4, [r0, #4]
 1231              		.loc 1 621 50 view .LVU273
 1232 0014 01F48071 		and	r1, r1, #256
 1233              	.LVL64:
 1234              		.loc 1 621 30 view .LVU274
 1235 0018 0C43     		orrs	r4, r4, r1
 1236 001a 4460     		str	r4, [r0, #4]
 622:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_CPH & cph);
 1237              		.loc 1 622 5 is_stmt 1 view .LVU275
 1238              		.loc 1 622 30 is_stmt 0 view .LVU276
 1239 001c 4168     		ldr	r1, [r0, #4]
 1240              		.loc 1 622 49 view .LVU277
 1241 001e 02F40072 		and	r2, r2, #512
 1242              	.LVL65:
 1243              		.loc 1 622 30 view .LVU278
 1244 0022 1143     		orrs	r1, r1, r2
 1245 0024 4160     		str	r1, [r0, #4]
 623:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_CPL & cpl);
 1246              		.loc 1 623 5 is_stmt 1 view .LVU279
 1247              		.loc 1 623 30 is_stmt 0 view .LVU280
 1248 0026 4268     		ldr	r2, [r0, #4]
 1249              		.loc 1 623 49 view .LVU281
 1250 0028 03F48063 		and	r3, r3, #1024
 1251              	.LVL66:
 1252              		.loc 1 623 30 view .LVU282
 1253 002c 1A43     		orrs	r2, r2, r3
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 33


 1254 002e 4260     		str	r2, [r0, #4]
 624:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1255              		.loc 1 624 1 view .LVU283
 1256 0030 10BC     		pop	{r4}
 1257              	.LCFI3:
 1258              		.cfi_restore 4
 1259              		.cfi_def_cfa_offset 0
 1260 0032 7047     		bx	lr
 1261              		.cfi_endproc
 1262              	.LFE148:
 1264              		.section	.text.usart_guard_time_config,"ax",%progbits
 1265              		.align	1
 1266              		.global	usart_guard_time_config
 1267              		.syntax unified
 1268              		.thumb
 1269              		.thumb_func
 1271              	usart_guard_time_config:
 1272              	.LVL67:
 1273              	.LFB149:
 625:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 626:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 627:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure guard time value in smartcard mode
 628:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 629:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  guat: 0x00-0xFF
 630:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 631:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 632:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 633:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_guard_time_config(uint32_t usart_periph, uint32_t guat)
 634:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1274              		.loc 1 634 1 is_stmt 1 view -0
 1275              		.cfi_startproc
 1276              		@ args = 0, pretend = 0, frame = 0
 1277              		@ frame_needed = 0, uses_anonymous_args = 0
 1278              		@ link register save eliminated.
 635:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 636:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1279              		.loc 1 636 5 view .LVU285
 1280              		.loc 1 636 30 is_stmt 0 view .LVU286
 1281 0000 0368     		ldr	r3, [r0]
 1282 0002 23F00103 		bic	r3, r3, #1
 1283 0006 0360     		str	r3, [r0]
 637:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 638:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_GP(usart_periph) &= ~(USART_GP_GUAT);
 1284              		.loc 1 638 5 is_stmt 1 view .LVU287
 1285              		.loc 1 638 28 is_stmt 0 view .LVU288
 1286 0008 0369     		ldr	r3, [r0, #16]
 1287 000a 23F47F43 		bic	r3, r3, #65280
 1288 000e 0361     		str	r3, [r0, #16]
 639:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_GP(usart_periph) |= (USART_GP_GUAT & ((guat) << GP_GUAT_OFFSET));
 1289              		.loc 1 639 5 is_stmt 1 view .LVU289
 1290              		.loc 1 639 28 is_stmt 0 view .LVU290
 1291 0010 0369     		ldr	r3, [r0, #16]
 1292              		.loc 1 639 56 view .LVU291
 1293 0012 0902     		lsls	r1, r1, #8
 1294              	.LVL68:
 1295              		.loc 1 639 46 view .LVU292
 1296 0014 89B2     		uxth	r1, r1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 34


 1297              		.loc 1 639 28 view .LVU293
 1298 0016 1943     		orrs	r1, r1, r3
 1299 0018 0161     		str	r1, [r0, #16]
 640:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1300              		.loc 1 640 1 view .LVU294
 1301 001a 7047     		bx	lr
 1302              		.cfi_endproc
 1303              	.LFE149:
 1305              		.section	.text.usart_smartcard_mode_enable,"ax",%progbits
 1306              		.align	1
 1307              		.global	usart_smartcard_mode_enable
 1308              		.syntax unified
 1309              		.thumb
 1310              		.thumb_func
 1312              	usart_smartcard_mode_enable:
 1313              	.LVL69:
 1314              	.LFB150:
 641:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 642:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 643:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable smartcard mode
 644:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 645:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 646:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 647:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 648:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_smartcard_mode_enable(uint32_t usart_periph)
 649:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1315              		.loc 1 649 1 is_stmt 1 view -0
 1316              		.cfi_startproc
 1317              		@ args = 0, pretend = 0, frame = 0
 1318              		@ frame_needed = 0, uses_anonymous_args = 0
 1319              		@ link register save eliminated.
 650:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 651:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1320              		.loc 1 651 5 view .LVU296
 1321              		.loc 1 651 30 is_stmt 0 view .LVU297
 1322 0000 0368     		ldr	r3, [r0]
 1323 0002 23F00103 		bic	r3, r3, #1
 1324 0006 0360     		str	r3, [r0]
 652:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 653:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_SCEN;
 1325              		.loc 1 653 5 is_stmt 1 view .LVU298
 1326              		.loc 1 653 30 is_stmt 0 view .LVU299
 1327 0008 8368     		ldr	r3, [r0, #8]
 1328 000a 43F02003 		orr	r3, r3, #32
 1329 000e 8360     		str	r3, [r0, #8]
 654:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1330              		.loc 1 654 1 view .LVU300
 1331 0010 7047     		bx	lr
 1332              		.cfi_endproc
 1333              	.LFE150:
 1335              		.section	.text.usart_smartcard_mode_disable,"ax",%progbits
 1336              		.align	1
 1337              		.global	usart_smartcard_mode_disable
 1338              		.syntax unified
 1339              		.thumb
 1340              		.thumb_func
 1342              	usart_smartcard_mode_disable:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 35


 1343              	.LVL70:
 1344              	.LFB151:
 655:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 656:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 657:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      disable smartcard mode
 658:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 659:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 660:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 661:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 662:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_smartcard_mode_disable(uint32_t usart_periph)
 663:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1345              		.loc 1 663 1 is_stmt 1 view -0
 1346              		.cfi_startproc
 1347              		@ args = 0, pretend = 0, frame = 0
 1348              		@ frame_needed = 0, uses_anonymous_args = 0
 1349              		@ link register save eliminated.
 664:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 665:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1350              		.loc 1 665 5 view .LVU302
 1351              		.loc 1 665 30 is_stmt 0 view .LVU303
 1352 0000 0368     		ldr	r3, [r0]
 1353 0002 23F00103 		bic	r3, r3, #1
 1354 0006 0360     		str	r3, [r0]
 666:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 667:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_SCEN);
 1355              		.loc 1 667 5 is_stmt 1 view .LVU304
 1356              		.loc 1 667 30 is_stmt 0 view .LVU305
 1357 0008 8368     		ldr	r3, [r0, #8]
 1358 000a 23F02003 		bic	r3, r3, #32
 1359 000e 8360     		str	r3, [r0, #8]
 668:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1360              		.loc 1 668 1 view .LVU306
 1361 0010 7047     		bx	lr
 1362              		.cfi_endproc
 1363              	.LFE151:
 1365              		.section	.text.usart_smartcard_mode_nack_enable,"ax",%progbits
 1366              		.align	1
 1367              		.global	usart_smartcard_mode_nack_enable
 1368              		.syntax unified
 1369              		.thumb
 1370              		.thumb_func
 1372              	usart_smartcard_mode_nack_enable:
 1373              	.LVL71:
 1374              	.LFB152:
 669:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 670:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 671:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable NACK in smartcard mode
 672:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 673:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 674:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 675:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 676:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_smartcard_mode_nack_enable(uint32_t usart_periph)
 677:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1375              		.loc 1 677 1 is_stmt 1 view -0
 1376              		.cfi_startproc
 1377              		@ args = 0, pretend = 0, frame = 0
 1378              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 36


 1379              		@ link register save eliminated.
 678:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 679:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1380              		.loc 1 679 5 view .LVU308
 1381              		.loc 1 679 30 is_stmt 0 view .LVU309
 1382 0000 0368     		ldr	r3, [r0]
 1383 0002 23F00103 		bic	r3, r3, #1
 1384 0006 0360     		str	r3, [r0]
 680:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 681:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_NKEN;
 1385              		.loc 1 681 5 is_stmt 1 view .LVU310
 1386              		.loc 1 681 30 is_stmt 0 view .LVU311
 1387 0008 8368     		ldr	r3, [r0, #8]
 1388 000a 43F01003 		orr	r3, r3, #16
 1389 000e 8360     		str	r3, [r0, #8]
 682:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1390              		.loc 1 682 1 view .LVU312
 1391 0010 7047     		bx	lr
 1392              		.cfi_endproc
 1393              	.LFE152:
 1395              		.section	.text.usart_smartcard_mode_nack_disable,"ax",%progbits
 1396              		.align	1
 1397              		.global	usart_smartcard_mode_nack_disable
 1398              		.syntax unified
 1399              		.thumb
 1400              		.thumb_func
 1402              	usart_smartcard_mode_nack_disable:
 1403              	.LVL72:
 1404              	.LFB153:
 683:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 684:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 685:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      disable NACK in smartcard mode
 686:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 687:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 688:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 689:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 690:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_smartcard_mode_nack_disable(uint32_t usart_periph)
 691:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1405              		.loc 1 691 1 is_stmt 1 view -0
 1406              		.cfi_startproc
 1407              		@ args = 0, pretend = 0, frame = 0
 1408              		@ frame_needed = 0, uses_anonymous_args = 0
 1409              		@ link register save eliminated.
 692:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 693:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1410              		.loc 1 693 5 view .LVU314
 1411              		.loc 1 693 30 is_stmt 0 view .LVU315
 1412 0000 0368     		ldr	r3, [r0]
 1413 0002 23F00103 		bic	r3, r3, #1
 1414 0006 0360     		str	r3, [r0]
 694:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 695:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_NKEN);
 1415              		.loc 1 695 5 is_stmt 1 view .LVU316
 1416              		.loc 1 695 30 is_stmt 0 view .LVU317
 1417 0008 8368     		ldr	r3, [r0, #8]
 1418 000a 23F01003 		bic	r3, r3, #16
 1419 000e 8360     		str	r3, [r0, #8]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 37


 696:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1420              		.loc 1 696 1 view .LVU318
 1421 0010 7047     		bx	lr
 1422              		.cfi_endproc
 1423              	.LFE153:
 1425              		.section	.text.usart_smartcard_mode_early_nack_enable,"ax",%progbits
 1426              		.align	1
 1427              		.global	usart_smartcard_mode_early_nack_enable
 1428              		.syntax unified
 1429              		.thumb
 1430              		.thumb_func
 1432              	usart_smartcard_mode_early_nack_enable:
 1433              	.LVL73:
 1434              	.LFB154:
 697:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 698:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 699:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable early NACK in smartcard mode
 700:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 701:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 702:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 703:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 704:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_smartcard_mode_early_nack_enable(uint32_t usart_periph)
 705:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1435              		.loc 1 705 1 is_stmt 1 view -0
 1436              		.cfi_startproc
 1437              		@ args = 0, pretend = 0, frame = 0
 1438              		@ frame_needed = 0, uses_anonymous_args = 0
 1439              		@ link register save eliminated.
 706:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_RFCS(usart_periph) |= USART_RFCS_ELNACK;
 1440              		.loc 1 706 5 view .LVU320
 1441              		.loc 1 706 30 is_stmt 0 view .LVU321
 1442 0000 D0F8D030 		ldr	r3, [r0, #208]
 1443 0004 43F00103 		orr	r3, r3, #1
 1444 0008 C0F8D030 		str	r3, [r0, #208]
 707:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1445              		.loc 1 707 1 view .LVU322
 1446 000c 7047     		bx	lr
 1447              		.cfi_endproc
 1448              	.LFE154:
 1450              		.section	.text.usart_smartcard_mode_early_nack_disable,"ax",%progbits
 1451              		.align	1
 1452              		.global	usart_smartcard_mode_early_nack_disable
 1453              		.syntax unified
 1454              		.thumb
 1455              		.thumb_func
 1457              	usart_smartcard_mode_early_nack_disable:
 1458              	.LVL74:
 1459              	.LFB155:
 708:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 709:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 710:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      disable early NACK in smartcard mode
 711:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 712:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 713:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 714:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 715:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_smartcard_mode_early_nack_disable(uint32_t usart_periph)
 716:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 38


 1460              		.loc 1 716 1 is_stmt 1 view -0
 1461              		.cfi_startproc
 1462              		@ args = 0, pretend = 0, frame = 0
 1463              		@ frame_needed = 0, uses_anonymous_args = 0
 1464              		@ link register save eliminated.
 717:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_RFCS(usart_periph) &= ~USART_RFCS_ELNACK;
 1465              		.loc 1 717 5 view .LVU324
 1466              		.loc 1 717 30 is_stmt 0 view .LVU325
 1467 0000 D0F8D030 		ldr	r3, [r0, #208]
 1468 0004 23F00103 		bic	r3, r3, #1
 1469 0008 C0F8D030 		str	r3, [r0, #208]
 718:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1470              		.loc 1 718 1 view .LVU326
 1471 000c 7047     		bx	lr
 1472              		.cfi_endproc
 1473              	.LFE155:
 1475              		.section	.text.usart_smartcard_autoretry_config,"ax",%progbits
 1476              		.align	1
 1477              		.global	usart_smartcard_autoretry_config
 1478              		.syntax unified
 1479              		.thumb
 1480              		.thumb_func
 1482              	usart_smartcard_autoretry_config:
 1483              	.LVL75:
 1484              	.LFB156:
 719:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 720:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 721:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure smartcard auto-retry number
 722:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 723:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  scrtnum: 0x00000000-0x00000007, smartcard auto-retry number
 724:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 725:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 726:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 727:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_smartcard_autoretry_config(uint32_t usart_periph, uint32_t scrtnum)
 728:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1485              		.loc 1 728 1 is_stmt 1 view -0
 1486              		.cfi_startproc
 1487              		@ args = 0, pretend = 0, frame = 0
 1488              		@ frame_needed = 0, uses_anonymous_args = 0
 1489              		@ link register save eliminated.
 729:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 730:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1490              		.loc 1 730 5 view .LVU328
 1491              		.loc 1 730 30 is_stmt 0 view .LVU329
 1492 0000 0368     		ldr	r3, [r0]
 1493 0002 23F00103 		bic	r3, r3, #1
 1494 0006 0360     		str	r3, [r0]
 731:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_SCRTNUM);
 1495              		.loc 1 731 5 is_stmt 1 view .LVU330
 1496              		.loc 1 731 30 is_stmt 0 view .LVU331
 1497 0008 8368     		ldr	r3, [r0, #8]
 1498 000a 23F46023 		bic	r3, r3, #917504
 1499 000e 8360     		str	r3, [r0, #8]
 732:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_SCRTNUM & (scrtnum << CTL2_SCRTNUM_OFFSET));
 1500              		.loc 1 732 5 is_stmt 1 view .LVU332
 1501              		.loc 1 732 30 is_stmt 0 view .LVU333
 1502 0010 8368     		ldr	r3, [r0, #8]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 39


 1503              		.loc 1 732 64 view .LVU334
 1504 0012 4904     		lsls	r1, r1, #17
 1505              	.LVL76:
 1506              		.loc 1 732 53 view .LVU335
 1507 0014 01F46021 		and	r1, r1, #917504
 1508              		.loc 1 732 30 view .LVU336
 1509 0018 1943     		orrs	r1, r1, r3
 1510 001a 8160     		str	r1, [r0, #8]
 733:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1511              		.loc 1 733 1 view .LVU337
 1512 001c 7047     		bx	lr
 1513              		.cfi_endproc
 1514              	.LFE156:
 1516              		.section	.text.usart_block_length_config,"ax",%progbits
 1517              		.align	1
 1518              		.global	usart_block_length_config
 1519              		.syntax unified
 1520              		.thumb
 1521              		.thumb_func
 1523              	usart_block_length_config:
 1524              	.LVL77:
 1525              	.LFB157:
 734:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 735:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 736:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure block length
 737:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 738:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  bl: 0x00000000-0x000000FF
 739:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 740:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 741:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 742:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_block_length_config(uint32_t usart_periph, uint32_t bl)
 743:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1526              		.loc 1 743 1 is_stmt 1 view -0
 1527              		.cfi_startproc
 1528              		@ args = 0, pretend = 0, frame = 0
 1529              		@ frame_needed = 0, uses_anonymous_args = 0
 1530              		@ link register save eliminated.
 744:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_RT(usart_periph) &= ~(USART_RT_BL);
 1531              		.loc 1 744 5 view .LVU339
 1532              		.loc 1 744 28 is_stmt 0 view .LVU340
 1533 0000 4269     		ldr	r2, [r0, #20]
 1534 0002 22F07F42 		bic	r2, r2, #-16777216
 1535 0006 4261     		str	r2, [r0, #20]
 745:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_RT(usart_periph) |= (USART_RT_BL & ((bl) << RT_BL_OFFSET));
 1536              		.loc 1 745 5 is_stmt 1 view .LVU341
 1537              		.loc 1 745 28 is_stmt 0 view .LVU342
 1538 0008 4369     		ldr	r3, [r0, #20]
 1539 000a 43EA0163 		orr	r3, r3, r1, lsl #24
 1540 000e 4361     		str	r3, [r0, #20]
 746:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1541              		.loc 1 746 1 view .LVU343
 1542 0010 7047     		bx	lr
 1543              		.cfi_endproc
 1544              	.LFE157:
 1546              		.section	.text.usart_irda_mode_enable,"ax",%progbits
 1547              		.align	1
 1548              		.global	usart_irda_mode_enable
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 40


 1549              		.syntax unified
 1550              		.thumb
 1551              		.thumb_func
 1553              	usart_irda_mode_enable:
 1554              	.LVL78:
 1555              	.LFB158:
 747:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 748:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 749:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable IrDA mode
 750:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 751:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 752:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 753:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 754:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_irda_mode_enable(uint32_t usart_periph)
 755:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1556              		.loc 1 755 1 is_stmt 1 view -0
 1557              		.cfi_startproc
 1558              		@ args = 0, pretend = 0, frame = 0
 1559              		@ frame_needed = 0, uses_anonymous_args = 0
 1560              		@ link register save eliminated.
 756:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 757:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1561              		.loc 1 757 5 view .LVU345
 1562              		.loc 1 757 30 is_stmt 0 view .LVU346
 1563 0000 0368     		ldr	r3, [r0]
 1564 0002 23F00103 		bic	r3, r3, #1
 1565 0006 0360     		str	r3, [r0]
 758:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 759:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_IREN;
 1566              		.loc 1 759 5 is_stmt 1 view .LVU347
 1567              		.loc 1 759 30 is_stmt 0 view .LVU348
 1568 0008 8368     		ldr	r3, [r0, #8]
 1569 000a 43F00203 		orr	r3, r3, #2
 1570 000e 8360     		str	r3, [r0, #8]
 760:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1571              		.loc 1 760 1 view .LVU349
 1572 0010 7047     		bx	lr
 1573              		.cfi_endproc
 1574              	.LFE158:
 1576              		.section	.text.usart_irda_mode_disable,"ax",%progbits
 1577              		.align	1
 1578              		.global	usart_irda_mode_disable
 1579              		.syntax unified
 1580              		.thumb
 1581              		.thumb_func
 1583              	usart_irda_mode_disable:
 1584              	.LVL79:
 1585              	.LFB159:
 761:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 762:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 763:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      disable IrDA mode
 764:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 765:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 766:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 767:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 768:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_irda_mode_disable(uint32_t usart_periph)
 769:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 41


 1586              		.loc 1 769 1 is_stmt 1 view -0
 1587              		.cfi_startproc
 1588              		@ args = 0, pretend = 0, frame = 0
 1589              		@ frame_needed = 0, uses_anonymous_args = 0
 1590              		@ link register save eliminated.
 770:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 771:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1591              		.loc 1 771 5 view .LVU351
 1592              		.loc 1 771 30 is_stmt 0 view .LVU352
 1593 0000 0368     		ldr	r3, [r0]
 1594 0002 23F00103 		bic	r3, r3, #1
 1595 0006 0360     		str	r3, [r0]
 772:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 773:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IREN);
 1596              		.loc 1 773 5 is_stmt 1 view .LVU353
 1597              		.loc 1 773 30 is_stmt 0 view .LVU354
 1598 0008 8368     		ldr	r3, [r0, #8]
 1599 000a 23F00203 		bic	r3, r3, #2
 1600 000e 8360     		str	r3, [r0, #8]
 774:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1601              		.loc 1 774 1 view .LVU355
 1602 0010 7047     		bx	lr
 1603              		.cfi_endproc
 1604              	.LFE159:
 1606              		.section	.text.usart_prescaler_config,"ax",%progbits
 1607              		.align	1
 1608              		.global	usart_prescaler_config
 1609              		.syntax unified
 1610              		.thumb
 1611              		.thumb_func
 1613              	usart_prescaler_config:
 1614              	.LVL80:
 1615              	.LFB160:
 775:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 776:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 777:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure the peripheral clock prescaler in USART IrDA low-power or SmartCard mode
 778:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 779:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  psc: 0x00000000-0x000000FF
 780:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 781:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 782:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 783:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_prescaler_config(uint32_t usart_periph, uint32_t psc)
 784:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1616              		.loc 1 784 1 is_stmt 1 view -0
 1617              		.cfi_startproc
 1618              		@ args = 0, pretend = 0, frame = 0
 1619              		@ frame_needed = 0, uses_anonymous_args = 0
 1620              		@ link register save eliminated.
 785:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 786:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1621              		.loc 1 786 5 view .LVU357
 1622              		.loc 1 786 30 is_stmt 0 view .LVU358
 1623 0000 0268     		ldr	r2, [r0]
 1624 0002 22F00102 		bic	r2, r2, #1
 1625 0006 0260     		str	r2, [r0]
 787:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_GP(usart_periph) &= ~(USART_GP_PSC);
 1626              		.loc 1 787 5 is_stmt 1 view .LVU359
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 42


 1627              		.loc 1 787 28 is_stmt 0 view .LVU360
 1628 0008 0269     		ldr	r2, [r0, #16]
 1629 000a 22F0FF02 		bic	r2, r2, #255
 1630 000e 0261     		str	r2, [r0, #16]
 788:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_GP(usart_periph) |= psc;
 1631              		.loc 1 788 5 is_stmt 1 view .LVU361
 1632              		.loc 1 788 28 is_stmt 0 view .LVU362
 1633 0010 0369     		ldr	r3, [r0, #16]
 1634 0012 0B43     		orrs	r3, r3, r1
 1635 0014 0361     		str	r3, [r0, #16]
 789:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1636              		.loc 1 789 1 view .LVU363
 1637 0016 7047     		bx	lr
 1638              		.cfi_endproc
 1639              	.LFE160:
 1641              		.section	.text.usart_irda_lowpower_config,"ax",%progbits
 1642              		.align	1
 1643              		.global	usart_irda_lowpower_config
 1644              		.syntax unified
 1645              		.thumb
 1646              		.thumb_func
 1648              	usart_irda_lowpower_config:
 1649              	.LVL81:
 1650              	.LFB161:
 790:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 791:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 792:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure IrDA low-power
 793:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 794:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  irlp: IrDA low-power or normal
 795:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 796:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_IRLP_LOW:    low-power
 797:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_IRLP_NORMAL: normal
 798:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 799:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 800:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 801:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_irda_lowpower_config(uint32_t usart_periph, uint32_t irlp)
 802:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1651              		.loc 1 802 1 is_stmt 1 view -0
 1652              		.cfi_startproc
 1653              		@ args = 0, pretend = 0, frame = 0
 1654              		@ frame_needed = 0, uses_anonymous_args = 0
 1655              		@ link register save eliminated.
 803:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 804:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1656              		.loc 1 804 5 view .LVU365
 1657              		.loc 1 804 30 is_stmt 0 view .LVU366
 1658 0000 0368     		ldr	r3, [r0]
 1659 0002 23F00103 		bic	r3, r3, #1
 1660 0006 0360     		str	r3, [r0]
 805:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IRLP);
 1661              		.loc 1 805 5 is_stmt 1 view .LVU367
 1662              		.loc 1 805 30 is_stmt 0 view .LVU368
 1663 0008 8368     		ldr	r3, [r0, #8]
 1664 000a 23F00403 		bic	r3, r3, #4
 1665 000e 8360     		str	r3, [r0, #8]
 806:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_IRLP & irlp);
 1666              		.loc 1 806 5 is_stmt 1 view .LVU369
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 43


 1667              		.loc 1 806 30 is_stmt 0 view .LVU370
 1668 0010 8368     		ldr	r3, [r0, #8]
 1669              		.loc 1 806 50 view .LVU371
 1670 0012 01F00401 		and	r1, r1, #4
 1671              	.LVL82:
 1672              		.loc 1 806 30 view .LVU372
 1673 0016 0B43     		orrs	r3, r3, r1
 1674 0018 8360     		str	r3, [r0, #8]
 807:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1675              		.loc 1 807 1 view .LVU373
 1676 001a 7047     		bx	lr
 1677              		.cfi_endproc
 1678              	.LFE161:
 1680              		.section	.text.usart_hardware_flow_rts_config,"ax",%progbits
 1681              		.align	1
 1682              		.global	usart_hardware_flow_rts_config
 1683              		.syntax unified
 1684              		.thumb
 1685              		.thumb_func
 1687              	usart_hardware_flow_rts_config:
 1688              	.LVL83:
 1689              	.LFB162:
 808:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 809:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 810:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure hardware flow control RTS
 811:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 812:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  rtsconfig: enable or disable RTS
 813:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 814:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_RTS_ENABLE:  enable RTS
 815:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_RTS_DISABLE: disable RTS
 816:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 817:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 818:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 819:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_hardware_flow_rts_config(uint32_t usart_periph, uint32_t rtsconfig)
 820:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1690              		.loc 1 820 1 is_stmt 1 view -0
 1691              		.cfi_startproc
 1692              		@ args = 0, pretend = 0, frame = 0
 1693              		@ frame_needed = 0, uses_anonymous_args = 0
 1694              		@ link register save eliminated.
 821:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 822:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1695              		.loc 1 822 5 view .LVU375
 1696              		.loc 1 822 30 is_stmt 0 view .LVU376
 1697 0000 0268     		ldr	r2, [r0]
 1698 0002 22F00102 		bic	r2, r2, #1
 1699 0006 0260     		str	r2, [r0]
 823:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 824:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_RTSEN);
 1700              		.loc 1 824 5 is_stmt 1 view .LVU377
 1701              		.loc 1 824 30 is_stmt 0 view .LVU378
 1702 0008 8268     		ldr	r2, [r0, #8]
 1703 000a 22F48072 		bic	r2, r2, #256
 1704 000e 8260     		str	r2, [r0, #8]
 825:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) |= rtsconfig;
 1705              		.loc 1 825 5 is_stmt 1 view .LVU379
 1706              		.loc 1 825 30 is_stmt 0 view .LVU380
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 44


 1707 0010 8368     		ldr	r3, [r0, #8]
 1708 0012 0B43     		orrs	r3, r3, r1
 1709 0014 8360     		str	r3, [r0, #8]
 826:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1710              		.loc 1 826 1 view .LVU381
 1711 0016 7047     		bx	lr
 1712              		.cfi_endproc
 1713              	.LFE162:
 1715              		.section	.text.usart_hardware_flow_cts_config,"ax",%progbits
 1716              		.align	1
 1717              		.global	usart_hardware_flow_cts_config
 1718              		.syntax unified
 1719              		.thumb
 1720              		.thumb_func
 1722              	usart_hardware_flow_cts_config:
 1723              	.LVL84:
 1724              	.LFB163:
 827:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 828:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 829:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure hardware flow control CTS
 830:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 831:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  ctsconfig:  enable or disable CTS
 832:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 833:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_CTS_ENABLE:  enable CTS
 834:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_CTS_DISABLE: disable CTS
 835:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 836:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 837:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 838:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_hardware_flow_cts_config(uint32_t usart_periph, uint32_t ctsconfig)
 839:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1725              		.loc 1 839 1 is_stmt 1 view -0
 1726              		.cfi_startproc
 1727              		@ args = 0, pretend = 0, frame = 0
 1728              		@ frame_needed = 0, uses_anonymous_args = 0
 1729              		@ link register save eliminated.
 840:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 841:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1730              		.loc 1 841 5 view .LVU383
 1731              		.loc 1 841 30 is_stmt 0 view .LVU384
 1732 0000 0268     		ldr	r2, [r0]
 1733 0002 22F00102 		bic	r2, r2, #1
 1734 0006 0260     		str	r2, [r0]
 842:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 843:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) &= ~USART_CTL2_CTSEN;
 1735              		.loc 1 843 5 is_stmt 1 view .LVU385
 1736              		.loc 1 843 30 is_stmt 0 view .LVU386
 1737 0008 8268     		ldr	r2, [r0, #8]
 1738 000a 22F40072 		bic	r2, r2, #512
 1739 000e 8260     		str	r2, [r0, #8]
 844:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) |= ctsconfig;
 1740              		.loc 1 844 5 is_stmt 1 view .LVU387
 1741              		.loc 1 844 30 is_stmt 0 view .LVU388
 1742 0010 8368     		ldr	r3, [r0, #8]
 1743 0012 0B43     		orrs	r3, r3, r1
 1744 0014 8360     		str	r3, [r0, #8]
 845:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1745              		.loc 1 845 1 view .LVU389
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 45


 1746 0016 7047     		bx	lr
 1747              		.cfi_endproc
 1748              	.LFE163:
 1750              		.section	.text.usart_rs485_driver_enable,"ax",%progbits
 1751              		.align	1
 1752              		.global	usart_rs485_driver_enable
 1753              		.syntax unified
 1754              		.thumb
 1755              		.thumb_func
 1757              	usart_rs485_driver_enable:
 1758              	.LVL85:
 1759              	.LFB164:
 846:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 847:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 848:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable RS485 driver
 849:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 850:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 851:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 852:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 853:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_rs485_driver_enable(uint32_t usart_periph)
 854:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1760              		.loc 1 854 1 is_stmt 1 view -0
 1761              		.cfi_startproc
 1762              		@ args = 0, pretend = 0, frame = 0
 1763              		@ frame_needed = 0, uses_anonymous_args = 0
 1764              		@ link register save eliminated.
 855:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 856:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1765              		.loc 1 856 5 view .LVU391
 1766              		.loc 1 856 30 is_stmt 0 view .LVU392
 1767 0000 0368     		ldr	r3, [r0]
 1768 0002 23F00103 		bic	r3, r3, #1
 1769 0006 0360     		str	r3, [r0]
 857:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 858:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_DEM;
 1770              		.loc 1 858 5 is_stmt 1 view .LVU393
 1771              		.loc 1 858 30 is_stmt 0 view .LVU394
 1772 0008 8368     		ldr	r3, [r0, #8]
 1773 000a 43F48043 		orr	r3, r3, #16384
 1774 000e 8360     		str	r3, [r0, #8]
 859:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1775              		.loc 1 859 1 view .LVU395
 1776 0010 7047     		bx	lr
 1777              		.cfi_endproc
 1778              	.LFE164:
 1780              		.section	.text.usart_rs485_driver_disable,"ax",%progbits
 1781              		.align	1
 1782              		.global	usart_rs485_driver_disable
 1783              		.syntax unified
 1784              		.thumb
 1785              		.thumb_func
 1787              	usart_rs485_driver_disable:
 1788              	.LVL86:
 1789              	.LFB165:
 860:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 861:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 862:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      disable RS485 driver
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 46


 863:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 864:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 865:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 866:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 867:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_rs485_driver_disable(uint32_t usart_periph)
 868:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1790              		.loc 1 868 1 is_stmt 1 view -0
 1791              		.cfi_startproc
 1792              		@ args = 0, pretend = 0, frame = 0
 1793              		@ frame_needed = 0, uses_anonymous_args = 0
 1794              		@ link register save eliminated.
 869:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 870:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1795              		.loc 1 870 5 view .LVU397
 1796              		.loc 1 870 30 is_stmt 0 view .LVU398
 1797 0000 0368     		ldr	r3, [r0]
 1798 0002 23F00103 		bic	r3, r3, #1
 1799 0006 0360     		str	r3, [r0]
 871:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 872:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_DEM);
 1800              		.loc 1 872 5 is_stmt 1 view .LVU399
 1801              		.loc 1 872 30 is_stmt 0 view .LVU400
 1802 0008 8368     		ldr	r3, [r0, #8]
 1803 000a 23F48043 		bic	r3, r3, #16384
 1804 000e 8360     		str	r3, [r0, #8]
 873:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1805              		.loc 1 873 1 view .LVU401
 1806 0010 7047     		bx	lr
 1807              		.cfi_endproc
 1808              	.LFE165:
 1810              		.section	.text.usart_driver_assertime_config,"ax",%progbits
 1811              		.align	1
 1812              		.global	usart_driver_assertime_config
 1813              		.syntax unified
 1814              		.thumb
 1815              		.thumb_func
 1817              	usart_driver_assertime_config:
 1818              	.LVL87:
 1819              	.LFB166:
 874:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 875:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 876:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure driver enable assertion time
 877:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 878:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  deatime: 0x00000000-0x0000001F
 879:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 880:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 881:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 882:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_driver_assertime_config(uint32_t usart_periph, uint32_t deatime)
 883:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1820              		.loc 1 883 1 is_stmt 1 view -0
 1821              		.cfi_startproc
 1822              		@ args = 0, pretend = 0, frame = 0
 1823              		@ frame_needed = 0, uses_anonymous_args = 0
 1824              		@ link register save eliminated.
 884:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 885:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1825              		.loc 1 885 5 view .LVU403
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 47


 1826              		.loc 1 885 30 is_stmt 0 view .LVU404
 1827 0000 0368     		ldr	r3, [r0]
 1828 0002 23F00103 		bic	r3, r3, #1
 1829 0006 0360     		str	r3, [r0]
 886:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 887:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_DEA);
 1830              		.loc 1 887 5 is_stmt 1 view .LVU405
 1831              		.loc 1 887 30 is_stmt 0 view .LVU406
 1832 0008 0368     		ldr	r3, [r0]
 1833 000a 23F07873 		bic	r3, r3, #65011712
 1834 000e 0360     		str	r3, [r0]
 888:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) |= (USART_CTL0_DEA & ((deatime) << CTL0_DEA_OFFSET));
 1835              		.loc 1 888 5 is_stmt 1 view .LVU407
 1836              		.loc 1 888 30 is_stmt 0 view .LVU408
 1837 0010 0368     		ldr	r3, [r0]
 1838              		.loc 1 888 62 view .LVU409
 1839 0012 4905     		lsls	r1, r1, #21
 1840              	.LVL88:
 1841              		.loc 1 888 49 view .LVU410
 1842 0014 01F07871 		and	r1, r1, #65011712
 1843              		.loc 1 888 30 view .LVU411
 1844 0018 1943     		orrs	r1, r1, r3
 1845 001a 0160     		str	r1, [r0]
 889:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1846              		.loc 1 889 1 view .LVU412
 1847 001c 7047     		bx	lr
 1848              		.cfi_endproc
 1849              	.LFE166:
 1851              		.section	.text.usart_driver_deassertime_config,"ax",%progbits
 1852              		.align	1
 1853              		.global	usart_driver_deassertime_config
 1854              		.syntax unified
 1855              		.thumb
 1856              		.thumb_func
 1858              	usart_driver_deassertime_config:
 1859              	.LVL89:
 1860              	.LFB167:
 890:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 891:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 892:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure driver enable de-assertion time
 893:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 894:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  dedtime: 0x00000000-0x0000001F
 895:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 896:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 897:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 898:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_driver_deassertime_config(uint32_t usart_periph, uint32_t dedtime)
 899:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1861              		.loc 1 899 1 is_stmt 1 view -0
 1862              		.cfi_startproc
 1863              		@ args = 0, pretend = 0, frame = 0
 1864              		@ frame_needed = 0, uses_anonymous_args = 0
 1865              		@ link register save eliminated.
 900:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 901:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1866              		.loc 1 901 5 view .LVU414
 1867              		.loc 1 901 30 is_stmt 0 view .LVU415
 1868 0000 0368     		ldr	r3, [r0]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 48


 1869 0002 23F00103 		bic	r3, r3, #1
 1870 0006 0360     		str	r3, [r0]
 902:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 903:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_DED);
 1871              		.loc 1 903 5 is_stmt 1 view .LVU416
 1872              		.loc 1 903 30 is_stmt 0 view .LVU417
 1873 0008 0368     		ldr	r3, [r0]
 1874 000a 23F4F813 		bic	r3, r3, #2031616
 1875 000e 0360     		str	r3, [r0]
 904:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) |= (USART_CTL0_DED & ((dedtime) << CTL0_DED_OFFSET));
 1876              		.loc 1 904 5 is_stmt 1 view .LVU418
 1877              		.loc 1 904 30 is_stmt 0 view .LVU419
 1878 0010 0368     		ldr	r3, [r0]
 1879              		.loc 1 904 62 view .LVU420
 1880 0012 0904     		lsls	r1, r1, #16
 1881              	.LVL90:
 1882              		.loc 1 904 49 view .LVU421
 1883 0014 01F4F811 		and	r1, r1, #2031616
 1884              		.loc 1 904 30 view .LVU422
 1885 0018 1943     		orrs	r1, r1, r3
 1886 001a 0160     		str	r1, [r0]
 905:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1887              		.loc 1 905 1 view .LVU423
 1888 001c 7047     		bx	lr
 1889              		.cfi_endproc
 1890              	.LFE167:
 1892              		.section	.text.usart_depolarity_config,"ax",%progbits
 1893              		.align	1
 1894              		.global	usart_depolarity_config
 1895              		.syntax unified
 1896              		.thumb
 1897              		.thumb_func
 1899              	usart_depolarity_config:
 1900              	.LVL91:
 1901              	.LFB168:
 906:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 907:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 908:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure driver enable polarity mode
 909:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 910:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  dep: DE signal
 911:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 912:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_DEP_HIGH: DE signal is active high
 913:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_DEP_LOW: DE signal is active low
 914:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 915:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 916:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 917:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_depolarity_config(uint32_t usart_periph, uint32_t dep)
 918:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1902              		.loc 1 918 1 is_stmt 1 view -0
 1903              		.cfi_startproc
 1904              		@ args = 0, pretend = 0, frame = 0
 1905              		@ frame_needed = 0, uses_anonymous_args = 0
 1906              		@ link register save eliminated.
 919:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 920:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 1907              		.loc 1 920 5 view .LVU425
 1908              		.loc 1 920 30 is_stmt 0 view .LVU426
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 49


 1909 0000 0368     		ldr	r3, [r0]
 1910 0002 23F00103 		bic	r3, r3, #1
 1911 0006 0360     		str	r3, [r0]
 921:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* reset DEP bit */
 922:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_DEP);
 1912              		.loc 1 922 5 is_stmt 1 view .LVU427
 1913              		.loc 1 922 30 is_stmt 0 view .LVU428
 1914 0008 8368     		ldr	r3, [r0, #8]
 1915 000a 23F40043 		bic	r3, r3, #32768
 1916 000e 8360     		str	r3, [r0, #8]
 923:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_DEP & dep);
 1917              		.loc 1 923 5 is_stmt 1 view .LVU429
 1918              		.loc 1 923 30 is_stmt 0 view .LVU430
 1919 0010 8368     		ldr	r3, [r0, #8]
 1920              		.loc 1 923 49 view .LVU431
 1921 0012 01F40041 		and	r1, r1, #32768
 1922              	.LVL92:
 1923              		.loc 1 923 30 view .LVU432
 1924 0016 0B43     		orrs	r3, r3, r1
 1925 0018 8360     		str	r3, [r0, #8]
 924:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1926              		.loc 1 924 1 view .LVU433
 1927 001a 7047     		bx	lr
 1928              		.cfi_endproc
 1929              	.LFE168:
 1931              		.section	.text.usart_dma_receive_config,"ax",%progbits
 1932              		.align	1
 1933              		.global	usart_dma_receive_config
 1934              		.syntax unified
 1935              		.thumb
 1936              		.thumb_func
 1938              	usart_dma_receive_config:
 1939              	.LVL93:
 1940              	.LFB169:
 925:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 926:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 927:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure USART DMA reception
 928:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 929:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  dmacmd: enable or disable DMA for reception
 930:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 931:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_DENR_ENABLE: DMA enable for reception
 932:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_DENR_DISABLE: DMA disable for reception
 933:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 934:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 935:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 936:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_dma_receive_config(uint32_t usart_periph, uint32_t dmacmd)
 937:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1941              		.loc 1 937 1 is_stmt 1 view -0
 1942              		.cfi_startproc
 1943              		@ args = 0, pretend = 0, frame = 0
 1944              		@ frame_needed = 0, uses_anonymous_args = 0
 1945              		@ link register save eliminated.
 938:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) &= ~USART_CTL2_DENR;
 1946              		.loc 1 938 5 view .LVU435
 1947              		.loc 1 938 30 is_stmt 0 view .LVU436
 1948 0000 8268     		ldr	r2, [r0, #8]
 1949 0002 22F04002 		bic	r2, r2, #64
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 50


 1950 0006 8260     		str	r2, [r0, #8]
 939:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* configure DMA reception */
 940:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) |= dmacmd;
 1951              		.loc 1 940 5 is_stmt 1 view .LVU437
 1952              		.loc 1 940 30 is_stmt 0 view .LVU438
 1953 0008 8368     		ldr	r3, [r0, #8]
 1954 000a 0B43     		orrs	r3, r3, r1
 1955 000c 8360     		str	r3, [r0, #8]
 941:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1956              		.loc 1 941 1 view .LVU439
 1957 000e 7047     		bx	lr
 1958              		.cfi_endproc
 1959              	.LFE169:
 1961              		.section	.text.usart_dma_transmit_config,"ax",%progbits
 1962              		.align	1
 1963              		.global	usart_dma_transmit_config
 1964              		.syntax unified
 1965              		.thumb
 1966              		.thumb_func
 1968              	usart_dma_transmit_config:
 1969              	.LVL94:
 1970              	.LFB170:
 942:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 943:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 944:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure USART DMA transmission
 945:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 946:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  dmacmd: enable or disable DMA for transmission
 947:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
 948:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_DENT_ENABLE: DMA enable for transmission
 949:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_DENT_DISABLE: DMA disable for transmission
 950:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 951:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 952:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 953:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_dma_transmit_config(uint32_t usart_periph, uint32_t dmacmd)
 954:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 1971              		.loc 1 954 1 is_stmt 1 view -0
 1972              		.cfi_startproc
 1973              		@ args = 0, pretend = 0, frame = 0
 1974              		@ frame_needed = 0, uses_anonymous_args = 0
 1975              		@ link register save eliminated.
 955:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) &= ~USART_CTL2_DENT;
 1976              		.loc 1 955 5 view .LVU441
 1977              		.loc 1 955 30 is_stmt 0 view .LVU442
 1978 0000 8268     		ldr	r2, [r0, #8]
 1979 0002 22F08002 		bic	r2, r2, #128
 1980 0006 8260     		str	r2, [r0, #8]
 956:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* configure DMA transmission */
 957:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) |= dmacmd;
 1981              		.loc 1 957 5 is_stmt 1 view .LVU443
 1982              		.loc 1 957 30 is_stmt 0 view .LVU444
 1983 0008 8368     		ldr	r3, [r0, #8]
 1984 000a 0B43     		orrs	r3, r3, r1
 1985 000c 8360     		str	r3, [r0, #8]
 958:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 1986              		.loc 1 958 1 view .LVU445
 1987 000e 7047     		bx	lr
 1988              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 51


 1989              	.LFE170:
 1991              		.section	.text.usart_reception_error_dma_disable,"ax",%progbits
 1992              		.align	1
 1993              		.global	usart_reception_error_dma_disable
 1994              		.syntax unified
 1995              		.thumb
 1996              		.thumb_func
 1998              	usart_reception_error_dma_disable:
 1999              	.LVL95:
 2000              	.LFB171:
 959:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 960:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 961:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      disable DMA on reception error
 962:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 963:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 964:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 965:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 966:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_reception_error_dma_disable(uint32_t usart_periph)
 967:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 2001              		.loc 1 967 1 is_stmt 1 view -0
 2002              		.cfi_startproc
 2003              		@ args = 0, pretend = 0, frame = 0
 2004              		@ frame_needed = 0, uses_anonymous_args = 0
 2005              		@ link register save eliminated.
 968:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 969:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 2006              		.loc 1 969 5 view .LVU447
 2007              		.loc 1 969 30 is_stmt 0 view .LVU448
 2008 0000 0368     		ldr	r3, [r0]
 2009 0002 23F00103 		bic	r3, r3, #1
 2010 0006 0360     		str	r3, [r0]
 970:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 971:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_DDRE;
 2011              		.loc 1 971 5 is_stmt 1 view .LVU449
 2012              		.loc 1 971 30 is_stmt 0 view .LVU450
 2013 0008 8368     		ldr	r3, [r0, #8]
 2014 000a 43F40053 		orr	r3, r3, #8192
 2015 000e 8360     		str	r3, [r0, #8]
 972:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 2016              		.loc 1 972 1 view .LVU451
 2017 0010 7047     		bx	lr
 2018              		.cfi_endproc
 2019              	.LFE171:
 2021              		.section	.text.usart_reception_error_dma_enable,"ax",%progbits
 2022              		.align	1
 2023              		.global	usart_reception_error_dma_enable
 2024              		.syntax unified
 2025              		.thumb
 2026              		.thumb_func
 2028              	usart_reception_error_dma_enable:
 2029              	.LVL96:
 2030              	.LFB172:
 973:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 974:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 975:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable DMA on reception error
 976:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
 977:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 52


 978:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 979:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 980:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_reception_error_dma_enable(uint32_t usart_periph)
 981:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 2031              		.loc 1 981 1 is_stmt 1 view -0
 2032              		.cfi_startproc
 2033              		@ args = 0, pretend = 0, frame = 0
 2034              		@ frame_needed = 0, uses_anonymous_args = 0
 2035              		@ link register save eliminated.
 982:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
 983:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 2036              		.loc 1 983 5 view .LVU453
 2037              		.loc 1 983 30 is_stmt 0 view .LVU454
 2038 0000 0368     		ldr	r3, [r0]
 2039 0002 23F00103 		bic	r3, r3, #1
 2040 0006 0360     		str	r3, [r0]
 984:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 985:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_DDRE);
 2041              		.loc 1 985 5 is_stmt 1 view .LVU455
 2042              		.loc 1 985 30 is_stmt 0 view .LVU456
 2043 0008 8368     		ldr	r3, [r0, #8]
 2044 000a 23F40053 		bic	r3, r3, #8192
 2045 000e 8360     		str	r3, [r0, #8]
 986:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 2046              		.loc 1 986 1 view .LVU457
 2047 0010 7047     		bx	lr
 2048              		.cfi_endproc
 2049              	.LFE172:
 2051              		.section	.text.usart_wakeup_enable,"ax",%progbits
 2052              		.align	1
 2053              		.global	usart_wakeup_enable
 2054              		.syntax unified
 2055              		.thumb
 2056              		.thumb_func
 2058              	usart_wakeup_enable:
 2059              	.LVL97:
 2060              	.LFB173:
 987:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 988:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
 989:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable USART to wakeup the mcu from deep-sleep mode
 990:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
 991:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
 992:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
 993:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
 994:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_wakeup_enable(uint32_t usart_periph)
 995:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 2061              		.loc 1 995 1 is_stmt 1 view -0
 2062              		.cfi_startproc
 2063              		@ args = 0, pretend = 0, frame = 0
 2064              		@ frame_needed = 0, uses_anonymous_args = 0
 2065              		@ link register save eliminated.
 996:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_UESM;
 2066              		.loc 1 996 5 view .LVU459
 2067              		.loc 1 996 30 is_stmt 0 view .LVU460
 2068 0000 0368     		ldr	r3, [r0]
 2069 0002 43F00203 		orr	r3, r3, #2
 2070 0006 0360     		str	r3, [r0]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 53


 997:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 2071              		.loc 1 997 1 view .LVU461
 2072 0008 7047     		bx	lr
 2073              		.cfi_endproc
 2074              	.LFE173:
 2076              		.section	.text.usart_wakeup_disable,"ax",%progbits
 2077              		.align	1
 2078              		.global	usart_wakeup_disable
 2079              		.syntax unified
 2080              		.thumb
 2081              		.thumb_func
 2083              	usart_wakeup_disable:
 2084              	.LVL98:
 2085              	.LFB174:
 998:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
 999:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
1000:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      disable USART to wakeup the mcu from deep-sleep mode
1001:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
1002:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
1003:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
1004:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
1005:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_wakeup_disable(uint32_t usart_periph)
1006:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 2086              		.loc 1 1006 1 is_stmt 1 view -0
 2087              		.cfi_startproc
 2088              		@ args = 0, pretend = 0, frame = 0
 2089              		@ frame_needed = 0, uses_anonymous_args = 0
 2090              		@ link register save eliminated.
1007:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UESM);
 2091              		.loc 1 1007 5 view .LVU463
 2092              		.loc 1 1007 30 is_stmt 0 view .LVU464
 2093 0000 0368     		ldr	r3, [r0]
 2094 0002 23F00203 		bic	r3, r3, #2
 2095 0006 0360     		str	r3, [r0]
1008:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 2096              		.loc 1 1008 1 view .LVU465
 2097 0008 7047     		bx	lr
 2098              		.cfi_endproc
 2099              	.LFE174:
 2101              		.section	.text.usart_wakeup_mode_config,"ax",%progbits
 2102              		.align	1
 2103              		.global	usart_wakeup_mode_config
 2104              		.syntax unified
 2105              		.thumb
 2106              		.thumb_func
 2108              	usart_wakeup_mode_config:
 2109              	.LVL99:
 2110              	.LFB175:
1009:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
1010:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
1011:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      configure the USART wakeup mode from deep-sleep mode
1012:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0)
1013:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  wum: wakeup mode
1014:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
1015:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_WUM_ADDR: WUF active on address match
1016:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_WUM_STARTB: WUF active on start bit
1017:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_WUM_RBNE: WUF active on RBNE
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 54


1018:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
1019:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
1020:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
1021:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_wakeup_mode_config(uint32_t usart_periph, uint32_t wum)
1022:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 2111              		.loc 1 1022 1 is_stmt 1 view -0
 2112              		.cfi_startproc
 2113              		@ args = 0, pretend = 0, frame = 0
 2114              		@ frame_needed = 0, uses_anonymous_args = 0
 2115              		@ link register save eliminated.
1023:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* disable USART */
1024:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 2116              		.loc 1 1024 5 view .LVU467
 2117              		.loc 1 1024 30 is_stmt 0 view .LVU468
 2118 0000 0368     		ldr	r3, [r0]
 2119 0002 23F00103 		bic	r3, r3, #1
 2120 0006 0360     		str	r3, [r0]
1025:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* reset WUM bit */
1026:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_WUM);
 2121              		.loc 1 1026 5 is_stmt 1 view .LVU469
 2122              		.loc 1 1026 30 is_stmt 0 view .LVU470
 2123 0008 8368     		ldr	r3, [r0, #8]
 2124 000a 23F44013 		bic	r3, r3, #3145728
 2125 000e 8360     		str	r3, [r0, #8]
1027:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_WUM & (wum);
 2126              		.loc 1 1027 5 is_stmt 1 view .LVU471
 2127              		.loc 1 1027 30 is_stmt 0 view .LVU472
 2128 0010 8368     		ldr	r3, [r0, #8]
 2129              		.loc 1 1027 48 view .LVU473
 2130 0012 01F44011 		and	r1, r1, #3145728
 2131              	.LVL100:
 2132              		.loc 1 1027 30 view .LVU474
 2133 0016 0B43     		orrs	r3, r3, r1
 2134 0018 8360     		str	r3, [r0, #8]
1028:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 2135              		.loc 1 1028 1 view .LVU475
 2136 001a 7047     		bx	lr
 2137              		.cfi_endproc
 2138              	.LFE175:
 2140              		.section	.text.usart_command_enable,"ax",%progbits
 2141              		.align	1
 2142              		.global	usart_command_enable
 2143              		.syntax unified
 2144              		.thumb
 2145              		.thumb_func
 2147              	usart_command_enable:
 2148              	.LVL101:
 2149              	.LFB176:
1029:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
1030:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
1031:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable USART command
1032:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
1033:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  cmdtype: command type
1034:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
1035:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_CMD_SBKCMD: send break command
1036:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_CMD_MMCMD: mute mode command
1037:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_CMD_RXFCMD: receive data flush command
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 55


1038:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_CMD_TXFCMD: transmit data flush request
1039:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
1040:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
1041:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
1042:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_command_enable(uint32_t usart_periph, uint32_t cmdtype)
1043:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 2150              		.loc 1 1043 1 is_stmt 1 view -0
 2151              		.cfi_startproc
 2152              		@ args = 0, pretend = 0, frame = 0
 2153              		@ frame_needed = 0, uses_anonymous_args = 0
 2154              		@ link register save eliminated.
1044:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_CMD(usart_periph) |= (cmdtype);
 2155              		.loc 1 1044 5 view .LVU477
 2156              		.loc 1 1044 29 is_stmt 0 view .LVU478
 2157 0000 8369     		ldr	r3, [r0, #24]
 2158 0002 0B43     		orrs	r3, r3, r1
 2159 0004 8361     		str	r3, [r0, #24]
1045:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 2160              		.loc 1 1045 1 view .LVU479
 2161 0006 7047     		bx	lr
 2162              		.cfi_endproc
 2163              	.LFE176:
 2165              		.section	.text.usart_receive_fifo_enable,"ax",%progbits
 2166              		.align	1
 2167              		.global	usart_receive_fifo_enable
 2168              		.syntax unified
 2169              		.thumb
 2170              		.thumb_func
 2172              	usart_receive_fifo_enable:
 2173              	.LVL102:
 2174              	.LFB177:
1046:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
1047:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
1048:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable receive FIFO
1049:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
1050:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
1051:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
1052:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
1053:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_receive_fifo_enable(uint32_t usart_periph)
1054:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 2175              		.loc 1 1054 1 is_stmt 1 view -0
 2176              		.cfi_startproc
 2177              		@ args = 0, pretend = 0, frame = 0
 2178              		@ frame_needed = 0, uses_anonymous_args = 0
 2179              		@ link register save eliminated.
1055:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_RFCS(usart_periph) |= USART_RFCS_RFEN;
 2180              		.loc 1 1055 5 view .LVU481
 2181              		.loc 1 1055 30 is_stmt 0 view .LVU482
 2182 0000 D0F8D030 		ldr	r3, [r0, #208]
 2183 0004 43F48073 		orr	r3, r3, #256
 2184 0008 C0F8D030 		str	r3, [r0, #208]
1056:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 2185              		.loc 1 1056 1 view .LVU483
 2186 000c 7047     		bx	lr
 2187              		.cfi_endproc
 2188              	.LFE177:
 2190              		.section	.text.usart_receive_fifo_disable,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 56


 2191              		.align	1
 2192              		.global	usart_receive_fifo_disable
 2193              		.syntax unified
 2194              		.thumb
 2195              		.thumb_func
 2197              	usart_receive_fifo_disable:
 2198              	.LVL103:
 2199              	.LFB178:
1057:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
1058:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
1059:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      disable receive FIFO
1060:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
1061:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
1062:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
1063:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
1064:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_receive_fifo_disable(uint32_t usart_periph)
1065:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 2200              		.loc 1 1065 1 is_stmt 1 view -0
 2201              		.cfi_startproc
 2202              		@ args = 0, pretend = 0, frame = 0
 2203              		@ frame_needed = 0, uses_anonymous_args = 0
 2204              		@ link register save eliminated.
1066:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_RFCS(usart_periph) &= ~(USART_RFCS_RFEN);
 2205              		.loc 1 1066 5 view .LVU485
 2206              		.loc 1 1066 30 is_stmt 0 view .LVU486
 2207 0000 D0F8D030 		ldr	r3, [r0, #208]
 2208 0004 23F48073 		bic	r3, r3, #256
 2209 0008 C0F8D030 		str	r3, [r0, #208]
1067:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 2210              		.loc 1 1067 1 view .LVU487
 2211 000c 7047     		bx	lr
 2212              		.cfi_endproc
 2213              	.LFE178:
 2215              		.section	.text.usart_receive_fifo_counter_number,"ax",%progbits
 2216              		.align	1
 2217              		.global	usart_receive_fifo_counter_number
 2218              		.syntax unified
 2219              		.thumb
 2220              		.thumb_func
 2222              	usart_receive_fifo_counter_number:
 2223              	.LVL104:
 2224              	.LFB179:
1068:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
1069:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
1070:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      read receive FIFO counter number
1071:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
1072:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
1073:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     receive FIFO counter number
1074:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
1075:lib/GD32F3x0/Source/gd32f3x0_usart.c **** uint8_t usart_receive_fifo_counter_number(uint32_t usart_periph)
1076:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 2225              		.loc 1 1076 1 is_stmt 1 view -0
 2226              		.cfi_startproc
 2227              		@ args = 0, pretend = 0, frame = 0
 2228              		@ frame_needed = 0, uses_anonymous_args = 0
 2229              		@ link register save eliminated.
1077:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     return (uint8_t)(GET_BITS(USART_RFCS(usart_periph), 12U, 14U));
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 57


 2230              		.loc 1 1077 5 view .LVU489
 2231              		.loc 1 1077 22 is_stmt 0 view .LVU490
 2232 0000 D0F8D000 		ldr	r0, [r0, #208]
 2233              	.LVL105:
1078:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 2234              		.loc 1 1078 1 view .LVU491
 2235 0004 C0F30230 		ubfx	r0, r0, #12, #3
 2236 0008 7047     		bx	lr
 2237              		.cfi_endproc
 2238              	.LFE179:
 2240              		.section	.text.usart_flag_get,"ax",%progbits
 2241              		.align	1
 2242              		.global	usart_flag_get
 2243              		.syntax unified
 2244              		.thumb
 2245              		.thumb_func
 2247              	usart_flag_get:
 2248              	.LVL106:
 2249              	.LFB180:
1079:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
1080:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
1081:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      get flag in STAT/CHC/RFCS register
1082:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
1083:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  flag: flag type
1084:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
1085:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_PERR: parity error flag
1086:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_FERR: frame error flag
1087:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_NERR: noise error flag
1088:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_ORERR: overrun error
1089:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_IDLE: idle line detected flag
1090:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_RBNE: read data buffer not empty
1091:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_TC: transmission completed
1092:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_TBE: transmit data register empty
1093:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_LBD: LIN break detected flag
1094:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_CTSF: CTS change flag
1095:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_CTS: CTS level
1096:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_RT: receiver timeout flag
1097:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_EB: end of block flag
1098:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_BSY: busy flag
1099:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_AM: address match flag
1100:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_SB: send break flag
1101:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_RWU: receiver wakeup from mute mode.
1102:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_WU: wakeup from deep-sleep mode flag
1103:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_TEA: transmit enable acknowledge flag
1104:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_REA: receive enable acknowledge flag
1105:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_EPERR: early parity error flag
1106:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_RFE: receive FIFO empty flag
1107:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_RFF: receive FIFO full flag
1108:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
1109:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     FlagStatus: SET or RESET
1110:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
1111:lib/GD32F3x0/Source/gd32f3x0_usart.c **** FlagStatus usart_flag_get(uint32_t usart_periph, usart_flag_enum flag)
1112:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 2250              		.loc 1 1112 1 is_stmt 1 view -0
 2251              		.cfi_startproc
 2252              		@ args = 0, pretend = 0, frame = 0
 2253              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 58


 2254              		@ link register save eliminated.
1113:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     if(RESET != (USART_REG_VAL(usart_periph, flag) & BIT(USART_BIT_POS(flag)))) {
 2255              		.loc 1 1113 5 view .LVU493
 2256              		.loc 1 1113 18 is_stmt 0 view .LVU494
 2257 0000 8B09     		lsrs	r3, r1, #6
 2258 0002 1B58     		ldr	r3, [r3, r0]
 2259              		.loc 1 1113 54 view .LVU495
 2260 0004 01F01F01 		and	r1, r1, #31
 2261              	.LVL107:
 2262              		.loc 1 1113 14 view .LVU496
 2263 0008 23FA01F1 		lsr	r1, r3, r1
 2264              		.loc 1 1113 7 view .LVU497
 2265 000c 11F0010F 		tst	r1, #1
 2266 0010 01D0     		beq	.L91
1114:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         return SET;
 2267              		.loc 1 1114 16 view .LVU498
 2268 0012 0120     		movs	r0, #1
 2269              	.LVL108:
 2270              		.loc 1 1114 16 view .LVU499
 2271 0014 7047     		bx	lr
 2272              	.LVL109:
 2273              	.L91:
1115:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     } else {
1116:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         return RESET;
 2274              		.loc 1 1116 16 view .LVU500
 2275 0016 0020     		movs	r0, #0
 2276              	.LVL110:
1117:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     }
1118:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 2277              		.loc 1 1118 1 view .LVU501
 2278 0018 7047     		bx	lr
 2279              		.cfi_endproc
 2280              	.LFE180:
 2282              		.section	.text.usart_flag_clear,"ax",%progbits
 2283              		.align	1
 2284              		.global	usart_flag_clear
 2285              		.syntax unified
 2286              		.thumb
 2287              		.thumb_func
 2289              	usart_flag_clear:
 2290              	.LVL111:
 2291              	.LFB181:
1119:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
1120:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
1121:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      clear USART status
1122:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
1123:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  flag: flag type
1124:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
1125:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_PERR: parity error flag
1126:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_FERR: frame error flag
1127:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_NERR: noise detected flag
1128:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_ORERR: overrun error flag
1129:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_IDLE: idle line detected flag
1130:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_TC: transmission complete flag
1131:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_LBD: LIN break detected flag
1132:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_CTSF: CTS change flag
1133:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_RT: receiver timeout flag
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 59


1134:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_EB: end of block flag
1135:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_AM: address match flag
1136:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_WU: wakeup from deep-sleep mode flag
1137:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_FLAG_EPERR: early parity error flag
1138:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
1139:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
1140:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
1141:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_flag_clear(uint32_t usart_periph, usart_flag_enum flag)
1142:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 2292              		.loc 1 1142 1 is_stmt 1 view -0
 2293              		.cfi_startproc
 2294              		@ args = 0, pretend = 0, frame = 0
 2295              		@ frame_needed = 0, uses_anonymous_args = 0
 2296              		@ link register save eliminated.
1143:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_INTC(usart_periph) |= BIT(USART_BIT_POS(flag));
 2297              		.loc 1 1143 5 view .LVU503
 2298              		.loc 1 1143 30 is_stmt 0 view .LVU504
 2299 0000 036A     		ldr	r3, [r0, #32]
 2300              		.loc 1 1143 33 view .LVU505
 2301 0002 01F01F02 		and	r2, r1, #31
 2302 0006 0121     		movs	r1, #1
 2303              	.LVL112:
 2304              		.loc 1 1143 33 view .LVU506
 2305 0008 9140     		lsls	r1, r1, r2
 2306              		.loc 1 1143 30 view .LVU507
 2307 000a 0B43     		orrs	r3, r3, r1
 2308 000c 0362     		str	r3, [r0, #32]
1144:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 2309              		.loc 1 1144 1 view .LVU508
 2310 000e 7047     		bx	lr
 2311              		.cfi_endproc
 2312              	.LFE181:
 2314              		.section	.text.usart_interrupt_enable,"ax",%progbits
 2315              		.align	1
 2316              		.global	usart_interrupt_enable
 2317              		.syntax unified
 2318              		.thumb
 2319              		.thumb_func
 2321              	usart_interrupt_enable:
 2322              	.LVL113:
 2323              	.LFB182:
1145:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
1146:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
1147:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      enable USART interrupt
1148:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
1149:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  interrupt: interrupt
1150:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
1151:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_IDLE: idle interrupt
1152:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_RBNE: read data buffer not empty interrupt and
1153:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                                   overrun error interrupt enable interrupt
1154:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_TC: transmission complete interrupt
1155:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_TBE: transmit data register empty interrupt
1156:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_PERR: parity error interrupt
1157:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_AM: address match interrupt
1158:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_RT: receiver timeout interrupt
1159:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_EB: end of block interrupt
1160:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_LBD: LIN break detection interrupt
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 60


1161:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_ERR: error interrupt enable in multibuffer communication
1162:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_CTS: CTS interrupt
1163:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_WU: wakeup from deep-sleep mode interrupt
1164:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_RFF: receive FIFO full interrupt enable
1165:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
1166:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
1167:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
1168:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_interrupt_enable(uint32_t usart_periph, usart_interrupt_enum interrupt)
1169:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 2324              		.loc 1 1169 1 is_stmt 1 view -0
 2325              		.cfi_startproc
 2326              		@ args = 0, pretend = 0, frame = 0
 2327              		@ frame_needed = 0, uses_anonymous_args = 0
 2328              		@ link register save eliminated.
1170:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_REG_VAL(usart_periph, interrupt) |= BIT(USART_BIT_POS(interrupt));
 2329              		.loc 1 1170 5 view .LVU510
 2330              		.loc 1 1170 44 is_stmt 0 view .LVU511
 2331 0000 4FEA911C 		lsr	ip, r1, #6
 2332 0004 5CF80030 		ldr	r3, [ip, r0]
 2333              		.loc 1 1170 47 view .LVU512
 2334 0008 01F01F01 		and	r1, r1, #31
 2335              	.LVL114:
 2336              		.loc 1 1170 47 view .LVU513
 2337 000c 0122     		movs	r2, #1
 2338 000e 02FA01F1 		lsl	r1, r2, r1
 2339              		.loc 1 1170 44 view .LVU514
 2340 0012 1943     		orrs	r1, r1, r3
 2341 0014 4CF80010 		str	r1, [ip, r0]
1171:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 2342              		.loc 1 1171 1 view .LVU515
 2343 0018 7047     		bx	lr
 2344              		.cfi_endproc
 2345              	.LFE182:
 2347              		.section	.text.usart_interrupt_disable,"ax",%progbits
 2348              		.align	1
 2349              		.global	usart_interrupt_disable
 2350              		.syntax unified
 2351              		.thumb
 2352              		.thumb_func
 2354              	usart_interrupt_disable:
 2355              	.LVL115:
 2356              	.LFB183:
1172:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
1173:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
1174:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      disable USART interrupt
1175:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
1176:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  interrupt: interrupt
1177:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
1178:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_IDLE: idle interrupt
1179:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_RBNE: read data buffer not empty interrupt and
1180:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                                   overrun error interrupt
1181:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_TC: transmission complete interrupt
1182:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_TBE: transmit data register empty interrupt
1183:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_PERR: parity error interrupt
1184:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_AM: address match interrupt
1185:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_RT: receiver timeout interrupt
1186:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_EB: end of block interrupt
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 61


1187:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_LBD: LIN break detection interrupt
1188:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_ERR: error interrupt enable in multibuffer communication
1189:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_CTS: CTS interrupt
1190:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_WU: wakeup from deep-sleep mode interrupt
1191:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_RFF: receive FIFO full interrupt enable
1192:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
1193:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
1194:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
1195:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_interrupt_disable(uint32_t usart_periph, usart_interrupt_enum interrupt)
1196:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 2357              		.loc 1 1196 1 is_stmt 1 view -0
 2358              		.cfi_startproc
 2359              		@ args = 0, pretend = 0, frame = 0
 2360              		@ frame_needed = 0, uses_anonymous_args = 0
 2361              		@ link register save eliminated.
1197:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     USART_REG_VAL(usart_periph, interrupt) &= ~BIT(USART_BIT_POS(interrupt));
 2362              		.loc 1 1197 5 view .LVU517
 2363              		.loc 1 1197 44 is_stmt 0 view .LVU518
 2364 0000 4FEA911C 		lsr	ip, r1, #6
 2365 0004 5CF80030 		ldr	r3, [ip, r0]
 2366              		.loc 1 1197 48 view .LVU519
 2367 0008 01F01F01 		and	r1, r1, #31
 2368              	.LVL116:
 2369              		.loc 1 1197 48 view .LVU520
 2370 000c 0122     		movs	r2, #1
 2371 000e 02FA01F1 		lsl	r1, r2, r1
 2372              		.loc 1 1197 44 view .LVU521
 2373 0012 23EA0101 		bic	r1, r3, r1
 2374 0016 4CF80010 		str	r1, [ip, r0]
1198:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 2375              		.loc 1 1198 1 view .LVU522
 2376 001a 7047     		bx	lr
 2377              		.cfi_endproc
 2378              	.LFE183:
 2380              		.section	.text.usart_interrupt_flag_get,"ax",%progbits
 2381              		.align	1
 2382              		.global	usart_interrupt_flag_get
 2383              		.syntax unified
 2384              		.thumb
 2385              		.thumb_func
 2387              	usart_interrupt_flag_get:
 2388              	.LVL117:
 2389              	.LFB184:
1199:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
1200:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
1201:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      get USART interrupt and flag status
1202:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
1203:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  int_flag: interrupt and flag type, refer to usart_interrupt_flag_enum
1204:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
1205:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_EB: end of block interrupt and interrupt flag
1206:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_RT: receiver timeout interrupt flag
1207:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_AM: address match interrupt flag
1208:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_PERR: parity error interrupt flag
1209:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_TBE: transmitter buffer empty interrupt flag
1210:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_TC: transmission complete interrupt flag
1211:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_RBNE: read data buffer not empty interrupt flag
1212:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_RBNE_ORERR: overrun error interrupt flag
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 62


1213:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_IDLE: IDLE line detected interrupt flag
1214:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_LBD: LIN break detected interrupt flag
1215:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_WU: wakeup from deep-sleep mode interrupt flag
1216:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_CTS: CTS interrupt flag
1217:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_ERR_NERR: noise error interrupt flag
1218:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_ERR_ORERR: overrun error interrupt flag
1219:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_ERR_FERR: frame error interrupt flag
1220:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_RFFINT: receive FIFO full interrupt flag
1221:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
1222:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     FlagStatus: SET or RESET
1223:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
1224:lib/GD32F3x0/Source/gd32f3x0_usart.c **** FlagStatus usart_interrupt_flag_get(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)
1225:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 2390              		.loc 1 1225 1 is_stmt 1 view -0
 2391              		.cfi_startproc
 2392              		@ args = 0, pretend = 0, frame = 0
 2393              		@ frame_needed = 0, uses_anonymous_args = 0
 2394              		@ link register save eliminated.
 2395              		.loc 1 1225 1 is_stmt 0 view .LVU524
 2396 0000 10B4     		push	{r4}
 2397              	.LCFI4:
 2398              		.cfi_def_cfa_offset 4
 2399              		.cfi_offset 4, -4
1226:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     uint32_t intenable = 0U, flagstatus = 0U;
 2400              		.loc 1 1226 5 is_stmt 1 view .LVU525
 2401              	.LVL118:
1227:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* get the interrupt enable bit status */
1228:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     intenable = (USART_REG_VAL(usart_periph, int_flag) & BIT(USART_BIT_POS(int_flag)));
 2402              		.loc 1 1228 5 view .LVU526
 2403              		.loc 1 1228 18 is_stmt 0 view .LVU527
 2404 0002 C1F38913 		ubfx	r3, r1, #6, #10
 2405 0006 1C58     		ldr	r4, [r3, r0]
 2406              		.loc 1 1228 58 view .LVU528
 2407 0008 01F01F02 		and	r2, r1, #31
 2408 000c 0123     		movs	r3, #1
 2409 000e 03FA02F2 		lsl	r2, r3, r2
 2410              		.loc 1 1228 15 view .LVU529
 2411 0012 2240     		ands	r2, r2, r4
 2412              	.LVL119:
1229:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     /* get the corresponding flag bit status */
1230:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     flagstatus = (USART_REG_VAL2(usart_periph, int_flag) & BIT(USART_BIT_POS2(int_flag)));
 2413              		.loc 1 1230 5 is_stmt 1 view .LVU530
 2414              		.loc 1 1230 19 is_stmt 0 view .LVU531
 2415 0014 8C0D     		lsrs	r4, r1, #22
 2416 0016 2058     		ldr	r0, [r4, r0]
 2417              	.LVL120:
 2418              		.loc 1 1230 60 view .LVU532
 2419 0018 C1F30441 		ubfx	r1, r1, #16, #5
 2420              	.LVL121:
 2421              		.loc 1 1230 60 view .LVU533
 2422 001c 03FA01F1 		lsl	r1, r3, r1
 2423              	.LVL122:
1231:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
1232:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     if(flagstatus && intenable) {
 2424              		.loc 1 1232 5 is_stmt 1 view .LVU534
 2425              		.loc 1 1232 7 is_stmt 0 view .LVU535
 2426 0020 0842     		tst	r0, r1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 63


 2427 0022 02D0     		beq	.L97
 2428              		.loc 1 1232 19 discriminator 1 view .LVU536
 2429 0024 22B9     		cbnz	r2, .L98
1233:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         return SET;
1234:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     } else {
1235:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         return RESET;
 2430              		.loc 1 1235 16 view .LVU537
 2431 0026 0020     		movs	r0, #0
 2432              	.LVL123:
 2433              		.loc 1 1235 16 view .LVU538
 2434 0028 00E0     		b	.L96
 2435              	.LVL124:
 2436              	.L97:
 2437              		.loc 1 1235 16 view .LVU539
 2438 002a 0020     		movs	r0, #0
 2439              	.LVL125:
 2440              	.L96:
1236:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     }
1237:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 2441              		.loc 1 1237 1 view .LVU540
 2442 002c 10BC     		pop	{r4}
 2443              	.LCFI5:
 2444              		.cfi_remember_state
 2445              		.cfi_restore 4
 2446              		.cfi_def_cfa_offset 0
 2447 002e 7047     		bx	lr
 2448              	.LVL126:
 2449              	.L98:
 2450              	.LCFI6:
 2451              		.cfi_restore_state
1233:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         return SET;
 2452              		.loc 1 1233 16 view .LVU541
 2453 0030 0120     		movs	r0, #1
 2454              	.LVL127:
1233:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         return SET;
 2455              		.loc 1 1233 16 view .LVU542
 2456 0032 FBE7     		b	.L96
 2457              		.cfi_endproc
 2458              	.LFE184:
 2460              		.section	.text.usart_interrupt_flag_clear,"ax",%progbits
 2461              		.align	1
 2462              		.global	usart_interrupt_flag_clear
 2463              		.syntax unified
 2464              		.thumb
 2465              		.thumb_func
 2467              	usart_interrupt_flag_clear:
 2468              	.LVL128:
 2469              	.LFB185:
1238:lib/GD32F3x0/Source/gd32f3x0_usart.c **** 
1239:lib/GD32F3x0/Source/gd32f3x0_usart.c **** /*!
1240:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \brief      clear USART interrupt flag
1241:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1)
1242:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[in]  flag: USART interrupt flag
1243:lib/GD32F3x0/Source/gd32f3x0_usart.c ****                 only one parameter can be selected which is shown as below:
1244:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_PERR: parity error interrupt flag
1245:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_ERR_FERR: frame error interrupt flag
1246:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_ERR_NERR: noise detected interrupt flag
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 64


1247:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_RBNE_ORERR: overrun error interrupt flag
1248:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_ERR_ORERR: overrun error interrupt flag
1249:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_IDLE: idle line detected interrupt flag
1250:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_TC: transmission complete interrupt flag
1251:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_LBD: LIN break detected interrupt flag
1252:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_CTS: CTS change interrupt flag
1253:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_RT: receiver timeout interrupt flag
1254:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_EB: end of block interrupt flag
1255:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_AM: address match interrupt flag
1256:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_WU: wakeup from deep-sleep mode interrupt flag
1257:lib/GD32F3x0/Source/gd32f3x0_usart.c ****       \arg        USART_INT_FLAG_RFFINT: receive FIFO full interrupt flag
1258:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \param[out] none
1259:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     \retval     none
1260:lib/GD32F3x0/Source/gd32f3x0_usart.c **** */
1261:lib/GD32F3x0/Source/gd32f3x0_usart.c **** void usart_interrupt_flag_clear(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)
1262:lib/GD32F3x0/Source/gd32f3x0_usart.c **** {
 2470              		.loc 1 1262 1 is_stmt 1 view -0
 2471              		.cfi_startproc
 2472              		@ args = 0, pretend = 0, frame = 0
 2473              		@ frame_needed = 0, uses_anonymous_args = 0
 2474              		@ link register save eliminated.
1263:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     if(USART_INT_FLAG_RFFINT == int_flag) {
 2475              		.loc 1 1263 5 view .LVU544
 2476              		.loc 1 1263 7 is_stmt 0 view .LVU545
 2477 0000 094B     		ldr	r3, .L104
 2478 0002 9942     		cmp	r1, r3
 2479 0004 08D0     		beq	.L103
1264:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         USART_RFCS(usart_periph) &= (uint32_t)(~USART_RFCS_RFFINT);
1265:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     } else {
1266:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         USART_INTC(usart_periph) |= BIT(USART_BIT_POS2(int_flag));
 2480              		.loc 1 1266 9 is_stmt 1 view .LVU546
 2481              		.loc 1 1266 34 is_stmt 0 view .LVU547
 2482 0006 036A     		ldr	r3, [r0, #32]
 2483              		.loc 1 1266 37 view .LVU548
 2484 0008 C1F30441 		ubfx	r1, r1, #16, #5
 2485              	.LVL129:
 2486              		.loc 1 1266 37 view .LVU549
 2487 000c 0122     		movs	r2, #1
 2488 000e 02FA01F1 		lsl	r1, r2, r1
 2489              		.loc 1 1266 34 view .LVU550
 2490 0012 1943     		orrs	r1, r1, r3
 2491 0014 0162     		str	r1, [r0, #32]
1267:lib/GD32F3x0/Source/gd32f3x0_usart.c ****     }
1268:lib/GD32F3x0/Source/gd32f3x0_usart.c **** }
 2492              		.loc 1 1268 1 view .LVU551
 2493 0016 7047     		bx	lr
 2494              	.LVL130:
 2495              	.L103:
1264:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         USART_RFCS(usart_periph) &= (uint32_t)(~USART_RFCS_RFFINT);
 2496              		.loc 1 1264 9 is_stmt 1 view .LVU552
1264:lib/GD32F3x0/Source/gd32f3x0_usart.c ****         USART_RFCS(usart_periph) &= (uint32_t)(~USART_RFCS_RFFINT);
 2497              		.loc 1 1264 34 is_stmt 0 view .LVU553
 2498 0018 D0F8D030 		ldr	r3, [r0, #208]
 2499 001c 23F40043 		bic	r3, r3, #32768
 2500 0020 C0F8D030 		str	r3, [r0, #208]
 2501 0024 7047     		bx	lr
 2502              	.L105:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 65


 2503 0026 00BF     		.align	2
 2504              	.L104:
 2505 0028 09340F34 		.word	873411593
 2506              		.cfi_endproc
 2507              	.LFE185:
 2509              		.text
 2510              	.Letext0:
 2511              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 2512              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 2513              		.file 4 "lib/CMSIS/GD/GD32F3x0/Include/gd32f3x0.h"
 2514              		.file 5 "lib/GD32F3x0/Include/gd32f3x0_rcu.h"
 2515              		.file 6 "lib/GD32F3x0/Include/gd32f3x0_usart.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 66


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f3x0_usart.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:18     .text.usart_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:24     .text.usart_deinit:0000000000000000 usart_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:77     .text.usart_deinit:0000000000000034 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:82     .text.usart_baudrate_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:88     .text.usart_baudrate_set:0000000000000000 usart_baudrate_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:198    .text.usart_baudrate_set:0000000000000058 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:203    .text.usart_parity_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:209    .text.usart_parity_config:0000000000000000 usart_parity_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:238    .text.usart_word_length_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:244    .text.usart_word_length_set:0000000000000000 usart_word_length_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:273    .text.usart_stop_bit_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:279    .text.usart_stop_bit_set:0000000000000000 usart_stop_bit_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:308    .text.usart_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:314    .text.usart_enable:0000000000000000 usart_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:333    .text.usart_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:339    .text.usart_disable:0000000000000000 usart_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:358    .text.usart_transmit_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:364    .text.usart_transmit_config:0000000000000000 usart_transmit_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:388    .text.usart_receive_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:394    .text.usart_receive_config:0000000000000000 usart_receive_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:418    .text.usart_data_first_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:424    .text.usart_data_first_config:0000000000000000 usart_data_first_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:457    .text.usart_invert_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:463    .text.usart_invert_config:0000000000000000 usart_invert_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:481    .text.usart_invert_config:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:489    .text.usart_invert_config:0000000000000018 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:560    .text.usart_overrun_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:566    .text.usart_overrun_enable:0000000000000000 usart_overrun_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:590    .text.usart_overrun_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:596    .text.usart_overrun_disable:0000000000000000 usart_overrun_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:620    .text.usart_oversample_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:626    .text.usart_oversample_config:0000000000000000 usart_oversample_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:655    .text.usart_sample_bit_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:661    .text.usart_sample_bit_config:0000000000000000 usart_sample_bit_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:690    .text.usart_receiver_timeout_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:696    .text.usart_receiver_timeout_enable:0000000000000000 usart_receiver_timeout_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:715    .text.usart_receiver_timeout_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:721    .text.usart_receiver_timeout_disable:0000000000000000 usart_receiver_timeout_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:740    .text.usart_receiver_timeout_threshold_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:746    .text.usart_receiver_timeout_threshold_config:0000000000000000 usart_receiver_timeout_threshold_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:770    .text.usart_data_transmit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:776    .text.usart_data_transmit:0000000000000000 usart_data_transmit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:796    .text.usart_data_receive:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:802    .text.usart_data_receive:0000000000000000 usart_data_receive
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:821    .text.usart_address_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:827    .text.usart_address_config:0000000000000000 usart_address_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:856    .text.usart_address_detection_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:862    .text.usart_address_detection_mode_config:0000000000000000 usart_address_detection_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:895    .text.usart_mute_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:901    .text.usart_mute_mode_enable:0000000000000000 usart_mute_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:920    .text.usart_mute_mode_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:926    .text.usart_mute_mode_disable:0000000000000000 usart_mute_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:945    .text.usart_mute_mode_wakeup_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:951    .text.usart_mute_mode_wakeup_config:0000000000000000 usart_mute_mode_wakeup_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:980    .text.usart_lin_mode_enable:0000000000000000 $t
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 67


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:986    .text.usart_lin_mode_enable:0000000000000000 usart_lin_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1010   .text.usart_lin_mode_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1016   .text.usart_lin_mode_disable:0000000000000000 usart_lin_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1040   .text.usart_lin_break_detection_length_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1046   .text.usart_lin_break_detection_length_config:0000000000000000 usart_lin_break_detection_length_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1079   .text.usart_halfduplex_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1085   .text.usart_halfduplex_enable:0000000000000000 usart_halfduplex_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1109   .text.usart_halfduplex_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1115   .text.usart_halfduplex_disable:0000000000000000 usart_halfduplex_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1139   .text.usart_clock_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1145   .text.usart_clock_enable:0000000000000000 usart_clock_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1169   .text.usart_clock_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1175   .text.usart_clock_disable:0000000000000000 usart_clock_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1199   .text.usart_synchronous_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1205   .text.usart_synchronous_clock_config:0000000000000000 usart_synchronous_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1265   .text.usart_guard_time_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1271   .text.usart_guard_time_config:0000000000000000 usart_guard_time_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1306   .text.usart_smartcard_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1312   .text.usart_smartcard_mode_enable:0000000000000000 usart_smartcard_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1336   .text.usart_smartcard_mode_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1342   .text.usart_smartcard_mode_disable:0000000000000000 usart_smartcard_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1366   .text.usart_smartcard_mode_nack_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1372   .text.usart_smartcard_mode_nack_enable:0000000000000000 usart_smartcard_mode_nack_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1396   .text.usart_smartcard_mode_nack_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1402   .text.usart_smartcard_mode_nack_disable:0000000000000000 usart_smartcard_mode_nack_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1426   .text.usart_smartcard_mode_early_nack_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1432   .text.usart_smartcard_mode_early_nack_enable:0000000000000000 usart_smartcard_mode_early_nack_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1451   .text.usart_smartcard_mode_early_nack_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1457   .text.usart_smartcard_mode_early_nack_disable:0000000000000000 usart_smartcard_mode_early_nack_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1476   .text.usart_smartcard_autoretry_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1482   .text.usart_smartcard_autoretry_config:0000000000000000 usart_smartcard_autoretry_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1517   .text.usart_block_length_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1523   .text.usart_block_length_config:0000000000000000 usart_block_length_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1547   .text.usart_irda_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1553   .text.usart_irda_mode_enable:0000000000000000 usart_irda_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1577   .text.usart_irda_mode_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1583   .text.usart_irda_mode_disable:0000000000000000 usart_irda_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1607   .text.usart_prescaler_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1613   .text.usart_prescaler_config:0000000000000000 usart_prescaler_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1642   .text.usart_irda_lowpower_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1648   .text.usart_irda_lowpower_config:0000000000000000 usart_irda_lowpower_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1681   .text.usart_hardware_flow_rts_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1687   .text.usart_hardware_flow_rts_config:0000000000000000 usart_hardware_flow_rts_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1716   .text.usart_hardware_flow_cts_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1722   .text.usart_hardware_flow_cts_config:0000000000000000 usart_hardware_flow_cts_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1751   .text.usart_rs485_driver_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1757   .text.usart_rs485_driver_enable:0000000000000000 usart_rs485_driver_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1781   .text.usart_rs485_driver_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1787   .text.usart_rs485_driver_disable:0000000000000000 usart_rs485_driver_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1811   .text.usart_driver_assertime_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1817   .text.usart_driver_assertime_config:0000000000000000 usart_driver_assertime_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1852   .text.usart_driver_deassertime_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1858   .text.usart_driver_deassertime_config:0000000000000000 usart_driver_deassertime_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1893   .text.usart_depolarity_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1899   .text.usart_depolarity_config:0000000000000000 usart_depolarity_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1932   .text.usart_dma_receive_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1938   .text.usart_dma_receive_config:0000000000000000 usart_dma_receive_config
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s 			page 68


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1962   .text.usart_dma_transmit_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1968   .text.usart_dma_transmit_config:0000000000000000 usart_dma_transmit_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1992   .text.usart_reception_error_dma_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:1998   .text.usart_reception_error_dma_disable:0000000000000000 usart_reception_error_dma_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2022   .text.usart_reception_error_dma_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2028   .text.usart_reception_error_dma_enable:0000000000000000 usart_reception_error_dma_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2052   .text.usart_wakeup_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2058   .text.usart_wakeup_enable:0000000000000000 usart_wakeup_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2077   .text.usart_wakeup_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2083   .text.usart_wakeup_disable:0000000000000000 usart_wakeup_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2102   .text.usart_wakeup_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2108   .text.usart_wakeup_mode_config:0000000000000000 usart_wakeup_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2141   .text.usart_command_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2147   .text.usart_command_enable:0000000000000000 usart_command_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2166   .text.usart_receive_fifo_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2172   .text.usart_receive_fifo_enable:0000000000000000 usart_receive_fifo_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2191   .text.usart_receive_fifo_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2197   .text.usart_receive_fifo_disable:0000000000000000 usart_receive_fifo_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2216   .text.usart_receive_fifo_counter_number:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2222   .text.usart_receive_fifo_counter_number:0000000000000000 usart_receive_fifo_counter_number
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2241   .text.usart_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2247   .text.usart_flag_get:0000000000000000 usart_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2283   .text.usart_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2289   .text.usart_flag_clear:0000000000000000 usart_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2315   .text.usart_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2321   .text.usart_interrupt_enable:0000000000000000 usart_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2348   .text.usart_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2354   .text.usart_interrupt_disable:0000000000000000 usart_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2381   .text.usart_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2387   .text.usart_interrupt_flag_get:0000000000000000 usart_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2461   .text.usart_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2467   .text.usart_interrupt_flag_clear:0000000000000000 usart_interrupt_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccHmWaBP.s:2505   .text.usart_interrupt_flag_clear:0000000000000028 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_clock_freq_get
