Fitter Status : Successful - Fri Jun 03 17:37:52 2022
Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition
Revision Name : clock
Top-level Entity Name : clock
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : < 1 %
    Combinational ALUTs : 70 / 12,480 ( < 1 % )
    Dedicated logic registers : 42 / 12,480 ( < 1 % )
Total registers : 42
Total pins : 35 / 343 ( 10 % )
Total virtual pins : 0
Total block memory bits : 0 / 419,328 ( 0 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
