&arch_timer {
	clock-frequency = <500000>;
};

&memtimer {
	clock-frequency = <500000>;
};

&soc   {
	pcie0: qcom,pcie@1bf0000 {
		status = "ok";
		reg = <0x01bf0000 0x4000>,
			<0x01bf7000 0x2000>,
			<0x48000000 0xf20>,
			<0x48000f20 0xa8>,
			<0x48001000 0x2000>,
			<0x48100000 0x100000>,
			<0x01bf4000 0x1000>,
			<0x01bf7500 0x1000>;
		reg-names = "parf", "phy", "dm_core", "elbi", "iatu",
				"conf", "mhi", "rumi";
		qcom,target-link-speed = <0x1>;
		qcom,link-check-max-count = <200>; /* 1 sec */
		qcom,no-l1-supported;
		qcom,no-l1ss-supported;
		qcom,no-aux-clk-sync;
	};

	pcie1: qcom,pcie@1c08000 {
		status = "ok";
		reg = <0x01c08000 0x4000>,
			<0x01c0e000 0x2000>,
			<0x68000000 0xf1d>,
			<0x68000f20 0xa8>,
			<0x68001000 0x1000>,
			<0x68100000 0x100000>,
			<0x01c0c000 0x1000>,
			<0x01c0d000 0x1000>;
		reg-names = "parf", "phy", "dm_core", "elbi", "iatu",
				"conf", "mhi", "rumi";
		qcom,target-link-speed = <0x1>;
		qcom,link-check-max-count = <200>; /* 1 sec */
		qcom,no-l1-supported;
		qcom,no-l1ss-supported;
		qcom,no-aux-clk-sync;
	};

	pcie2: qcom,pcie@1c10000 {
		status = "disabled";
		reg = <0x01c10000 0x4000>,
			<0x1c16000 0x2000>,
			<0x6c000000 0xf1d>,
			<0x6c000f20 0xa8>,
			<0x6c001000 0x1000>,
			<0x6c100000 0x100000>,
			<0x01c14000 0x1000>;
		reg-names = "parf", "phy", "dm_core", "elbi", "iatu",
				"conf", "mhi";
		qcom,target-link-speed = <0x1>;
		qcom,link-check-max-count = <200>;
		qcom,no-l1-supported;
		qcom,no-l1ss-supported;
		qcom,no-aux-clk-sync;
	};
};

&qupv3_se1_2uart {
	qcom,rumi_platform;
};

&SILVER_OFF {
	status = "nok";
};

&SILVER_RAIL_OFF {
	status = "nok";
};

&CLUSTER_PWR_DN {
	status = "nok";
};

&CX_RET {
	status = "nok";
};

&APSS_OFF {
	status = "nok";
};
