#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov 28 22:12:38 2023
# Process ID: 8800
# Current directory: C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16668 C:\Users\rabia\OneDrive\Masast\vhdl\project_6_gstl_2\project_6_gstl_2.xpr
# Log file: C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/vivado.log
# Journal file: C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2\vivado.jou
# Running On: the_gokcell, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 12789 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2886.457 ; gain = 386.691
update_compile_order -fileset sources_1
set_property top twos_complement_subtractor_gstl [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: twos_complement_subtractor_gstl
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:22]
INFO: [Synth 8-11241] undeclared symbol 'Borrow', assumed default net type 'wire' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:44]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3857.930 ; gain = 399.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'twos_complement_subtractor_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:24]
INFO: [Synth 8-6157] synthesizing module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'full_adder_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ripplecarry_adder_better_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6155] done synthesizing module 'twos_complement_subtractor_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:24]
WARNING: [Synth 8-3848] Net Barrow in module/entity twos_complement_subtractor_gstl does not have driver. [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:28]
WARNING: [Synth 8-7129] Port Barrow in module twos_complement_subtractor_gstl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3947.273 ; gain = 488.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3965.090 ; gain = 506.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3965.090 ; gain = 506.305
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3965.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4067.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 4158.332 ; gain = 699.547
10 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 4158.332 ; gain = 1213.449
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: twos_complement_subtractor_gstl
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4167.340 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'twos_complement_subtractor_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:24]
INFO: [Synth 8-6157] synthesizing module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'full_adder_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ripplecarry_adder_better_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'A' does not match port width (8) of module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:40]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (8) of module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:41]
WARNING: [Synth 8-689] width (32) of port connection 'Sum' does not match port width (8) of module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:43]
INFO: [Synth 8-6155] done synthesizing module 'twos_complement_subtractor_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:24]
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[31] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[30] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[29] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[28] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[27] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[26] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[25] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[24] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[23] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[22] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[21] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[20] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[19] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[18] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[17] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[16] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[15] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[14] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[13] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[12] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[11] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[10] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[9] driven by constant 0
WARNING: [Synth 8-3917] design twos_complement_subtractor_gstl has port Difference[8] driven by constant 0
WARNING: [Synth 8-7129] Port A[31] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module twos_complement_subtractor_gstl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4167.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4167.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4167.340 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4167.340 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4167.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 4198.750 ; gain = 31.410
8 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 4198.750 ; gain = 31.410
close_design
set_property top ALU [current_fileset]
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 23:33:50 2023...
