

================================================================
== Vitis HLS Report for 'C_IO_L2_in_boundary_x1'
================================================================
* Date:           Sun Sep 18 13:54:53 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min   |    max    |   min   |    max   |   Type  |
    +---------+----------+----------+-----------+---------+----------+---------+
    |  1245259|  31136227|  4.150 ms|  0.104 sec|  1245259|  31136227|     none|
    +---------+----------+----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+-------+----------+
        |                                                                                                 |  Latency (cycles)  |  Iteration  |  Initiation Interval  |  Trip |          |
        |                                            Loop Name                                            |   min   |    max   |   Latency   |  achieved |   target  | Count | Pipelined|
        +-------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+-------+----------+
        |- C_IO_L2_in_boundary_x1_loop_1_C_IO_L2_in_boundary_x1_loop_2                                    |       72|  29891040|  3 ~ 1245460|          -|          -|     24|        no|
        | + C_IO_L2_in_boundary_x1_loop_4                                                                 |      272|       272|           34|          -|          -|      8|        no|
        |  ++ C_IO_L2_in_boundary_x1_loop_5                                                               |       32|        32|            2|          -|          -|     16|        no|
        | + C_IO_L2_in_boundary_x1_loop_6_C_IO_L2_in_boundary_x1_loop_8_C_IO_L2_in_boundary_x1_loop_9     |  1245184|   1245184|           19|         19|         19|  65536|       yes|
        | + C_IO_L2_in_boundary_x1_loop_13                                                                |      272|       272|           34|          -|          -|      8|        no|
        |  ++ C_IO_L2_in_boundary_x1_loop_14                                                              |       32|        32|            2|          -|          -|     16|        no|
        | + C_IO_L2_in_boundary_x1_loop_15_C_IO_L2_in_boundary_x1_loop_17_C_IO_L2_in_boundary_x1_loop_18  |  1245184|   1245184|           19|         19|         19|  65536|       yes|
        |- C_IO_L2_in_boundary_x1_loop_21_C_IO_L2_in_boundary_x1_loop_23_C_IO_L2_in_boundary_x1_loop_24   |  1245184|   1245184|           19|         19|         19|  65536|       yes|
        +-------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 19, depth = 19
  * Pipeline-1: initiation interval (II) = 19, depth = 19
  * Pipeline-2: initiation interval (II) = 19, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 3
  Pipeline-0 : II = 19, D = 19, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
  Pipeline-1 : II = 19, D = 19, States = { 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
  Pipeline-2 : II = 19, D = 19, States = { 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 26 48 
3 --> 4 25 6 
4 --> 5 3 
5 --> 4 
6 --> 25 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 6 
25 --> 2 
26 --> 27 25 29 
27 --> 28 26 
28 --> 27 
29 --> 25 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 29 
48 --> 67 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 48 
67 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_7_x1136, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_7_x124, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_7_x1136, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_7_x124, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%local_C_ping_V = alloca i64 1" [./dut.cpp:18871]   --->   Operation 72 'alloca' 'local_C_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%local_C_pong_V = alloca i64 1" [./dut.cpp:18872]   --->   Operation 73 'alloca' 'local_C_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln18871 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:18871]   --->   Operation 74 'specmemcore' 'specmemcore_ln18871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln18872 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:18872]   --->   Operation 75 'specmemcore' 'specmemcore_ln18872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.38ns)   --->   "%br_ln18881 = br void" [./dut.cpp:18881]   --->   Operation 76 'br' 'br_ln18881' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten111 = phi i5 0, void, i5 %add_ln890_104, void %.loopexit1130"   --->   Operation 77 'phi' 'indvar_flatten111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691_988, void %.loopexit1130"   --->   Operation 78 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1130"   --->   Operation 79 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%arb_1 = phi i1 0, void, i1 %arb, void %.loopexit1130"   --->   Operation 80 'phi' 'arb_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.70ns)   --->   "%add_ln890_104 = add i5 %indvar_flatten111, i5 1"   --->   Operation 81 'add' 'add_ln890_104' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten111, i5 24"   --->   Operation 82 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split52, void %.preheader238.preheader.preheader"   --->   Operation 83 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_1_C_IO_L2_in_boundary_x1_loop_2_str"   --->   Operation 84 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.49ns)   --->   "%icmp_ln890233 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 86 'icmp' 'icmp_ln890233' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.27ns)   --->   "%select_ln18881 = select i1 %icmp_ln890233, i3 0, i3 %c1_V" [./dut.cpp:18881]   --->   Operation 87 'select' 'select_ln18881' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.12ns)   --->   "%or_ln18881 = or i1 %icmp_ln890233, i1 %intra_trans_en" [./dut.cpp:18881]   --->   Operation 88 'or' 'or_ln18881' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln18881)   --->   "%xor_ln18881 = xor i1 %icmp_ln890233, i1 1" [./dut.cpp:18881]   --->   Operation 89 'xor' 'xor_ln18881' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18881 = and i1 %arb_1, i1 %xor_ln18881" [./dut.cpp:18881]   --->   Operation 90 'and' 'and_ln18881' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln18882 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1642" [./dut.cpp:18882]   --->   Operation 91 'specloopname' 'specloopname_ln18882' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln18881, i3 0" [./dut.cpp:18881]   --->   Operation 92 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.70ns)   --->   "%add_i_i720_cast = sub i6 41, i6 %p_shl" [./dut.cpp:18881]   --->   Operation 93 'sub' 'add_i_i720_cast' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ult  i6 %add_i_i720_cast, i6 7"   --->   Operation 94 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln18886 = br i1 %and_ln18881, void, void" [./dut.cpp:18886]   --->   Operation 95 'br' 'br_ln18886' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln18890 = br i1 %icmp_ln886, void %.preheader10.preheader, void %.loopexit" [./dut.cpp:18890]   --->   Operation 96 'br' 'br_ln18890' <Predicate = (!icmp_ln890 & !and_ln18881)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln18903 = br void %.preheader10" [./dut.cpp:18903]   --->   Operation 97 'br' 'br_ln18903' <Predicate = (!icmp_ln890 & !and_ln18881 & !icmp_ln886)> <Delay = 0.38>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln18950 = br i1 %icmp_ln886, void %.preheader7.preheader, void %.loopexit1055" [./dut.cpp:18950]   --->   Operation 98 'br' 'br_ln18950' <Predicate = (!icmp_ln890 & and_ln18881)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.38ns)   --->   "%br_ln18963 = br void %.preheader7" [./dut.cpp:18963]   --->   Operation 99 'br' 'br_ln18963' <Predicate = (!icmp_ln890 & and_ln18881 & !icmp_ln886)> <Delay = 0.38>
ST_2 : Operation 100 [1/1] (0.38ns)   --->   "%br_ln19026 = br void %.preheader238.preheader" [./dut.cpp:19026]   --->   Operation 100 'br' 'br_ln19026' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%c4_V_1 = phi i4 %add_ln691_982, void, i4 0, void %.preheader10.preheader"   --->   Operation 101 'phi' 'c4_V_1' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.70ns)   --->   "%add_ln691_982 = add i4 %c4_V_1, i4 1"   --->   Operation 102 'add' 'add_ln691_982' <Predicate = (!icmp_ln886)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln18903 = trunc i4 %c4_V_1" [./dut.cpp:18903]   --->   Operation 103 'trunc' 'trunc_ln18903' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_552_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18903, i4 0"   --->   Operation 104 'bitconcatenate' 'tmp_552_cast' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.65ns)   --->   "%icmp_ln890_949 = icmp_eq  i4 %c4_V_1, i4 8"   --->   Operation 105 'icmp' 'icmp_ln890_949' <Predicate = (!icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 106 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln18894 = br i1 %icmp_ln890_949, void %.split35, void %.loopexit.loopexit" [./dut.cpp:18894]   --->   Operation 107 'br' 'br_ln18894' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln18894 = specloopname void @_ssdm_op_SpecLoopName, void @empty_982" [./dut.cpp:18894]   --->   Operation 108 'specloopname' 'specloopname_ln18894' <Predicate = (!icmp_ln886 & !icmp_ln890_949)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.38ns)   --->   "%br_ln18896 = br void" [./dut.cpp:18896]   --->   Operation 109 'br' 'br_ln18896' <Predicate = (!icmp_ln886 & !icmp_ln890_949)> <Delay = 0.38>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln886 & icmp_ln890_949)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln18914 = br i1 %or_ln18881, void %.loopexit1130, void %.preheader8.preheader.preheader" [./dut.cpp:18914]   --->   Operation 111 'br' 'br_ln18914' <Predicate = (icmp_ln890_949) | (icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.38ns)   --->   "%br_ln18922 = br void %.preheader8.preheader" [./dut.cpp:18922]   --->   Operation 112 'br' 'br_ln18922' <Predicate = (icmp_ln890_949 & or_ln18881) | (icmp_ln886 & or_ln18881)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%c5_V_49 = phi i5 %add_ln691_983, void %.split33, i5 0, void %.split35"   --->   Operation 113 'phi' 'c5_V_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.70ns)   --->   "%add_ln691_983 = add i5 %c5_V_49, i5 1"   --->   Operation 114 'add' 'add_ln691_983' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln18903 = zext i5 %c5_V_49" [./dut.cpp:18903]   --->   Operation 115 'zext' 'zext_ln18903' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.70ns)   --->   "%add_ln18903 = add i7 %tmp_552_cast, i7 %zext_ln18903" [./dut.cpp:18903]   --->   Operation 116 'add' 'add_ln18903' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln18903_1 = zext i7 %add_ln18903" [./dut.cpp:18903]   --->   Operation 117 'zext' 'zext_ln18903_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln18903_1" [./dut.cpp:18903]   --->   Operation 118 'getelementptr' 'local_C_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.63ns)   --->   "%icmp_ln890_951 = icmp_eq  i5 %c5_V_49, i5 16"   --->   Operation 119 'icmp' 'icmp_ln890_951' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln18896 = br i1 %icmp_ln890_951, void %.split33, void" [./dut.cpp:18896]   --->   Operation 121 'br' 'br_ln18896' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader10"   --->   Operation 122 'br' 'br_ln0' <Predicate = (icmp_ln890_951)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.41>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln18896 = specloopname void @_ssdm_op_SpecLoopName, void @empty_990" [./dut.cpp:18896]   --->   Operation 123 'specloopname' 'specloopname_ln18896' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.21ns)   --->   "%tmp_556 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x124" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 124 'read' 'tmp_556' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 125 [1/1] (1.20ns)   --->   "%store_ln18903 = store i512 %tmp_556, i7 %local_C_pong_V_addr" [./dut.cpp:18903]   --->   Operation 125 'store' 'store_ln18903' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 126 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.33>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%indvar_flatten47 = phi i17 %add_ln18915, void %.preheader8, i17 0, void %.preheader8.preheader.preheader" [./dut.cpp:18915]   --->   Operation 127 'phi' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%indvar_flatten19 = phi i11 %select_ln890_72, void %.preheader8, i11 0, void %.preheader8.preheader.preheader"   --->   Operation 128 'phi' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 %select_ln890_71, void %.preheader8, i10 0, void %.preheader8.preheader.preheader"   --->   Operation 129 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%c6_V_66 = phi i6 %select_ln890_70, void %.preheader8, i6 0, void %.preheader8.preheader.preheader"   --->   Operation 130 'phi' 'c6_V_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%c7_V_66 = phi i4 %add_ln691_987, void %.preheader8, i4 0, void %.preheader8.preheader.preheader"   --->   Operation 131 'phi' 'c7_V_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.79ns)   --->   "%add_ln18915 = add i17 %indvar_flatten47, i17 1" [./dut.cpp:18915]   --->   Operation 132 'add' 'add_ln18915' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_66"   --->   Operation 133 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.68ns)   --->   "%icmp_ln18915 = icmp_eq  i17 %indvar_flatten47, i17 65536" [./dut.cpp:18915]   --->   Operation 134 'icmp' 'icmp_ln18915' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln18915 = br i1 %icmp_ln18915, void %.preheader8, void %.loopexit1130.loopexit302" [./dut.cpp:18915]   --->   Operation 135 'br' 'br_ln18915' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.61ns)   --->   "%icmp_ln890_955 = icmp_eq  i11 %indvar_flatten19, i11 512"   --->   Operation 136 'icmp' 'icmp_ln890_955' <Predicate = (!icmp_ln18915)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.12ns)   --->   "%xor_ln18915 = xor i1 %icmp_ln890_955, i1 1" [./dut.cpp:18915]   --->   Operation 137 'xor' 'xor_ln18915' <Predicate = (!icmp_ln18915)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln18922_1)   --->   "%and_ln18915 = and i1 %empty, i1 %xor_ln18915" [./dut.cpp:18915]   --->   Operation 138 'and' 'and_ln18915' <Predicate = (!icmp_ln18915)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.65ns)   --->   "%icmp_ln890_956 = icmp_eq  i4 %c7_V_66, i4 8"   --->   Operation 139 'icmp' 'icmp_ln890_956' <Predicate = (!icmp_ln18915)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln18921_1)   --->   "%and_ln18915_1 = and i1 %icmp_ln890_956, i1 %xor_ln18915" [./dut.cpp:18915]   --->   Operation 140 'and' 'and_ln18915_1' <Predicate = (!icmp_ln18915)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.60ns)   --->   "%icmp_ln890_957 = icmp_eq  i10 %indvar_flatten, i10 256"   --->   Operation 141 'icmp' 'icmp_ln890_957' <Predicate = (!icmp_ln18915)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.12ns)   --->   "%and_ln18915_2 = and i1 %icmp_ln890_957, i1 %xor_ln18915" [./dut.cpp:18915]   --->   Operation 142 'and' 'and_ln18915_2' <Predicate = (!icmp_ln18915)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.12ns)   --->   "%or_ln18921 = or i1 %and_ln18915_2, i1 %icmp_ln890_955" [./dut.cpp:18921]   --->   Operation 143 'or' 'or_ln18921' <Predicate = (!icmp_ln18915)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.29ns)   --->   "%select_ln18921 = select i1 %or_ln18921, i6 0, i6 %c6_V_66" [./dut.cpp:18921]   --->   Operation 144 'select' 'select_ln18921' <Predicate = (!icmp_ln18915)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln18921_1)   --->   "%xor_ln18921 = xor i1 %icmp_ln890_957, i1 1" [./dut.cpp:18921]   --->   Operation 145 'xor' 'xor_ln18921' <Predicate = (!icmp_ln18915)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18921_1 = or i1 %icmp_ln890_955, i1 %xor_ln18921" [./dut.cpp:18921]   --->   Operation 146 'or' 'or_ln18921_1' <Predicate = (!icmp_ln18915)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln18922_1)   --->   "%and_ln18921 = and i1 %and_ln18915, i1 %or_ln18921_1" [./dut.cpp:18921]   --->   Operation 147 'and' 'and_ln18921' <Predicate = (!icmp_ln18915)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18921_1 = and i1 %and_ln18915_1, i1 %or_ln18921_1" [./dut.cpp:18921]   --->   Operation 148 'and' 'and_ln18921_1' <Predicate = (!icmp_ln18915)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.70ns)   --->   "%add_ln691_986 = add i6 %select_ln18921, i6 1"   --->   Operation 149 'add' 'add_ln691_986' <Predicate = (!icmp_ln18915)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln18922)   --->   "%or_ln18922 = or i1 %and_ln18921_1, i1 %and_ln18915_2" [./dut.cpp:18922]   --->   Operation 150 'or' 'or_ln18922' <Predicate = (!icmp_ln18915)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln18922)   --->   "%or_ln18922_1 = or i1 %or_ln18922, i1 %icmp_ln890_955" [./dut.cpp:18922]   --->   Operation 151 'or' 'or_ln18922_1' <Predicate = (!icmp_ln18915)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18922 = select i1 %or_ln18922_1, i4 0, i4 %c7_V_66" [./dut.cpp:18922]   --->   Operation 152 'select' 'select_ln18922' <Predicate = (!icmp_ln18915)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln18922_1)   --->   "%empty_2415 = trunc i6 %add_ln691_986"   --->   Operation 153 'trunc' 'empty_2415' <Predicate = (!icmp_ln18915)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18922_1 = select i1 %and_ln18921_1, i1 %empty_2415, i1 %and_ln18921" [./dut.cpp:18922]   --->   Operation 154 'select' 'select_ln18922_1' <Predicate = (!icmp_ln18915)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.29ns)   --->   "%select_ln890_70 = select i1 %and_ln18921_1, i6 %add_ln691_986, i6 %select_ln18921"   --->   Operation 155 'select' 'select_ln890_70' <Predicate = (!icmp_ln18915)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln18922_2)   --->   "%tmp_554 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_986, i32 1, i32 4"   --->   Operation 156 'partselect' 'tmp_554' <Predicate = (!icmp_ln18915)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln18922_2)   --->   "%tmp_555 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_66, i32 1, i32 4"   --->   Operation 157 'partselect' 'tmp_555' <Predicate = (!icmp_ln18915)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln18922_2)   --->   "%select_ln18921_1 = select i1 %or_ln18921, i4 0, i4 %tmp_555" [./dut.cpp:18921]   --->   Operation 158 'select' 'select_ln18921_1' <Predicate = (!icmp_ln18915)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18922_2 = select i1 %and_ln18921_1, i4 %tmp_554, i4 %select_ln18921_1" [./dut.cpp:18922]   --->   Operation 159 'select' 'select_ln18922_2' <Predicate = (!icmp_ln18915)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.72ns)   --->   "%add_ln890_102 = add i10 %indvar_flatten, i10 1"   --->   Operation 160 'add' 'add_ln890_102' <Predicate = (!icmp_ln18915)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.30ns)   --->   "%select_ln890_71 = select i1 %or_ln18921, i10 1, i10 %add_ln890_102"   --->   Operation 161 'select' 'select_ln890_71' <Predicate = (!icmp_ln18915)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.73ns)   --->   "%add_ln890_103 = add i11 %indvar_flatten19, i11 1"   --->   Operation 162 'add' 'add_ln890_103' <Predicate = (!icmp_ln18915)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.30ns)   --->   "%select_ln890_72 = select i1 %icmp_ln890_955, i11 1, i11 %add_ln890_103"   --->   Operation 163 'select' 'select_ln890_72' <Predicate = (!icmp_ln18915)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 4> <Delay = 1.20>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_120 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18922, i4 %select_ln18922_2" [./dut.cpp:18922]   --->   Operation 164 'bitconcatenate' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_2 = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_120" [./dut.cpp:18922]   --->   Operation 165 'getelementptr' 'local_C_ping_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [2/2] (1.20ns)   --->   "%in_data_V_2 = load i7 %local_C_ping_V_addr_2" [./dut.cpp:18922]   --->   Operation 166 'load' 'in_data_V_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>

State 8 <SV = 5> <Delay = 1.62>
ST_8 : Operation 167 [1/2] (1.20ns)   --->   "%in_data_V_2 = load i7 %local_C_ping_V_addr_2" [./dut.cpp:18922]   --->   Operation 167 'load' 'in_data_V_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln18938)   --->   "%data_split_V_0_66 = trunc i512 %in_data_V_2"   --->   Operation 168 'trunc' 'data_split_V_0_66' <Predicate = (!select_ln18922_1)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln18938)   --->   "%data_split_V_1_66 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_2, i32 256, i32 511"   --->   Operation 169 'partselect' 'data_split_V_1_66' <Predicate = (select_ln18922_1)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln18938 = select i1 %select_ln18922_1, i256 %data_split_V_1_66, i256 %data_split_V_0_66" [./dut.cpp:18938]   --->   Operation 170 'select' 'select_ln18938' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 6> <Delay = 1.21>
ST_9 : Operation 171 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 171 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 10 <SV = 7> <Delay = 1.21>
ST_10 : Operation 172 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 172 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 11 <SV = 8> <Delay = 1.21>
ST_11 : Operation 173 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 173 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 12 <SV = 9> <Delay = 1.21>
ST_12 : Operation 174 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 174 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 13 <SV = 10> <Delay = 1.21>
ST_13 : Operation 175 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 175 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 14 <SV = 11> <Delay = 1.21>
ST_14 : Operation 176 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 176 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 15 <SV = 12> <Delay = 1.21>
ST_15 : Operation 177 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 177 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 16 <SV = 13> <Delay = 1.21>
ST_16 : Operation 178 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 178 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 17 <SV = 14> <Delay = 1.21>
ST_17 : Operation 179 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 179 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 18 <SV = 15> <Delay = 1.21>
ST_18 : Operation 180 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 180 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 19 <SV = 16> <Delay = 1.21>
ST_19 : Operation 181 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 181 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 20 <SV = 17> <Delay = 1.21>
ST_20 : Operation 182 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 182 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 21 <SV = 18> <Delay = 1.21>
ST_21 : Operation 183 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 183 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 22 <SV = 19> <Delay = 1.21>
ST_22 : Operation 184 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 184 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 23 <SV = 20> <Delay = 1.21>
ST_23 : Operation 185 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 185 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 24 <SV = 21> <Delay = 1.21>
ST_24 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_6_C_IO_L2_in_boundary_x1_loop_8_C_IO_L2_in_boundary_x1_loop_9_str"   --->   Operation 186 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 187 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_7_C_IO_L2_in_boundary_x1_loop_8_C_IO_L2_in_boundary_x1_loop_9_str"   --->   Operation 188 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_8_C_IO_L2_in_boundary_x1_loop_9_str"   --->   Operation 189 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%specpipeline_ln18924 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:18924]   --->   Operation 190 'specpipeline' 'specpipeline_ln18924' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%specloopname_ln18924 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1422" [./dut.cpp:18924]   --->   Operation 191 'specloopname' 'specloopname_ln18924' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18938" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 192 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_24 : Operation 193 [1/1] (0.70ns)   --->   "%add_ln691_987 = add i4 %select_ln18922, i4 1"   --->   Operation 193 'add' 'add_ln691_987' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8.preheader"   --->   Operation 194 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 25 <SV = 4> <Delay = 0.57>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1130"   --->   Operation 195 'br' 'br_ln0' <Predicate = (!and_ln18881 & or_ln18881)> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1130"   --->   Operation 196 'br' 'br_ln0' <Predicate = (and_ln18881 & or_ln18881)> <Delay = 0.00>
ST_25 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node arb)   --->   "%xor_ln19008 = xor i1 %arb_1, i1 1" [./dut.cpp:19008]   --->   Operation 197 'xor' 'xor_ln19008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 198 [1/1] (0.12ns) (out node of the LUT)   --->   "%arb = or i1 %icmp_ln890233, i1 %xor_ln19008" [./dut.cpp:19008]   --->   Operation 198 'or' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 199 [1/1] (0.57ns)   --->   "%add_ln691_988 = add i3 %select_ln18881, i3 1"   --->   Operation 199 'add' 'add_ln691_988' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 200 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 26 <SV = 2> <Delay = 0.70>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_980, void, i4 0, void %.preheader7.preheader"   --->   Operation 201 'phi' 'c4_V' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.70ns)   --->   "%add_ln691_980 = add i4 %c4_V, i4 1"   --->   Operation 202 'add' 'add_ln691_980' <Predicate = (!icmp_ln886)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln18963 = trunc i4 %c4_V" [./dut.cpp:18963]   --->   Operation 203 'trunc' 'trunc_ln18963' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_551_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18963, i4 0"   --->   Operation 204 'bitconcatenate' 'tmp_551_cast' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_26 : Operation 205 [1/1] (0.65ns)   --->   "%icmp_ln890_948 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 205 'icmp' 'icmp_ln890_948' <Predicate = (!icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 206 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln18954 = br i1 %icmp_ln890_948, void %.split18, void %.loopexit1055.loopexit" [./dut.cpp:18954]   --->   Operation 207 'br' 'br_ln18954' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_26 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln18954 = specloopname void @_ssdm_op_SpecLoopName, void @empty_368" [./dut.cpp:18954]   --->   Operation 208 'specloopname' 'specloopname_ln18954' <Predicate = (!icmp_ln886 & !icmp_ln890_948)> <Delay = 0.00>
ST_26 : Operation 209 [1/1] (0.38ns)   --->   "%br_ln18956 = br void" [./dut.cpp:18956]   --->   Operation 209 'br' 'br_ln18956' <Predicate = (!icmp_ln886 & !icmp_ln890_948)> <Delay = 0.38>
ST_26 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1055"   --->   Operation 210 'br' 'br_ln0' <Predicate = (!icmp_ln886 & icmp_ln890_948)> <Delay = 0.00>
ST_26 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln18974 = br i1 %or_ln18881, void %.loopexit1130, void %.preheader.preheader.preheader" [./dut.cpp:18974]   --->   Operation 211 'br' 'br_ln18974' <Predicate = (icmp_ln890_948) | (icmp_ln886)> <Delay = 0.00>
ST_26 : Operation 212 [1/1] (0.38ns)   --->   "%br_ln18982 = br void %.preheader.preheader" [./dut.cpp:18982]   --->   Operation 212 'br' 'br_ln18982' <Predicate = (or_ln18881 & icmp_ln890_948) | (icmp_ln886 & or_ln18881)> <Delay = 0.38>

State 27 <SV = 3> <Delay = 0.70>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_981, void %.split16, i5 0, void %.split18"   --->   Operation 213 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 214 [1/1] (0.70ns)   --->   "%add_ln691_981 = add i5 %c5_V, i5 1"   --->   Operation 214 'add' 'add_ln691_981' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln18963 = zext i5 %c5_V" [./dut.cpp:18963]   --->   Operation 215 'zext' 'zext_ln18963' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 216 [1/1] (0.70ns)   --->   "%add_ln18963 = add i7 %tmp_551_cast, i7 %zext_ln18963" [./dut.cpp:18963]   --->   Operation 216 'add' 'add_ln18963' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln18963_1 = zext i7 %add_ln18963" [./dut.cpp:18963]   --->   Operation 217 'zext' 'zext_ln18963_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_1 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln18963_1" [./dut.cpp:18963]   --->   Operation 218 'getelementptr' 'local_C_ping_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 219 [1/1] (0.63ns)   --->   "%icmp_ln890_950 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 219 'icmp' 'icmp_ln890_950' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 220 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 220 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln18956 = br i1 %icmp_ln890_950, void %.split16, void" [./dut.cpp:18956]   --->   Operation 221 'br' 'br_ln18956' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 222 'br' 'br_ln0' <Predicate = (icmp_ln890_950)> <Delay = 0.00>

State 28 <SV = 4> <Delay = 2.41>
ST_28 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln18956 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1407" [./dut.cpp:18956]   --->   Operation 223 'specloopname' 'specloopname_ln18956' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 224 [1/1] (1.21ns)   --->   "%tmp_557 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x124" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 224 'read' 'tmp_557' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 225 [1/1] (1.20ns)   --->   "%store_ln18963 = store i512 %tmp_557, i7 %local_C_ping_V_addr_1" [./dut.cpp:18963]   --->   Operation 225 'store' 'store_ln18963' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_28 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 226 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 29 <SV = 3> <Delay = 2.33>
ST_29 : Operation 227 [1/1] (0.00ns)   --->   "%indvar_flatten103 = phi i17 %add_ln18975, void %.preheader, i17 0, void %.preheader.preheader.preheader" [./dut.cpp:18975]   --->   Operation 227 'phi' 'indvar_flatten103' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 228 [1/1] (0.00ns)   --->   "%indvar_flatten75 = phi i11 %select_ln890_69, void %.preheader, i11 0, void %.preheader.preheader.preheader"   --->   Operation 228 'phi' 'indvar_flatten75' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 229 [1/1] (0.00ns)   --->   "%indvar_flatten55 = phi i10 %select_ln890_68, void %.preheader, i10 0, void %.preheader.preheader.preheader"   --->   Operation 229 'phi' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 230 [1/1] (0.00ns)   --->   "%c6_V_65 = phi i6 %select_ln890_67, void %.preheader, i6 0, void %.preheader.preheader.preheader"   --->   Operation 230 'phi' 'c6_V_65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 231 [1/1] (0.00ns)   --->   "%c7_V_65 = phi i4 %add_ln691_985, void %.preheader, i4 0, void %.preheader.preheader.preheader"   --->   Operation 231 'phi' 'c7_V_65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 232 [1/1] (0.79ns)   --->   "%add_ln18975 = add i17 %indvar_flatten103, i17 1" [./dut.cpp:18975]   --->   Operation 232 'add' 'add_ln18975' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 233 [1/1] (0.00ns)   --->   "%empty_2416 = trunc i6 %c6_V_65"   --->   Operation 233 'trunc' 'empty_2416' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 234 [1/1] (0.68ns)   --->   "%icmp_ln18975 = icmp_eq  i17 %indvar_flatten103, i17 65536" [./dut.cpp:18975]   --->   Operation 234 'icmp' 'icmp_ln18975' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln18975 = br i1 %icmp_ln18975, void %.preheader, void %.loopexit1130.loopexit" [./dut.cpp:18975]   --->   Operation 235 'br' 'br_ln18975' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 236 [1/1] (0.61ns)   --->   "%icmp_ln890_952 = icmp_eq  i11 %indvar_flatten75, i11 512"   --->   Operation 236 'icmp' 'icmp_ln890_952' <Predicate = (!icmp_ln18975)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 237 [1/1] (0.12ns)   --->   "%xor_ln18975 = xor i1 %icmp_ln890_952, i1 1" [./dut.cpp:18975]   --->   Operation 237 'xor' 'xor_ln18975' <Predicate = (!icmp_ln18975)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln18982_1)   --->   "%and_ln18975 = and i1 %empty_2416, i1 %xor_ln18975" [./dut.cpp:18975]   --->   Operation 238 'and' 'and_ln18975' <Predicate = (!icmp_ln18975)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 239 [1/1] (0.65ns)   --->   "%icmp_ln890_953 = icmp_eq  i4 %c7_V_65, i4 8"   --->   Operation 239 'icmp' 'icmp_ln890_953' <Predicate = (!icmp_ln18975)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln18981_1)   --->   "%and_ln18975_1 = and i1 %icmp_ln890_953, i1 %xor_ln18975" [./dut.cpp:18975]   --->   Operation 240 'and' 'and_ln18975_1' <Predicate = (!icmp_ln18975)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 241 [1/1] (0.60ns)   --->   "%icmp_ln890_954 = icmp_eq  i10 %indvar_flatten55, i10 256"   --->   Operation 241 'icmp' 'icmp_ln890_954' <Predicate = (!icmp_ln18975)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 242 [1/1] (0.12ns)   --->   "%and_ln18975_2 = and i1 %icmp_ln890_954, i1 %xor_ln18975" [./dut.cpp:18975]   --->   Operation 242 'and' 'and_ln18975_2' <Predicate = (!icmp_ln18975)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 243 [1/1] (0.12ns)   --->   "%or_ln18981 = or i1 %and_ln18975_2, i1 %icmp_ln890_952" [./dut.cpp:18981]   --->   Operation 243 'or' 'or_ln18981' <Predicate = (!icmp_ln18975)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 244 [1/1] (0.29ns)   --->   "%select_ln18981 = select i1 %or_ln18981, i6 0, i6 %c6_V_65" [./dut.cpp:18981]   --->   Operation 244 'select' 'select_ln18981' <Predicate = (!icmp_ln18975)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node or_ln18981_1)   --->   "%xor_ln18981 = xor i1 %icmp_ln890_954, i1 1" [./dut.cpp:18981]   --->   Operation 245 'xor' 'xor_ln18981' <Predicate = (!icmp_ln18975)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 246 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18981_1 = or i1 %icmp_ln890_952, i1 %xor_ln18981" [./dut.cpp:18981]   --->   Operation 246 'or' 'or_ln18981_1' <Predicate = (!icmp_ln18975)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln18982_1)   --->   "%and_ln18981 = and i1 %and_ln18975, i1 %or_ln18981_1" [./dut.cpp:18981]   --->   Operation 247 'and' 'and_ln18981' <Predicate = (!icmp_ln18975)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 248 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18981_1 = and i1 %and_ln18975_1, i1 %or_ln18981_1" [./dut.cpp:18981]   --->   Operation 248 'and' 'and_ln18981_1' <Predicate = (!icmp_ln18975)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 249 [1/1] (0.70ns)   --->   "%add_ln691_984 = add i6 %select_ln18981, i6 1"   --->   Operation 249 'add' 'add_ln691_984' <Predicate = (!icmp_ln18975)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln18982)   --->   "%or_ln18982 = or i1 %and_ln18981_1, i1 %and_ln18975_2" [./dut.cpp:18982]   --->   Operation 250 'or' 'or_ln18982' <Predicate = (!icmp_ln18975)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln18982)   --->   "%or_ln18982_1 = or i1 %or_ln18982, i1 %icmp_ln890_952" [./dut.cpp:18982]   --->   Operation 251 'or' 'or_ln18982_1' <Predicate = (!icmp_ln18975)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 252 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18982 = select i1 %or_ln18982_1, i4 0, i4 %c7_V_65" [./dut.cpp:18982]   --->   Operation 252 'select' 'select_ln18982' <Predicate = (!icmp_ln18975)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln18982_1)   --->   "%empty_2417 = trunc i6 %add_ln691_984"   --->   Operation 253 'trunc' 'empty_2417' <Predicate = (!icmp_ln18975)> <Delay = 0.00>
ST_29 : Operation 254 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18982_1 = select i1 %and_ln18981_1, i1 %empty_2417, i1 %and_ln18981" [./dut.cpp:18982]   --->   Operation 254 'select' 'select_ln18982_1' <Predicate = (!icmp_ln18975)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 255 [1/1] (0.29ns)   --->   "%select_ln890_67 = select i1 %and_ln18981_1, i6 %add_ln691_984, i6 %select_ln18981"   --->   Operation 255 'select' 'select_ln890_67' <Predicate = (!icmp_ln18975)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln18982_2)   --->   "%tmp_552 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_984, i32 1, i32 4"   --->   Operation 256 'partselect' 'tmp_552' <Predicate = (!icmp_ln18975)> <Delay = 0.00>
ST_29 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln18982_2)   --->   "%tmp_553 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_65, i32 1, i32 4"   --->   Operation 257 'partselect' 'tmp_553' <Predicate = (!icmp_ln18975)> <Delay = 0.00>
ST_29 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln18982_2)   --->   "%select_ln18981_1 = select i1 %or_ln18981, i4 0, i4 %tmp_553" [./dut.cpp:18981]   --->   Operation 258 'select' 'select_ln18981_1' <Predicate = (!icmp_ln18975)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 259 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18982_2 = select i1 %and_ln18981_1, i4 %tmp_552, i4 %select_ln18981_1" [./dut.cpp:18982]   --->   Operation 259 'select' 'select_ln18982_2' <Predicate = (!icmp_ln18975)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 260 [1/1] (0.72ns)   --->   "%add_ln890_100 = add i10 %indvar_flatten55, i10 1"   --->   Operation 260 'add' 'add_ln890_100' <Predicate = (!icmp_ln18975)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 261 [1/1] (0.30ns)   --->   "%select_ln890_68 = select i1 %or_ln18981, i10 1, i10 %add_ln890_100"   --->   Operation 261 'select' 'select_ln890_68' <Predicate = (!icmp_ln18975)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 262 [1/1] (0.73ns)   --->   "%add_ln890_101 = add i11 %indvar_flatten75, i11 1"   --->   Operation 262 'add' 'add_ln890_101' <Predicate = (!icmp_ln18975)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 263 [1/1] (0.30ns)   --->   "%select_ln890_69 = select i1 %icmp_ln890_952, i11 1, i11 %add_ln890_101"   --->   Operation 263 'select' 'select_ln890_69' <Predicate = (!icmp_ln18975)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 30 <SV = 4> <Delay = 1.20>
ST_30 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_119 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18982, i4 %select_ln18982_2" [./dut.cpp:18982]   --->   Operation 264 'bitconcatenate' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 265 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr_1 = getelementptr i512 %local_C_pong_V, i64 0, i64 %tmp_119" [./dut.cpp:18982]   --->   Operation 265 'getelementptr' 'local_C_pong_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 266 [2/2] (1.20ns)   --->   "%in_data_V_1 = load i7 %local_C_pong_V_addr_1" [./dut.cpp:18982]   --->   Operation 266 'load' 'in_data_V_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>

State 31 <SV = 5> <Delay = 1.62>
ST_31 : Operation 267 [1/2] (1.20ns)   --->   "%in_data_V_1 = load i7 %local_C_pong_V_addr_1" [./dut.cpp:18982]   --->   Operation 267 'load' 'in_data_V_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_31 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln18998)   --->   "%data_split_V_0_65 = trunc i512 %in_data_V_1"   --->   Operation 268 'trunc' 'data_split_V_0_65' <Predicate = (!select_ln18982_1)> <Delay = 0.00>
ST_31 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln18998)   --->   "%data_split_V_1_65 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_1, i32 256, i32 511"   --->   Operation 269 'partselect' 'data_split_V_1_65' <Predicate = (select_ln18982_1)> <Delay = 0.00>
ST_31 : Operation 270 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln18998 = select i1 %select_ln18982_1, i256 %data_split_V_1_65, i256 %data_split_V_0_65" [./dut.cpp:18998]   --->   Operation 270 'select' 'select_ln18998' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 6> <Delay = 1.21>
ST_32 : Operation 271 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 271 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 33 <SV = 7> <Delay = 1.21>
ST_33 : Operation 272 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 272 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 34 <SV = 8> <Delay = 1.21>
ST_34 : Operation 273 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 273 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 35 <SV = 9> <Delay = 1.21>
ST_35 : Operation 274 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 274 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 36 <SV = 10> <Delay = 1.21>
ST_36 : Operation 275 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 275 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 37 <SV = 11> <Delay = 1.21>
ST_37 : Operation 276 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 276 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 38 <SV = 12> <Delay = 1.21>
ST_38 : Operation 277 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 277 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 39 <SV = 13> <Delay = 1.21>
ST_39 : Operation 278 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 278 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 40 <SV = 14> <Delay = 1.21>
ST_40 : Operation 279 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 279 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 41 <SV = 15> <Delay = 1.21>
ST_41 : Operation 280 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 280 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 42 <SV = 16> <Delay = 1.21>
ST_42 : Operation 281 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 281 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 43 <SV = 17> <Delay = 1.21>
ST_43 : Operation 282 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 282 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 44 <SV = 18> <Delay = 1.21>
ST_44 : Operation 283 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 283 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 45 <SV = 19> <Delay = 1.21>
ST_45 : Operation 284 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 284 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 46 <SV = 20> <Delay = 1.21>
ST_46 : Operation 285 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 285 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 47 <SV = 21> <Delay = 1.21>
ST_47 : Operation 286 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_15_C_IO_L2_in_boundary_x1_loop_17_C_IO_L2_in_boundary_x1_loop_18_str"   --->   Operation 286 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 287 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 287 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 288 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_16_C_IO_L2_in_boundary_x1_loop_17_C_IO_L2_in_boundary_x1_loop_18_str"   --->   Operation 288 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 289 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_17_C_IO_L2_in_boundary_x1_loop_18_str"   --->   Operation 289 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 290 [1/1] (0.00ns)   --->   "%specpipeline_ln18984 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:18984]   --->   Operation 290 'specpipeline' 'specpipeline_ln18984' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 291 [1/1] (0.00ns)   --->   "%specloopname_ln18984 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1405" [./dut.cpp:18984]   --->   Operation 291 'specloopname' 'specloopname_ln18984' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 292 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln18998" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 292 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_47 : Operation 293 [1/1] (0.70ns)   --->   "%add_ln691_985 = add i4 %select_ln18982, i4 1"   --->   Operation 293 'add' 'add_ln691_985' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 294 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 48 <SV = 2> <Delay = 2.33>
ST_48 : Operation 295 [1/1] (0.00ns)   --->   "%indvar_flatten167 = phi i17 %add_ln19019, void %.preheader238, i17 0, void %.preheader238.preheader.preheader" [./dut.cpp:19019]   --->   Operation 295 'phi' 'indvar_flatten167' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 296 [1/1] (0.00ns)   --->   "%indvar_flatten139 = phi i11 %select_ln890_66, void %.preheader238, i11 0, void %.preheader238.preheader.preheader"   --->   Operation 296 'phi' 'indvar_flatten139' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 297 [1/1] (0.00ns)   --->   "%indvar_flatten119 = phi i10 %select_ln890_65, void %.preheader238, i10 0, void %.preheader238.preheader.preheader"   --->   Operation 297 'phi' 'indvar_flatten119' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 298 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %select_ln890, void %.preheader238, i6 0, void %.preheader238.preheader.preheader"   --->   Operation 298 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 299 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_979, void %.preheader238, i4 0, void %.preheader238.preheader.preheader"   --->   Operation 299 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 300 [1/1] (0.79ns)   --->   "%add_ln19019 = add i17 %indvar_flatten167, i17 1" [./dut.cpp:19019]   --->   Operation 300 'add' 'add_ln19019' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 301 [1/1] (0.00ns)   --->   "%empty_2418 = trunc i6 %c6_V"   --->   Operation 301 'trunc' 'empty_2418' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 302 [1/1] (0.68ns)   --->   "%icmp_ln19019 = icmp_eq  i17 %indvar_flatten167, i17 65536" [./dut.cpp:19019]   --->   Operation 302 'icmp' 'icmp_ln19019' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln19019 = br i1 %icmp_ln19019, void %.preheader238, void %.loopexit1126" [./dut.cpp:19019]   --->   Operation 303 'br' 'br_ln19019' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 304 [1/1] (0.61ns)   --->   "%icmp_ln890_945 = icmp_eq  i11 %indvar_flatten139, i11 512"   --->   Operation 304 'icmp' 'icmp_ln890_945' <Predicate = (!icmp_ln19019)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 305 [1/1] (0.12ns)   --->   "%xor_ln19019 = xor i1 %icmp_ln890_945, i1 1" [./dut.cpp:19019]   --->   Operation 305 'xor' 'xor_ln19019' <Predicate = (!icmp_ln19019)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln19026_1)   --->   "%and_ln19019 = and i1 %empty_2418, i1 %xor_ln19019" [./dut.cpp:19019]   --->   Operation 306 'and' 'and_ln19019' <Predicate = (!icmp_ln19019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 307 [1/1] (0.65ns)   --->   "%icmp_ln890_946 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 307 'icmp' 'icmp_ln890_946' <Predicate = (!icmp_ln19019)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln19025_1)   --->   "%and_ln19019_1 = and i1 %icmp_ln890_946, i1 %xor_ln19019" [./dut.cpp:19019]   --->   Operation 308 'and' 'and_ln19019_1' <Predicate = (!icmp_ln19019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 309 [1/1] (0.60ns)   --->   "%icmp_ln890_947 = icmp_eq  i10 %indvar_flatten119, i10 256"   --->   Operation 309 'icmp' 'icmp_ln890_947' <Predicate = (!icmp_ln19019)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 310 [1/1] (0.12ns)   --->   "%and_ln19019_2 = and i1 %icmp_ln890_947, i1 %xor_ln19019" [./dut.cpp:19019]   --->   Operation 310 'and' 'and_ln19019_2' <Predicate = (!icmp_ln19019)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 311 [1/1] (0.12ns)   --->   "%or_ln19025 = or i1 %and_ln19019_2, i1 %icmp_ln890_945" [./dut.cpp:19025]   --->   Operation 311 'or' 'or_ln19025' <Predicate = (!icmp_ln19019)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 312 [1/1] (0.29ns)   --->   "%select_ln19025 = select i1 %or_ln19025, i6 0, i6 %c6_V" [./dut.cpp:19025]   --->   Operation 312 'select' 'select_ln19025' <Predicate = (!icmp_ln19019)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_ln19025_1)   --->   "%xor_ln19025 = xor i1 %icmp_ln890_947, i1 1" [./dut.cpp:19025]   --->   Operation 313 'xor' 'xor_ln19025' <Predicate = (!icmp_ln19019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 314 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln19025_1 = or i1 %icmp_ln890_945, i1 %xor_ln19025" [./dut.cpp:19025]   --->   Operation 314 'or' 'or_ln19025_1' <Predicate = (!icmp_ln19019)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln19026_1)   --->   "%and_ln19025 = and i1 %and_ln19019, i1 %or_ln19025_1" [./dut.cpp:19025]   --->   Operation 315 'and' 'and_ln19025' <Predicate = (!icmp_ln19019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 316 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln19025_1 = and i1 %and_ln19019_1, i1 %or_ln19025_1" [./dut.cpp:19025]   --->   Operation 316 'and' 'and_ln19025_1' <Predicate = (!icmp_ln19019)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 317 [1/1] (0.70ns)   --->   "%add_ln691 = add i6 %select_ln19025, i6 1"   --->   Operation 317 'add' 'add_ln691' <Predicate = (!icmp_ln19019)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln19026)   --->   "%or_ln19026 = or i1 %and_ln19025_1, i1 %and_ln19019_2" [./dut.cpp:19026]   --->   Operation 318 'or' 'or_ln19026' <Predicate = (!icmp_ln19019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln19026)   --->   "%or_ln19026_1 = or i1 %or_ln19026, i1 %icmp_ln890_945" [./dut.cpp:19026]   --->   Operation 319 'or' 'or_ln19026_1' <Predicate = (!icmp_ln19019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 320 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln19026 = select i1 %or_ln19026_1, i4 0, i4 %c7_V" [./dut.cpp:19026]   --->   Operation 320 'select' 'select_ln19026' <Predicate = (!icmp_ln19019)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln19026_1)   --->   "%empty_2419 = trunc i6 %add_ln691"   --->   Operation 321 'trunc' 'empty_2419' <Predicate = (!icmp_ln19019)> <Delay = 0.00>
ST_48 : Operation 322 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln19026_1 = select i1 %and_ln19025_1, i1 %empty_2419, i1 %and_ln19025" [./dut.cpp:19026]   --->   Operation 322 'select' 'select_ln19026_1' <Predicate = (!icmp_ln19019)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 323 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %and_ln19025_1, i6 %add_ln691, i6 %select_ln19025"   --->   Operation 323 'select' 'select_ln890' <Predicate = (!icmp_ln19019)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln19026_2)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691, i32 1, i32 4"   --->   Operation 324 'partselect' 'tmp' <Predicate = (!icmp_ln19019)> <Delay = 0.00>
ST_48 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln19026_2)   --->   "%tmp_549 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 325 'partselect' 'tmp_549' <Predicate = (!icmp_ln19019)> <Delay = 0.00>
ST_48 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln19026_2)   --->   "%select_ln19025_1 = select i1 %or_ln19025, i4 0, i4 %tmp_549" [./dut.cpp:19025]   --->   Operation 326 'select' 'select_ln19025_1' <Predicate = (!icmp_ln19019)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 327 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln19026_2 = select i1 %and_ln19025_1, i4 %tmp, i4 %select_ln19025_1" [./dut.cpp:19026]   --->   Operation 327 'select' 'select_ln19026_2' <Predicate = (!icmp_ln19019)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 328 [1/1] (0.72ns)   --->   "%add_ln890 = add i10 %indvar_flatten119, i10 1"   --->   Operation 328 'add' 'add_ln890' <Predicate = (!icmp_ln19019)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 329 [1/1] (0.30ns)   --->   "%select_ln890_65 = select i1 %or_ln19025, i10 1, i10 %add_ln890"   --->   Operation 329 'select' 'select_ln890_65' <Predicate = (!icmp_ln19019)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 330 [1/1] (0.73ns)   --->   "%add_ln890_99 = add i11 %indvar_flatten139, i11 1"   --->   Operation 330 'add' 'add_ln890_99' <Predicate = (!icmp_ln19019)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 331 [1/1] (0.30ns)   --->   "%select_ln890_66 = select i1 %icmp_ln890_945, i11 1, i11 %add_ln890_99"   --->   Operation 331 'select' 'select_ln890_66' <Predicate = (!icmp_ln19019)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 49 <SV = 3> <Delay = 1.20>
ST_49 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln19026, i4 %select_ln19026_2" [./dut.cpp:19026]   --->   Operation 332 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 333 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_s" [./dut.cpp:19026]   --->   Operation 333 'getelementptr' 'local_C_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 334 [2/2] (1.20ns)   --->   "%in_data_V = load i7 %local_C_ping_V_addr" [./dut.cpp:19026]   --->   Operation 334 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_49 : Operation 335 [1/1] (0.70ns)   --->   "%add_ln691_979 = add i4 %select_ln19026, i4 1"   --->   Operation 335 'add' 'add_ln691_979' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 4> <Delay = 1.62>
ST_50 : Operation 336 [1/2] (1.20ns)   --->   "%in_data_V = load i7 %local_C_ping_V_addr" [./dut.cpp:19026]   --->   Operation 336 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_50 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln19042)   --->   "%data_split_V_0 = trunc i512 %in_data_V"   --->   Operation 337 'trunc' 'data_split_V_0' <Predicate = (!select_ln19026_1)> <Delay = 0.00>
ST_50 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln19042)   --->   "%data_split_V_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V, i32 256, i32 511"   --->   Operation 338 'partselect' 'data_split_V_1' <Predicate = (select_ln19026_1)> <Delay = 0.00>
ST_50 : Operation 339 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln19042 = select i1 %select_ln19026_1, i256 %data_split_V_1, i256 %data_split_V_0" [./dut.cpp:19042]   --->   Operation 339 'select' 'select_ln19042' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 51 <SV = 5> <Delay = 1.21>
ST_51 : Operation 340 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 340 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 52 <SV = 6> <Delay = 1.21>
ST_52 : Operation 341 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 341 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 53 <SV = 7> <Delay = 1.21>
ST_53 : Operation 342 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 342 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 54 <SV = 8> <Delay = 1.21>
ST_54 : Operation 343 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 343 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 55 <SV = 9> <Delay = 1.21>
ST_55 : Operation 344 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 344 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 56 <SV = 10> <Delay = 1.21>
ST_56 : Operation 345 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 345 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 57 <SV = 11> <Delay = 1.21>
ST_57 : Operation 346 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 346 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 58 <SV = 12> <Delay = 1.21>
ST_58 : Operation 347 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 347 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 59 <SV = 13> <Delay = 1.21>
ST_59 : Operation 348 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 348 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 60 <SV = 14> <Delay = 1.21>
ST_60 : Operation 349 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 349 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 61 <SV = 15> <Delay = 1.21>
ST_61 : Operation 350 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 350 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 62 <SV = 16> <Delay = 1.21>
ST_62 : Operation 351 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 351 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 63 <SV = 17> <Delay = 1.21>
ST_63 : Operation 352 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 352 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 64 <SV = 18> <Delay = 1.21>
ST_64 : Operation 353 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 353 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 65 <SV = 19> <Delay = 1.21>
ST_65 : Operation 354 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 354 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 66 <SV = 20> <Delay = 1.21>
ST_66 : Operation 355 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_21_C_IO_L2_in_boundary_x1_loop_23_C_IO_L2_in_boundary_x1_loop_24_str"   --->   Operation 355 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 356 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 356 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 357 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_22_C_IO_L2_in_boundary_x1_loop_23_C_IO_L2_in_boundary_x1_loop_24_str"   --->   Operation 357 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 358 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_23_C_IO_L2_in_boundary_x1_loop_24_str"   --->   Operation 358 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 359 [1/1] (0.00ns)   --->   "%specpipeline_ln19028 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:19028]   --->   Operation 359 'specpipeline' 'specpipeline_ln19028' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 360 [1/1] (0.00ns)   --->   "%specloopname_ln19028 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1413" [./dut.cpp:19028]   --->   Operation 360 'specloopname' 'specloopname_ln19028' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 361 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %select_ln19042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 361 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_66 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader238.preheader"   --->   Operation 362 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 67 <SV = 3> <Delay = 0.00>
ST_67 : Operation 363 [1/1] (0.00ns)   --->   "%ret_ln19089 = ret" [./dut.cpp:19089]   --->   Operation 363 'ret' 'ret_ln19089' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten111') with incoming values : ('add_ln890_104') [13]  (0.387 ns)

 <State 2>: 2.22ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_988') [14]  (0 ns)
	'icmp' operation ('icmp_ln890233') [23]  (0.5 ns)
	'select' operation ('select_ln18881', ./dut.cpp:18881) [24]  (0.278 ns)
	'sub' operation ('add_i_i720_cast', ./dut.cpp:18881) [30]  (0.706 ns)
	'icmp' operation ('icmp_ln886') [31]  (0.619 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_982') [38]  (0 ns)
	'add' operation ('add_ln691_982') [39]  (0.708 ns)

 <State 4>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_983') [49]  (0 ns)
	'add' operation ('add_ln691_983') [50]  (0.707 ns)

 <State 5>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_7_x124' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [60]  (1.22 ns)
	'store' operation ('store_ln18903', ./dut.cpp:18903) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_pong.V', ./dut.cpp:18872 [61]  (1.2 ns)

 <State 6>: 2.33ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten19') with incoming values : ('select_ln890_72') [73]  (0 ns)
	'icmp' operation ('icmp_ln890_955') [84]  (0.617 ns)
	'xor' operation ('xor_ln18915', ./dut.cpp:18915) [85]  (0.122 ns)
	'and' operation ('and_ln18915_2', ./dut.cpp:18915) [90]  (0.122 ns)
	'or' operation ('or_ln18921', ./dut.cpp:18921) [92]  (0.122 ns)
	'select' operation ('select_ln18921', ./dut.cpp:18921) [93]  (0.293 ns)
	'add' operation ('add_ln691_986') [98]  (0.706 ns)
	'select' operation ('select_ln18922_2', ./dut.cpp:18922) [109]  (0.351 ns)

 <State 7>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('local_C_ping_V_addr_2', ./dut.cpp:18922) [111]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:18922) on array 'local_C_ping.V', ./dut.cpp:18871 [114]  (1.2 ns)

 <State 8>: 1.63ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:18922) on array 'local_C_ping.V', ./dut.cpp:18871 [114]  (1.2 ns)
	'select' operation ('select_ln18938', ./dut.cpp:18938) [117]  (0.426 ns)

 <State 9>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [118]  (1.22 ns)

 <State 10>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [119]  (1.22 ns)

 <State 11>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [120]  (1.22 ns)

 <State 12>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [121]  (1.22 ns)

 <State 13>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [122]  (1.22 ns)

 <State 14>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [123]  (1.22 ns)

 <State 15>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [124]  (1.22 ns)

 <State 16>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [125]  (1.22 ns)

 <State 17>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [126]  (1.22 ns)

 <State 18>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [127]  (1.22 ns)

 <State 19>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [128]  (1.22 ns)

 <State 20>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [129]  (1.22 ns)

 <State 21>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [130]  (1.22 ns)

 <State 22>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [131]  (1.22 ns)

 <State 23>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [132]  (1.22 ns)

 <State 24>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [133]  (1.22 ns)

 <State 25>: 0.572ns
The critical path consists of the following:
	'add' operation ('add_ln691_988') [254]  (0.572 ns)

 <State 26>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_980') [147]  (0 ns)
	'add' operation ('add_ln691_980') [148]  (0.708 ns)

 <State 27>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_981') [158]  (0 ns)
	'add' operation ('add_ln691_981') [159]  (0.707 ns)

 <State 28>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_7_x124' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [169]  (1.22 ns)
	'store' operation ('store_ln18963', ./dut.cpp:18963) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_ping.V', ./dut.cpp:18871 [170]  (1.2 ns)

 <State 29>: 2.33ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten75') with incoming values : ('select_ln890_69') [182]  (0 ns)
	'icmp' operation ('icmp_ln890_952') [193]  (0.617 ns)
	'xor' operation ('xor_ln18975', ./dut.cpp:18975) [194]  (0.122 ns)
	'and' operation ('and_ln18975_2', ./dut.cpp:18975) [199]  (0.122 ns)
	'or' operation ('or_ln18981', ./dut.cpp:18981) [201]  (0.122 ns)
	'select' operation ('select_ln18981', ./dut.cpp:18981) [202]  (0.293 ns)
	'add' operation ('add_ln691_984') [207]  (0.706 ns)
	'select' operation ('select_ln18982_2', ./dut.cpp:18982) [218]  (0.351 ns)

 <State 30>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('local_C_pong_V_addr_1', ./dut.cpp:18982) [220]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:18982) on array 'local_C_pong.V', ./dut.cpp:18872 [223]  (1.2 ns)

 <State 31>: 1.63ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:18982) on array 'local_C_pong.V', ./dut.cpp:18872 [223]  (1.2 ns)
	'select' operation ('select_ln18998', ./dut.cpp:18998) [226]  (0.426 ns)

 <State 32>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [227]  (1.22 ns)

 <State 33>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [228]  (1.22 ns)

 <State 34>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [229]  (1.22 ns)

 <State 35>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [230]  (1.22 ns)

 <State 36>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [231]  (1.22 ns)

 <State 37>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [232]  (1.22 ns)

 <State 38>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [233]  (1.22 ns)

 <State 39>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [234]  (1.22 ns)

 <State 40>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [235]  (1.22 ns)

 <State 41>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [236]  (1.22 ns)

 <State 42>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [237]  (1.22 ns)

 <State 43>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [238]  (1.22 ns)

 <State 44>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [239]  (1.22 ns)

 <State 45>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [240]  (1.22 ns)

 <State 46>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [241]  (1.22 ns)

 <State 47>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [242]  (1.22 ns)

 <State 48>: 2.33ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten139') with incoming values : ('select_ln890_66') [260]  (0 ns)
	'icmp' operation ('icmp_ln890_945') [271]  (0.617 ns)
	'xor' operation ('xor_ln19019', ./dut.cpp:19019) [272]  (0.122 ns)
	'and' operation ('and_ln19019_2', ./dut.cpp:19019) [277]  (0.122 ns)
	'or' operation ('or_ln19025', ./dut.cpp:19025) [279]  (0.122 ns)
	'select' operation ('select_ln19025', ./dut.cpp:19025) [280]  (0.293 ns)
	'add' operation ('add_ln691') [285]  (0.706 ns)
	'select' operation ('select_ln19026_2', ./dut.cpp:19026) [296]  (0.351 ns)

 <State 49>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('local_C_ping_V_addr', ./dut.cpp:19026) [298]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:19026) on array 'local_C_ping.V', ./dut.cpp:18871 [301]  (1.2 ns)

 <State 50>: 1.63ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:19026) on array 'local_C_ping.V', ./dut.cpp:18871 [301]  (1.2 ns)
	'select' operation ('select_ln19042', ./dut.cpp:19042) [304]  (0.426 ns)

 <State 51>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [305]  (1.22 ns)

 <State 52>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [306]  (1.22 ns)

 <State 53>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [307]  (1.22 ns)

 <State 54>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [308]  (1.22 ns)

 <State 55>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [309]  (1.22 ns)

 <State 56>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [310]  (1.22 ns)

 <State 57>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [311]  (1.22 ns)

 <State 58>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [312]  (1.22 ns)

 <State 59>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [313]  (1.22 ns)

 <State 60>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [314]  (1.22 ns)

 <State 61>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [315]  (1.22 ns)

 <State 62>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [316]  (1.22 ns)

 <State 63>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [317]  (1.22 ns)

 <State 64>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [318]  (1.22 ns)

 <State 65>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [319]  (1.22 ns)

 <State 66>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [320]  (1.22 ns)

 <State 67>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
