Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr  4 01:28:20 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.874        0.000                      0                 1535        0.035        0.000                      0                 1535       54.305        0.000                       0                   568  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.874        0.000                      0                 1531        0.035        0.000                      0                 1531       54.305        0.000                       0                   568  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.185        0.000                      0                    4        0.655        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.023ns  (logic 60.410ns (58.074%)  route 43.613ns (41.926%))
  Logic Levels:           323  (CARRY4=288 LUT2=2 LUT3=24 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         1.708     7.303    sm/D_states_q[5]
    SLICE_X33Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.427 r  sm/ram_reg_i_69__0/O
                         net (fo=1, routed)           0.808     8.235    sm/ram_reg_i_69__0_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  sm/ram_reg_i_59/O
                         net (fo=1, routed)           0.805     9.164    sm/ram_reg_i_59_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.288 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.922    11.210    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.334 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.787    12.121    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.150    12.271 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.806    13.076    sm/M_alum_a[31]
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.402 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.402    alum/S[0]
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.934 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.934    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.048    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.162    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.276    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.390    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.504    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.618    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.732 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.732    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.003 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.006    16.009    alum/temp_out0[31]
    SLICE_X60Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.853 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.853    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.970 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.970    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.087 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.204 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.204    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.321 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.321    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.438 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.438    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.555 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.555    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.672 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.672    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.829 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.873    18.702    alum/temp_out0[30]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.034 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.034    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.584 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.584    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.698 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.698    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.812 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.812    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.926 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.040 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.040    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.154 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.154    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.268 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.268    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.382 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.382    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.539 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.939    21.478    alum/temp_out0[29]
    SLICE_X59Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.263 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.263    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.377 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.377    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.491 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.491    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.605 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.605    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.719 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.719    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.833 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.833    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.947 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.947    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.061    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.218 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.411    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.740 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.740    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.273 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.273    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.390 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.507 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.507    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.624 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.624    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.741 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.741    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.858 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.858    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.975 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.975    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.092 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.092    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.249 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.773    27.023    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.355 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.905    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.019 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.019    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.133 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.133    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.247 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.247    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.361 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    28.370    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.484 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.484    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.598 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.598    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.712 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.712    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.869 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.177    30.045    alum/temp_out0[26]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.830 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.830    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.944 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.944    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.058 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.409    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.523 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.523    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.637 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.637    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.794 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.235    33.030    alum/temp_out0[25]
    SLICE_X57Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.815 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.815    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.929 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.929    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.043    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.157    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.271    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.394    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.508 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.508    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.622 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.622    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.779 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    35.849    alum/temp_out0[24]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.634 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.634    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.748 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.748    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.862 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.862    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.976 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.976    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.090 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.090    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.204 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    37.213    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.327 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.327    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.441 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.441    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.598 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.980    38.578    alum/temp_out0[23]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.907 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.440 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.440    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.557 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.557    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.674 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.674    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.791 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.800    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.917 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.917    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.034 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.034    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.151 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.268 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.268    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.425 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.945    41.370    alum/temp_out0[22]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    41.702 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.702    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.235 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.235    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.352 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.352    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.469 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.478    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.595 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.595    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.712 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.712    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.829 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.829    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.946 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.063 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.220 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    44.199    alum/temp_out0[21]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    44.531 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.531    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.081 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.081    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.195 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.195    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.309 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.309    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.423 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.432    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.546 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.546    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.660 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.660    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.774 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.774    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.888 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.888    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.045 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.255    47.301    alum/temp_out0[20]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.630 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    47.630    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.031 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.031    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.145 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.145    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.259 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.259    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.373 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.373    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.487 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.487    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.601 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.610    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.724 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.724    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.838 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.838    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.995 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.237    50.232    alum/temp_out0[19]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.561 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    50.561    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.941 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.409 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.409    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.526 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.643 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.652    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.769 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.769    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.926 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.166    53.091    alum/temp_out0[18]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.423 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.423    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.973 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.973    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.087 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.087    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.201 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.201    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.315 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.315    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.429 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.429    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.543 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.543    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.657 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.657    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.771 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.780    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.937 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.012    55.950    alum/temp_out0[17]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.279 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.279    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.829 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.829    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.943 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.943    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.057 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.057    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.171 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.171    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.285 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.285    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.399 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.399    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.513 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.513    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.627 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.636    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.793 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.860    alum/temp_out0[16]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    59.189 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.189    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.722 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.722    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.956 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.956    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.073 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.073    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.190 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.190    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.307 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.307    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.424 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.424    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.541 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.550    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.707 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.231    61.938    alum/temp_out0[15]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.726 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.726    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.840 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.840    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.954 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.954    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.068 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.068    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.182 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.182    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.296    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.410 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.410    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.524 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.524    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.681 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    64.605    alum/temp_out0[14]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.934 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.934    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.484 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.484    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.598 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.598    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.712 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.712    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.826 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.826    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.940 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.940    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.054 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.054    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.168 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.168    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.282 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.282    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.439 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    67.325    alum/temp_out0[13]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.654 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.654    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.204 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.204    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.318 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.318    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.432 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.432    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.546 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.660 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.660    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.774 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.774    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.888 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.888    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.002 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.002    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.159 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.987    70.147    alum/temp_out0[12]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.476 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.476    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.026 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.026    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.140 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.140    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.254 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.254    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.368 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.368    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.482 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.482    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.596 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.596    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.710 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.710    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.824 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.824    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.980 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.909    72.889    alum/temp_out0[11]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.218 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.218    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.768 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.768    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.882 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.882    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.996 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.996    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.110 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.110    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.224 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.224    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.338 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.338    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.452 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.452    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.566 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.566    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.723 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.025    75.748    alum/temp_out0[10]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.077 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.077    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.610 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.610    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.727 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.727    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.844 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.844    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.961 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.961    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.078 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.078    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.195 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.195    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.312 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.429 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.429    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.586 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.908    78.495    alum/temp_out0[9]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    79.298 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.298    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.415 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.415    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.532 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.532    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.649 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.649    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.766 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.766    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.883 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.883    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.000 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.000    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.117 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.117    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.274 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.989    81.262    alum/temp_out0[8]
    SLICE_X37Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.050 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.050    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.164 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.164    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.278 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.278    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.392 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.392    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.506    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.734    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.848    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.005 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.919    83.924    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.253 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.253    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.803 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.803    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.917 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.917    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.031 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.031    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.145 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.145    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.259 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.259    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.373 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.373    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.487 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.487    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.601 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.601    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.758 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    86.719    alum/temp_out0[6]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.048 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.048    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.598 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.598    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.712 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.712    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.826 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.826    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.940 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.940    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.054 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.054    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.168 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.168    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.282 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.282    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.396 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.396    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.553 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.989    89.541    alum/temp_out0[5]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.870 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.870    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.420 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.420    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.534 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.534    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.648 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.648    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.762 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.762    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.876 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.876    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.990 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.990    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.104 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.104    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.218 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.218    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.375 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.165    92.541    alum/temp_out0[4]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.870 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.870    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.403 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.403    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.520 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.520    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.637 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.637    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.754 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.754    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.871 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.871    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.988 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.988    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.105 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.105    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.222 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.222    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.379 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.435    alum/temp_out0[3]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.767 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.767    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.300 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.300    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.417 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.417    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.534 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.534    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.651 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.651    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.768 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.768    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.885 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.885    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.002 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.002    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.119 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.119    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.276 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.109    98.385    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.717 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.717    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.267 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.267    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.381 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.381    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.495 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.495    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.609 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.609    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.723 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.723    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.837 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.837    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.951 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.951    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.065 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.065    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.222 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.010   101.232    alum/temp_out0[1]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.561 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.561    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.094 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.094    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.211 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.211    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.328 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.328    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.445 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.445    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.562 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.562    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.679 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.679    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.796 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.796    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.913 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.913    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.070 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.457   103.527    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.332   103.859 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.466    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124   104.590 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.081    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124   105.205 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.244   106.450    sm/M_alum_out[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.117   106.567 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.983   107.549    sm/D_states_q[4]_i_18_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.376   107.925 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.430   108.355    sm/D_states_q[3]_i_5_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.326   108.681 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.480   109.161    sm/D_states_d__0[3]
    SLICE_X35Y18         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.434   115.950    sm/clk_IBUF_BUFG
    SLICE_X35Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.137    
                         clock uncertainty           -0.035   116.102    
    SLICE_X35Y18         FDSE (Setup_fdse_C_D)       -0.067   116.035    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.035    
                         arrival time                        -109.161    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.262ns  (logic 60.067ns (58.170%)  route 43.195ns (41.831%))
  Logic Levels:           322  (CARRY4=288 LUT2=1 LUT3=24 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X35Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.692     7.285    sm/D_states_q[3]
    SLICE_X34Y11         LUT5 (Prop_lut5_I1_O)        0.124     7.409 r  sm/D_registers_q[7][31]_i_125/O
                         net (fo=2, routed)           0.967     8.377    sm/D_registers_q[7][31]_i_125_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.501 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.641     9.141    sm/ram_reg_i_61_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.265 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.922    11.187    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.311 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.787    12.098    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.150    12.248 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.806    13.054    sm/M_alum_a[31]
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.380 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.380    alum/S[0]
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.912 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.912    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.026 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.026    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.140 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.140    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.254 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.254    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.368    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.482    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.596    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.710 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.710    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.006    15.986    alum/temp_out0[31]
    SLICE_X60Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.830 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.947 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.947    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.064 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.064    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.181 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.181    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.298 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.415 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.415    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.532 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.532    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.649 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.649    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.806 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.873    18.679    alum/temp_out0[30]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.011 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.011    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.561 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.561    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.675 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.675    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.789 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.903 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.903    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.017 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.017    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.131 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.131    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.245 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.245    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.359 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.359    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.516 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.939    21.455    alum/temp_out0[29]
    SLICE_X59Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.240 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.240    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.354 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.354    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.468 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.468    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.582 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.582    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.696 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.696    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.810 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.810    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.924 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.038 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.195 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.389    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.718 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.718    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.251 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.368 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.227 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.773    27.000    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    28.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.461 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.461    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.575 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.177    30.023    alum/temp_out0[26]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.808 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.808    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.922 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.922    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.036 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.036    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.150 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.150    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.264 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.378 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.387    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.501    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.615    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.772 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.235    33.007    alum/temp_out0[25]
    SLICE_X57Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.792 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.792    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.906 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.906    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.020 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.020    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.134 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.248 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.248    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.362 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.371    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.485 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.599 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.599    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.756 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    35.827    alum/temp_out0[24]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.612 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.068 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.068    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.182 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    37.191    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.305 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.305    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.419 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.419    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.576 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.980    38.556    alum/temp_out0[23]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.945    41.347    alum/temp_out0[22]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    41.679 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.212 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.212    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.329 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.329    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.446 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.455    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.572 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.572    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.806 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.923 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.923    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    44.177    alum/temp_out0[21]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    44.509 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.059 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.059    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.173 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.173    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.287 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.287    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.401 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.638    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.752 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.752    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.866 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.023 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.255    47.278    alum/temp_out0[20]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.607 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.008 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.008    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.122 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.122    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.236 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.236    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.350 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.350    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.464 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.464    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.578 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.587    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.701 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.701    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.815 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.815    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.972 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.237    50.209    alum/temp_out0[19]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.538 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    50.538    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.918 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.035 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.035    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.152 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.152    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.269 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.269    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.386 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.386    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.503 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.503    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.620 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.629    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.746 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.903 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.166    53.069    alum/temp_out0[18]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.401 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.401    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.951 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.951    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.065 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.065    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.179 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.179    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.293 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.293    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.407 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.407    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.521 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.521    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.635 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.635    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.749 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.758    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.915 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.012    55.927    alum/temp_out0[17]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.256 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.806 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.806    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.920 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.920    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.034 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.034    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.148 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.148    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.262 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.262    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.376 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.376    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.490 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.490    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.604 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.613    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.770 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.838    alum/temp_out0[16]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    59.167 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.700 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.700    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.817 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.817    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.934 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.934    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.051 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.168 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.285 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.285    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.402 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.402    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.519 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.528    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.685 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.231    61.915    alum/temp_out0[15]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.703 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.817 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.817    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.931 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.931    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.045 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.045    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.159 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.159    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.273 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.273    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.387 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.387    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.501 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.501    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.658 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    64.583    alum/temp_out0[14]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.912 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.912    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.462 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.462    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.576 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.576    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.260 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.260    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.417 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    67.303    alum/temp_out0[13]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.632 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.632    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.182 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.182    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.296 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.296    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.410 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.410    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.524 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.638 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.638    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.752 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.752    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.866 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.866    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.987    70.124    alum/temp_out0[12]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.453 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.003 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.003    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.117 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.117    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.231 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.573    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.687 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.801 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.801    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.958 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.909    72.867    alum/temp_out0[11]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.196 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.196    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.746 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.746    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.860 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.701 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.025    75.726    alum/temp_out0[10]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.055 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.055    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.588 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.588    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.705 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.705    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.822 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.939 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.056 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.056    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.173 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.173    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.290 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.290    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.407 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.407    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.564 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.908    78.472    alum/temp_out0[9]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.392 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.509 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.509    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.626 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.626    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.743 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.743    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.860 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.860    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.977 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.977    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.094 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.251 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.989    81.240    alum/temp_out0[8]
    SLICE_X37Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.028 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.028    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.142 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.982 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.919    83.902    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.231 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.231    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.781 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.781    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.895    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.009 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.009    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.123 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.123    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.237 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.351 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.351    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.465 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.465    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.579 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.579    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.736 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    86.696    alum/temp_out0[6]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.025 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.025    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.575 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.575    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.689 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.689    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.803 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.803    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.917 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.917    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.031 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.031    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.145 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.145    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.259 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.259    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.373 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.373    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.530 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.989    89.519    alum/temp_out0[5]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.848 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.848    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.398 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.398    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.512 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.512    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.626 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.626    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.740 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.740    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.854 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.854    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.968 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.968    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.082 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.196 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.196    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.353 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.165    92.518    alum/temp_out0[4]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.847 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.380 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.380    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.497 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.497    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.614 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.731 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.731    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.848 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.848    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.965 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.965    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.082 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.082    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.199 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.199    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.356 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.412    alum/temp_out0[3]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.744 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.744    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.277 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.394 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.394    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.511 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.628 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.628    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.745 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.862 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.862    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.979 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.096 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.096    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.253 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.109    98.363    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.695 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.695    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.245 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.245    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.359 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.359    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.473 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.473    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.701 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.701    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.815 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.815    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.929 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.043 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.043    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.200 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.010   101.209    alum/temp_out0[1]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.538 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.071 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.071    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.188 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.188    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.422 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.422    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.539 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.539    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.656 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.656    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.890 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.890    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.047 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.457   103.505    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.332   103.837 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.443    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124   104.567 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.059    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124   105.183 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.330   106.513    sm/M_alum_out[0]
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.150   106.663 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.488   107.150    gamecounter/override_address[0]
    SLICE_X44Y5          LUT4 (Prop_lut4_I0_O)        0.326   107.476 r  gamecounter/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.923   108.399    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -108.399    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.007ns  (logic 60.067ns (58.314%)  route 42.940ns (41.687%))
  Logic Levels:           322  (CARRY4=288 LUT2=1 LUT3=24 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X35Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.692     7.285    sm/D_states_q[3]
    SLICE_X34Y11         LUT5 (Prop_lut5_I1_O)        0.124     7.409 r  sm/D_registers_q[7][31]_i_125/O
                         net (fo=2, routed)           0.967     8.377    sm/D_registers_q[7][31]_i_125_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.501 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.641     9.141    sm/ram_reg_i_61_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.265 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.922    11.187    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.311 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.787    12.098    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.150    12.248 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.806    13.054    sm/M_alum_a[31]
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.380 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.380    alum/S[0]
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.912 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.912    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.026 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.026    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.140 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.140    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.254 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.254    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.368    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.482    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.596    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.710 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.710    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.006    15.986    alum/temp_out0[31]
    SLICE_X60Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.830 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.947 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.947    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.064 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.064    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.181 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.181    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.298 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.415 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.415    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.532 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.532    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.649 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.649    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.806 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.873    18.679    alum/temp_out0[30]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.011 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.011    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.561 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.561    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.675 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.675    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.789 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.903 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.903    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.017 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.017    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.131 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.131    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.245 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.245    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.359 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.359    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.516 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.939    21.455    alum/temp_out0[29]
    SLICE_X59Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.240 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.240    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.354 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.354    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.468 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.468    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.582 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.582    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.696 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.696    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.810 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.810    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.924 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.038 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.195 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.389    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.718 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.718    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.251 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.368 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.227 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.773    27.000    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    28.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.461 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.461    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.575 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.177    30.023    alum/temp_out0[26]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.808 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.808    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.922 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.922    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.036 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.036    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.150 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.150    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.264 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.378 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.387    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.501    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.615    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.772 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.235    33.007    alum/temp_out0[25]
    SLICE_X57Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.792 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.792    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.906 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.906    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.020 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.020    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.134 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.248 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.248    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.362 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.371    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.485 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.599 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.599    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.756 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    35.827    alum/temp_out0[24]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.612 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.068 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.068    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.182 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    37.191    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.305 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.305    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.419 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.419    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.576 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.980    38.556    alum/temp_out0[23]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.945    41.347    alum/temp_out0[22]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    41.679 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.212 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.212    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.329 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.329    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.446 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.455    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.572 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.572    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.806 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.923 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.923    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    44.177    alum/temp_out0[21]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    44.509 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.059 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.059    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.173 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.173    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.287 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.287    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.401 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.638    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.752 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.752    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.866 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.023 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.255    47.278    alum/temp_out0[20]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.607 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.008 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.008    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.122 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.122    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.236 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.236    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.350 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.350    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.464 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.464    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.578 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.587    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.701 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.701    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.815 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.815    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.972 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.237    50.209    alum/temp_out0[19]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.538 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    50.538    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.918 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.035 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.035    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.152 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.152    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.269 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.269    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.386 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.386    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.503 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.503    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.620 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.629    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.746 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.903 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.166    53.069    alum/temp_out0[18]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.401 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.401    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.951 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.951    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.065 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.065    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.179 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.179    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.293 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.293    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.407 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.407    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.521 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.521    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.635 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.635    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.749 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.758    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.915 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.012    55.927    alum/temp_out0[17]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.256 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.806 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.806    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.920 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.920    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.034 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.034    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.148 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.148    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.262 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.262    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.376 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.376    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.490 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.490    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.604 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.613    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.770 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.838    alum/temp_out0[16]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    59.167 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.700 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.700    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.817 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.817    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.934 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.934    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.051 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.168 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.285 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.285    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.402 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.402    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.519 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.528    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.685 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.231    61.915    alum/temp_out0[15]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.703 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.817 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.817    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.931 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.931    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.045 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.045    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.159 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.159    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.273 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.273    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.387 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.387    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.501 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.501    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.658 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    64.583    alum/temp_out0[14]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.912 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.912    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.462 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.462    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.576 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.576    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.260 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.260    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.417 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    67.303    alum/temp_out0[13]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.632 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.632    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.182 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.182    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.296 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.296    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.410 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.410    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.524 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.638 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.638    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.752 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.752    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.866 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.866    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.987    70.124    alum/temp_out0[12]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.453 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.003 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.003    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.117 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.117    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.231 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.573    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.687 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.801 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.801    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.958 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.909    72.867    alum/temp_out0[11]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.196 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.196    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.746 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.746    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.860 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.701 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.025    75.726    alum/temp_out0[10]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.055 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.055    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.588 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.588    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.705 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.705    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.822 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.939 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.056 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.056    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.173 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.173    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.290 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.290    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.407 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.407    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.564 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.908    78.472    alum/temp_out0[9]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.392 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.509 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.509    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.626 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.626    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.743 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.743    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.860 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.860    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.977 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.977    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.094 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.251 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.989    81.240    alum/temp_out0[8]
    SLICE_X37Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.028 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.028    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.142 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.982 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.919    83.902    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.231 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.231    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.781 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.781    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.895    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.009 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.009    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.123 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.123    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.237 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.351 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.351    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.465 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.465    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.579 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.579    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.736 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    86.696    alum/temp_out0[6]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.025 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.025    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.575 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.575    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.689 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.689    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.803 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.803    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.917 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.917    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.031 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.031    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.145 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.145    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.259 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.259    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.373 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.373    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.530 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.989    89.519    alum/temp_out0[5]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.848 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.848    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.398 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.398    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.512 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.512    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.626 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.626    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.740 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.740    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.854 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.854    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.968 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.968    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.082 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.196 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.196    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.353 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.165    92.518    alum/temp_out0[4]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.847 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.380 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.380    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.497 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.497    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.614 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.731 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.731    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.848 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.848    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.965 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.965    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.082 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.082    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.199 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.199    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.356 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.412    alum/temp_out0[3]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.744 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.744    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.277 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.394 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.394    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.511 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.628 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.628    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.745 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.862 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.862    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.979 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.096 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.096    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.253 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.109    98.363    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.695 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.695    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.245 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.245    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.359 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.359    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.473 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.473    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.701 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.701    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.815 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.815    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.929 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.043 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.043    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.200 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.010   101.209    alum/temp_out0[1]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.538 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.071 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.071    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.188 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.188    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.422 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.422    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.539 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.539    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.656 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.656    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.890 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.890    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.047 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.457   103.505    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.332   103.837 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.443    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124   104.567 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.059    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124   105.183 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.330   106.513    sm/M_alum_out[0]
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.150   106.663 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.485   107.147    sm/D_bram_addr_q_reg[4][0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I3_O)        0.326   107.473 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.671   108.144    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -108.144    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.619ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.245ns  (logic 59.963ns (58.078%)  route 43.282ns (41.922%))
  Logic Levels:           323  (CARRY4=288 LUT2=1 LUT3=24 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X35Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.692     7.285    sm/D_states_q[3]
    SLICE_X34Y11         LUT5 (Prop_lut5_I1_O)        0.124     7.409 r  sm/D_registers_q[7][31]_i_125/O
                         net (fo=2, routed)           0.967     8.377    sm/D_registers_q[7][31]_i_125_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.501 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.641     9.141    sm/ram_reg_i_61_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.265 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.922    11.187    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.311 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.787    12.098    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.150    12.248 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.806    13.054    sm/M_alum_a[31]
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.380 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.380    alum/S[0]
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.912 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.912    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.026 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.026    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.140 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.140    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.254 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.254    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.368    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.482    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.596    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.710 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.710    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.006    15.986    alum/temp_out0[31]
    SLICE_X60Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.830 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.947 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.947    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.064 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.064    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.181 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.181    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.298 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.415 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.415    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.532 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.532    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.649 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.649    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.806 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.873    18.679    alum/temp_out0[30]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.011 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.011    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.561 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.561    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.675 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.675    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.789 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.903 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.903    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.017 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.017    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.131 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.131    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.245 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.245    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.359 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.359    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.516 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.939    21.455    alum/temp_out0[29]
    SLICE_X59Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.240 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.240    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.354 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.354    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.468 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.468    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.582 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.582    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.696 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.696    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.810 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.810    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.924 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.038 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.195 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.389    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.718 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.718    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.251 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.368 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.227 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.773    27.000    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    28.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.461 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.461    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.575 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.177    30.023    alum/temp_out0[26]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.808 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.808    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.922 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.922    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.036 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.036    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.150 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.150    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.264 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.378 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.387    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.501    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.615    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.772 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.235    33.007    alum/temp_out0[25]
    SLICE_X57Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.792 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.792    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.906 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.906    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.020 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.020    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.134 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.248 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.248    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.362 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.371    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.485 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.599 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.599    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.756 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    35.827    alum/temp_out0[24]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.612 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.068 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.068    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.182 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    37.191    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.305 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.305    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.419 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.419    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.576 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.980    38.556    alum/temp_out0[23]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.945    41.347    alum/temp_out0[22]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    41.679 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.212 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.212    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.329 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.329    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.446 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.455    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.572 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.572    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.806 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.923 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.923    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    44.177    alum/temp_out0[21]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    44.509 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.059 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.059    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.173 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.173    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.287 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.287    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.401 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.638    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.752 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.752    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.866 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.023 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.255    47.278    alum/temp_out0[20]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.607 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.008 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.008    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.122 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.122    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.236 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.236    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.350 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.350    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.464 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.464    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.578 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.587    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.701 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.701    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.815 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.815    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.972 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.237    50.209    alum/temp_out0[19]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.538 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    50.538    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.918 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.035 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.035    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.152 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.152    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.269 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.269    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.386 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.386    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.503 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.503    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.620 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.629    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.746 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.903 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.166    53.069    alum/temp_out0[18]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.401 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.401    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.951 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.951    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.065 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.065    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.179 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.179    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.293 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.293    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.407 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.407    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.521 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.521    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.635 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.635    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.749 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.758    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.915 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.012    55.927    alum/temp_out0[17]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.256 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.806 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.806    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.920 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.920    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.034 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.034    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.148 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.148    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.262 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.262    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.376 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.376    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.490 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.490    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.604 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.613    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.770 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.838    alum/temp_out0[16]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    59.167 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.700 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.700    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.817 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.817    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.934 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.934    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.051 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.168 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.285 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.285    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.402 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.402    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.519 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.528    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.685 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.231    61.915    alum/temp_out0[15]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.703 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.817 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.817    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.931 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.931    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.045 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.045    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.159 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.159    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.273 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.273    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.387 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.387    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.501 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.501    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.658 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    64.583    alum/temp_out0[14]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.912 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.912    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.462 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.462    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.576 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.576    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.260 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.260    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.417 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    67.303    alum/temp_out0[13]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.632 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.632    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.182 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.182    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.296 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.296    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.410 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.410    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.524 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.638 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.638    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.752 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.752    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.866 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.866    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.987    70.124    alum/temp_out0[12]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.453 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.003 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.003    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.117 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.117    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.231 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.573    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.687 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.801 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.801    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.958 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.909    72.867    alum/temp_out0[11]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.196 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.196    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.746 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.746    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.860 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.701 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.025    75.726    alum/temp_out0[10]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.055 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.055    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.588 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.588    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.705 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.705    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.822 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.939 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.056 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.056    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.173 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.173    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.290 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.290    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.407 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.407    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.564 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.908    78.472    alum/temp_out0[9]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.392 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.509 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.509    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.626 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.626    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.743 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.743    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.860 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.860    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.977 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.977    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.094 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.251 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.989    81.240    alum/temp_out0[8]
    SLICE_X37Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.028 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.028    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.142 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.982 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.919    83.902    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.231 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.231    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.781 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.781    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.895    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.009 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.009    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.123 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.123    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.237 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.351 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.351    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.465 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.465    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.579 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.579    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.736 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    86.696    alum/temp_out0[6]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.025 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.025    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.575 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.575    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.689 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.689    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.803 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.803    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.917 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.917    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.031 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.031    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.145 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.145    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.259 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.259    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.373 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.373    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.530 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.989    89.519    alum/temp_out0[5]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.848 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.848    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.398 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.398    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.512 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.512    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.626 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.626    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.740 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.740    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.854 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.854    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.968 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.968    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.082 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.196 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.196    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.353 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.165    92.518    alum/temp_out0[4]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.847 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.380 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.380    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.497 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.497    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.614 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.731 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.731    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.848 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.848    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.965 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.965    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.082 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.082    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.199 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.199    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.356 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.412    alum/temp_out0[3]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.744 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.744    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.277 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.394 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.394    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.511 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.628 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.628    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.745 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.862 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.862    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.979 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.096 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.096    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.253 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.109    98.363    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.695 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.695    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.245 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.245    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.359 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.359    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.473 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.473    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.701 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.701    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.815 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.815    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.929 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.043 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.043    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.200 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.010   101.209    alum/temp_out0[1]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.538 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.071 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.071    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.188 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.188    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.422 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.422    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.539 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.539    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.656 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.656    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.890 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.890    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.047 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.457   103.505    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.332   103.837 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.443    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124   104.567 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.059    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124   105.183 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.977   106.160    sm/M_alum_out[0]
    SLICE_X39Y21         LUT6 (Prop_lut6_I4_O)        0.124   106.284 f  sm/D_states_q[1]_i_10/O
                         net (fo=1, routed)           0.409   106.692    sm/D_states_q[1]_i_10_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   106.816 r  sm/D_states_q[1]_i_3/O
                         net (fo=2, routed)           0.627   107.443    sm/D_states_q[1]_i_3_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I1_O)        0.124   107.567 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.815   108.382    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X44Y18         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.438   115.954    sm/clk_IBUF_BUFG
    SLICE_X44Y18         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.187   116.141    
                         clock uncertainty           -0.035   116.106    
    SLICE_X44Y18         FDRE (Setup_fdre_C_D)       -0.105   116.001    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.001    
                         arrival time                        -108.382    
  -------------------------------------------------------------------
                         slack                                  7.619    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.255ns  (logic 60.180ns (58.283%)  route 43.075ns (41.717%))
  Logic Levels:           323  (CARRY4=288 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         1.708     7.303    sm/D_states_q[5]
    SLICE_X33Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.427 r  sm/ram_reg_i_69__0/O
                         net (fo=1, routed)           0.808     8.235    sm/ram_reg_i_69__0_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  sm/ram_reg_i_59/O
                         net (fo=1, routed)           0.805     9.164    sm/ram_reg_i_59_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.288 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.922    11.210    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.334 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.787    12.121    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.150    12.271 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.806    13.076    sm/M_alum_a[31]
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.402 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.402    alum/S[0]
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.934 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.934    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.048    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.162    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.276    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.390    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.504    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.618    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.732 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.732    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.003 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.006    16.009    alum/temp_out0[31]
    SLICE_X60Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.853 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.853    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.970 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.970    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.087 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.204 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.204    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.321 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.321    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.438 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.438    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.555 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.555    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.672 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.672    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.829 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.873    18.702    alum/temp_out0[30]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.034 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.034    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.584 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.584    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.698 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.698    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.812 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.812    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.926 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.040 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.040    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.154 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.154    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.268 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.268    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.382 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.382    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.539 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.939    21.478    alum/temp_out0[29]
    SLICE_X59Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.263 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.263    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.377 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.377    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.491 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.491    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.605 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.605    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.719 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.719    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.833 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.833    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.947 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.947    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.061    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.218 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.411    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.740 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.740    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.273 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.273    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.390 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.507 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.507    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.624 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.624    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.741 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.741    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.858 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.858    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.975 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.975    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.092 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.092    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.249 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.773    27.023    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.355 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.905    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.019 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.019    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.133 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.133    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.247 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.247    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.361 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    28.370    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.484 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.484    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.598 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.598    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.712 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.712    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.869 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.177    30.045    alum/temp_out0[26]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.830 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.830    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.944 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.944    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.058 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.409    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.523 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.523    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.637 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.637    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.794 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.235    33.030    alum/temp_out0[25]
    SLICE_X57Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.815 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.815    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.929 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.929    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.043    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.157    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.271    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.394    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.508 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.508    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.622 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.622    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.779 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    35.849    alum/temp_out0[24]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.634 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.634    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.748 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.748    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.862 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.862    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.976 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.976    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.090 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.090    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.204 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    37.213    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.327 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.327    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.441 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.441    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.598 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.980    38.578    alum/temp_out0[23]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.907 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.440 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.440    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.557 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.557    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.674 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.674    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.791 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.800    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.917 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.917    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.034 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.034    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.151 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.268 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.268    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.425 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.945    41.370    alum/temp_out0[22]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    41.702 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.702    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.235 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.235    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.352 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.352    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.469 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.478    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.595 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.595    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.712 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.712    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.829 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.829    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.946 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.063 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.220 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    44.199    alum/temp_out0[21]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    44.531 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.531    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.081 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.081    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.195 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.195    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.309 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.309    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.423 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.432    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.546 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.546    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.660 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.660    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.774 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.774    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.888 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.888    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.045 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.255    47.301    alum/temp_out0[20]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.630 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    47.630    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.031 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.031    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.145 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.145    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.259 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.259    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.373 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.373    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.487 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.487    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.601 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.610    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.724 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.724    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.838 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.838    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.995 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.237    50.232    alum/temp_out0[19]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.561 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    50.561    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.941 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.409 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.409    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.526 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.643 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.652    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.769 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.769    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.926 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.166    53.091    alum/temp_out0[18]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.423 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.423    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.973 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.973    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.087 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.087    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.201 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.201    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.315 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.315    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.429 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.429    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.543 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.543    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.657 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.657    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.771 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.780    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.937 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.012    55.950    alum/temp_out0[17]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.279 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.279    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.829 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.829    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.943 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.943    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.057 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.057    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.171 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.171    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.285 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.285    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.399 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.399    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.513 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.513    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.627 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.636    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.793 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.860    alum/temp_out0[16]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    59.189 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.189    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.722 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.722    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.956 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.956    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.073 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.073    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.190 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.190    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.307 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.307    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.424 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.424    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.541 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.550    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.707 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.231    61.938    alum/temp_out0[15]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.726 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.726    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.840 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.840    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.954 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.954    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.068 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.068    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.182 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.182    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.296    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.410 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.410    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.524 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.524    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.681 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    64.605    alum/temp_out0[14]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.934 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.934    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.484 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.484    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.598 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.598    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.712 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.712    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.826 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.826    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.940 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.940    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.054 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.054    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.168 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.168    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.282 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.282    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.439 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    67.325    alum/temp_out0[13]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.654 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.654    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.204 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.204    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.318 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.318    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.432 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.432    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.546 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.660 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.660    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.774 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.774    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.888 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.888    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.002 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.002    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.159 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.987    70.147    alum/temp_out0[12]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.476 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.476    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.026 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.026    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.140 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.140    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.254 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.254    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.368 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.368    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.482 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.482    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.596 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.596    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.710 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.710    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.824 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.824    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.980 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.909    72.889    alum/temp_out0[11]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.218 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.218    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.768 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.768    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.882 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.882    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.996 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.996    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.110 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.110    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.224 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.224    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.338 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.338    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.452 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.452    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.566 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.566    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.723 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.025    75.748    alum/temp_out0[10]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.077 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.077    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.610 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.610    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.727 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.727    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.844 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.844    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.961 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.961    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.078 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.078    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.195 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.195    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.312 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.429 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.429    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.586 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.908    78.495    alum/temp_out0[9]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    79.298 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.298    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.415 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.415    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.532 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.532    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.649 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.649    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.766 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.766    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.883 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.883    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.000 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.000    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.117 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.117    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.274 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.989    81.262    alum/temp_out0[8]
    SLICE_X37Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.050 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.050    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.164 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.164    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.278 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.278    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.392 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.392    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.506    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.734    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.848    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.005 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.919    83.924    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.253 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.253    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.803 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.803    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.917 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.917    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.031 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.031    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.145 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.145    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.259 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.259    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.373 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.373    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.487 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.487    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.601 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.601    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.758 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    86.719    alum/temp_out0[6]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.048 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.048    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.598 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.598    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.712 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.712    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.826 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.826    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.940 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.940    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.054 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.054    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.168 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.168    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.282 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.282    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.396 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.396    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.553 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.989    89.541    alum/temp_out0[5]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.870 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.870    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.420 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.420    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.534 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.534    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.648 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.648    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.762 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.762    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.876 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.876    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.990 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.990    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.104 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.104    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.218 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.218    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.375 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.165    92.541    alum/temp_out0[4]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.870 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.870    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.403 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.403    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.520 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.520    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.637 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.637    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.754 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.754    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.871 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.871    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.988 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.988    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.105 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.105    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.222 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.222    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.379 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.435    alum/temp_out0[3]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.767 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.767    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.300 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.300    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.417 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.417    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.534 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.534    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.651 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.651    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.768 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.768    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.885 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.885    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.002 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.002    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.119 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.119    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.276 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.109    98.385    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.717 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.717    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.267 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.267    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.381 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.381    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.495 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.495    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.609 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.609    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.723 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.723    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.837 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.837    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.951 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.951    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.065 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.065    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.222 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.010   101.232    alum/temp_out0[1]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.561 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.561    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.094 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.094    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.211 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.211    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.328 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.328    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.445 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.445    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.562 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.562    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.679 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.679    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.796 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.796    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.913 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.913    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.070 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.457   103.527    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.332   103.859 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.466    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124   104.590 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.081    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124   105.205 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.244   106.450    sm/M_alum_out[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.117   106.567 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.484   107.051    sm/D_states_q[4]_i_18_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.348   107.399 f  sm/D_states_q[2]_i_6/O
                         net (fo=1, routed)           0.680   108.079    sm/D_states_q[2]_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124   108.203 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.190   108.393    sm/D_states_d__0[2]
    SLICE_X35Y19         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.433   115.949    sm/clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187   116.136    
                         clock uncertainty           -0.035   116.101    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)       -0.067   116.034    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.034    
                         arrival time                        -108.393    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.746ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.187ns  (logic 60.180ns (58.321%)  route 43.007ns (41.679%))
  Logic Levels:           323  (CARRY4=288 LUT2=2 LUT3=24 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X35Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.692     7.285    sm/D_states_q[3]
    SLICE_X34Y11         LUT5 (Prop_lut5_I1_O)        0.124     7.409 r  sm/D_registers_q[7][31]_i_125/O
                         net (fo=2, routed)           0.967     8.377    sm/D_registers_q[7][31]_i_125_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.501 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.641     9.141    sm/ram_reg_i_61_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.265 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.922    11.187    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.311 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.787    12.098    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.150    12.248 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.806    13.054    sm/M_alum_a[31]
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.380 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.380    alum/S[0]
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.912 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.912    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.026 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.026    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.140 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.140    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.254 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.254    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.368    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.482    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.596    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.710 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.710    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.006    15.986    alum/temp_out0[31]
    SLICE_X60Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.830 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.947 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.947    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.064 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.064    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.181 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.181    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.298 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.415 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.415    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.532 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.532    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.649 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.649    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.806 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.873    18.679    alum/temp_out0[30]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.011 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.011    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.561 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.561    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.675 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.675    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.789 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.903 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.903    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.017 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.017    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.131 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.131    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.245 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.245    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.359 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.359    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.516 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.939    21.455    alum/temp_out0[29]
    SLICE_X59Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.240 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.240    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.354 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.354    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.468 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.468    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.582 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.582    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.696 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.696    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.810 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.810    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.924 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.038 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.195 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.389    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.718 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.718    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.251 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.368 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.227 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.773    27.000    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    28.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.461 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.461    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.575 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.177    30.023    alum/temp_out0[26]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.808 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.808    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.922 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.922    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.036 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.036    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.150 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.150    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.264 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.378 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.387    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.501    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.615    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.772 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.235    33.007    alum/temp_out0[25]
    SLICE_X57Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.792 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.792    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.906 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.906    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.020 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.020    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.134 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.248 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.248    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.362 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.371    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.485 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.599 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.599    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.756 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    35.827    alum/temp_out0[24]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.612 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.068 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.068    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.182 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    37.191    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.305 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.305    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.419 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.419    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.576 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.980    38.556    alum/temp_out0[23]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.945    41.347    alum/temp_out0[22]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    41.679 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.212 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.212    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.329 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.329    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.446 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.455    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.572 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.572    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.806 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.923 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.923    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    44.177    alum/temp_out0[21]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    44.509 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.059 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.059    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.173 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.173    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.287 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.287    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.401 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.638    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.752 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.752    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.866 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.023 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.255    47.278    alum/temp_out0[20]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.607 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.008 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.008    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.122 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.122    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.236 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.236    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.350 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.350    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.464 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.464    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.578 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.587    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.701 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.701    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.815 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.815    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.972 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.237    50.209    alum/temp_out0[19]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.538 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    50.538    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.918 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.035 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.035    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.152 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.152    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.269 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.269    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.386 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.386    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.503 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.503    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.620 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.629    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.746 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.903 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.166    53.069    alum/temp_out0[18]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.401 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.401    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.951 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.951    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.065 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.065    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.179 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.179    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.293 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.293    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.407 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.407    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.521 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.521    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.635 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.635    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.749 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.758    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.915 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.012    55.927    alum/temp_out0[17]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.256 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.806 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.806    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.920 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.920    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.034 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.034    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.148 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.148    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.262 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.262    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.376 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.376    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.490 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.490    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.604 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.613    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.770 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.838    alum/temp_out0[16]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    59.167 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.700 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.700    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.817 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.817    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.934 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.934    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.051 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.168 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.285 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.285    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.402 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.402    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.519 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.528    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.685 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.231    61.915    alum/temp_out0[15]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.703 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.817 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.817    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.931 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.931    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.045 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.045    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.159 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.159    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.273 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.273    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.387 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.387    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.501 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.501    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.658 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    64.583    alum/temp_out0[14]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.912 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.912    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.462 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.462    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.576 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.576    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.260 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.260    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.417 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    67.303    alum/temp_out0[13]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.632 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.632    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.182 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.182    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.296 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.296    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.410 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.410    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.524 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.638 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.638    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.752 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.752    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.866 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.866    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.987    70.124    alum/temp_out0[12]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.453 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.003 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.003    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.117 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.117    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.231 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.573    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.687 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.801 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.801    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.958 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.909    72.867    alum/temp_out0[11]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.196 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.196    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.746 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.746    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.860 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.701 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.025    75.726    alum/temp_out0[10]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.055 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.055    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.588 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.588    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.705 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.705    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.822 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.939 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.056 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.056    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.173 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.173    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.290 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.290    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.407 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.407    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.564 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.908    78.472    alum/temp_out0[9]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.392 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.509 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.509    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.626 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.626    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.743 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.743    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.860 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.860    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.977 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.977    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.094 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.251 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.989    81.240    alum/temp_out0[8]
    SLICE_X37Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.028 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.028    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.142 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.982 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.919    83.902    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.231 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.231    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.781 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.781    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.895    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.009 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.009    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.123 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.123    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.237 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.351 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.351    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.465 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.465    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.579 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.579    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.736 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    86.696    alum/temp_out0[6]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.025 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.025    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.575 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.575    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.689 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.689    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.803 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.803    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.917 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.917    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.031 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.031    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.145 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.145    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.259 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.259    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.373 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.373    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.530 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.989    89.519    alum/temp_out0[5]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.848 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.848    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.398 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.398    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.512 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.512    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.626 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.626    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.740 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.740    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.854 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.854    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.968 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.968    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.082 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.196 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.196    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.353 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.165    92.518    alum/temp_out0[4]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.847 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.380 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.380    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.497 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.497    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.614 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.731 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.731    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.848 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.848    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.965 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.965    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.082 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.082    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.199 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.199    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.356 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.412    alum/temp_out0[3]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.744 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.744    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.277 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.394 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.394    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.511 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.628 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.628    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.745 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.862 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.862    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.979 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.096 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.096    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.253 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.109    98.363    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.695 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.695    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.245 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.245    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.359 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.359    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.473 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.473    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.701 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.701    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.815 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.815    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.929 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.043 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.043    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.200 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.010   101.209    alum/temp_out0[1]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.538 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.071 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.071    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.188 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.188    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.422 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.422    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.539 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.539    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.656 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.656    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.890 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.890    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.047 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.457   103.505    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.332   103.837 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.443    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124   104.567 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.059    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124   105.183 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.244   106.427    sm/M_alum_out[0]
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.117   106.544 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.481   107.025    sm/D_states_q[4]_i_18_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.348   107.373 r  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.496   107.869    sm/D_states_q[4]_i_7_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I5_O)        0.124   107.993 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.331   108.324    sm/D_states_d__0[4]
    SLICE_X38Y19         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.434   115.950    sm/clk_IBUF_BUFG
    SLICE_X38Y19         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187   116.137    
                         clock uncertainty           -0.035   116.102    
    SLICE_X38Y19         FDSE (Setup_fdse_C_D)       -0.031   116.071    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.071    
                         arrival time                        -108.325    
  -------------------------------------------------------------------
                         slack                                  7.746    

Slack (MET) :             7.786ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.075ns  (logic 60.073ns (58.281%)  route 43.002ns (41.719%))
  Logic Levels:           322  (CARRY4=288 LUT2=1 LUT3=24 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X35Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.692     7.285    sm/D_states_q[3]
    SLICE_X34Y11         LUT5 (Prop_lut5_I1_O)        0.124     7.409 r  sm/D_registers_q[7][31]_i_125/O
                         net (fo=2, routed)           0.967     8.377    sm/D_registers_q[7][31]_i_125_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.501 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.641     9.141    sm/ram_reg_i_61_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.265 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.922    11.187    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.311 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.787    12.098    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.150    12.248 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.806    13.054    sm/M_alum_a[31]
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.380 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.380    alum/S[0]
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.912 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.912    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.026 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.026    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.140 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.140    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.254 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.254    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.368    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.482    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.596    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.710 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.710    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.006    15.986    alum/temp_out0[31]
    SLICE_X60Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.830 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.947 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.947    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.064 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.064    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.181 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.181    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.298 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.415 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.415    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.532 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.532    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.649 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.649    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.806 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.873    18.679    alum/temp_out0[30]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.011 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.011    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.561 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.561    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.675 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.675    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.789 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.903 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.903    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.017 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.017    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.131 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.131    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.245 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.245    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.359 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.359    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.516 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.939    21.455    alum/temp_out0[29]
    SLICE_X59Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.240 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.240    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.354 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.354    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.468 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.468    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.582 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.582    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.696 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.696    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.810 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.810    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.924 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.038 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.195 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.389    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.718 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.718    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.251 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.368 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.227 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.773    27.000    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    28.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.461 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.461    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.575 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.177    30.023    alum/temp_out0[26]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.808 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.808    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.922 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.922    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.036 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.036    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.150 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.150    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.264 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.378 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.387    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.501    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.615    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.772 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.235    33.007    alum/temp_out0[25]
    SLICE_X57Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.792 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.792    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.906 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.906    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.020 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.020    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.134 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.248 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.248    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.362 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.371    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.485 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.599 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.599    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.756 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    35.827    alum/temp_out0[24]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.612 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.068 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.068    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.182 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    37.191    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.305 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.305    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.419 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.419    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.576 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.980    38.556    alum/temp_out0[23]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.945    41.347    alum/temp_out0[22]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    41.679 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.212 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.212    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.329 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.329    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.446 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.455    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.572 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.572    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.806 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.923 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.923    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    44.177    alum/temp_out0[21]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    44.509 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.059 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.059    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.173 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.173    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.287 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.287    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.401 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.638    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.752 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.752    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.866 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.023 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.255    47.278    alum/temp_out0[20]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.607 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.008 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.008    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.122 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.122    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.236 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.236    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.350 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.350    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.464 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.464    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.578 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.587    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.701 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.701    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.815 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.815    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.972 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.237    50.209    alum/temp_out0[19]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.538 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    50.538    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.918 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.035 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.035    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.152 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.152    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.269 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.269    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.386 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.386    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.503 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.503    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.620 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.629    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.746 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.903 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.166    53.069    alum/temp_out0[18]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.401 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.401    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.951 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.951    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.065 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.065    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.179 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.179    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.293 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.293    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.407 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.407    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.521 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.521    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.635 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.635    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.749 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.758    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.915 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.012    55.927    alum/temp_out0[17]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.256 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.806 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.806    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.920 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.920    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.034 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.034    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.148 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.148    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.262 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.262    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.376 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.376    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.490 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.490    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.604 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.613    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.770 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.838    alum/temp_out0[16]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    59.167 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.700 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.700    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.817 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.817    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.934 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.934    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.051 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.168 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.285 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.285    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.402 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.402    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.519 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.528    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.685 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.231    61.915    alum/temp_out0[15]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.703 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.817 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.817    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.931 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.931    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.045 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.045    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.159 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.159    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.273 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.273    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.387 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.387    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.501 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.501    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.658 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    64.583    alum/temp_out0[14]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.912 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.912    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.462 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.462    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.576 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.576    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.260 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.260    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.417 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    67.303    alum/temp_out0[13]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.632 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.632    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.182 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.182    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.296 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.296    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.410 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.410    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.524 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.638 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.638    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.752 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.752    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.866 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.866    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.987    70.124    alum/temp_out0[12]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.453 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.003 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.003    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.117 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.117    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.231 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.573    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.687 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.801 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.801    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.958 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.909    72.867    alum/temp_out0[11]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.196 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.196    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.746 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.746    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.860 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.701 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.025    75.726    alum/temp_out0[10]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.055 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.055    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.588 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.588    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.705 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.705    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.822 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.939 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.056 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.056    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.173 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.173    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.290 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.290    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.407 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.407    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.564 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.908    78.472    alum/temp_out0[9]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.392 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.509 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.509    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.626 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.626    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.743 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.743    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.860 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.860    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.977 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.977    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.094 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.251 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.989    81.240    alum/temp_out0[8]
    SLICE_X37Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.028 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.028    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.142 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.982 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.919    83.902    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.231 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.231    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.781 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.781    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.895    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.009 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.009    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.123 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.123    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.237 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.351 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.351    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.465 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.465    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.579 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.579    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.736 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    86.696    alum/temp_out0[6]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.025 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.025    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.575 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.575    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.689 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.689    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.803 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.803    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.917 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.917    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.031 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.031    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.145 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.145    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.259 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.259    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.373 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.373    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.530 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.989    89.519    alum/temp_out0[5]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.848 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.848    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.398 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.398    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.512 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.512    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.626 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.626    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.740 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.740    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.854 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.854    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.968 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.968    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.082 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.196 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.196    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.353 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.165    92.518    alum/temp_out0[4]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.847 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.380 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.380    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.497 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.497    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.614 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.731 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.731    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.848 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.848    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.965 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.965    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.082 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.082    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.199 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.199    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.356 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.412    alum/temp_out0[3]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.744 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.744    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.277 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.394 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.394    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.511 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.628 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.628    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.745 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.862 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.862    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.979 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.096 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.096    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.253 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.109    98.363    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.695 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.695    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.245 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.245    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.359 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.359    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.473 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.473    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.701 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.701    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.815 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.815    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.929 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.043 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.043    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.200 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.010   101.209    alum/temp_out0[1]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.538 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.071 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.071    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.188 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.188    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.422 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.422    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.539 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.539    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.656 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.656    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.890 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.890    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.047 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.457   103.505    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.332   103.837 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.443    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124   104.567 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.059    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124   105.183 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.296   106.479    sm/M_alum_out[0]
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.150   106.629 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.436   107.065    sm/D_states_q[7]_i_11_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.332   107.397 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.815   108.212    sm/D_states_d__0[6]
    SLICE_X36Y18         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.435   115.951    sm/clk_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.187   116.138    
                         clock uncertainty           -0.035   116.103    
    SLICE_X36Y18         FDRE (Setup_fdre_C_D)       -0.105   115.998    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.998    
                         arrival time                        -108.212    
  -------------------------------------------------------------------
                         slack                                  7.786    

Slack (MET) :             7.850ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.049ns  (logic 60.073ns (58.296%)  route 42.976ns (41.704%))
  Logic Levels:           322  (CARRY4=288 LUT2=1 LUT3=24 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         1.708     7.303    sm/D_states_q[5]
    SLICE_X33Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.427 r  sm/ram_reg_i_69__0/O
                         net (fo=1, routed)           0.808     8.235    sm/ram_reg_i_69__0_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  sm/ram_reg_i_59/O
                         net (fo=1, routed)           0.805     9.164    sm/ram_reg_i_59_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.288 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.922    11.210    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.334 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.787    12.121    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.150    12.271 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.806    13.076    sm/M_alum_a[31]
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.402 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.402    alum/S[0]
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.934 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.934    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.048 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.048    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.162 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.162    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.276 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.276    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.390 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.390    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.504 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.504    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.618 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.618    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.732 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.732    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.003 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.006    16.009    alum/temp_out0[31]
    SLICE_X60Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.853 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.853    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.970 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.970    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.087 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.087    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.204 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.204    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.321 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.321    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.438 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.438    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.555 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.555    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.672 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.672    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.829 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.873    18.702    alum/temp_out0[30]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.034 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.034    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.584 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.584    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.698 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.698    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.812 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.812    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.926 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.040 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.040    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.154 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.154    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.268 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.268    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.382 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.382    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.539 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.939    21.478    alum/temp_out0[29]
    SLICE_X59Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.263 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.263    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.377 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.377    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.491 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.491    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.605 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.605    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.719 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.719    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.833 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.833    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.947 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.947    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.061    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.218 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.411    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.740 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.740    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.273 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.273    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.390 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.507 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.507    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.624 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.624    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.741 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.741    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.858 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.858    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.975 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.975    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.092 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.092    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.249 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.773    27.023    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.355 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.905    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.019 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.019    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.133 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.133    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.247 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.247    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.361 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    28.370    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.484 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.484    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.598 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.598    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.712 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.712    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.869 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.177    30.045    alum/temp_out0[26]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.830 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.830    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.944 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.944    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.058 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.409    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.523 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.523    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.637 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.637    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.794 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.235    33.030    alum/temp_out0[25]
    SLICE_X57Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.815 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.815    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.929 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.929    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.043    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.157    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.271    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.394    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.508 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.508    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.622 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.622    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.779 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    35.849    alum/temp_out0[24]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.634 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.634    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.748 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.748    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.862 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.862    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.976 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.976    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.090 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.090    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.204 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    37.213    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.327 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.327    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.441 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.441    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.598 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.980    38.578    alum/temp_out0[23]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.907 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.440 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.440    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.557 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.557    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.674 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.674    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.791 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.800    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.917 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.917    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.034 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.034    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.151 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.268 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.268    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.425 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.945    41.370    alum/temp_out0[22]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    41.702 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.702    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.235 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.235    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.352 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.352    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.469 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.478    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.595 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.595    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.712 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.712    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.829 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.829    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.946 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.063 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.220 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    44.199    alum/temp_out0[21]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    44.531 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.531    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.081 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.081    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.195 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.195    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.309 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.309    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.423 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.432    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.546 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.546    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.660 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.660    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.774 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.774    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.888 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.888    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.045 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.255    47.301    alum/temp_out0[20]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.630 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    47.630    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.031 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.031    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.145 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.145    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.259 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.259    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.373 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.373    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.487 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.487    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.601 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.610    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.724 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.724    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.838 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.838    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.995 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.237    50.232    alum/temp_out0[19]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.561 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    50.561    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.941 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.409 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.409    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.526 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.643 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.652    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.769 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.769    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.926 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.166    53.091    alum/temp_out0[18]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.423 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.423    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.973 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.973    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.087 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.087    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.201 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.201    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.315 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.315    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.429 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.429    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.543 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.543    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.657 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.657    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.771 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.780    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.937 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.012    55.950    alum/temp_out0[17]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.279 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.279    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.829 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.829    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.943 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.943    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.057 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.057    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.171 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.171    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.285 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.285    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.399 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.399    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.513 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.513    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.627 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.636    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.793 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.860    alum/temp_out0[16]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    59.189 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.189    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.722 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.722    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.956 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.956    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.073 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.073    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.190 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.190    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.307 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.307    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.424 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.424    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.541 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.550    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.707 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.231    61.938    alum/temp_out0[15]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.726 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.726    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.840 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.840    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.954 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.954    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.068 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.068    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.182 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.182    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.296    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.410 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.410    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.524 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.524    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.681 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    64.605    alum/temp_out0[14]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.934 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.934    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.484 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.484    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.598 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.598    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.712 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.712    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.826 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.826    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.940 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.940    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.054 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.054    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.168 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.168    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.282 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.282    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.439 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    67.325    alum/temp_out0[13]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.654 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.654    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.204 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.204    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.318 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.318    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.432 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.432    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.546 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.546    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.660 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.660    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.774 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.774    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.888 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.888    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.002 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.002    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.159 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.987    70.147    alum/temp_out0[12]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.476 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.476    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.026 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.026    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.140 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.140    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.254 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.254    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.368 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.368    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.482 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.482    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.596 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.596    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.710 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.710    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.824 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.824    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.980 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.909    72.889    alum/temp_out0[11]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.218 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.218    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.768 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.768    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.882 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.882    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.996 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.996    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.110 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.110    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.224 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.224    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.338 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.338    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.452 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.452    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.566 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.566    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.723 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.025    75.748    alum/temp_out0[10]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.077 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.077    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.610 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.610    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.727 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.727    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.844 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.844    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.961 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.961    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.078 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.078    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.195 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.195    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.312 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.429 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.429    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.586 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.908    78.495    alum/temp_out0[9]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    79.298 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.298    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.415 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.415    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.532 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.532    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.649 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.649    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.766 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.766    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.883 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.883    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.000 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.000    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.117 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.117    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.274 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.989    81.262    alum/temp_out0[8]
    SLICE_X37Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.050 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.050    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.164 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.164    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.278 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.278    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.392 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.392    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.506    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.734    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.848    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.005 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.919    83.924    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.253 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.253    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.803 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.803    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.917 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.917    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.031 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.031    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.145 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.145    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.259 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.259    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.373 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.373    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.487 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.487    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.601 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.601    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.758 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    86.719    alum/temp_out0[6]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.048 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.048    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.598 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.598    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.712 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.712    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.826 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.826    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.940 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.940    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.054 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.054    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.168 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.168    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.282 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.282    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.396 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.396    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.553 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.989    89.541    alum/temp_out0[5]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.870 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.870    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.420 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.420    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.534 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.534    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.648 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.648    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.762 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.762    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.876 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.876    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.990 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.990    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.104 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.104    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.218 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.218    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.375 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.165    92.541    alum/temp_out0[4]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.870 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.870    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.403 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.403    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.520 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.520    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.637 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.637    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.754 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.754    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.871 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.871    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.988 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.988    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.105 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.105    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.222 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.222    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.379 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.435    alum/temp_out0[3]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.767 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.767    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.300 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.300    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.417 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.417    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.534 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.534    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.651 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.651    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.768 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.768    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.885 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.885    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.002 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.002    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.119 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.119    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.276 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.109    98.385    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.717 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.717    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.267 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.267    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.381 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.381    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.495 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.495    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.609 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.609    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.723 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.723    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.837 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.837    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.951 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.951    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.065 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.065    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.222 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.010   101.232    alum/temp_out0[1]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.561 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.561    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.094 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.094    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.211 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.211    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.328 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.328    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.445 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.445    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.562 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.562    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.679 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.679    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.796 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.796    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.913 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.913    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.070 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.457   103.527    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.332   103.859 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.466    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124   104.590 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.081    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124   105.205 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.296   106.501    sm/M_alum_out[0]
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.150   106.651 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.436   107.087    sm/D_states_q[7]_i_11_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I2_O)        0.332   107.419 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.768   108.187    sm/D_states_d__0[7]
    SLICE_X35Y17         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X35Y17         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.187   116.139    
                         clock uncertainty           -0.035   116.104    
    SLICE_X35Y17         FDSE (Setup_fdse_C_D)       -0.067   116.037    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.037    
                         arrival time                        -108.187    
  -------------------------------------------------------------------
                         slack                                  7.850    

Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.616ns  (logic 59.963ns (58.434%)  route 42.653ns (41.566%))
  Logic Levels:           323  (CARRY4=288 LUT2=1 LUT3=24 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X35Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.692     7.285    sm/D_states_q[3]
    SLICE_X34Y11         LUT5 (Prop_lut5_I1_O)        0.124     7.409 r  sm/D_registers_q[7][31]_i_125/O
                         net (fo=2, routed)           0.967     8.377    sm/D_registers_q[7][31]_i_125_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.501 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.641     9.141    sm/ram_reg_i_61_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.265 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.922    11.187    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.311 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.787    12.098    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.150    12.248 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.806    13.054    sm/M_alum_a[31]
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.380 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.380    alum/S[0]
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.912 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.912    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.026 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.026    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.140 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.140    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.254 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.254    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.368    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.482    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.596    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.710 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.710    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.006    15.986    alum/temp_out0[31]
    SLICE_X60Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.830 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.947 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.947    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.064 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.064    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.181 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.181    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.298 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.415 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.415    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.532 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.532    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.649 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.649    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.806 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.873    18.679    alum/temp_out0[30]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.011 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.011    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.561 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.561    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.675 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.675    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.789 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.903 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.903    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.017 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.017    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.131 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.131    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.245 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.245    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.359 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.359    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.516 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.939    21.455    alum/temp_out0[29]
    SLICE_X59Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.240 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.240    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.354 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.354    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.468 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.468    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.582 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.582    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.696 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.696    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.810 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.810    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.924 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.038 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.195 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.389    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.718 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.718    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.251 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.368 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.227 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.773    27.000    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    28.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.461 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.461    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.575 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.177    30.023    alum/temp_out0[26]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.808 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.808    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.922 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.922    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.036 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.036    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.150 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.150    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.264 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.378 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.387    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.501    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.615    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.772 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.235    33.007    alum/temp_out0[25]
    SLICE_X57Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.792 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.792    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.906 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.906    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.020 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.020    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.134 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.248 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.248    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.362 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.371    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.485 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.599 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.599    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.756 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    35.827    alum/temp_out0[24]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.612 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.068 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.068    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.182 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    37.191    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.305 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.305    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.419 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.419    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.576 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.980    38.556    alum/temp_out0[23]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.945    41.347    alum/temp_out0[22]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    41.679 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.212 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.212    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.329 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.329    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.446 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.455    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.572 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.572    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.806 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.923 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.923    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    44.177    alum/temp_out0[21]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    44.509 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.059 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.059    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.173 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.173    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.287 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.287    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.401 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.638    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.752 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.752    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.866 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.023 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.255    47.278    alum/temp_out0[20]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.607 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.008 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.008    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.122 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.122    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.236 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.236    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.350 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.350    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.464 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.464    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.578 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.587    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.701 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.701    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.815 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.815    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.972 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.237    50.209    alum/temp_out0[19]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.538 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    50.538    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.918 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.035 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.035    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.152 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.152    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.269 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.269    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.386 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.386    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.503 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.503    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.620 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.629    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.746 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.903 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.166    53.069    alum/temp_out0[18]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.401 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.401    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.951 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.951    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.065 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.065    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.179 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.179    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.293 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.293    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.407 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.407    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.521 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.521    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.635 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.635    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.749 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.758    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.915 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.012    55.927    alum/temp_out0[17]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.256 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.806 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.806    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.920 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.920    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.034 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.034    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.148 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.148    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.262 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.262    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.376 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.376    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.490 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.490    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.604 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.613    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.770 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.838    alum/temp_out0[16]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    59.167 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.700 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.700    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.817 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.817    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.934 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.934    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.051 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.168 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.285 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.285    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.402 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.402    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.519 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.528    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.685 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.231    61.915    alum/temp_out0[15]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.703 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.817 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.817    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.931 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.931    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.045 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.045    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.159 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.159    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.273 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.273    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.387 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.387    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.501 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.501    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.658 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    64.583    alum/temp_out0[14]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.912 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.912    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.462 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.462    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.576 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.576    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.260 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.260    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.417 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    67.303    alum/temp_out0[13]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.632 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.632    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.182 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.182    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.296 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.296    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.410 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.410    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.524 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.638 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.638    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.752 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.752    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.866 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.866    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.987    70.124    alum/temp_out0[12]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.453 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.003 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.003    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.117 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.117    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.231 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.573    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.687 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.801 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.801    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.958 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.909    72.867    alum/temp_out0[11]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.196 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.196    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.746 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.746    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.860 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.701 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.025    75.726    alum/temp_out0[10]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.055 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.055    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.588 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.588    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.705 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.705    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.822 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.939 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.056 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.056    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.173 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.173    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.290 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.290    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.407 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.407    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.564 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.908    78.472    alum/temp_out0[9]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.392 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.509 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.509    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.626 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.626    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.743 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.743    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.860 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.860    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.977 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.977    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.094 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.251 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.989    81.240    alum/temp_out0[8]
    SLICE_X37Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.028 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.028    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.142 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.982 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.919    83.902    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.231 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.231    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.781 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.781    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.895    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.009 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.009    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.123 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.123    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.237 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.351 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.351    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.465 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.465    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.579 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.579    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.736 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    86.696    alum/temp_out0[6]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.025 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.025    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.575 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.575    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.689 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.689    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.803 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.803    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.917 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.917    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.031 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.031    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.145 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.145    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.259 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.259    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.373 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.373    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.530 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.989    89.519    alum/temp_out0[5]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.848 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.848    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.398 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.398    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.512 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.512    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.626 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.626    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.740 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.740    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.854 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.854    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.968 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.968    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.082 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.196 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.196    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.353 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.165    92.518    alum/temp_out0[4]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.847 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.380 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.380    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.497 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.497    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.614 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.731 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.731    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.848 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.848    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.965 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.965    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.082 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.082    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.199 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.199    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.356 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.412    alum/temp_out0[3]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.744 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.744    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.277 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.394 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.394    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.511 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.628 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.628    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.745 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.862 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.862    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.979 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.096 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.096    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.253 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.109    98.363    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.695 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.695    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.245 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.245    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.359 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.359    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.473 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.473    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.701 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.701    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.815 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.815    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.929 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.043 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.043    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.200 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.010   101.209    alum/temp_out0[1]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.538 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.071 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.071    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.188 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.188    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.422 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.422    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.539 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.539    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.656 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.656    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.890 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.890    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.047 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.457   103.505    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.332   103.837 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.443    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124   104.567 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.059    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124   105.183 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.977   106.160    sm/M_alum_out[0]
    SLICE_X39Y21         LUT6 (Prop_lut6_I4_O)        0.124   106.284 f  sm/D_states_q[1]_i_10/O
                         net (fo=1, routed)           0.409   106.692    sm/D_states_q[1]_i_10_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124   106.816 r  sm/D_states_q[1]_i_3/O
                         net (fo=2, routed)           0.813   107.629    sm/D_states_q[1]_i_3_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I1_O)        0.124   107.753 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.753    sm/D_states_d__0[1]
    SLICE_X44Y19         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.437   115.953    sm/clk_IBUF_BUFG
    SLICE_X44Y19         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.140    
                         clock uncertainty           -0.035   116.105    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.029   116.134    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.134    
                         arrival time                        -107.754    
  -------------------------------------------------------------------
                         slack                                  8.380    

Slack (MET) :             8.920ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.980ns  (logic 59.839ns (58.677%)  route 42.141ns (41.323%))
  Logic Levels:           322  (CARRY4=288 LUT2=1 LUT3=24 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X35Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.692     7.285    sm/D_states_q[3]
    SLICE_X34Y11         LUT5 (Prop_lut5_I1_O)        0.124     7.409 r  sm/D_registers_q[7][31]_i_125/O
                         net (fo=2, routed)           0.967     8.377    sm/D_registers_q[7][31]_i_125_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.501 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.641     9.141    sm/ram_reg_i_61_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.265 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.922    11.187    L_reg/M_sm_ra1[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.311 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.787    12.098    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.150    12.248 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.806    13.054    sm/M_alum_a[31]
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.380 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.380    alum/S[0]
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.912 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.912    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.026 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.026    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.140 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.140    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.254 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.254    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.368    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.482 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.482    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.596 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.596    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.710 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.710    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.006    15.986    alum/temp_out0[31]
    SLICE_X60Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.830 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.947 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.947    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.064 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.064    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.181 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.181    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.298 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.298    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.415 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.415    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.532 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.532    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.649 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.649    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.806 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.873    18.679    alum/temp_out0[30]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.011 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.011    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.561 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.561    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.675 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.675    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.789 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.903 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.903    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.017 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.017    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.131 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.131    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.245 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.245    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.359 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.359    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.516 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.939    21.455    alum/temp_out0[29]
    SLICE_X59Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.240 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.240    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.354 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.354    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.468 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.468    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.582 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.582    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.696 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.696    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.810 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.810    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.924 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.038 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.195 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.389    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.718 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.718    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.251 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.368 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.227 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.773    27.000    alum/temp_out0[27]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    28.347    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.461 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.461    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.575 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.177    30.023    alum/temp_out0[26]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.808 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.808    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.922 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.922    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.036 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.036    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.150 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.150    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.264 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.378 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.387    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.501    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.615    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.772 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.235    33.007    alum/temp_out0[25]
    SLICE_X57Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.792 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.792    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.906 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.906    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.020 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.020    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.134 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.248 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.248    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.362 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.371    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.485 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.599 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.599    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.756 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.071    35.827    alum/temp_out0[24]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.612 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.068 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.068    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.182 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    37.191    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.305 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.305    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.419 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.419    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.576 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.980    38.556    alum/temp_out0[23]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.945    41.347    alum/temp_out0[22]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    41.679 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.212 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.212    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.329 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.329    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.446 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.455    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.572 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.572    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.689 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.689    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.806 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.806    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.923 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.923    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.040 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.040    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.197 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.979    44.177    alum/temp_out0[21]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    44.509 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.059 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.059    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.173 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.173    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.287 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.287    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.401 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.410    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.524 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.524    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.638 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.638    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.752 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.752    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.866 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.023 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.255    47.278    alum/temp_out0[20]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.607 r  alum/D_registers_q[7][19]_i_58/O
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q[7][19]_i_58_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.008 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.008    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.122 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.122    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.236 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.236    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.350 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.350    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.464 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.464    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.578 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    48.587    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.701 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.701    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.815 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.815    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.972 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.237    50.209    alum/temp_out0[19]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.538 r  alum/D_registers_q[7][18]_i_62/O
                         net (fo=1, routed)           0.000    50.538    alum/D_registers_q[7][18]_i_62_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.918 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.918    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.035 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.035    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.152 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.152    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.269 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.269    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.386 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.386    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.503 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.503    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.620 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.629    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.746 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.903 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.166    53.069    alum/temp_out0[18]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.401 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.401    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.951 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.951    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.065 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.065    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.179 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.179    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.293 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.293    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.407 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.407    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.521 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.521    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.635 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.635    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.749 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.758    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.915 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.012    55.927    alum/temp_out0[17]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.256 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.806 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.806    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.920 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.920    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.034 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.034    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.148 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.148    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.262 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.262    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.376 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.376    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.490 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.490    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.604 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.613    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.770 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.838    alum/temp_out0[16]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    59.167 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.700 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.700    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.817 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.817    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.934 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.934    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.051 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.168 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.285 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.285    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.402 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.402    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.519 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.528    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.685 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.231    61.915    alum/temp_out0[15]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.703 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.817 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.817    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.931 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.931    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.045 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.045    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.159 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.159    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.273 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.273    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.387 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.387    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.501 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.501    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.658 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    64.583    alum/temp_out0[14]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.912 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.912    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.462 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.462    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.576 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.576    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.260 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.260    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.417 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    67.303    alum/temp_out0[13]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.632 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.632    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.182 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.182    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.296 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.296    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.410 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.410    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.524 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.638 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.638    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.752 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.752    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.866 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.866    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.980 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.980    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.137 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.987    70.124    alum/temp_out0[12]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.453 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.003 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.003    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.117 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.117    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.231 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.573    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.687 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.687    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.801 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.801    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.958 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.909    72.867    alum/temp_out0[11]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.196 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.196    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.746 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.746    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.860 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.701 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.025    75.726    alum/temp_out0[10]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    76.055 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.055    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.588 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.588    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.705 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.705    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.822 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.822    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.939 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.939    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.056 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.056    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.173 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.173    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.290 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.290    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.407 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.407    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.564 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.908    78.472    alum/temp_out0[9]
    SLICE_X38Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.392 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.509 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.509    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.626 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.626    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.743 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.743    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.860 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.860    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.977 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.977    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.094 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.251 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.989    81.240    alum/temp_out0[8]
    SLICE_X37Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    82.028 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.028    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.142 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.142    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.256 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.256    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.370 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.484 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.484    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.598 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.598    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.712 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.982 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.919    83.902    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    84.231 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.231    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.781 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.781    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.895 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.895    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.009 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.009    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.123 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.123    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.237 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.237    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.351 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.351    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.465 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.465    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.579 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.579    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.736 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    86.696    alum/temp_out0[6]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    87.025 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.025    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.575 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.575    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.689 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.689    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.803 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.803    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.917 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.917    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.031 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.031    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.145 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.145    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.259 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.259    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.373 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.373    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.530 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.989    89.519    alum/temp_out0[5]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    89.848 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.848    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.398 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.398    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.512 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.512    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.626 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.626    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.740 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.740    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.854 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.854    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.968 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.968    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.082 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.196 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.196    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.353 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.165    92.518    alum/temp_out0[4]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.847 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.847    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.380 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.380    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.497 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.497    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.614 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.614    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.731 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.731    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.848 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.848    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.965 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.965    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.082 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.082    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.199 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.199    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.356 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.056    95.412    alum/temp_out0[3]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.744 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.744    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.277 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.277    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.394 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.394    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.511 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.628 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.628    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.745 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.745    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.862 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.862    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.979 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.979    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.096 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.096    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.253 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.109    98.363    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.695 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.695    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.245 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.245    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.359 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.359    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.473 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.473    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.701 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.701    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.815 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.815    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.929 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.043 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.043    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.200 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.010   101.209    alum/temp_out0[1]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.538 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.538    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.071 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.071    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.188 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.188    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.422 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.422    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.539 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.539    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.656 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.656    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.890 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.890    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.047 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.457   103.505    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.332   103.837 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   104.443    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124   104.567 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.492   105.059    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124   105.183 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.569   105.752    sm/M_alum_out[0]
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124   105.876 f  sm/D_states_q[0]_i_4/O
                         net (fo=1, routed)           0.788   106.663    sm/D_states_q[0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I2_O)        0.124   106.787 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.330   107.118    sm/D_states_d__0[0]
    SLICE_X43Y18         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.437   115.953    sm/clk_IBUF_BUFG
    SLICE_X43Y18         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.187   116.140    
                         clock uncertainty           -0.035   116.105    
    SLICE_X43Y18         FDSE (Setup_fdse_C_D)       -0.067   116.038    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.038    
                         arrival time                        -107.118    
  -------------------------------------------------------------------
                         slack                                  8.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y5          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y5          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y5          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y5          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y5          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y5          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y5          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y5          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.873    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y12         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y12         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.517    
    SLICE_X30Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.873    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y12         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y12         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.517    
    SLICE_X30Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.873    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y12         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y12         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.517    
    SLICE_X30Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.873    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y12         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y12         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.517    
    SLICE_X30Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.872    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y5          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y5          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y5          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.872    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y5          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y5          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y5          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X41Y5    D_bramtest_8points_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y4    D_bramtest_8points_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y4    D_bramtest_8points_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y5    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y6    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y6    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y8    L_reg/D_registers_q_reg[0][12]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y12   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y12   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y12   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y12   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.655ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.185ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.704ns (15.917%)  route 3.719ns (84.083%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X44Y18         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         1.860     7.456    sm/D_states_q_reg[1]_rep_0
    SLICE_X36Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.580 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.185     8.765    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.889 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.675     9.563    fifo_reset_cond/AS[0]
    SLICE_X32Y15         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.439   115.955    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y15         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.142    
                         clock uncertainty           -0.035   116.107    
    SLICE_X32Y15         FDPE (Recov_fdpe_C_PRE)     -0.359   115.748    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.748    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                106.185    

Slack (MET) :             106.185ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.704ns (15.917%)  route 3.719ns (84.083%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X44Y18         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         1.860     7.456    sm/D_states_q_reg[1]_rep_0
    SLICE_X36Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.580 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.185     8.765    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.889 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.675     9.563    fifo_reset_cond/AS[0]
    SLICE_X32Y15         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.439   115.955    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y15         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.142    
                         clock uncertainty           -0.035   116.107    
    SLICE_X32Y15         FDPE (Recov_fdpe_C_PRE)     -0.359   115.748    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.748    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                106.185    

Slack (MET) :             106.264ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.704ns (16.214%)  route 3.638ns (83.786%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X44Y18         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         1.860     7.456    sm/D_states_q_reg[1]_rep_0
    SLICE_X36Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.580 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.185     8.765    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.889 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.594     9.482    fifo_reset_cond/AS[0]
    SLICE_X32Y17         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.437   115.953    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y17         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.140    
                         clock uncertainty           -0.035   116.105    
    SLICE_X32Y17         FDPE (Recov_fdpe_C_PRE)     -0.359   115.746    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.746    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                106.264    

Slack (MET) :             106.264ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.704ns (16.214%)  route 3.638ns (83.786%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X44Y18         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         1.860     7.456    sm/D_states_q_reg[1]_rep_0
    SLICE_X36Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.580 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.185     8.765    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.889 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.594     9.482    fifo_reset_cond/AS[0]
    SLICE_X32Y17         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.437   115.953    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y17         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.140    
                         clock uncertainty           -0.035   116.105    
    SLICE_X32Y17         FDPE (Recov_fdpe_C_PRE)     -0.359   115.746    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.746    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                106.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.608%)  route 0.637ns (77.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.440     2.081    sm/D_states_q[6]
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.045     2.126 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.197     2.322    fifo_reset_cond/AS[0]
    SLICE_X32Y17         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y17         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.763    
    SLICE_X32Y17         FDPE (Remov_fdpe_C_PRE)     -0.095     1.668    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.608%)  route 0.637ns (77.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.440     2.081    sm/D_states_q[6]
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.045     2.126 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.197     2.322    fifo_reset_cond/AS[0]
    SLICE_X32Y17         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y17         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.763    
    SLICE_X32Y17         FDPE (Remov_fdpe_C_PRE)     -0.095     1.668    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.240%)  route 0.690ns (78.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.440     2.081    sm/D_states_q[6]
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.045     2.126 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     2.375    fifo_reset_cond/AS[0]
    SLICE_X32Y15         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y15         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X32Y15         FDPE (Remov_fdpe_C_PRE)     -0.095     1.670    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.240%)  route 0.690ns (78.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.440     2.081    sm/D_states_q[6]
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.045     2.126 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     2.375    fifo_reset_cond/AS[0]
    SLICE_X32Y15         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y15         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X32Y15         FDPE (Remov_fdpe_C_PRE)     -0.095     1.670    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.706    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.868ns  (logic 11.788ns (31.975%)  route 25.079ns (68.025%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.759     7.436    L_reg/M_sm_timer[13]
    SLICE_X44Y2          LUT2 (Prop_lut2_I1_O)        0.152     7.588 f  L_reg/L_48f13144_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.888     8.476    L_reg/L_48f13144_remainder0_carry_i_23__1_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.326     8.802 f  L_reg/L_48f13144_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.819     9.621    L_reg/L_48f13144_remainder0_carry_i_12__1_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.152     9.773 f  L_reg/L_48f13144_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.455    L_reg/L_48f13144_remainder0_carry_i_20__1_n_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I4_O)        0.360    10.815 r  L_reg/L_48f13144_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    11.633    L_reg/L_48f13144_remainder0_carry_i_10__1_n_0
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.326    11.959 r  L_reg/L_48f13144_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.959    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.491 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.491    timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.825 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.855    13.680    L_reg/L_48f13144_remainder0_3[5]
    SLICE_X41Y2          LUT3 (Prop_lut3_I2_O)        0.303    13.983 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.620    14.603    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.727 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.798    15.525    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I3_O)        0.152    15.677 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.046    16.723    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.352    17.075 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.942    18.017    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.354    18.371 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.824    19.195    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.521 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.340    19.861    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.368 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.368    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.482    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.795 f  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.837    21.633    L_reg/L_48f13144_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y3          LUT5 (Prop_lut5_I0_O)        0.306    21.939 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    22.575    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.699 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.006    23.705    L_reg/i__carry_i_14__1_0
    SLICE_X36Y1          LUT3 (Prop_lut3_I0_O)        0.124    23.829 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.508    L_reg/i__carry_i_25__3_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.632 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.950    25.582    L_reg/i__carry_i_20__3_n_0
    SLICE_X36Y0          LUT6 (Prop_lut6_I2_O)        0.124    25.706 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.584    26.290    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I1_O)        0.153    26.443 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    26.981    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.327    27.308 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.308    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.841 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.841    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.958 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.958    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.273 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    28.895    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.202 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    29.774    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I1_O)        0.124    29.898 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.021    30.919    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.124    31.043 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    31.851    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124    31.975 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.328    33.303    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y4          LUT4 (Prop_lut4_I0_O)        0.124    33.427 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.107    38.534    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.089 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.089    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.761ns  (logic 12.018ns (32.691%)  route 24.744ns (67.309%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.759     7.436    L_reg/M_sm_timer[13]
    SLICE_X44Y2          LUT2 (Prop_lut2_I1_O)        0.152     7.588 f  L_reg/L_48f13144_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.888     8.476    L_reg/L_48f13144_remainder0_carry_i_23__1_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.326     8.802 f  L_reg/L_48f13144_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.819     9.621    L_reg/L_48f13144_remainder0_carry_i_12__1_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.152     9.773 f  L_reg/L_48f13144_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.455    L_reg/L_48f13144_remainder0_carry_i_20__1_n_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I4_O)        0.360    10.815 r  L_reg/L_48f13144_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    11.633    L_reg/L_48f13144_remainder0_carry_i_10__1_n_0
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.326    11.959 r  L_reg/L_48f13144_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.959    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.491 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.491    timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.825 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.855    13.680    L_reg/L_48f13144_remainder0_3[5]
    SLICE_X41Y2          LUT3 (Prop_lut3_I2_O)        0.303    13.983 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.620    14.603    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.727 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.798    15.525    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I3_O)        0.152    15.677 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.046    16.723    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.352    17.075 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.942    18.017    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.354    18.371 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.824    19.195    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.521 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.340    19.861    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.368 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.368    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.482    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.795 f  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.837    21.633    L_reg/L_48f13144_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y3          LUT5 (Prop_lut5_I0_O)        0.306    21.939 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    22.575    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.699 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.006    23.705    L_reg/i__carry_i_14__1_0
    SLICE_X36Y1          LUT3 (Prop_lut3_I0_O)        0.124    23.829 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.508    L_reg/i__carry_i_25__3_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.632 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.950    25.582    L_reg/i__carry_i_20__3_n_0
    SLICE_X36Y0          LUT6 (Prop_lut6_I2_O)        0.124    25.706 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.584    26.290    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I1_O)        0.153    26.443 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    26.981    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.327    27.308 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.308    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.841 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.841    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.958 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.958    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.273 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    28.895    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.202 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    29.774    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I1_O)        0.124    29.898 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.021    30.919    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.124    31.043 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    31.851    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124    31.975 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.151    33.126    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y4          LUT4 (Prop_lut4_I1_O)        0.146    33.272 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.948    38.220    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    41.983 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.983    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.627ns  (logic 12.034ns (32.855%)  route 24.593ns (67.145%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.759     7.436    L_reg/M_sm_timer[13]
    SLICE_X44Y2          LUT2 (Prop_lut2_I1_O)        0.152     7.588 f  L_reg/L_48f13144_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.888     8.476    L_reg/L_48f13144_remainder0_carry_i_23__1_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.326     8.802 f  L_reg/L_48f13144_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.819     9.621    L_reg/L_48f13144_remainder0_carry_i_12__1_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.152     9.773 f  L_reg/L_48f13144_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.455    L_reg/L_48f13144_remainder0_carry_i_20__1_n_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I4_O)        0.360    10.815 r  L_reg/L_48f13144_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    11.633    L_reg/L_48f13144_remainder0_carry_i_10__1_n_0
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.326    11.959 r  L_reg/L_48f13144_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.959    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.491 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.491    timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.825 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.855    13.680    L_reg/L_48f13144_remainder0_3[5]
    SLICE_X41Y2          LUT3 (Prop_lut3_I2_O)        0.303    13.983 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.620    14.603    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.727 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.798    15.525    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I3_O)        0.152    15.677 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.046    16.723    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.352    17.075 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.942    18.017    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.354    18.371 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.824    19.195    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.521 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.340    19.861    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.368 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.368    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.482    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.795 f  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.837    21.633    L_reg/L_48f13144_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y3          LUT5 (Prop_lut5_I0_O)        0.306    21.939 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    22.575    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.699 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.006    23.705    L_reg/i__carry_i_14__1_0
    SLICE_X36Y1          LUT3 (Prop_lut3_I0_O)        0.124    23.829 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.508    L_reg/i__carry_i_25__3_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.632 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.950    25.582    L_reg/i__carry_i_20__3_n_0
    SLICE_X36Y0          LUT6 (Prop_lut6_I2_O)        0.124    25.706 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.584    26.290    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I1_O)        0.153    26.443 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    26.981    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.327    27.308 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.308    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.841 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.841    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.958 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.958    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.273 f  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    28.895    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.202 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    29.774    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I1_O)        0.124    29.898 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.021    30.919    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.124    31.043 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    31.851    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124    31.975 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.143    33.118    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y4          LUT4 (Prop_lut4_I0_O)        0.152    33.270 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.805    38.075    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.848 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.848    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.488ns  (logic 11.833ns (32.429%)  route 24.655ns (67.571%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          2.447     8.117    L_reg/M_sm_pac[4]
    SLICE_X60Y5          LUT5 (Prop_lut5_I3_O)        0.124     8.241 r  L_reg/L_48f13144_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.992     9.233    L_reg/L_48f13144_remainder0_carry__1_i_8_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.357 f  L_reg/L_48f13144_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.627     9.984    L_reg/L_48f13144_remainder0_carry__1_i_7_n_0
    SLICE_X58Y4          LUT3 (Prop_lut3_I2_O)        0.118    10.102 f  L_reg/L_48f13144_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.851    10.953    L_reg/L_48f13144_remainder0_carry_i_20_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.326    11.279 r  L_reg/L_48f13144_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.812    12.092    L_reg/L_48f13144_remainder0_carry_i_10_n_0
    SLICE_X61Y3          LUT4 (Prop_lut4_I1_O)        0.124    12.216 r  L_reg/L_48f13144_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.216    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.796 r  aseg_driver/decimal_renderer/L_48f13144_remainder0_carry/O[2]
                         net (fo=1, routed)           0.644    13.439    L_reg/L_48f13144_remainder0[2]
    SLICE_X59Y4          LUT4 (Prop_lut4_I1_O)        0.328    13.767 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.446    15.214    L_reg/i__carry_i_13__0_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.326    15.540 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.566    16.106    L_reg/i__carry__1_i_15_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I3_O)        0.150    16.256 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.033    17.289    L_reg/i__carry__1_i_9_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.354    17.643 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.848    18.491    L_reg/i__carry_i_19_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I0_O)        0.354    18.845 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.008    19.853    L_reg/i__carry_i_11_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.332    20.185 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    20.657    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.177 r  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.177    aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.294 r  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.617 f  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.788    22.405    L_reg/L_48f13144_remainder0_inferred__1/i__carry__2[1]
    SLICE_X58Y3          LUT5 (Prop_lut5_I4_O)        0.306    22.711 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.158    22.869    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X58Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.993 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.118    24.111    L_reg/i__carry_i_14_0
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.152    24.263 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    24.718    L_reg/i__carry_i_25_n_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.326    25.044 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.655    25.700    L_reg/i__carry_i_20_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.824 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.758    26.581    L_reg/i__carry_i_13_n_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I1_O)        0.150    26.731 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.660    27.391    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X59Y0          LUT5 (Prop_lut5_I0_O)        0.348    27.739 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.739    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.289 r  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.289    aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.403    aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.716 f  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    29.578    aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.306    29.884 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.430    30.314    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.438 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.195    31.633    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.757 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.435    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I3_O)        0.124    32.559 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.816    33.375    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I2_O)        0.152    33.527 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.335    37.862    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.639 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.639    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.367ns  (logic 11.777ns (32.384%)  route 24.590ns (67.616%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.759     7.436    L_reg/M_sm_timer[13]
    SLICE_X44Y2          LUT2 (Prop_lut2_I1_O)        0.152     7.588 f  L_reg/L_48f13144_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.888     8.476    L_reg/L_48f13144_remainder0_carry_i_23__1_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.326     8.802 f  L_reg/L_48f13144_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.819     9.621    L_reg/L_48f13144_remainder0_carry_i_12__1_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.152     9.773 f  L_reg/L_48f13144_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.455    L_reg/L_48f13144_remainder0_carry_i_20__1_n_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I4_O)        0.360    10.815 r  L_reg/L_48f13144_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    11.633    L_reg/L_48f13144_remainder0_carry_i_10__1_n_0
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.326    11.959 r  L_reg/L_48f13144_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.959    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.491 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.491    timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.825 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.855    13.680    L_reg/L_48f13144_remainder0_3[5]
    SLICE_X41Y2          LUT3 (Prop_lut3_I2_O)        0.303    13.983 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.620    14.603    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.727 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.798    15.525    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I3_O)        0.152    15.677 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.046    16.723    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.352    17.075 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.942    18.017    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.354    18.371 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.824    19.195    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.521 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.340    19.861    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.368 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.368    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.482    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.795 f  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.837    21.633    L_reg/L_48f13144_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y3          LUT5 (Prop_lut5_I0_O)        0.306    21.939 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    22.575    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.699 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.006    23.705    L_reg/i__carry_i_14__1_0
    SLICE_X36Y1          LUT3 (Prop_lut3_I0_O)        0.124    23.829 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.508    L_reg/i__carry_i_25__3_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.632 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.950    25.582    L_reg/i__carry_i_20__3_n_0
    SLICE_X36Y0          LUT6 (Prop_lut6_I2_O)        0.124    25.706 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.584    26.290    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I1_O)        0.153    26.443 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    26.981    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.327    27.308 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.308    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.841 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.841    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.958 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.958    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.273 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    28.895    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.202 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    29.774    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I1_O)        0.124    29.898 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.021    30.919    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.124    31.043 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    31.851    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124    31.975 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.143    33.118    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y4          LUT4 (Prop_lut4_I1_O)        0.124    33.242 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.803    38.045    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.589 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.589    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.176ns  (logic 11.784ns (32.573%)  route 24.392ns (67.427%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.759     7.436    L_reg/M_sm_timer[13]
    SLICE_X44Y2          LUT2 (Prop_lut2_I1_O)        0.152     7.588 f  L_reg/L_48f13144_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.888     8.476    L_reg/L_48f13144_remainder0_carry_i_23__1_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.326     8.802 f  L_reg/L_48f13144_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.819     9.621    L_reg/L_48f13144_remainder0_carry_i_12__1_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.152     9.773 f  L_reg/L_48f13144_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.455    L_reg/L_48f13144_remainder0_carry_i_20__1_n_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I4_O)        0.360    10.815 r  L_reg/L_48f13144_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    11.633    L_reg/L_48f13144_remainder0_carry_i_10__1_n_0
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.326    11.959 r  L_reg/L_48f13144_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.959    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.491 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.491    timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.825 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.855    13.680    L_reg/L_48f13144_remainder0_3[5]
    SLICE_X41Y2          LUT3 (Prop_lut3_I2_O)        0.303    13.983 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.620    14.603    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.727 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.798    15.525    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I3_O)        0.152    15.677 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.046    16.723    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.352    17.075 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.942    18.017    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.354    18.371 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.824    19.195    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.521 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.340    19.861    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.368 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.368    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.482    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.795 f  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.837    21.633    L_reg/L_48f13144_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y3          LUT5 (Prop_lut5_I0_O)        0.306    21.939 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    22.575    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.699 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.006    23.705    L_reg/i__carry_i_14__1_0
    SLICE_X36Y1          LUT3 (Prop_lut3_I0_O)        0.124    23.829 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.508    L_reg/i__carry_i_25__3_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.632 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.950    25.582    L_reg/i__carry_i_20__3_n_0
    SLICE_X36Y0          LUT6 (Prop_lut6_I2_O)        0.124    25.706 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.584    26.290    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I1_O)        0.153    26.443 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    26.981    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.327    27.308 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.308    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.841 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.841    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.958 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.958    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.273 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    28.895    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.202 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    29.774    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I1_O)        0.124    29.898 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.021    30.919    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.124    31.043 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    31.851    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124    31.975 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.151    33.126    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y4          LUT4 (Prop_lut4_I0_O)        0.124    33.250 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.597    37.847    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.397 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.397    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.944ns  (logic 12.016ns (33.431%)  route 23.928ns (66.569%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.759     7.436    L_reg/M_sm_timer[13]
    SLICE_X44Y2          LUT2 (Prop_lut2_I1_O)        0.152     7.588 f  L_reg/L_48f13144_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.888     8.476    L_reg/L_48f13144_remainder0_carry_i_23__1_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.326     8.802 f  L_reg/L_48f13144_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.819     9.621    L_reg/L_48f13144_remainder0_carry_i_12__1_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.152     9.773 f  L_reg/L_48f13144_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.455    L_reg/L_48f13144_remainder0_carry_i_20__1_n_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I4_O)        0.360    10.815 r  L_reg/L_48f13144_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    11.633    L_reg/L_48f13144_remainder0_carry_i_10__1_n_0
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.326    11.959 r  L_reg/L_48f13144_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.959    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.491 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.491    timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.825 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.855    13.680    L_reg/L_48f13144_remainder0_3[5]
    SLICE_X41Y2          LUT3 (Prop_lut3_I2_O)        0.303    13.983 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.620    14.603    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.727 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.798    15.525    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I3_O)        0.152    15.677 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.046    16.723    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.352    17.075 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.942    18.017    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.354    18.371 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.824    19.195    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.521 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.340    19.861    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.368 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.368    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.482    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.795 f  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.837    21.633    L_reg/L_48f13144_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y3          LUT5 (Prop_lut5_I0_O)        0.306    21.939 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    22.575    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.699 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.006    23.705    L_reg/i__carry_i_14__1_0
    SLICE_X36Y1          LUT3 (Prop_lut3_I0_O)        0.124    23.829 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.508    L_reg/i__carry_i_25__3_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I0_O)        0.124    24.632 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.950    25.582    L_reg/i__carry_i_20__3_n_0
    SLICE_X36Y0          LUT6 (Prop_lut6_I2_O)        0.124    25.706 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.584    26.290    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I1_O)        0.153    26.443 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    26.981    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.327    27.308 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.308    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.841 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.841    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.958 r  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.958    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.273 f  timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    28.895    timerseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.202 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    29.774    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I1_O)        0.124    29.898 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.021    30.919    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.124    31.043 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    31.851    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124    31.975 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.328    33.303    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y4          LUT4 (Prop_lut4_I0_O)        0.153    33.456 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.956    37.411    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    41.166 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.166    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.806ns  (logic 11.600ns (32.398%)  route 24.206ns (67.602%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=6 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          2.447     8.117    L_reg/M_sm_pac[4]
    SLICE_X60Y5          LUT5 (Prop_lut5_I3_O)        0.124     8.241 r  L_reg/L_48f13144_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.992     9.233    L_reg/L_48f13144_remainder0_carry__1_i_8_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.357 f  L_reg/L_48f13144_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.627     9.984    L_reg/L_48f13144_remainder0_carry__1_i_7_n_0
    SLICE_X58Y4          LUT3 (Prop_lut3_I2_O)        0.118    10.102 f  L_reg/L_48f13144_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.851    10.953    L_reg/L_48f13144_remainder0_carry_i_20_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.326    11.279 r  L_reg/L_48f13144_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.812    12.092    L_reg/L_48f13144_remainder0_carry_i_10_n_0
    SLICE_X61Y3          LUT4 (Prop_lut4_I1_O)        0.124    12.216 r  L_reg/L_48f13144_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.216    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.796 r  aseg_driver/decimal_renderer/L_48f13144_remainder0_carry/O[2]
                         net (fo=1, routed)           0.644    13.439    L_reg/L_48f13144_remainder0[2]
    SLICE_X59Y4          LUT4 (Prop_lut4_I1_O)        0.328    13.767 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.446    15.214    L_reg/i__carry_i_13__0_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.326    15.540 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.566    16.106    L_reg/i__carry__1_i_15_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I3_O)        0.150    16.256 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.033    17.289    L_reg/i__carry__1_i_9_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.354    17.643 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.848    18.491    L_reg/i__carry_i_19_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I0_O)        0.354    18.845 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.008    19.853    L_reg/i__carry_i_11_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.332    20.185 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    20.657    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.177 r  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.177    aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.294 r  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.617 f  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.788    22.405    L_reg/L_48f13144_remainder0_inferred__1/i__carry__2[1]
    SLICE_X58Y3          LUT5 (Prop_lut5_I4_O)        0.306    22.711 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.158    22.869    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X58Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.993 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.118    24.111    L_reg/i__carry_i_14_0
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.152    24.263 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    24.718    L_reg/i__carry_i_25_n_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.326    25.044 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.655    25.700    L_reg/i__carry_i_20_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.824 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.758    26.581    L_reg/i__carry_i_13_n_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I1_O)        0.150    26.731 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.660    27.391    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X59Y0          LUT5 (Prop_lut5_I0_O)        0.348    27.739 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.739    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.289 r  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.289    aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.403    aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.716 r  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    29.578    aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.306    29.884 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.430    30.314    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.438 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.195    31.633    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.757 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.685    32.442    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I4_O)        0.124    32.566 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.791    33.357    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.481 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.904    37.384    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.957 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.957    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.800ns  (logic 12.159ns (33.963%)  route 23.641ns (66.037%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=1 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          2.152     7.826    L_reg/M_sm_pbc[7]
    SLICE_X56Y5          LUT5 (Prop_lut5_I0_O)        0.152     7.978 r  L_reg/L_48f13144_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.837     8.815    L_reg/L_48f13144_remainder0_carry_i_27__0_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I5_O)        0.348     9.163 f  L_reg/L_48f13144_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.593    10.756    L_reg/L_48f13144_remainder0_carry_i_13__0_n_0
    SLICE_X56Y3          LUT3 (Prop_lut3_I1_O)        0.153    10.909 f  L_reg/L_48f13144_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.278    11.187    L_reg/L_48f13144_remainder0_carry_i_19__0_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I3_O)        0.323    11.510 r  L_reg/L_48f13144_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.818    12.328    L_reg/L_48f13144_remainder0_carry_i_10__0_n_0
    SLICE_X55Y3          LUT2 (Prop_lut2_I1_O)        0.328    12.656 r  L_reg/L_48f13144_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    12.656    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.203 r  bseg_driver/decimal_renderer/L_48f13144_remainder0_carry/O[2]
                         net (fo=1, routed)           0.815    14.018    L_reg/L_48f13144_remainder0_1[2]
    SLICE_X53Y5          LUT4 (Prop_lut4_I1_O)        0.328    14.346 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.306    15.651    L_reg/i__carry_i_13__2_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.326    15.977 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.566    16.544    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X51Y4          LUT5 (Prop_lut5_I3_O)        0.118    16.662 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.987    17.649    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X53Y3          LUT5 (Prop_lut5_I4_O)        0.354    18.003 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.948    18.951    L_reg/i__carry_i_19__1_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.354    19.305 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.835    20.140    L_reg/i__carry_i_11__1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I1_O)        0.326    20.466 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.528    20.994    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.514 r  bseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.514    bseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.631 r  bseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.631    bseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.946 r  bseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.829    22.775    L_reg/L_48f13144_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.307    23.082 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    23.231    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.355 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.147    24.503    bseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0_0
    SLICE_X49Y0          LUT2 (Prop_lut2_I0_O)        0.149    24.652 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.857    25.509    L_reg/i__carry_i_13__1_0
    SLICE_X50Y1          LUT5 (Prop_lut5_I1_O)        0.354    25.863 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.809    26.671    L_reg/i__carry_i_18__1_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I5_O)        0.328    26.999 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.460    27.459    L_reg/i__carry_i_13__1_n_0
    SLICE_X50Y0          LUT3 (Prop_lut3_I1_O)        0.117    27.576 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.459    28.035    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X48Y0          LUT5 (Prop_lut5_I0_O)        0.348    28.383 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.383    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.933 r  bseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.933    bseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.047 r  bseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.047    bseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.161 r  bseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.161    bseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.383 r  bseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.682    30.065    bseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.364 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.571    30.935    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.059 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.834    31.893    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.017 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.655    32.672    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.796 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.985    33.782    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.124    33.906 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.540    37.446    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.956 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.956    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.798ns  (logic 11.595ns (32.390%)  route 24.203ns (67.610%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          2.447     8.117    L_reg/M_sm_pac[4]
    SLICE_X60Y5          LUT5 (Prop_lut5_I3_O)        0.124     8.241 r  L_reg/L_48f13144_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.992     9.233    L_reg/L_48f13144_remainder0_carry__1_i_8_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.357 f  L_reg/L_48f13144_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.627     9.984    L_reg/L_48f13144_remainder0_carry__1_i_7_n_0
    SLICE_X58Y4          LUT3 (Prop_lut3_I2_O)        0.118    10.102 f  L_reg/L_48f13144_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.851    10.953    L_reg/L_48f13144_remainder0_carry_i_20_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.326    11.279 r  L_reg/L_48f13144_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.812    12.092    L_reg/L_48f13144_remainder0_carry_i_10_n_0
    SLICE_X61Y3          LUT4 (Prop_lut4_I1_O)        0.124    12.216 r  L_reg/L_48f13144_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.216    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.796 r  aseg_driver/decimal_renderer/L_48f13144_remainder0_carry/O[2]
                         net (fo=1, routed)           0.644    13.439    L_reg/L_48f13144_remainder0[2]
    SLICE_X59Y4          LUT4 (Prop_lut4_I1_O)        0.328    13.767 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.446    15.214    L_reg/i__carry_i_13__0_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.326    15.540 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.566    16.106    L_reg/i__carry__1_i_15_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I3_O)        0.150    16.256 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.033    17.289    L_reg/i__carry__1_i_9_n_0
    SLICE_X63Y2          LUT5 (Prop_lut5_I4_O)        0.354    17.643 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.848    18.491    L_reg/i__carry_i_19_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I0_O)        0.354    18.845 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.008    19.853    L_reg/i__carry_i_11_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.332    20.185 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    20.657    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.177 r  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.177    aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.294 r  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.294    aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.617 f  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.788    22.405    L_reg/L_48f13144_remainder0_inferred__1/i__carry__2[1]
    SLICE_X58Y3          LUT5 (Prop_lut5_I4_O)        0.306    22.711 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.158    22.869    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X58Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.993 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.118    24.111    L_reg/i__carry_i_14_0
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.152    24.263 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    24.718    L_reg/i__carry_i_25_n_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.326    25.044 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.655    25.700    L_reg/i__carry_i_20_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.824 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.758    26.581    L_reg/i__carry_i_13_n_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I1_O)        0.150    26.731 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.660    27.391    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X59Y0          LUT5 (Prop_lut5_I0_O)        0.348    27.739 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.739    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.289 r  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.289    aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.403 r  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.403    aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.716 f  aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    29.578    aseg_driver/decimal_renderer/L_48f13144_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y2          LUT6 (Prop_lut6_I0_O)        0.306    29.884 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.430    30.314    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.438 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.195    31.633    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.757 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.435    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I3_O)        0.124    32.559 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.816    33.375    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124    33.499 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.883    37.382    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.950 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.950    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.408ns (64.636%)  route 0.770ns (35.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.770     2.417    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.684 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.684    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.407ns (64.081%)  route 0.789ns (35.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.789     2.434    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.700 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.700    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.407ns (63.400%)  route 0.812ns (36.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.812     2.457    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.723 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.723    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.409ns (62.821%)  route 0.834ns (37.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.834     2.481    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.749 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.749    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.420ns (62.183%)  route 0.864ns (37.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.864     2.510    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.789 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.789    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.455ns (61.257%)  route 0.920ns (38.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.920     2.590    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.881 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.881    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.432ns (60.155%)  route 0.948ns (39.845%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.164     1.703 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.254     1.957    aseg_driver/ctr/S[0]
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     2.002 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.694     2.696    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.919 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.919    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.509ns (59.127%)  route 1.043ns (40.873%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.254     1.957    aseg_driver/ctr/S[0]
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.048     2.005 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.789     2.794    aseg_OBUF[11]
    P1                   OBUF (Prop_obuf_I_O)         1.297     4.090 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.090    aseg[11]
    P1                                                                r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.454ns (56.141%)  route 1.136ns (43.859%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.566     1.510    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.423     2.097    bseg_driver/ctr/S[0]
    SLICE_X61Y6          LUT2 (Prop_lut2_I1_O)        0.045     2.142 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.713     2.855    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     4.099 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.099    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.456ns (56.120%)  route 1.139ns (43.880%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.566     1.510    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.425     2.099    bseg_driver/ctr/S[0]
    SLICE_X61Y6          LUT2 (Prop_lut2_I0_O)        0.045     2.144 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.714     2.857    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.105 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.105    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.809ns  (logic 1.643ns (28.279%)  route 4.167ns (71.721%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.179     4.698    reset_cond/butt_reset_IBUF
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.822 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.987     5.809    reset_cond/M_reset_cond_in
    SLICE_X59Y3          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y3          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.809ns  (logic 1.643ns (28.279%)  route 4.167ns (71.721%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.179     4.698    reset_cond/butt_reset_IBUF
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.822 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.987     5.809    reset_cond/M_reset_cond_in
    SLICE_X59Y3          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y3          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.696ns  (logic 1.643ns (28.843%)  route 4.053ns (71.157%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.179     4.698    reset_cond/butt_reset_IBUF
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.822 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.874     5.696    reset_cond/M_reset_cond_in
    SLICE_X51Y10         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y10         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.425ns  (logic 1.643ns (30.282%)  route 3.782ns (69.718%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.179     4.698    reset_cond/butt_reset_IBUF
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.822 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.603     5.425    reset_cond/M_reset_cond_in
    SLICE_X55Y7          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.451     4.856    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y7          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 1.474ns (31.656%)  route 3.182ns (68.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           3.182     4.656    butt_cond/sync/D[0]
    SLICE_X40Y28         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.435     4.840    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1623873897[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.169ns  (logic 1.653ns (39.649%)  route 2.516ns (60.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.516     4.045    forLoop_idx_0_1623873897[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X45Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.169 r  forLoop_idx_0_1623873897[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.169    forLoop_idx_0_1623873897[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X45Y28         FDRE                                         r  forLoop_idx_0_1623873897[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.436     4.841    forLoop_idx_0_1623873897[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  forLoop_idx_0_1623873897[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_216904738[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.164ns  (logic 1.639ns (39.346%)  route 2.526ns (60.654%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.526     4.040    forLoop_idx_0_216904738[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.164 r  forLoop_idx_0_216904738[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.164    forLoop_idx_0_216904738[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X41Y28         FDRE                                         r  forLoop_idx_0_216904738[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.435     4.840    forLoop_idx_0_216904738[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  forLoop_idx_0_216904738[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1623873897[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 1.624ns (40.642%)  route 2.372ns (59.358%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.372     3.872    forLoop_idx_0_1623873897[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.996 r  forLoop_idx_0_1623873897[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.996    forLoop_idx_0_1623873897[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_1623873897[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.430     4.835    forLoop_idx_0_1623873897[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_1623873897[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1623873897[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.994ns  (logic 1.658ns (41.522%)  route 2.336ns (58.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.336     3.870    forLoop_idx_0_1623873897[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.994 r  forLoop_idx_0_1623873897[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.994    forLoop_idx_0_1623873897[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X41Y28         FDRE                                         r  forLoop_idx_0_1623873897[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.435     4.840    forLoop_idx_0_1623873897[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  forLoop_idx_0_1623873897[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_216904738[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.640ns (41.119%)  route 2.349ns (58.881%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.349     3.865    forLoop_idx_0_216904738[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.989 r  forLoop_idx_0_216904738[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.989    forLoop_idx_0_216904738[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_216904738[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.432     4.837    forLoop_idx_0_216904738[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_216904738[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.330ns (25.871%)  route 0.945ns (74.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.945     1.230    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.275 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.275    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y21         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.821     2.011    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1623873897[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.319ns (24.443%)  route 0.986ns (75.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.986     1.260    forLoop_idx_0_1623873897[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.305 r  forLoop_idx_0_1623873897[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.305    forLoop_idx_0_1623873897[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_1623873897[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.817     2.007    forLoop_idx_0_1623873897[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_1623873897[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1623873897[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.313ns (22.969%)  route 1.049ns (77.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.049     1.317    forLoop_idx_0_1623873897[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.362 r  forLoop_idx_0_1623873897[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.362    forLoop_idx_0_1623873897[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_1623873897[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.817     2.007    forLoop_idx_0_1623873897[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_1623873897[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_216904738[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.329ns (23.809%)  route 1.052ns (76.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.052     1.335    forLoop_idx_0_216904738[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.380 r  forLoop_idx_0_216904738[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.380    forLoop_idx_0_216904738[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_216904738[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.818     2.008    forLoop_idx_0_216904738[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_216904738[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1623873897[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.347ns (25.026%)  route 1.039ns (74.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.039     1.340    forLoop_idx_0_1623873897[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.385 r  forLoop_idx_0_1623873897[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.385    forLoop_idx_0_1623873897[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X41Y28         FDRE                                         r  forLoop_idx_0_1623873897[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.821     2.011    forLoop_idx_0_1623873897[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  forLoop_idx_0_1623873897[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1623873897[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.341ns (23.584%)  route 1.106ns (76.416%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.106     1.403    forLoop_idx_0_1623873897[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X45Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.448 r  forLoop_idx_0_1623873897[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.448    forLoop_idx_0_1623873897[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X45Y28         FDRE                                         r  forLoop_idx_0_1623873897[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.822     2.012    forLoop_idx_0_1623873897[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  forLoop_idx_0_1623873897[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_216904738[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.460ns  (logic 0.327ns (22.401%)  route 1.133ns (77.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.133     1.415    forLoop_idx_0_216904738[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.460 r  forLoop_idx_0_216904738[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.460    forLoop_idx_0_216904738[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X41Y28         FDRE                                         r  forLoop_idx_0_216904738[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.821     2.011    forLoop_idx_0_216904738[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  forLoop_idx_0_216904738[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.606ns  (logic 0.242ns (15.044%)  route 1.365ns (84.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.365     1.606    butt_cond/sync/D[0]
    SLICE_X40Y28         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.821     2.011    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.937ns  (logic 0.331ns (17.108%)  route 1.605ns (82.892%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.399     1.686    reset_cond/butt_reset_IBUF
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.206     1.937    reset_cond/M_reset_cond_in
    SLICE_X55Y7          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.836     2.026    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y7          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.058ns  (logic 0.331ns (16.096%)  route 1.727ns (83.904%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.399     1.686    reset_cond/butt_reset_IBUF
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.328     2.058    reset_cond/M_reset_cond_in
    SLICE_X51Y10         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y10         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





