-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ==============================================================

library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity mixer_duc_i_p2MHz_rom is 
    generic(
             dwidth     : integer := 8; 
             awidth     : integer := 8; 
             mem_size    : integer := 160
    ); 
    port (
          addr0      : in std_logic_vector(awidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(dwidth-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of mixer_duc_i_p2MHz_rom is 

signal addr0_tmp : std_logic_vector(awidth-1 downto 0); 
type mem_array is array (0 to mem_size-1) of std_logic_vector (dwidth-1 downto 0); 
signal mem : mem_array := (
    0 => "01000000", 1 => "00111101", 2 => "00110100", 3 => "00100110", 
    4 => "00010100", 5 => "00000000", 6 => "11101100", 7 => "11011010", 
    8 => "11001100", 9 => "11000011", 10 => "11000000", 11 => "11000011", 
    12 => "11001100", 13 => "11011010", 14 => "11101100", 15 => "00000000", 
    16 => "00010100", 17 => "00100110", 18 => "00110100", 19 => "00111101", 
    20 => "01000000", 21 => "00111101", 22 => "00110100", 23 => "00100110", 
    24 => "00010100", 25 => "00000000", 26 => "11101100", 27 => "11011010", 
    28 => "11001100", 29 => "11000011", 30 => "11000000", 31 => "11000011", 
    32 => "11001100", 33 => "11011010", 34 => "11101100", 35 => "00000000", 
    36 => "00010100", 37 => "00100110", 38 => "00110100", 39 => "00111101", 
    40 => "01000000", 41 => "00111101", 42 => "00110100", 43 => "00100110", 
    44 => "00010100", 45 => "00000000", 46 => "11101100", 47 => "11011010", 
    48 => "11001100", 49 => "11000011", 50 => "11000000", 51 => "11000011", 
    52 => "11001100", 53 => "11011010", 54 => "11101100", 55 => "00000000", 
    56 => "00010100", 57 => "00100110", 58 => "00110100", 59 => "00111101", 
    60 => "01000000", 61 => "00111101", 62 => "00110100", 63 => "00100110", 
    64 => "00010100", 65 => "00000000", 66 => "11101100", 67 => "11011010", 
    68 => "11001100", 69 => "11000011", 70 => "11000000", 71 => "11000011", 
    72 => "11001100", 73 => "11011010", 74 => "11101100", 75 => "00000000", 
    76 => "00010100", 77 => "00100110", 78 => "00110100", 79 => "00111101", 
    80 => "01000000", 81 => "00111101", 82 => "00110100", 83 => "00100110", 
    84 => "00010100", 85 => "00000000", 86 => "11101100", 87 => "11011010", 
    88 => "11001100", 89 => "11000011", 90 => "11000000", 91 => "11000011", 
    92 => "11001100", 93 => "11011010", 94 => "11101100", 95 => "00000000", 
    96 => "00010100", 97 => "00100110", 98 => "00110100", 99 => "00111101", 
    100 => "01000000", 101 => "00111101", 102 => "00110100", 103 => "00100110", 
    104 => "00010100", 105 => "00000000", 106 => "11101100", 107 => "11011010", 
    108 => "11001100", 109 => "11000011", 110 => "11000000", 111 => "11000011", 
    112 => "11001100", 113 => "11011010", 114 => "11101100", 115 => "00000000", 
    116 => "00010100", 117 => "00100110", 118 => "00110100", 119 => "00111101", 
    120 => "01000000", 121 => "00111101", 122 => "00110100", 123 => "00100110", 
    124 => "00010100", 125 => "00000000", 126 => "11101100", 127 => "11011010", 
    128 => "11001100", 129 => "11000011", 130 => "11000000", 131 => "11000011", 
    132 => "11001100", 133 => "11011010", 134 => "11101100", 135 => "00000000", 
    136 => "00010100", 137 => "00100110", 138 => "00110100", 139 => "00111101", 
    140 => "01000000", 141 => "00111101", 142 => "00110100", 143 => "00100110", 
    144 => "00010100", 145 => "00000000", 146 => "11101100", 147 => "11011010", 
    148 => "11001100", 149 => "11000011", 150 => "11000000", 151 => "11000011", 
    152 => "11001100", 153 => "11011010", 154 => "11101100", 155 => "00000000", 
    156 => "00010100", 157 => "00100110", 158 => "00110100", 159 => "00111101" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;


Library IEEE;
use IEEE.std_logic_1164.all;

entity mixer_duc_i_p2MHz is
    generic (
        DataWidth : INTEGER := 8;
        AddressRange : INTEGER := 160;
        AddressWidth : INTEGER := 8);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of mixer_duc_i_p2MHz is
    component mixer_duc_i_p2MHz_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    mixer_duc_i_p2MHz_rom_U :  component mixer_duc_i_p2MHz_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


