# Task 4 - FIR Digital Filter Design (CodTech Internship)

## ðŸŽ¯ Objective
Design and simulate a Finite Impulse Response (FIR) digital filter using Verilog.

## ðŸ§¾ Files Included
- `src/fir_filter.v`: FIR filter module (Verilog)
- `testbench/fir_tb.v`: Testbench to verify filter functionality
- `reports/simulation_output.pdf`: Simulation waveform/output
- `reports/performance_analysis.md`: FIR filter performance summary

## ðŸ›  Tools Used
- Verilog HDL
- ModelSim / Vivado / Icarus Verilog

## ðŸ‘¤ Author
PRAJWAL
