
;; Function foo (foo)

Spilling for insn 19.
Spilling for insn 40.

Reloads for insn # 19
Reload 0: reload_in (SI) = (reg:SI 0 ax [orig:66 i.1 ] [66])
	reload_out (SI) = (reg:SI 1 dx [orig:65 D.2138 ] [65])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (reg:SI 0 ax [orig:66 i.1 ] [66])
	reload_out_reg: (reg:SI 1 dx [orig:65 D.2138 ] [65])
	reload_reg_rtx: (reg:SI 1 dx [orig:65 D.2138 ] [65])

Reloads for insn # 40
Reload 0: reload_in (SI) = (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                                                        (const_int 8 [0x8])) [0 a+0 S4 A32])
	reload_out (SI) = (reg:SI 0 ax [orig:60 D.2143 ] [60])
	GENERAL_REGS, RELOAD_OTHER (opnum = 0)
	reload_in_reg: (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                                                        (const_int 8 [0x8])) [0 a+0 S4 A32])
	reload_out_reg: (reg:SI 0 ax [orig:60 D.2143 ] [60])
	reload_reg_rtx: (reg:SI 0 ax [orig:60 D.2143 ] [60])
;; Register dispositions:
58 in 0  59 in 0  60 in 0  61 in 0  62 in 0  63 in 0  
64 in 0  65 in 1  66 in 0  67 in 0  68 in 0  69 in 0  
70 in 0  71 in 0  72 in 0  73 in 0  

;; Hard regs used:  0 1 6 7 17

(note 2 0 3 NOTE_INSN_DELETED)

(note 3 2 6 0 NOTE_INSN_FUNCTION_BEG)

;; Start of basic block 1, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 6 3 8 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn 8 6 10 1 (set (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -12 [0xfffffff4])) [0 n+0 S4 A32])
        (const_int 10 [0xa])) 34 {*movsi_1} (nil)
    (nil))

(insn 10 8 80 1 (set (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -8 [0xfffffff8])) [0 i+0 S4 A32])
        (const_int 0 [0x0])) 34 {*movsi_1} (nil)
    (nil))

(note 80 10 12 1 NOTE_INSN_LOOP_BEG)

(jump_insn 12 80 13 1 (set (pc)
        (label_ref 28)) 380 {jump} (nil)
    (nil))
;; End of basic block 1, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 13 12 14)

;; Start of basic block 2, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 14 13 15 2 3 "" [1 uses])

(note 15 14 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 17 15 83 2 (set (reg:SI 0 ax [orig:67 i.0 ] [67])
        (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -8 [0xfffffff8])) [0 i+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 83 17 19 2 (set (reg:SI 1 dx [orig:65 D.2138 ] [65])
        (reg:SI 0 ax [orig:66 i.1 ] [66])) 34 {*movsi_1} (nil)
    (nil))

(insn 19 83 20 2 (parallel [
            (set (reg:SI 1 dx [orig:65 D.2138 ] [65])
                (plus:SI (reg:SI 1 dx [orig:65 D.2138 ] [65])
                    (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int 8 [0x8])) [0 a+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (nil))

(insn 20 19 21 2 (set (reg:SI 0 ax [orig:69 g ] [69])
        (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -4 [0xfffffffc])) [0 g+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 21 20 22 2 (parallel [
            (set (reg:SI 0 ax [orig:64 D.2139 ] [64])
                (mult:SI (reg:SI 0 ax [orig:69 g ] [69])
                    (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -8 [0xfffffff8])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) 182 {*mulsi3_1} (nil)
    (nil))

(insn 22 21 23 2 (set (reg:QI 0 ax [orig:63 D.2140 ] [63])
        (reg:QI 0 ax [orig:64 D.2139 ] [64])) 43 {*movqi_1} (nil)
    (nil))

(insn 23 22 25 2 (parallel [
            (set (reg:QI 0 ax [orig:62 D.2141 ] [62])
                (plus:QI (reg:QI 0 ax [orig:63 D.2140 ] [63])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 159 {*addqi_1_lea} (nil)
    (nil))

(insn 25 23 27 2 (set (mem:QI (reg:SI 1 dx [orig:65 D.2138 ] [65]) [0 S1 A8])
        (reg:QI 0 ax [orig:61 D.2142 ] [61])) 43 {*movqi_1} (nil)
    (nil))

(insn 27 25 28 2 (parallel [
            (set (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                        (const_int -8 [0xfffffff8])) [0 i+0 S4 A32])
                (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -8 [0xfffffff8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (nil))
;; End of basic block 2, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 3, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 28 27 29 3 2 "" [1 uses])

(note 29 28 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 31 29 32 3 (set (reg:SI 0 ax [orig:70 i ] [70])
        (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -8 [0xfffffff8])) [0 i+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 32 31 33 3 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:70 i ] [70])
            (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -12 [0xfffffff4])) [0 n+0 S4 A32]))) 2 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn 33 32 81 3 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 14)
            (pc))) 365 {*jcc_1} (nil)
    (nil))
;; End of basic block 3, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 81 33 35 3 NOTE_INSN_LOOP_END)

;; Start of basic block 4, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 35 81 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 37 35 38 4 (set (reg/f:SI 0 ax [orig:71 a ] [71])
        (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                (const_int 8 [0x8])) [0 a+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 38 37 84 4 (set (mem:QI (reg/f:SI 0 ax [orig:71 a ] [71]) [0 S1 A8])
        (const_int 3 [0x3])) 43 {*movqi_1} (nil)
    (nil))

(insn 84 38 40 4 (set (reg:SI 0 ax [orig:60 D.2143 ] [60])
        (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                (const_int 8 [0x8])) [0 a+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 40 84 41 4 (parallel [
            (set (reg:SI 0 ax [orig:60 D.2143 ] [60])
                (plus:SI (reg:SI 0 ax [orig:60 D.2143 ] [60])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (nil))

(insn 41 40 42 4 (set (reg:QI 0 ax [orig:59 D.2144 ] [59])
        (mem:QI (reg:SI 0 ax [orig:60 D.2143 ] [60]) [0 S1 A8])) 43 {*movqi_1} (nil)
    (nil))

(insn 42 41 43 4 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:QI 0 ax [orig:59 D.2144 ] [59])
            (const_int 0 [0x0]))) 6 {*cmpqi_ccno_1} (nil)
    (nil))

(jump_insn 43 42 45 4 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 53)
            (pc))) 365 {*jcc_1} (nil)
    (nil))
;; End of basic block 4, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 5, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 45 43 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 47 45 48 5 (set (reg:SI 0 ax [orig:72 a ] [72])
        (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                (const_int 8 [0x8])) [0 a+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 48 47 49 5 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 0 ax [orig:72 a ] [72])) 34 {*movsi_1} (nil)
    (nil))

(insn 49 48 50 5 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0xb7cfd71c>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 50 49 51 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41] <function_decl 0xb7c75c80 printf>) [0 S1 A8])
            (const_int 8 [0x8]))) 553 {*call_value_0} (nil)
    (nil)
    (nil))

(jump_insn 51 50 52 5 (set (pc)
        (label_ref 60)) 380 {jump} (nil)
    (nil))
;; End of basic block 5, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 52 51 53)

;; Start of basic block 6, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 53 52 54 6 5 "" [1 uses])

(note 54 53 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 56 54 57 6 (set (reg:SI 0 ax [orig:73 a ] [73])
        (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                (const_int 8 [0x8])) [0 a+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 57 56 58 6 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 0 ax [orig:73 a ] [73])) 34 {*movsi_1} (nil)
    (nil))

(insn 58 57 59 6 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC1") [flags 0x2] <string_cst 0xb7cae938>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 59 58 60 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41] <function_decl 0xb7c75c80 printf>) [0 S1 A8])
            (const_int 8 [0x8]))) 553 {*call_value_0} (nil)
    (nil)
    (nil))
;; End of basic block 6, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 7, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 60 59 61 7 7 "" [1 uses])

(note 61 60 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 63 61 67 7 (set (reg:SI 0 ax [orig:58 D.2145 ] [58])
        (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -8 [0xfffffff8])) [0 i+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(note 67 63 76 7 NOTE_INSN_FUNCTION_END)

(insn 76 67 82 7 (use (reg/i:SI 0 ax [ <result> ])) -1 (nil)
    (nil))
;; End of basic block 7, registers live:
 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 82 76 0 NOTE_INSN_DELETED)


;; Function main (main)

;; Register dispositions:
58 in 0  59 in 0  62 in 0  63 in 0  

;; Hard regs used:  0 6 7

(note 2 0 4 NOTE_INSN_DELETED)

(note 4 2 7 0 NOTE_INSN_FUNCTION_BEG)

;; Start of basic block 1, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 7 4 9 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn 9 7 10 1 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 40 [0x28])) 34 {*movsi_1} (nil)
    (nil))

(call_insn 10 9 13 1 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("malloc") [flags 0x41] <function_decl 0xb7c84a00 malloc>) [0 S1 A8])
            (const_int 4 [0x4]))) 553 {*call_value_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 13 10 15 1 (set (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -8 [0xfffffff8])) [0 A+0 S4 A32])
        (reg/f:SI 0 ax [orig:59 D.2174 ] [59])) 34 {*movsi_1} (nil)
    (nil))

(insn 15 13 16 1 (set (reg:SI 0 ax [orig:63 A ] [63])
        (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -8 [0xfffffff8])) [0 A+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 16 15 17 1 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 0 ax [orig:63 A ] [63])) 34 {*movsi_1} (nil)
    (nil))

(call_insn 17 16 19 1 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("foo") [flags 0x3] <function_decl 0xb7cf9680 foo>) [0 S1 A8])
            (const_int 4 [0x4]))) 553 {*call_value_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 19 17 20 1 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 0 ax [orig:58 D.2175 ] [58])) 34 {*movsi_1} (nil)
    (nil))

(insn 20 19 21 1 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC2") [flags 0x2] <string_cst 0xb7d02480>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 21 20 22 1 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41] <function_decl 0xb7c75c80 printf>) [0 S1 A8])
            (const_int 8 [0x8]))) 553 {*call_value_0} (nil)
    (nil)
    (nil))

(note 22 21 26 1 NOTE_INSN_FUNCTION_END)

(insn 26 22 31 1 (clobber (reg/i:SI 0 ax)) -1 (nil)
    (nil))

(insn 31 26 35 1 (use (reg/i:SI 0 ax)) -1 (nil)
    (nil))
;; End of basic block 1, registers live:
 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 35 31 0 NOTE_INSN_DELETED)

