module dc_motor (
input clk,
output wire in1,
output wire in2,
output wire in3,
output wire in4,
output wire ena,
output wire enb
);

reg [7:0] counter1 = 0;
reg [7:0] counter2 = 0;

always@(posedge clk) begin
	if (counter1 < 50000000 ) counter1<= counter1+1;
	else counter1 <= 0;
end



assign in1 = 0;
assign in2 = 1;
assign in3 = 1;
assign in4 = 0;
assign ena = (counter1 < 120) ? 1:0; 
assign enb = (counter1 < 70) ? 1:0;                              

endmodule 