
ILI93XX_EXAMPLE2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000088cc  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004088cc  004088cc  000108cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000884  20000000  004088d4  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000560  20000884  00409158  00018884  2**2
                  ALLOC
  4 .stack        00003004  20000de4  004096b8  00018884  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00018884  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000188ae  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000b645  00000000  00000000  00018909  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001bea  00000000  00000000  00023f4e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000074c0  00000000  00000000  00025b38  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000cb0  00000000  00000000  0002cff8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ba0  00000000  00000000  0002dca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013161  00000000  00000000  0002e848  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000cc3f  00000000  00000000  000419a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000590b7  00000000  00000000  0004e5e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00004314  00000000  00000000  000a76a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003de8 	.word	0x20003de8
  400004:	00402285 	.word	0x00402285
  400008:	0040234d 	.word	0x0040234d
  40000c:	0040234d 	.word	0x0040234d
  400010:	0040234d 	.word	0x0040234d
  400014:	0040234d 	.word	0x0040234d
  400018:	0040234d 	.word	0x0040234d
	...
  40002c:	0040234d 	.word	0x0040234d
  400030:	0040234d 	.word	0x0040234d
  400034:	00000000 	.word	0x00000000
  400038:	0040234d 	.word	0x0040234d
  40003c:	0040234d 	.word	0x0040234d
  400040:	0040234d 	.word	0x0040234d
  400044:	0040234d 	.word	0x0040234d
  400048:	0040234d 	.word	0x0040234d
  40004c:	0040234d 	.word	0x0040234d
  400050:	0040234d 	.word	0x0040234d
  400054:	0040234d 	.word	0x0040234d
  400058:	0040234d 	.word	0x0040234d
  40005c:	0040234d 	.word	0x0040234d
  400060:	0040234d 	.word	0x0040234d
  400064:	0040234d 	.word	0x0040234d
  400068:	00000000 	.word	0x00000000
  40006c:	00401bed 	.word	0x00401bed
  400070:	00401c05 	.word	0x00401c05
  400074:	00401c1d 	.word	0x00401c1d
  400078:	0040234d 	.word	0x0040234d
  40007c:	0040234d 	.word	0x0040234d
	...
  400088:	0040234d 	.word	0x0040234d
  40008c:	0040234d 	.word	0x0040234d
  400090:	0040234d 	.word	0x0040234d
  400094:	0040234d 	.word	0x0040234d
  400098:	0040234d 	.word	0x0040234d
  40009c:	00402bcd 	.word	0x00402bcd
  4000a0:	0040234d 	.word	0x0040234d
  4000a4:	0040234d 	.word	0x0040234d
  4000a8:	0040234d 	.word	0x0040234d
  4000ac:	0040234d 	.word	0x0040234d
  4000b0:	0040234d 	.word	0x0040234d
  4000b4:	0040234d 	.word	0x0040234d
  4000b8:	0040234d 	.word	0x0040234d
  4000bc:	0040234d 	.word	0x0040234d
  4000c0:	0040234d 	.word	0x0040234d
  4000c4:	0040234d 	.word	0x0040234d
  4000c8:	0040234d 	.word	0x0040234d

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000884 	.word	0x20000884
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004088d4 	.word	0x004088d4

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	004088d4 	.word	0x004088d4
  40011c:	20000888 	.word	0x20000888
  400120:	004088d4 	.word	0x004088d4
  400124:	00000000 	.word	0x00000000

00400128 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400128:	b480      	push	{r7}
  40012a:	b087      	sub	sp, #28
  40012c:	af00      	add	r7, sp, #0
  40012e:	60f8      	str	r0, [r7, #12]
  400130:	60b9      	str	r1, [r7, #8]
  400132:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400134:	68bb      	ldr	r3, [r7, #8]
  400136:	019b      	lsls	r3, r3, #6
  400138:	68fa      	ldr	r2, [r7, #12]
  40013a:	4413      	add	r3, r2
  40013c:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40013e:	697b      	ldr	r3, [r7, #20]
  400140:	2202      	movs	r2, #2
  400142:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400144:	697b      	ldr	r3, [r7, #20]
  400146:	f04f 32ff 	mov.w	r2, #4294967295
  40014a:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40014c:	697b      	ldr	r3, [r7, #20]
  40014e:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400150:	697b      	ldr	r3, [r7, #20]
  400152:	687a      	ldr	r2, [r7, #4]
  400154:	605a      	str	r2, [r3, #4]
}
  400156:	371c      	adds	r7, #28
  400158:	46bd      	mov	sp, r7
  40015a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40015e:	4770      	bx	lr

00400160 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400160:	b480      	push	{r7}
  400162:	b083      	sub	sp, #12
  400164:	af00      	add	r7, sp, #0
  400166:	6078      	str	r0, [r7, #4]
  400168:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40016a:	687a      	ldr	r2, [r7, #4]
  40016c:	683b      	ldr	r3, [r7, #0]
  40016e:	019b      	lsls	r3, r3, #6
  400170:	4413      	add	r3, r2
  400172:	2205      	movs	r2, #5
  400174:	601a      	str	r2, [r3, #0]
}
  400176:	370c      	adds	r7, #12
  400178:	46bd      	mov	sp, r7
  40017a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40017e:	4770      	bx	lr

00400180 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400180:	b480      	push	{r7}
  400182:	b085      	sub	sp, #20
  400184:	af00      	add	r7, sp, #0
  400186:	60f8      	str	r0, [r7, #12]
  400188:	60b9      	str	r1, [r7, #8]
  40018a:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40018c:	68fa      	ldr	r2, [r7, #12]
  40018e:	68bb      	ldr	r3, [r7, #8]
  400190:	019b      	lsls	r3, r3, #6
  400192:	4413      	add	r3, r2
  400194:	3318      	adds	r3, #24
  400196:	687a      	ldr	r2, [r7, #4]
  400198:	605a      	str	r2, [r3, #4]
}
  40019a:	3714      	adds	r7, #20
  40019c:	46bd      	mov	sp, r7
  40019e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001a2:	4770      	bx	lr

004001a4 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  4001a4:	b480      	push	{r7}
  4001a6:	b087      	sub	sp, #28
  4001a8:	af00      	add	r7, sp, #0
  4001aa:	60f8      	str	r0, [r7, #12]
  4001ac:	60b9      	str	r1, [r7, #8]
  4001ae:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4001b0:	68bb      	ldr	r3, [r7, #8]
  4001b2:	019b      	lsls	r3, r3, #6
  4001b4:	68fa      	ldr	r2, [r7, #12]
  4001b6:	4413      	add	r3, r2
  4001b8:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  4001ba:	697b      	ldr	r3, [r7, #20]
  4001bc:	687a      	ldr	r2, [r7, #4]
  4001be:	625a      	str	r2, [r3, #36]	; 0x24
}
  4001c0:	371c      	adds	r7, #28
  4001c2:	46bd      	mov	sp, r7
  4001c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c8:	4770      	bx	lr
  4001ca:	bf00      	nop

004001cc <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4001cc:	b480      	push	{r7}
  4001ce:	b085      	sub	sp, #20
  4001d0:	af00      	add	r7, sp, #0
  4001d2:	6078      	str	r0, [r7, #4]
  4001d4:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4001d6:	683b      	ldr	r3, [r7, #0]
  4001d8:	019b      	lsls	r3, r3, #6
  4001da:	687a      	ldr	r2, [r7, #4]
  4001dc:	4413      	add	r3, r2
  4001de:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  4001e0:	68fb      	ldr	r3, [r7, #12]
  4001e2:	6a1b      	ldr	r3, [r3, #32]
}
  4001e4:	4618      	mov	r0, r3
  4001e6:	3714      	adds	r7, #20
  4001e8:	46bd      	mov	sp, r7
  4001ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001ee:	4770      	bx	lr

004001f0 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001f0:	b580      	push	{r7, lr}
  4001f2:	b082      	sub	sp, #8
  4001f4:	af00      	add	r7, sp, #0
  4001f6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001f8:	687b      	ldr	r3, [r7, #4]
  4001fa:	2b07      	cmp	r3, #7
  4001fc:	d830      	bhi.n	400260 <osc_enable+0x70>
  4001fe:	a201      	add	r2, pc, #4	; (adr r2, 400204 <osc_enable+0x14>)
  400200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400204:	00400261 	.word	0x00400261
  400208:	00400225 	.word	0x00400225
  40020c:	0040022d 	.word	0x0040022d
  400210:	00400235 	.word	0x00400235
  400214:	0040023d 	.word	0x0040023d
  400218:	00400245 	.word	0x00400245
  40021c:	0040024d 	.word	0x0040024d
  400220:	00400257 	.word	0x00400257
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400224:	2000      	movs	r0, #0
  400226:	4b10      	ldr	r3, [pc, #64]	; (400268 <osc_enable+0x78>)
  400228:	4798      	blx	r3
		break;
  40022a:	e019      	b.n	400260 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  40022c:	2001      	movs	r0, #1
  40022e:	4b0e      	ldr	r3, [pc, #56]	; (400268 <osc_enable+0x78>)
  400230:	4798      	blx	r3
		break;
  400232:	e015      	b.n	400260 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400234:	2000      	movs	r0, #0
  400236:	4b0d      	ldr	r3, [pc, #52]	; (40026c <osc_enable+0x7c>)
  400238:	4798      	blx	r3
		break;
  40023a:	e011      	b.n	400260 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  40023c:	2010      	movs	r0, #16
  40023e:	4b0b      	ldr	r3, [pc, #44]	; (40026c <osc_enable+0x7c>)
  400240:	4798      	blx	r3
		break;
  400242:	e00d      	b.n	400260 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400244:	2020      	movs	r0, #32
  400246:	4b09      	ldr	r3, [pc, #36]	; (40026c <osc_enable+0x7c>)
  400248:	4798      	blx	r3
		break;
  40024a:	e009      	b.n	400260 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40024c:	2000      	movs	r0, #0
  40024e:	213e      	movs	r1, #62	; 0x3e
  400250:	4b07      	ldr	r3, [pc, #28]	; (400270 <osc_enable+0x80>)
  400252:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400254:	e004      	b.n	400260 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400256:	2001      	movs	r0, #1
  400258:	213e      	movs	r1, #62	; 0x3e
  40025a:	4b05      	ldr	r3, [pc, #20]	; (400270 <osc_enable+0x80>)
  40025c:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40025e:	bf00      	nop
	}
}
  400260:	3708      	adds	r7, #8
  400262:	46bd      	mov	sp, r7
  400264:	bd80      	pop	{r7, pc}
  400266:	bf00      	nop
  400268:	00401cb9 	.word	0x00401cb9
  40026c:	00401d25 	.word	0x00401d25
  400270:	00401d95 	.word	0x00401d95

00400274 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400274:	b580      	push	{r7, lr}
  400276:	b082      	sub	sp, #8
  400278:	af00      	add	r7, sp, #0
  40027a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40027c:	687b      	ldr	r3, [r7, #4]
  40027e:	2b07      	cmp	r3, #7
  400280:	d826      	bhi.n	4002d0 <osc_is_ready+0x5c>
  400282:	a201      	add	r2, pc, #4	; (adr r2, 400288 <osc_is_ready+0x14>)
  400284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400288:	004002a9 	.word	0x004002a9
  40028c:	004002ad 	.word	0x004002ad
  400290:	004002ad 	.word	0x004002ad
  400294:	004002bf 	.word	0x004002bf
  400298:	004002bf 	.word	0x004002bf
  40029c:	004002bf 	.word	0x004002bf
  4002a0:	004002bf 	.word	0x004002bf
  4002a4:	004002bf 	.word	0x004002bf
	case OSC_SLCK_32K_RC:
		return 1;
  4002a8:	2301      	movs	r3, #1
  4002aa:	e012      	b.n	4002d2 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4002ac:	4b0b      	ldr	r3, [pc, #44]	; (4002dc <osc_is_ready+0x68>)
  4002ae:	4798      	blx	r3
  4002b0:	4603      	mov	r3, r0
  4002b2:	2b00      	cmp	r3, #0
  4002b4:	bf14      	ite	ne
  4002b6:	2301      	movne	r3, #1
  4002b8:	2300      	moveq	r3, #0
  4002ba:	b2db      	uxtb	r3, r3
  4002bc:	e009      	b.n	4002d2 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4002be:	4b08      	ldr	r3, [pc, #32]	; (4002e0 <osc_is_ready+0x6c>)
  4002c0:	4798      	blx	r3
  4002c2:	4603      	mov	r3, r0
  4002c4:	2b00      	cmp	r3, #0
  4002c6:	bf14      	ite	ne
  4002c8:	2301      	movne	r3, #1
  4002ca:	2300      	moveq	r3, #0
  4002cc:	b2db      	uxtb	r3, r3
  4002ce:	e000      	b.n	4002d2 <osc_is_ready+0x5e>
	}

	return 0;
  4002d0:	2300      	movs	r3, #0
}
  4002d2:	4618      	mov	r0, r3
  4002d4:	3708      	adds	r7, #8
  4002d6:	46bd      	mov	sp, r7
  4002d8:	bd80      	pop	{r7, pc}
  4002da:	bf00      	nop
  4002dc:	00401cf1 	.word	0x00401cf1
  4002e0:	00401e0d 	.word	0x00401e0d

004002e4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002e4:	b480      	push	{r7}
  4002e6:	b083      	sub	sp, #12
  4002e8:	af00      	add	r7, sp, #0
  4002ea:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ec:	687b      	ldr	r3, [r7, #4]
  4002ee:	2b07      	cmp	r3, #7
  4002f0:	d825      	bhi.n	40033e <osc_get_rate+0x5a>
  4002f2:	a201      	add	r2, pc, #4	; (adr r2, 4002f8 <osc_get_rate+0x14>)
  4002f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002f8:	00400319 	.word	0x00400319
  4002fc:	0040031f 	.word	0x0040031f
  400300:	00400325 	.word	0x00400325
  400304:	0040032b 	.word	0x0040032b
  400308:	0040032f 	.word	0x0040032f
  40030c:	00400333 	.word	0x00400333
  400310:	00400337 	.word	0x00400337
  400314:	0040033b 	.word	0x0040033b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400318:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40031c:	e010      	b.n	400340 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40031e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400322:	e00d      	b.n	400340 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400324:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400328:	e00a      	b.n	400340 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40032a:	4b08      	ldr	r3, [pc, #32]	; (40034c <osc_get_rate+0x68>)
  40032c:	e008      	b.n	400340 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40032e:	4b08      	ldr	r3, [pc, #32]	; (400350 <osc_get_rate+0x6c>)
  400330:	e006      	b.n	400340 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400332:	4b08      	ldr	r3, [pc, #32]	; (400354 <osc_get_rate+0x70>)
  400334:	e004      	b.n	400340 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400336:	4b07      	ldr	r3, [pc, #28]	; (400354 <osc_get_rate+0x70>)
  400338:	e002      	b.n	400340 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40033a:	4b06      	ldr	r3, [pc, #24]	; (400354 <osc_get_rate+0x70>)
  40033c:	e000      	b.n	400340 <osc_get_rate+0x5c>
	}

	return 0;
  40033e:	2300      	movs	r3, #0
}
  400340:	4618      	mov	r0, r3
  400342:	370c      	adds	r7, #12
  400344:	46bd      	mov	sp, r7
  400346:	f85d 7b04 	ldr.w	r7, [sp], #4
  40034a:	4770      	bx	lr
  40034c:	003d0900 	.word	0x003d0900
  400350:	007a1200 	.word	0x007a1200
  400354:	00b71b00 	.word	0x00b71b00

00400358 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400358:	b580      	push	{r7, lr}
  40035a:	b082      	sub	sp, #8
  40035c:	af00      	add	r7, sp, #0
  40035e:	4603      	mov	r3, r0
  400360:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400362:	bf00      	nop
  400364:	79fb      	ldrb	r3, [r7, #7]
  400366:	4618      	mov	r0, r3
  400368:	4b05      	ldr	r3, [pc, #20]	; (400380 <osc_wait_ready+0x28>)
  40036a:	4798      	blx	r3
  40036c:	4603      	mov	r3, r0
  40036e:	f083 0301 	eor.w	r3, r3, #1
  400372:	b2db      	uxtb	r3, r3
  400374:	2b00      	cmp	r3, #0
  400376:	d1f5      	bne.n	400364 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400378:	3708      	adds	r7, #8
  40037a:	46bd      	mov	sp, r7
  40037c:	bd80      	pop	{r7, pc}
  40037e:	bf00      	nop
  400380:	00400275 	.word	0x00400275

00400384 <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400384:	b580      	push	{r7, lr}
  400386:	b086      	sub	sp, #24
  400388:	af00      	add	r7, sp, #0
  40038a:	60f8      	str	r0, [r7, #12]
  40038c:	607a      	str	r2, [r7, #4]
  40038e:	603b      	str	r3, [r7, #0]
  400390:	460b      	mov	r3, r1
  400392:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400394:	7afb      	ldrb	r3, [r7, #11]
  400396:	4618      	mov	r0, r3
  400398:	4b0d      	ldr	r3, [pc, #52]	; (4003d0 <pll_config_init+0x4c>)
  40039a:	4798      	blx	r3
  40039c:	4602      	mov	r2, r0
  40039e:	687b      	ldr	r3, [r7, #4]
  4003a0:	fbb2 f3f3 	udiv	r3, r2, r3
  4003a4:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4003a6:	697b      	ldr	r3, [r7, #20]
  4003a8:	683a      	ldr	r2, [r7, #0]
  4003aa:	fb02 f303 	mul.w	r3, r2, r3
  4003ae:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4003b0:	683b      	ldr	r3, [r7, #0]
  4003b2:	3b01      	subs	r3, #1
  4003b4:	041a      	lsls	r2, r3, #16
  4003b6:	4b07      	ldr	r3, [pc, #28]	; (4003d4 <pll_config_init+0x50>)
  4003b8:	4013      	ands	r3, r2
  4003ba:	687a      	ldr	r2, [r7, #4]
  4003bc:	b2d2      	uxtb	r2, r2
  4003be:	4313      	orrs	r3, r2
  4003c0:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4003c4:	68fb      	ldr	r3, [r7, #12]
  4003c6:	601a      	str	r2, [r3, #0]
}
  4003c8:	3718      	adds	r7, #24
  4003ca:	46bd      	mov	sp, r7
  4003cc:	bd80      	pop	{r7, pc}
  4003ce:	bf00      	nop
  4003d0:	004002e5 	.word	0x004002e5
  4003d4:	07ff0000 	.word	0x07ff0000

004003d8 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003d8:	b580      	push	{r7, lr}
  4003da:	b082      	sub	sp, #8
  4003dc:	af00      	add	r7, sp, #0
  4003de:	6078      	str	r0, [r7, #4]
  4003e0:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e2:	683b      	ldr	r3, [r7, #0]
  4003e4:	2b00      	cmp	r3, #0
  4003e6:	d108      	bne.n	4003fa <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003e8:	4b08      	ldr	r3, [pc, #32]	; (40040c <pll_enable+0x34>)
  4003ea:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003ec:	4a08      	ldr	r2, [pc, #32]	; (400410 <pll_enable+0x38>)
  4003ee:	687b      	ldr	r3, [r7, #4]
  4003f0:	681b      	ldr	r3, [r3, #0]
  4003f2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003f6:	6293      	str	r3, [r2, #40]	; 0x28
  4003f8:	e005      	b.n	400406 <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  4003fa:	4b06      	ldr	r3, [pc, #24]	; (400414 <pll_enable+0x3c>)
  4003fc:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  4003fe:	4a04      	ldr	r2, [pc, #16]	; (400410 <pll_enable+0x38>)
  400400:	687b      	ldr	r3, [r7, #4]
  400402:	681b      	ldr	r3, [r3, #0]
  400404:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  400406:	3708      	adds	r7, #8
  400408:	46bd      	mov	sp, r7
  40040a:	bd80      	pop	{r7, pc}
  40040c:	00401e29 	.word	0x00401e29
  400410:	400e0400 	.word	0x400e0400
  400414:	00401e5d 	.word	0x00401e5d

00400418 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400418:	b580      	push	{r7, lr}
  40041a:	b082      	sub	sp, #8
  40041c:	af00      	add	r7, sp, #0
  40041e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400420:	687b      	ldr	r3, [r7, #4]
  400422:	2b00      	cmp	r3, #0
  400424:	d103      	bne.n	40042e <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  400426:	4b05      	ldr	r3, [pc, #20]	; (40043c <pll_is_locked+0x24>)
  400428:	4798      	blx	r3
  40042a:	4603      	mov	r3, r0
  40042c:	e002      	b.n	400434 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  40042e:	4b04      	ldr	r3, [pc, #16]	; (400440 <pll_is_locked+0x28>)
  400430:	4798      	blx	r3
  400432:	4603      	mov	r3, r0
	}
}
  400434:	4618      	mov	r0, r3
  400436:	3708      	adds	r7, #8
  400438:	46bd      	mov	sp, r7
  40043a:	bd80      	pop	{r7, pc}
  40043c:	00401e41 	.word	0x00401e41
  400440:	00401e75 	.word	0x00401e75

00400444 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	4603      	mov	r3, r0
  40044c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40044e:	79fb      	ldrb	r3, [r7, #7]
  400450:	3b03      	subs	r3, #3
  400452:	2b04      	cmp	r3, #4
  400454:	d808      	bhi.n	400468 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400456:	79fb      	ldrb	r3, [r7, #7]
  400458:	4618      	mov	r0, r3
  40045a:	4b05      	ldr	r3, [pc, #20]	; (400470 <pll_enable_source+0x2c>)
  40045c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40045e:	79fb      	ldrb	r3, [r7, #7]
  400460:	4618      	mov	r0, r3
  400462:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_enable_source+0x30>)
  400464:	4798      	blx	r3
		break;
  400466:	e000      	b.n	40046a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400468:	bf00      	nop
	}
}
  40046a:	3708      	adds	r7, #8
  40046c:	46bd      	mov	sp, r7
  40046e:	bd80      	pop	{r7, pc}
  400470:	004001f1 	.word	0x004001f1
  400474:	00400359 	.word	0x00400359

00400478 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400478:	b580      	push	{r7, lr}
  40047a:	b082      	sub	sp, #8
  40047c:	af00      	add	r7, sp, #0
  40047e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400480:	bf00      	nop
  400482:	6878      	ldr	r0, [r7, #4]
  400484:	4b04      	ldr	r3, [pc, #16]	; (400498 <pll_wait_for_lock+0x20>)
  400486:	4798      	blx	r3
  400488:	4603      	mov	r3, r0
  40048a:	2b00      	cmp	r3, #0
  40048c:	d0f9      	beq.n	400482 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40048e:	2300      	movs	r3, #0
}
  400490:	4618      	mov	r0, r3
  400492:	3708      	adds	r7, #8
  400494:	46bd      	mov	sp, r7
  400496:	bd80      	pop	{r7, pc}
  400498:	00400419 	.word	0x00400419

0040049c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40049c:	b580      	push	{r7, lr}
  40049e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4004a0:	2006      	movs	r0, #6
  4004a2:	4b04      	ldr	r3, [pc, #16]	; (4004b4 <sysclk_get_main_hz+0x18>)
  4004a4:	4798      	blx	r3
  4004a6:	4602      	mov	r2, r0
  4004a8:	4613      	mov	r3, r2
  4004aa:	009b      	lsls	r3, r3, #2
  4004ac:	4413      	add	r3, r2
  4004ae:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4004b0:	4618      	mov	r0, r3
  4004b2:	bd80      	pop	{r7, pc}
  4004b4:	004002e5 	.word	0x004002e5

004004b8 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4004b8:	b580      	push	{r7, lr}
  4004ba:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4004bc:	4b02      	ldr	r3, [pc, #8]	; (4004c8 <sysclk_get_cpu_hz+0x10>)
  4004be:	4798      	blx	r3
  4004c0:	4603      	mov	r3, r0
  4004c2:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004c4:	4618      	mov	r0, r3
  4004c6:	bd80      	pop	{r7, pc}
  4004c8:	0040049d 	.word	0x0040049d

004004cc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004cc:	b590      	push	{r4, r7, lr}
  4004ce:	b083      	sub	sp, #12
  4004d0:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004d2:	4811      	ldr	r0, [pc, #68]	; (400518 <sysclk_init+0x4c>)
  4004d4:	4b11      	ldr	r3, [pc, #68]	; (40051c <sysclk_init+0x50>)
  4004d6:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004d8:	2006      	movs	r0, #6
  4004da:	4b11      	ldr	r3, [pc, #68]	; (400520 <sysclk_init+0x54>)
  4004dc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004de:	1d3b      	adds	r3, r7, #4
  4004e0:	4618      	mov	r0, r3
  4004e2:	2106      	movs	r1, #6
  4004e4:	2201      	movs	r2, #1
  4004e6:	2314      	movs	r3, #20
  4004e8:	4c0e      	ldr	r4, [pc, #56]	; (400524 <sysclk_init+0x58>)
  4004ea:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ec:	1d3b      	adds	r3, r7, #4
  4004ee:	4618      	mov	r0, r3
  4004f0:	2100      	movs	r1, #0
  4004f2:	4b0d      	ldr	r3, [pc, #52]	; (400528 <sysclk_init+0x5c>)
  4004f4:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004f6:	2000      	movs	r0, #0
  4004f8:	4b0c      	ldr	r3, [pc, #48]	; (40052c <sysclk_init+0x60>)
  4004fa:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004fc:	2010      	movs	r0, #16
  4004fe:	4b0c      	ldr	r3, [pc, #48]	; (400530 <sysclk_init+0x64>)
  400500:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400502:	4b0c      	ldr	r3, [pc, #48]	; (400534 <sysclk_init+0x68>)
  400504:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400506:	4b0c      	ldr	r3, [pc, #48]	; (400538 <sysclk_init+0x6c>)
  400508:	4798      	blx	r3
  40050a:	4603      	mov	r3, r0
  40050c:	4618      	mov	r0, r3
  40050e:	4b03      	ldr	r3, [pc, #12]	; (40051c <sysclk_init+0x50>)
  400510:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400512:	370c      	adds	r7, #12
  400514:	46bd      	mov	sp, r7
  400516:	bd90      	pop	{r4, r7, pc}
  400518:	07270e00 	.word	0x07270e00
  40051c:	004024f1 	.word	0x004024f1
  400520:	00400445 	.word	0x00400445
  400524:	00400385 	.word	0x00400385
  400528:	004003d9 	.word	0x004003d9
  40052c:	00400479 	.word	0x00400479
  400530:	00401c35 	.word	0x00401c35
  400534:	00402355 	.word	0x00402355
  400538:	004004b9 	.word	0x004004b9

0040053c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40053c:	b580      	push	{r7, lr}
  40053e:	b086      	sub	sp, #24
  400540:	af00      	add	r7, sp, #0
  400542:	60f8      	str	r0, [r7, #12]
  400544:	60b9      	str	r1, [r7, #8]
  400546:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400548:	2300      	movs	r3, #0
  40054a:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  40054c:	68fb      	ldr	r3, [r7, #12]
  40054e:	2b00      	cmp	r3, #0
  400550:	d002      	beq.n	400558 <_read+0x1c>
		return -1;
  400552:	f04f 33ff 	mov.w	r3, #4294967295
  400556:	e014      	b.n	400582 <_read+0x46>
	}

	for (; len > 0; --len) {
  400558:	e00f      	b.n	40057a <_read+0x3e>
		ptr_get(stdio_base, ptr);
  40055a:	4b0c      	ldr	r3, [pc, #48]	; (40058c <_read+0x50>)
  40055c:	681b      	ldr	r3, [r3, #0]
  40055e:	4a0c      	ldr	r2, [pc, #48]	; (400590 <_read+0x54>)
  400560:	6812      	ldr	r2, [r2, #0]
  400562:	4610      	mov	r0, r2
  400564:	68b9      	ldr	r1, [r7, #8]
  400566:	4798      	blx	r3
		ptr++;
  400568:	68bb      	ldr	r3, [r7, #8]
  40056a:	3301      	adds	r3, #1
  40056c:	60bb      	str	r3, [r7, #8]
		nChars++;
  40056e:	697b      	ldr	r3, [r7, #20]
  400570:	3301      	adds	r3, #1
  400572:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400574:	687b      	ldr	r3, [r7, #4]
  400576:	3b01      	subs	r3, #1
  400578:	607b      	str	r3, [r7, #4]
  40057a:	687b      	ldr	r3, [r7, #4]
  40057c:	2b00      	cmp	r3, #0
  40057e:	dcec      	bgt.n	40055a <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  400580:	697b      	ldr	r3, [r7, #20]
}
  400582:	4618      	mov	r0, r3
  400584:	3718      	adds	r7, #24
  400586:	46bd      	mov	sp, r7
  400588:	bd80      	pop	{r7, pc}
  40058a:	bf00      	nop
  40058c:	20000d20 	.word	0x20000d20
  400590:	20000d28 	.word	0x20000d28

00400594 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400594:	b580      	push	{r7, lr}
  400596:	b086      	sub	sp, #24
  400598:	af00      	add	r7, sp, #0
  40059a:	60f8      	str	r0, [r7, #12]
  40059c:	60b9      	str	r1, [r7, #8]
  40059e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4005a0:	2300      	movs	r3, #0
  4005a2:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  4005a4:	68fb      	ldr	r3, [r7, #12]
  4005a6:	2b01      	cmp	r3, #1
  4005a8:	d008      	beq.n	4005bc <_write+0x28>
  4005aa:	68fb      	ldr	r3, [r7, #12]
  4005ac:	2b02      	cmp	r3, #2
  4005ae:	d005      	beq.n	4005bc <_write+0x28>
  4005b0:	68fb      	ldr	r3, [r7, #12]
  4005b2:	2b03      	cmp	r3, #3
  4005b4:	d002      	beq.n	4005bc <_write+0x28>
		return -1;
  4005b6:	f04f 33ff 	mov.w	r3, #4294967295
  4005ba:	e01a      	b.n	4005f2 <_write+0x5e>
	}

	for (; len != 0; --len) {
  4005bc:	e015      	b.n	4005ea <_write+0x56>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4005be:	4b0f      	ldr	r3, [pc, #60]	; (4005fc <_write+0x68>)
  4005c0:	681a      	ldr	r2, [r3, #0]
  4005c2:	4b0f      	ldr	r3, [pc, #60]	; (400600 <_write+0x6c>)
  4005c4:	6818      	ldr	r0, [r3, #0]
  4005c6:	68bb      	ldr	r3, [r7, #8]
  4005c8:	1c59      	adds	r1, r3, #1
  4005ca:	60b9      	str	r1, [r7, #8]
  4005cc:	781b      	ldrb	r3, [r3, #0]
  4005ce:	4619      	mov	r1, r3
  4005d0:	4790      	blx	r2
  4005d2:	4603      	mov	r3, r0
  4005d4:	2b00      	cmp	r3, #0
  4005d6:	da02      	bge.n	4005de <_write+0x4a>
			return -1;
  4005d8:	f04f 33ff 	mov.w	r3, #4294967295
  4005dc:	e009      	b.n	4005f2 <_write+0x5e>
		}
		++nChars;
  4005de:	697b      	ldr	r3, [r7, #20]
  4005e0:	3301      	adds	r3, #1
  4005e2:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4005e4:	687b      	ldr	r3, [r7, #4]
  4005e6:	3b01      	subs	r3, #1
  4005e8:	607b      	str	r3, [r7, #4]
  4005ea:	687b      	ldr	r3, [r7, #4]
  4005ec:	2b00      	cmp	r3, #0
  4005ee:	d1e6      	bne.n	4005be <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4005f0:	697b      	ldr	r3, [r7, #20]
}
  4005f2:	4618      	mov	r0, r3
  4005f4:	3718      	adds	r7, #24
  4005f6:	46bd      	mov	sp, r7
  4005f8:	bd80      	pop	{r7, pc}
  4005fa:	bf00      	nop
  4005fc:	20000d24 	.word	0x20000d24
  400600:	20000d28 	.word	0x20000d28

00400604 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400604:	b580      	push	{r7, lr}
  400606:	b082      	sub	sp, #8
  400608:	af00      	add	r7, sp, #0
  40060a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40060c:	6878      	ldr	r0, [r7, #4]
  40060e:	4b02      	ldr	r3, [pc, #8]	; (400618 <sysclk_enable_peripheral_clock+0x14>)
  400610:	4798      	blx	r3
}
  400612:	3708      	adds	r7, #8
  400614:	46bd      	mov	sp, r7
  400616:	bd80      	pop	{r7, pc}
  400618:	00401e91 	.word	0x00401e91

0040061c <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  40061c:	b580      	push	{r7, lr}
  40061e:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400620:	200b      	movs	r0, #11
  400622:	4b04      	ldr	r3, [pc, #16]	; (400634 <ioport_init+0x18>)
  400624:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  400626:	200c      	movs	r0, #12
  400628:	4b02      	ldr	r3, [pc, #8]	; (400634 <ioport_init+0x18>)
  40062a:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  40062c:	200d      	movs	r0, #13
  40062e:	4b01      	ldr	r3, [pc, #4]	; (400634 <ioport_init+0x18>)
  400630:	4798      	blx	r3
	arch_ioport_init();
}
  400632:	bd80      	pop	{r7, pc}
  400634:	00400605 	.word	0x00400605

00400638 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400638:	b580      	push	{r7, lr}
  40063a:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40063c:	4b2a      	ldr	r3, [pc, #168]	; (4006e8 <board_init+0xb0>)
  40063e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400642:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  400644:	4b29      	ldr	r3, [pc, #164]	; (4006ec <board_init+0xb4>)
  400646:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400648:	2013      	movs	r0, #19
  40064a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40064e:	4b28      	ldr	r3, [pc, #160]	; (4006f0 <board_init+0xb8>)
  400650:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400652:	2014      	movs	r0, #20
  400654:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400658:	4b25      	ldr	r3, [pc, #148]	; (4006f0 <board_init+0xb8>)
  40065a:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  40065c:	2023      	movs	r0, #35	; 0x23
  40065e:	4925      	ldr	r1, [pc, #148]	; (4006f4 <board_init+0xbc>)
  400660:	4b23      	ldr	r3, [pc, #140]	; (4006f0 <board_init+0xb8>)
  400662:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400664:	204c      	movs	r0, #76	; 0x4c
  400666:	4924      	ldr	r1, [pc, #144]	; (4006f8 <board_init+0xc0>)
  400668:	4b21      	ldr	r3, [pc, #132]	; (4006f0 <board_init+0xb8>)
  40066a:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40066c:	4823      	ldr	r0, [pc, #140]	; (4006fc <board_init+0xc4>)
  40066e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400672:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400676:	4b22      	ldr	r3, [pc, #136]	; (400700 <board_init+0xc8>)
  400678:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  40067a:	2040      	movs	r0, #64	; 0x40
  40067c:	4921      	ldr	r1, [pc, #132]	; (400704 <board_init+0xcc>)
  40067e:	4b1c      	ldr	r3, [pc, #112]	; (4006f0 <board_init+0xb8>)
  400680:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400682:	2041      	movs	r0, #65	; 0x41
  400684:	491f      	ldr	r1, [pc, #124]	; (400704 <board_init+0xcc>)
  400686:	4b1a      	ldr	r3, [pc, #104]	; (4006f0 <board_init+0xb8>)
  400688:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  40068a:	2042      	movs	r0, #66	; 0x42
  40068c:	491d      	ldr	r1, [pc, #116]	; (400704 <board_init+0xcc>)
  40068e:	4b18      	ldr	r3, [pc, #96]	; (4006f0 <board_init+0xb8>)
  400690:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400692:	2043      	movs	r0, #67	; 0x43
  400694:	491b      	ldr	r1, [pc, #108]	; (400704 <board_init+0xcc>)
  400696:	4b16      	ldr	r3, [pc, #88]	; (4006f0 <board_init+0xb8>)
  400698:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  40069a:	2044      	movs	r0, #68	; 0x44
  40069c:	4919      	ldr	r1, [pc, #100]	; (400704 <board_init+0xcc>)
  40069e:	4b14      	ldr	r3, [pc, #80]	; (4006f0 <board_init+0xb8>)
  4006a0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  4006a2:	2045      	movs	r0, #69	; 0x45
  4006a4:	4917      	ldr	r1, [pc, #92]	; (400704 <board_init+0xcc>)
  4006a6:	4b12      	ldr	r3, [pc, #72]	; (4006f0 <board_init+0xb8>)
  4006a8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  4006aa:	2046      	movs	r0, #70	; 0x46
  4006ac:	4915      	ldr	r1, [pc, #84]	; (400704 <board_init+0xcc>)
  4006ae:	4b10      	ldr	r3, [pc, #64]	; (4006f0 <board_init+0xb8>)
  4006b0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  4006b2:	2047      	movs	r0, #71	; 0x47
  4006b4:	4913      	ldr	r1, [pc, #76]	; (400704 <board_init+0xcc>)
  4006b6:	4b0e      	ldr	r3, [pc, #56]	; (4006f0 <board_init+0xb8>)
  4006b8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  4006ba:	204b      	movs	r0, #75	; 0x4b
  4006bc:	4911      	ldr	r1, [pc, #68]	; (400704 <board_init+0xcc>)
  4006be:	4b0c      	ldr	r3, [pc, #48]	; (4006f0 <board_init+0xb8>)
  4006c0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  4006c2:	2048      	movs	r0, #72	; 0x48
  4006c4:	490f      	ldr	r1, [pc, #60]	; (400704 <board_init+0xcc>)
  4006c6:	4b0a      	ldr	r3, [pc, #40]	; (4006f0 <board_init+0xb8>)
  4006c8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  4006ca:	204f      	movs	r0, #79	; 0x4f
  4006cc:	490d      	ldr	r1, [pc, #52]	; (400704 <board_init+0xcc>)
  4006ce:	4b08      	ldr	r3, [pc, #32]	; (4006f0 <board_init+0xb8>)
  4006d0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  4006d2:	2053      	movs	r0, #83	; 0x53
  4006d4:	490b      	ldr	r1, [pc, #44]	; (400704 <board_init+0xcc>)
  4006d6:	4b06      	ldr	r3, [pc, #24]	; (4006f0 <board_init+0xb8>)
  4006d8:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4006da:	204d      	movs	r0, #77	; 0x4d
  4006dc:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4006e0:	4b03      	ldr	r3, [pc, #12]	; (4006f0 <board_init+0xb8>)
  4006e2:	4798      	blx	r3
#if defined(CONF_BOARD_USB_PORT)
# if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
# endif
#endif
}
  4006e4:	bd80      	pop	{r7, pc}
  4006e6:	bf00      	nop
  4006e8:	400e1450 	.word	0x400e1450
  4006ec:	0040061d 	.word	0x0040061d
  4006f0:	004017ad 	.word	0x004017ad
  4006f4:	28000079 	.word	0x28000079
  4006f8:	28000059 	.word	0x28000059
  4006fc:	400e0e00 	.word	0x400e0e00
  400700:	00401965 	.word	0x00401965
  400704:	08000001 	.word	0x08000001

00400708 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400708:	b480      	push	{r7}
  40070a:	b08b      	sub	sp, #44	; 0x2c
  40070c:	af00      	add	r7, sp, #0
  40070e:	6078      	str	r0, [r7, #4]
  400710:	460b      	mov	r3, r1
  400712:	70fb      	strb	r3, [r7, #3]
  400714:	687b      	ldr	r3, [r7, #4]
  400716:	627b      	str	r3, [r7, #36]	; 0x24
  400718:	78fb      	ldrb	r3, [r7, #3]
  40071a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40071e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400720:	61fb      	str	r3, [r7, #28]
  400722:	69fb      	ldr	r3, [r7, #28]
  400724:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400726:	69bb      	ldr	r3, [r7, #24]
  400728:	095b      	lsrs	r3, r3, #5
  40072a:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40072c:	697b      	ldr	r3, [r7, #20]
  40072e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400732:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400736:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400738:	613b      	str	r3, [r7, #16]

	if (level) {
  40073a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40073e:	2b00      	cmp	r3, #0
  400740:	d009      	beq.n	400756 <ioport_set_pin_level+0x4e>
  400742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400744:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400746:	68fb      	ldr	r3, [r7, #12]
  400748:	f003 031f 	and.w	r3, r3, #31
  40074c:	2201      	movs	r2, #1
  40074e:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400750:	693b      	ldr	r3, [r7, #16]
  400752:	631a      	str	r2, [r3, #48]	; 0x30
  400754:	e008      	b.n	400768 <ioport_set_pin_level+0x60>
  400756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400758:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40075a:	68bb      	ldr	r3, [r7, #8]
  40075c:	f003 031f 	and.w	r3, r3, #31
  400760:	2201      	movs	r2, #1
  400762:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400764:	693b      	ldr	r3, [r7, #16]
  400766:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  400768:	372c      	adds	r7, #44	; 0x2c
  40076a:	46bd      	mov	sp, r7
  40076c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400770:	4770      	bx	lr
  400772:	bf00      	nop

00400774 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400774:	b580      	push	{r7, lr}
  400776:	b084      	sub	sp, #16
  400778:	af00      	add	r7, sp, #0
  40077a:	6078      	str	r0, [r7, #4]
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  40077c:	687b      	ldr	r3, [r7, #4]
  40077e:	f1c3 0311 	rsb	r3, r3, #17
  400782:	607b      	str	r3, [r7, #4]
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400784:	687b      	ldr	r3, [r7, #4]
  400786:	2b10      	cmp	r3, #16
  400788:	bf28      	it	cs
  40078a:	2310      	movcs	r3, #16
  40078c:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  40078e:	687b      	ldr	r3, [r7, #4]
  400790:	2b00      	cmp	r3, #0
  400792:	d001      	beq.n	400798 <aat31xx_set_backlight+0x24>
  400794:	687b      	ldr	r3, [r7, #4]
  400796:	e000      	b.n	40079a <aat31xx_set_backlight+0x26>
  400798:	2301      	movs	r3, #1
  40079a:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  40079c:	2300      	movs	r3, #0
  40079e:	60fb      	str	r3, [r7, #12]
  4007a0:	e01a      	b.n	4007d8 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  4007a2:	204d      	movs	r0, #77	; 0x4d
  4007a4:	2100      	movs	r1, #0
  4007a6:	4b14      	ldr	r3, [pc, #80]	; (4007f8 <aat31xx_set_backlight+0x84>)
  4007a8:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  4007aa:	2318      	movs	r3, #24
  4007ac:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  4007ae:	bf00      	nop
  4007b0:	68bb      	ldr	r3, [r7, #8]
  4007b2:	1e5a      	subs	r2, r3, #1
  4007b4:	60ba      	str	r2, [r7, #8]
  4007b6:	2b00      	cmp	r3, #0
  4007b8:	d1fa      	bne.n	4007b0 <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  4007ba:	204d      	movs	r0, #77	; 0x4d
  4007bc:	2101      	movs	r1, #1
  4007be:	4b0e      	ldr	r3, [pc, #56]	; (4007f8 <aat31xx_set_backlight+0x84>)
  4007c0:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  4007c2:	2318      	movs	r3, #24
  4007c4:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  4007c6:	bf00      	nop
  4007c8:	68bb      	ldr	r3, [r7, #8]
  4007ca:	1e5a      	subs	r2, r3, #1
  4007cc:	60ba      	str	r2, [r7, #8]
  4007ce:	2b00      	cmp	r3, #0
  4007d0:	d1fa      	bne.n	4007c8 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4007d2:	68fb      	ldr	r3, [r7, #12]
  4007d4:	3301      	adds	r3, #1
  4007d6:	60fb      	str	r3, [r7, #12]
  4007d8:	68fa      	ldr	r2, [r7, #12]
  4007da:	687b      	ldr	r3, [r7, #4]
  4007dc:	429a      	cmp	r2, r3
  4007de:	d3e0      	bcc.n	4007a2 <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  4007e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4007e4:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  4007e6:	bf00      	nop
  4007e8:	68bb      	ldr	r3, [r7, #8]
  4007ea:	1e5a      	subs	r2, r3, #1
  4007ec:	60ba      	str	r2, [r7, #8]
  4007ee:	2b00      	cmp	r3, #0
  4007f0:	d1fa      	bne.n	4007e8 <aat31xx_set_backlight+0x74>
	}
}
  4007f2:	3710      	adds	r7, #16
  4007f4:	46bd      	mov	sp, r7
  4007f6:	bd80      	pop	{r7, pc}
  4007f8:	00400709 	.word	0x00400709

004007fc <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4007fc:	b580      	push	{r7, lr}
  4007fe:	b082      	sub	sp, #8
  400800:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  400802:	204d      	movs	r0, #77	; 0x4d
  400804:	2100      	movs	r1, #0
  400806:	4b07      	ldr	r3, [pc, #28]	; (400824 <aat31xx_disable_backlight+0x28>)
  400808:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  40080a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40080e:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  400810:	bf00      	nop
  400812:	687b      	ldr	r3, [r7, #4]
  400814:	1e5a      	subs	r2, r3, #1
  400816:	607a      	str	r2, [r7, #4]
  400818:	2b00      	cmp	r3, #0
  40081a:	d1fa      	bne.n	400812 <aat31xx_disable_backlight+0x16>
	}
}
  40081c:	3708      	adds	r7, #8
  40081e:	46bd      	mov	sp, r7
  400820:	bd80      	pop	{r7, pc}
  400822:	bf00      	nop
  400824:	00400709 	.word	0x00400709

00400828 <LCD_IR>:
#define DEVICE_TYPE_ILI9325  1
#define DEVICE_TYPE_ILI9341  2
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
  400828:	b480      	push	{r7}
  40082a:	b083      	sub	sp, #12
  40082c:	af00      	add	r7, sp, #0
  40082e:	4603      	mov	r3, r0
  400830:	71fb      	strb	r3, [r7, #7]
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400832:	f04f 42c2 	mov.w	r2, #1627389952	; 0x61000000
  400836:	79fb      	ldrb	r3, [r7, #7]
  400838:	7013      	strb	r3, [r2, #0]
}
  40083a:	370c      	adds	r7, #12
  40083c:	46bd      	mov	sp, r7
  40083e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400842:	4770      	bx	lr

00400844 <LCD_WD>:

static inline void LCD_WD(uint8_t lcd_data)
{
  400844:	b480      	push	{r7}
  400846:	b083      	sub	sp, #12
  400848:	af00      	add	r7, sp, #0
  40084a:	4603      	mov	r3, r0
  40084c:	71fb      	strb	r3, [r7, #7]
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40084e:	4a04      	ldr	r2, [pc, #16]	; (400860 <LCD_WD+0x1c>)
  400850:	79fb      	ldrb	r3, [r7, #7]
  400852:	7013      	strb	r3, [r2, #0]
																lcd_data;
}
  400854:	370c      	adds	r7, #12
  400856:	46bd      	mov	sp, r7
  400858:	f85d 7b04 	ldr.w	r7, [sp], #4
  40085c:	4770      	bx	lr
  40085e:	bf00      	nop
  400860:	61000002 	.word	0x61000002

00400864 <LCD_RD>:

static inline uint8_t LCD_RD(void)
{
  400864:	b480      	push	{r7}
  400866:	af00      	add	r7, sp, #0
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400868:	4b03      	ldr	r3, [pc, #12]	; (400878 <LCD_RD+0x14>)
  40086a:	781b      	ldrb	r3, [r3, #0]
  40086c:	b2db      	uxtb	r3, r3
}
  40086e:	4618      	mov	r0, r3
  400870:	46bd      	mov	sp, r7
  400872:	f85d 7b04 	ldr.w	r7, [sp], #4
  400876:	4770      	bx	lr
  400878:	61000002 	.word	0x61000002

0040087c <ili93xx_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
  40087c:	b580      	push	{r7, lr}
  40087e:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400880:	4b0c      	ldr	r3, [pc, #48]	; (4008b4 <ili93xx_write_ram_prepare+0x38>)
  400882:	781b      	ldrb	r3, [r3, #0]
  400884:	2b01      	cmp	r3, #1
  400886:	d106      	bne.n	400896 <ili93xx_write_ram_prepare+0x1a>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
  400888:	2000      	movs	r0, #0
  40088a:	4b0b      	ldr	r3, [pc, #44]	; (4008b8 <ili93xx_write_ram_prepare+0x3c>)
  40088c:	4798      	blx	r3
		LCD_IR(ILI9325_GRAM_DATA_REG);
  40088e:	2022      	movs	r0, #34	; 0x22
  400890:	4b09      	ldr	r3, [pc, #36]	; (4008b8 <ili93xx_write_ram_prepare+0x3c>)
  400892:	4798      	blx	r3
  400894:	e00c      	b.n	4008b0 <ili93xx_write_ram_prepare+0x34>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400896:	4b07      	ldr	r3, [pc, #28]	; (4008b4 <ili93xx_write_ram_prepare+0x38>)
  400898:	781b      	ldrb	r3, [r3, #0]
  40089a:	2b02      	cmp	r3, #2
  40089c:	d108      	bne.n	4008b0 <ili93xx_write_ram_prepare+0x34>
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
  40089e:	202c      	movs	r0, #44	; 0x2c
  4008a0:	4b05      	ldr	r3, [pc, #20]	; (4008b8 <ili93xx_write_ram_prepare+0x3c>)
  4008a2:	4798      	blx	r3
		LCD_IR(0);
  4008a4:	2000      	movs	r0, #0
  4008a6:	4b04      	ldr	r3, [pc, #16]	; (4008b8 <ili93xx_write_ram_prepare+0x3c>)
  4008a8:	4798      	blx	r3
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
  4008aa:	203c      	movs	r0, #60	; 0x3c
  4008ac:	4b02      	ldr	r3, [pc, #8]	; (4008b8 <ili93xx_write_ram_prepare+0x3c>)
  4008ae:	4798      	blx	r3
	}
}
  4008b0:	bd80      	pop	{r7, pc}
  4008b2:	bf00      	nop
  4008b4:	200008a0 	.word	0x200008a0
  4008b8:	00400829 	.word	0x00400829

004008bc <ili93xx_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
  4008bc:	b580      	push	{r7, lr}
  4008be:	b082      	sub	sp, #8
  4008c0:	af00      	add	r7, sp, #0
  4008c2:	6078      	str	r0, [r7, #4]
	LCD_WD((ul_color >> 16) & 0xFF);
  4008c4:	687b      	ldr	r3, [r7, #4]
  4008c6:	0c1b      	lsrs	r3, r3, #16
  4008c8:	b2db      	uxtb	r3, r3
  4008ca:	4618      	mov	r0, r3
  4008cc:	4b07      	ldr	r3, [pc, #28]	; (4008ec <ili93xx_write_ram+0x30>)
  4008ce:	4798      	blx	r3
	LCD_WD((ul_color >> 8) & 0xFF);
  4008d0:	687b      	ldr	r3, [r7, #4]
  4008d2:	0a1b      	lsrs	r3, r3, #8
  4008d4:	b2db      	uxtb	r3, r3
  4008d6:	4618      	mov	r0, r3
  4008d8:	4b04      	ldr	r3, [pc, #16]	; (4008ec <ili93xx_write_ram+0x30>)
  4008da:	4798      	blx	r3
	LCD_WD(ul_color & 0xFF);
  4008dc:	687b      	ldr	r3, [r7, #4]
  4008de:	b2db      	uxtb	r3, r3
  4008e0:	4618      	mov	r0, r3
  4008e2:	4b02      	ldr	r3, [pc, #8]	; (4008ec <ili93xx_write_ram+0x30>)
  4008e4:	4798      	blx	r3
}
  4008e6:	3708      	adds	r7, #8
  4008e8:	46bd      	mov	sp, r7
  4008ea:	bd80      	pop	{r7, pc}
  4008ec:	00400845 	.word	0x00400845

004008f0 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  4008f0:	b580      	push	{r7, lr}
  4008f2:	b084      	sub	sp, #16
  4008f4:	af00      	add	r7, sp, #0
  4008f6:	6078      	str	r0, [r7, #4]
  4008f8:	6039      	str	r1, [r7, #0]
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4008fa:	2300      	movs	r3, #0
  4008fc:	60fb      	str	r3, [r7, #12]
  4008fe:	e049      	b.n	400994 <ili93xx_write_ram_buffer+0xa4>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400900:	68fb      	ldr	r3, [r7, #12]
  400902:	009b      	lsls	r3, r3, #2
  400904:	687a      	ldr	r2, [r7, #4]
  400906:	4413      	add	r3, r2
  400908:	681b      	ldr	r3, [r3, #0]
  40090a:	4618      	mov	r0, r3
  40090c:	4b2e      	ldr	r3, [pc, #184]	; (4009c8 <ili93xx_write_ram_buffer+0xd8>)
  40090e:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  400910:	68fb      	ldr	r3, [r7, #12]
  400912:	3301      	adds	r3, #1
  400914:	009b      	lsls	r3, r3, #2
  400916:	687a      	ldr	r2, [r7, #4]
  400918:	4413      	add	r3, r2
  40091a:	681b      	ldr	r3, [r3, #0]
  40091c:	4618      	mov	r0, r3
  40091e:	4b2a      	ldr	r3, [pc, #168]	; (4009c8 <ili93xx_write_ram_buffer+0xd8>)
  400920:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  400922:	68fb      	ldr	r3, [r7, #12]
  400924:	3302      	adds	r3, #2
  400926:	009b      	lsls	r3, r3, #2
  400928:	687a      	ldr	r2, [r7, #4]
  40092a:	4413      	add	r3, r2
  40092c:	681b      	ldr	r3, [r3, #0]
  40092e:	4618      	mov	r0, r3
  400930:	4b25      	ldr	r3, [pc, #148]	; (4009c8 <ili93xx_write_ram_buffer+0xd8>)
  400932:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  400934:	68fb      	ldr	r3, [r7, #12]
  400936:	3303      	adds	r3, #3
  400938:	009b      	lsls	r3, r3, #2
  40093a:	687a      	ldr	r2, [r7, #4]
  40093c:	4413      	add	r3, r2
  40093e:	681b      	ldr	r3, [r3, #0]
  400940:	4618      	mov	r0, r3
  400942:	4b21      	ldr	r3, [pc, #132]	; (4009c8 <ili93xx_write_ram_buffer+0xd8>)
  400944:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400946:	68fb      	ldr	r3, [r7, #12]
  400948:	3304      	adds	r3, #4
  40094a:	009b      	lsls	r3, r3, #2
  40094c:	687a      	ldr	r2, [r7, #4]
  40094e:	4413      	add	r3, r2
  400950:	681b      	ldr	r3, [r3, #0]
  400952:	4618      	mov	r0, r3
  400954:	4b1c      	ldr	r3, [pc, #112]	; (4009c8 <ili93xx_write_ram_buffer+0xd8>)
  400956:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  400958:	68fb      	ldr	r3, [r7, #12]
  40095a:	3305      	adds	r3, #5
  40095c:	009b      	lsls	r3, r3, #2
  40095e:	687a      	ldr	r2, [r7, #4]
  400960:	4413      	add	r3, r2
  400962:	681b      	ldr	r3, [r3, #0]
  400964:	4618      	mov	r0, r3
  400966:	4b18      	ldr	r3, [pc, #96]	; (4009c8 <ili93xx_write_ram_buffer+0xd8>)
  400968:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  40096a:	68fb      	ldr	r3, [r7, #12]
  40096c:	3306      	adds	r3, #6
  40096e:	009b      	lsls	r3, r3, #2
  400970:	687a      	ldr	r2, [r7, #4]
  400972:	4413      	add	r3, r2
  400974:	681b      	ldr	r3, [r3, #0]
  400976:	4618      	mov	r0, r3
  400978:	4b13      	ldr	r3, [pc, #76]	; (4009c8 <ili93xx_write_ram_buffer+0xd8>)
  40097a:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  40097c:	68fb      	ldr	r3, [r7, #12]
  40097e:	3307      	adds	r3, #7
  400980:	009b      	lsls	r3, r3, #2
  400982:	687a      	ldr	r2, [r7, #4]
  400984:	4413      	add	r3, r2
  400986:	681b      	ldr	r3, [r3, #0]
  400988:	4618      	mov	r0, r3
  40098a:	4b0f      	ldr	r3, [pc, #60]	; (4009c8 <ili93xx_write_ram_buffer+0xd8>)
  40098c:	4798      	blx	r3
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  40098e:	68fb      	ldr	r3, [r7, #12]
  400990:	3308      	adds	r3, #8
  400992:	60fb      	str	r3, [r7, #12]
  400994:	683b      	ldr	r3, [r7, #0]
  400996:	f023 0207 	bic.w	r2, r3, #7
  40099a:	68fb      	ldr	r3, [r7, #12]
  40099c:	429a      	cmp	r2, r3
  40099e:	d8af      	bhi.n	400900 <ili93xx_write_ram_buffer+0x10>
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4009a0:	e00a      	b.n	4009b8 <ili93xx_write_ram_buffer+0xc8>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4009a2:	68fb      	ldr	r3, [r7, #12]
  4009a4:	009b      	lsls	r3, r3, #2
  4009a6:	687a      	ldr	r2, [r7, #4]
  4009a8:	4413      	add	r3, r2
  4009aa:	681b      	ldr	r3, [r3, #0]
  4009ac:	4618      	mov	r0, r3
  4009ae:	4b06      	ldr	r3, [pc, #24]	; (4009c8 <ili93xx_write_ram_buffer+0xd8>)
  4009b0:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4009b2:	68fb      	ldr	r3, [r7, #12]
  4009b4:	3301      	adds	r3, #1
  4009b6:	60fb      	str	r3, [r7, #12]
  4009b8:	68fa      	ldr	r2, [r7, #12]
  4009ba:	683b      	ldr	r3, [r7, #0]
  4009bc:	429a      	cmp	r2, r3
  4009be:	d3f0      	bcc.n	4009a2 <ili93xx_write_ram_buffer+0xb2>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
	}
}
  4009c0:	3710      	adds	r7, #16
  4009c2:	46bd      	mov	sp, r7
  4009c4:	bd80      	pop	{r7, pc}
  4009c6:	bf00      	nop
  4009c8:	004008bd 	.word	0x004008bd

004009cc <ili93xx_write_register_word>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
  4009cc:	b580      	push	{r7, lr}
  4009ce:	b082      	sub	sp, #8
  4009d0:	af00      	add	r7, sp, #0
  4009d2:	4603      	mov	r3, r0
  4009d4:	460a      	mov	r2, r1
  4009d6:	71fb      	strb	r3, [r7, #7]
  4009d8:	4613      	mov	r3, r2
  4009da:	80bb      	strh	r3, [r7, #4]
	LCD_IR(0);
  4009dc:	2000      	movs	r0, #0
  4009de:	4b0a      	ldr	r3, [pc, #40]	; (400a08 <ili93xx_write_register_word+0x3c>)
  4009e0:	4798      	blx	r3
	LCD_IR(uc_reg);
  4009e2:	79fb      	ldrb	r3, [r7, #7]
  4009e4:	4618      	mov	r0, r3
  4009e6:	4b08      	ldr	r3, [pc, #32]	; (400a08 <ili93xx_write_register_word+0x3c>)
  4009e8:	4798      	blx	r3
	LCD_WD((us_data >> 8) & 0xFF);
  4009ea:	88bb      	ldrh	r3, [r7, #4]
  4009ec:	0a1b      	lsrs	r3, r3, #8
  4009ee:	b29b      	uxth	r3, r3
  4009f0:	b2db      	uxtb	r3, r3
  4009f2:	4618      	mov	r0, r3
  4009f4:	4b05      	ldr	r3, [pc, #20]	; (400a0c <ili93xx_write_register_word+0x40>)
  4009f6:	4798      	blx	r3
	LCD_WD(us_data & 0xFF);
  4009f8:	88bb      	ldrh	r3, [r7, #4]
  4009fa:	b2db      	uxtb	r3, r3
  4009fc:	4618      	mov	r0, r3
  4009fe:	4b03      	ldr	r3, [pc, #12]	; (400a0c <ili93xx_write_register_word+0x40>)
  400a00:	4798      	blx	r3
}
  400a02:	3708      	adds	r7, #8
  400a04:	46bd      	mov	sp, r7
  400a06:	bd80      	pop	{r7, pc}
  400a08:	00400829 	.word	0x00400829
  400a0c:	00400845 	.word	0x00400845

00400a10 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400a10:	b580      	push	{r7, lr}
  400a12:	b084      	sub	sp, #16
  400a14:	af00      	add	r7, sp, #0
  400a16:	4603      	mov	r3, r0
  400a18:	6039      	str	r1, [r7, #0]
  400a1a:	71fb      	strb	r3, [r7, #7]
  400a1c:	4613      	mov	r3, r2
  400a1e:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  400a20:	2000      	movs	r0, #0
  400a22:	4b0d      	ldr	r3, [pc, #52]	; (400a58 <ili93xx_write_register+0x48>)
  400a24:	4798      	blx	r3
	LCD_IR(uc_reg);
  400a26:	79fb      	ldrb	r3, [r7, #7]
  400a28:	4618      	mov	r0, r3
  400a2a:	4b0b      	ldr	r3, [pc, #44]	; (400a58 <ili93xx_write_register+0x48>)
  400a2c:	4798      	blx	r3
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400a2e:	2300      	movs	r3, #0
  400a30:	73fb      	strb	r3, [r7, #15]
  400a32:	e009      	b.n	400a48 <ili93xx_write_register+0x38>
		LCD_WD(p_data[i]);
  400a34:	7bfb      	ldrb	r3, [r7, #15]
  400a36:	683a      	ldr	r2, [r7, #0]
  400a38:	4413      	add	r3, r2
  400a3a:	781b      	ldrb	r3, [r3, #0]
  400a3c:	4618      	mov	r0, r3
  400a3e:	4b07      	ldr	r3, [pc, #28]	; (400a5c <ili93xx_write_register+0x4c>)
  400a40:	4798      	blx	r3
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400a42:	7bfb      	ldrb	r3, [r7, #15]
  400a44:	3301      	adds	r3, #1
  400a46:	73fb      	strb	r3, [r7, #15]
  400a48:	7bfa      	ldrb	r2, [r7, #15]
  400a4a:	79bb      	ldrb	r3, [r7, #6]
  400a4c:	429a      	cmp	r2, r3
  400a4e:	d3f1      	bcc.n	400a34 <ili93xx_write_register+0x24>
		LCD_WD(p_data[i]);
	}
}
  400a50:	3710      	adds	r7, #16
  400a52:	46bd      	mov	sp, r7
  400a54:	bd80      	pop	{r7, pc}
  400a56:	bf00      	nop
  400a58:	00400829 	.word	0x00400829
  400a5c:	00400845 	.word	0x00400845

00400a60 <ili93xx_read_register>:
 * \param p_data the pointer to the read data.
 * \param uc_datacnt the number of the read data
 */
static void ili93xx_read_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400a60:	b590      	push	{r4, r7, lr}
  400a62:	b085      	sub	sp, #20
  400a64:	af00      	add	r7, sp, #0
  400a66:	4603      	mov	r3, r0
  400a68:	6039      	str	r1, [r7, #0]
  400a6a:	71fb      	strb	r3, [r7, #7]
  400a6c:	4613      	mov	r3, r2
  400a6e:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  400a70:	2000      	movs	r0, #0
  400a72:	4b0d      	ldr	r3, [pc, #52]	; (400aa8 <ili93xx_read_register+0x48>)
  400a74:	4798      	blx	r3
	LCD_IR(uc_reg);
  400a76:	79fb      	ldrb	r3, [r7, #7]
  400a78:	4618      	mov	r0, r3
  400a7a:	4b0b      	ldr	r3, [pc, #44]	; (400aa8 <ili93xx_read_register+0x48>)
  400a7c:	4798      	blx	r3

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400a7e:	2300      	movs	r3, #0
  400a80:	73fb      	strb	r3, [r7, #15]
  400a82:	e009      	b.n	400a98 <ili93xx_read_register+0x38>
		p_data[i] = LCD_RD();
  400a84:	7bfb      	ldrb	r3, [r7, #15]
  400a86:	683a      	ldr	r2, [r7, #0]
  400a88:	18d4      	adds	r4, r2, r3
  400a8a:	4b08      	ldr	r3, [pc, #32]	; (400aac <ili93xx_read_register+0x4c>)
  400a8c:	4798      	blx	r3
  400a8e:	4603      	mov	r3, r0
  400a90:	7023      	strb	r3, [r4, #0]
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400a92:	7bfb      	ldrb	r3, [r7, #15]
  400a94:	3301      	adds	r3, #1
  400a96:	73fb      	strb	r3, [r7, #15]
  400a98:	7bfa      	ldrb	r2, [r7, #15]
  400a9a:	79bb      	ldrb	r3, [r7, #6]
  400a9c:	429a      	cmp	r2, r3
  400a9e:	d3f1      	bcc.n	400a84 <ili93xx_read_register+0x24>
		p_data[i] = LCD_RD();
	}
}
  400aa0:	3714      	adds	r7, #20
  400aa2:	46bd      	mov	sp, r7
  400aa4:	bd90      	pop	{r4, r7, pc}
  400aa6:	bf00      	nop
  400aa8:	00400829 	.word	0x00400829
  400aac:	00400865 	.word	0x00400865

00400ab0 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400ab0:	b480      	push	{r7}
  400ab2:	b085      	sub	sp, #20
  400ab4:	af00      	add	r7, sp, #0
  400ab6:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400ab8:	2300      	movs	r3, #0
  400aba:	60fb      	str	r3, [r7, #12]
  400abc:	e00c      	b.n	400ad8 <ili93xx_delay+0x28>
		for (i = 0; i < 100000; i++) {
  400abe:	2300      	movs	r3, #0
  400ac0:	60fb      	str	r3, [r7, #12]
  400ac2:	e002      	b.n	400aca <ili93xx_delay+0x1a>
  400ac4:	68fb      	ldr	r3, [r7, #12]
  400ac6:	3301      	adds	r3, #1
  400ac8:	60fb      	str	r3, [r7, #12]
  400aca:	68fb      	ldr	r3, [r7, #12]
  400acc:	4a07      	ldr	r2, [pc, #28]	; (400aec <ili93xx_delay+0x3c>)
  400ace:	4293      	cmp	r3, r2
  400ad0:	d9f8      	bls.n	400ac4 <ili93xx_delay+0x14>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400ad2:	68fb      	ldr	r3, [r7, #12]
  400ad4:	3301      	adds	r3, #1
  400ad6:	60fb      	str	r3, [r7, #12]
  400ad8:	68fa      	ldr	r2, [r7, #12]
  400ada:	687b      	ldr	r3, [r7, #4]
  400adc:	429a      	cmp	r2, r3
  400ade:	d3ee      	bcc.n	400abe <ili93xx_delay+0xe>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  400ae0:	3714      	adds	r7, #20
  400ae2:	46bd      	mov	sp, r7
  400ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ae8:	4770      	bx	lr
  400aea:	bf00      	nop
  400aec:	0001869f 	.word	0x0001869f

00400af0 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400af0:	b480      	push	{r7}
  400af2:	b087      	sub	sp, #28
  400af4:	af00      	add	r7, sp, #0
  400af6:	60f8      	str	r0, [r7, #12]
  400af8:	60b9      	str	r1, [r7, #8]
  400afa:	607a      	str	r2, [r7, #4]
  400afc:	603b      	str	r3, [r7, #0]
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  400afe:	68fb      	ldr	r3, [r7, #12]
  400b00:	681a      	ldr	r2, [r3, #0]
  400b02:	4b27      	ldr	r3, [pc, #156]	; (400ba0 <ili93xx_check_box_coordinates+0xb0>)
  400b04:	681b      	ldr	r3, [r3, #0]
  400b06:	429a      	cmp	r2, r3
  400b08:	d304      	bcc.n	400b14 <ili93xx_check_box_coordinates+0x24>
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400b0a:	4b25      	ldr	r3, [pc, #148]	; (400ba0 <ili93xx_check_box_coordinates+0xb0>)
  400b0c:	681b      	ldr	r3, [r3, #0]
  400b0e:	1e5a      	subs	r2, r3, #1
  400b10:	68fb      	ldr	r3, [r7, #12]
  400b12:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  400b14:	687b      	ldr	r3, [r7, #4]
  400b16:	681a      	ldr	r2, [r3, #0]
  400b18:	4b21      	ldr	r3, [pc, #132]	; (400ba0 <ili93xx_check_box_coordinates+0xb0>)
  400b1a:	681b      	ldr	r3, [r3, #0]
  400b1c:	429a      	cmp	r2, r3
  400b1e:	d304      	bcc.n	400b2a <ili93xx_check_box_coordinates+0x3a>
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400b20:	4b1f      	ldr	r3, [pc, #124]	; (400ba0 <ili93xx_check_box_coordinates+0xb0>)
  400b22:	681b      	ldr	r3, [r3, #0]
  400b24:	1e5a      	subs	r2, r3, #1
  400b26:	687b      	ldr	r3, [r7, #4]
  400b28:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  400b2a:	68bb      	ldr	r3, [r7, #8]
  400b2c:	681a      	ldr	r2, [r3, #0]
  400b2e:	4b1d      	ldr	r3, [pc, #116]	; (400ba4 <ili93xx_check_box_coordinates+0xb4>)
  400b30:	681b      	ldr	r3, [r3, #0]
  400b32:	429a      	cmp	r2, r3
  400b34:	d304      	bcc.n	400b40 <ili93xx_check_box_coordinates+0x50>
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400b36:	4b1b      	ldr	r3, [pc, #108]	; (400ba4 <ili93xx_check_box_coordinates+0xb4>)
  400b38:	681b      	ldr	r3, [r3, #0]
  400b3a:	1e5a      	subs	r2, r3, #1
  400b3c:	68bb      	ldr	r3, [r7, #8]
  400b3e:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  400b40:	683b      	ldr	r3, [r7, #0]
  400b42:	681a      	ldr	r2, [r3, #0]
  400b44:	4b17      	ldr	r3, [pc, #92]	; (400ba4 <ili93xx_check_box_coordinates+0xb4>)
  400b46:	681b      	ldr	r3, [r3, #0]
  400b48:	429a      	cmp	r2, r3
  400b4a:	d304      	bcc.n	400b56 <ili93xx_check_box_coordinates+0x66>
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  400b4c:	4b15      	ldr	r3, [pc, #84]	; (400ba4 <ili93xx_check_box_coordinates+0xb4>)
  400b4e:	681b      	ldr	r3, [r3, #0]
  400b50:	1e5a      	subs	r2, r3, #1
  400b52:	683b      	ldr	r3, [r7, #0]
  400b54:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400b56:	68fb      	ldr	r3, [r7, #12]
  400b58:	681a      	ldr	r2, [r3, #0]
  400b5a:	687b      	ldr	r3, [r7, #4]
  400b5c:	681b      	ldr	r3, [r3, #0]
  400b5e:	429a      	cmp	r2, r3
  400b60:	d909      	bls.n	400b76 <ili93xx_check_box_coordinates+0x86>
		dw = *p_ul_x1;
  400b62:	68fb      	ldr	r3, [r7, #12]
  400b64:	681b      	ldr	r3, [r3, #0]
  400b66:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  400b68:	687b      	ldr	r3, [r7, #4]
  400b6a:	681a      	ldr	r2, [r3, #0]
  400b6c:	68fb      	ldr	r3, [r7, #12]
  400b6e:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = dw;
  400b70:	687b      	ldr	r3, [r7, #4]
  400b72:	697a      	ldr	r2, [r7, #20]
  400b74:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400b76:	68bb      	ldr	r3, [r7, #8]
  400b78:	681a      	ldr	r2, [r3, #0]
  400b7a:	683b      	ldr	r3, [r7, #0]
  400b7c:	681b      	ldr	r3, [r3, #0]
  400b7e:	429a      	cmp	r2, r3
  400b80:	d909      	bls.n	400b96 <ili93xx_check_box_coordinates+0xa6>
		dw = *p_ul_y1;
  400b82:	68bb      	ldr	r3, [r7, #8]
  400b84:	681b      	ldr	r3, [r3, #0]
  400b86:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  400b88:	683b      	ldr	r3, [r7, #0]
  400b8a:	681a      	ldr	r2, [r3, #0]
  400b8c:	68bb      	ldr	r3, [r7, #8]
  400b8e:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = dw;
  400b90:	683b      	ldr	r3, [r7, #0]
  400b92:	697a      	ldr	r2, [r7, #20]
  400b94:	601a      	str	r2, [r3, #0]
	}
}
  400b96:	371c      	adds	r7, #28
  400b98:	46bd      	mov	sp, r7
  400b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b9e:	4770      	bx	lr
  400ba0:	20000000 	.word	0x20000000
  400ba4:	20000004 	.word	0x20000004

00400ba8 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400ba8:	b580      	push	{r7, lr}
  400baa:	b082      	sub	sp, #8
  400bac:	af00      	add	r7, sp, #0
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
  400bae:	463b      	mov	r3, r7
  400bb0:	20d3      	movs	r0, #211	; 0xd3
  400bb2:	4619      	mov	r1, r3
  400bb4:	2204      	movs	r2, #4
  400bb6:	4b18      	ldr	r3, [pc, #96]	; (400c18 <ili93xx_device_type_identify+0x70>)
  400bb8:	4798      	blx	r3
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  400bba:	78bb      	ldrb	r3, [r7, #2]
  400bbc:	b29b      	uxth	r3, r3
  400bbe:	021b      	lsls	r3, r3, #8
  400bc0:	b29a      	uxth	r2, r3
  400bc2:	78fb      	ldrb	r3, [r7, #3]
  400bc4:	b29b      	uxth	r3, r3
  400bc6:	4413      	add	r3, r2
  400bc8:	80fb      	strh	r3, [r7, #6]

	if (chipid == ILI9341_DEVICE_CODE) {
  400bca:	88fb      	ldrh	r3, [r7, #6]
  400bcc:	f249 3241 	movw	r2, #37697	; 0x9341
  400bd0:	4293      	cmp	r3, r2
  400bd2:	d104      	bne.n	400bde <ili93xx_device_type_identify+0x36>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400bd4:	4b11      	ldr	r3, [pc, #68]	; (400c1c <ili93xx_device_type_identify+0x74>)
  400bd6:	2202      	movs	r2, #2
  400bd8:	701a      	strb	r2, [r3, #0]
		return 0;
  400bda:	2300      	movs	r3, #0
  400bdc:	e018      	b.n	400c10 <ili93xx_device_type_identify+0x68>
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
  400bde:	463b      	mov	r3, r7
  400be0:	2000      	movs	r0, #0
  400be2:	4619      	mov	r1, r3
  400be4:	2202      	movs	r2, #2
  400be6:	4b0c      	ldr	r3, [pc, #48]	; (400c18 <ili93xx_device_type_identify+0x70>)
  400be8:	4798      	blx	r3
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400bea:	783b      	ldrb	r3, [r7, #0]
  400bec:	b29b      	uxth	r3, r3
  400bee:	021b      	lsls	r3, r3, #8
  400bf0:	b29a      	uxth	r2, r3
  400bf2:	787b      	ldrb	r3, [r7, #1]
  400bf4:	b29b      	uxth	r3, r3
  400bf6:	4413      	add	r3, r2
  400bf8:	80fb      	strh	r3, [r7, #6]
	if (chipid == ILI9325_DEVICE_CODE) {
  400bfa:	88fb      	ldrh	r3, [r7, #6]
  400bfc:	f249 3225 	movw	r2, #37669	; 0x9325
  400c00:	4293      	cmp	r3, r2
  400c02:	d104      	bne.n	400c0e <ili93xx_device_type_identify+0x66>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  400c04:	4b05      	ldr	r3, [pc, #20]	; (400c1c <ili93xx_device_type_identify+0x74>)
  400c06:	2201      	movs	r2, #1
  400c08:	701a      	strb	r2, [r3, #0]
		return 0;
  400c0a:	2300      	movs	r3, #0
  400c0c:	e000      	b.n	400c10 <ili93xx_device_type_identify+0x68>
	}

	return 1;
  400c0e:	2301      	movs	r3, #1
}
  400c10:	4618      	mov	r0, r3
  400c12:	3708      	adds	r7, #8
  400c14:	46bd      	mov	sp, r7
  400c16:	bd80      	pop	{r7, pc}
  400c18:	00400a61 	.word	0x00400a61
  400c1c:	200008a0 	.word	0x200008a0

00400c20 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  400c20:	b590      	push	{r4, r7, lr}
  400c22:	b085      	sub	sp, #20
  400c24:	af00      	add	r7, sp, #0
  400c26:	6078      	str	r0, [r7, #4]
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  400c28:	4b7a      	ldr	r3, [pc, #488]	; (400e14 <ili93xx_init+0x1f4>)
  400c2a:	4798      	blx	r3
  400c2c:	4603      	mov	r3, r0
  400c2e:	2b00      	cmp	r3, #0
  400c30:	d001      	beq.n	400c36 <ili93xx_init+0x16>
		return 1;
  400c32:	2301      	movs	r3, #1
  400c34:	e1ad      	b.n	400f92 <ili93xx_init+0x372>
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  400c36:	4b78      	ldr	r3, [pc, #480]	; (400e18 <ili93xx_init+0x1f8>)
  400c38:	22f0      	movs	r2, #240	; 0xf0
  400c3a:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400c3c:	4b77      	ldr	r3, [pc, #476]	; (400e1c <ili93xx_init+0x1fc>)
  400c3e:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400c42:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400c44:	4b76      	ldr	r3, [pc, #472]	; (400e20 <ili93xx_init+0x200>)
  400c46:	781b      	ldrb	r3, [r3, #0]
  400c48:	2b01      	cmp	r3, #1
  400c4a:	f040 80f5 	bne.w	400e38 <ili93xx_init+0x218>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400c4e:	2007      	movs	r0, #7
  400c50:	2133      	movs	r1, #51	; 0x33
  400c52:	4b74      	ldr	r3, [pc, #464]	; (400e24 <ili93xx_init+0x204>)
  400c54:	4798      	blx	r3
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400c56:	2010      	movs	r0, #16
  400c58:	2100      	movs	r1, #0
  400c5a:	4b72      	ldr	r3, [pc, #456]	; (400e24 <ili93xx_init+0x204>)
  400c5c:	4798      	blx	r3
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400c5e:	2000      	movs	r0, #0
  400c60:	2101      	movs	r1, #1
  400c62:	4b70      	ldr	r3, [pc, #448]	; (400e24 <ili93xx_init+0x204>)
  400c64:	4798      	blx	r3
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400c66:	2001      	movs	r0, #1
  400c68:	f44f 7180 	mov.w	r1, #256	; 0x100
  400c6c:	4b6d      	ldr	r3, [pc, #436]	; (400e24 <ili93xx_init+0x204>)
  400c6e:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  400c70:	2002      	movs	r0, #2
  400c72:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400c76:	4b6b      	ldr	r3, [pc, #428]	; (400e24 <ili93xx_init+0x204>)
  400c78:	4798      	blx	r3
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400c7a:	2004      	movs	r0, #4
  400c7c:	2100      	movs	r1, #0
  400c7e:	4b69      	ldr	r3, [pc, #420]	; (400e24 <ili93xx_init+0x204>)
  400c80:	4798      	blx	r3
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400c82:	2008      	movs	r0, #8
  400c84:	f240 2107 	movw	r1, #519	; 0x207
  400c88:	4b66      	ldr	r3, [pc, #408]	; (400e24 <ili93xx_init+0x204>)
  400c8a:	4798      	blx	r3
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400c8c:	2009      	movs	r0, #9
  400c8e:	2100      	movs	r1, #0
  400c90:	4b64      	ldr	r3, [pc, #400]	; (400e24 <ili93xx_init+0x204>)
  400c92:	4798      	blx	r3
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400c94:	200a      	movs	r0, #10
  400c96:	2100      	movs	r1, #0
  400c98:	4b62      	ldr	r3, [pc, #392]	; (400e24 <ili93xx_init+0x204>)
  400c9a:	4798      	blx	r3
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400c9c:	200c      	movs	r0, #12
  400c9e:	2100      	movs	r1, #0
  400ca0:	4b60      	ldr	r3, [pc, #384]	; (400e24 <ili93xx_init+0x204>)
  400ca2:	4798      	blx	r3
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400ca4:	200d      	movs	r0, #13
  400ca6:	2100      	movs	r1, #0
  400ca8:	4b5e      	ldr	r3, [pc, #376]	; (400e24 <ili93xx_init+0x204>)
  400caa:	4798      	blx	r3
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400cac:	200f      	movs	r0, #15
  400cae:	2100      	movs	r1, #0
  400cb0:	4b5c      	ldr	r3, [pc, #368]	; (400e24 <ili93xx_init+0x204>)
  400cb2:	4798      	blx	r3
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400cb4:	2010      	movs	r0, #16
  400cb6:	2100      	movs	r1, #0
  400cb8:	4b5a      	ldr	r3, [pc, #360]	; (400e24 <ili93xx_init+0x204>)
  400cba:	4798      	blx	r3

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400cbc:	2011      	movs	r0, #17
  400cbe:	2100      	movs	r1, #0
  400cc0:	4b58      	ldr	r3, [pc, #352]	; (400e24 <ili93xx_init+0x204>)
  400cc2:	4798      	blx	r3
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  400cc4:	2012      	movs	r0, #18
  400cc6:	2100      	movs	r1, #0
  400cc8:	4b56      	ldr	r3, [pc, #344]	; (400e24 <ili93xx_init+0x204>)
  400cca:	4798      	blx	r3
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400ccc:	2013      	movs	r0, #19
  400cce:	2100      	movs	r1, #0
  400cd0:	4b54      	ldr	r3, [pc, #336]	; (400e24 <ili93xx_init+0x204>)
  400cd2:	4798      	blx	r3
		ili93xx_delay(200);
  400cd4:	20c8      	movs	r0, #200	; 0xc8
  400cd6:	4b54      	ldr	r3, [pc, #336]	; (400e28 <ili93xx_init+0x208>)
  400cd8:	4798      	blx	r3

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400cda:	2010      	movs	r0, #16
  400cdc:	f241 2190 	movw	r1, #4752	; 0x1290
  400ce0:	4b50      	ldr	r3, [pc, #320]	; (400e24 <ili93xx_init+0x204>)
  400ce2:	4798      	blx	r3

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400ce4:	2011      	movs	r0, #17
  400ce6:	f240 2127 	movw	r1, #551	; 0x227
  400cea:	4b4e      	ldr	r3, [pc, #312]	; (400e24 <ili93xx_init+0x204>)
  400cec:	4798      	blx	r3
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  400cee:	2032      	movs	r0, #50	; 0x32
  400cf0:	4b4d      	ldr	r3, [pc, #308]	; (400e28 <ili93xx_init+0x208>)
  400cf2:	4798      	blx	r3
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400cf4:	2012      	movs	r0, #18
  400cf6:	211b      	movs	r1, #27
  400cf8:	4b4a      	ldr	r3, [pc, #296]	; (400e24 <ili93xx_init+0x204>)
  400cfa:	4798      	blx	r3
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  400cfc:	2032      	movs	r0, #50	; 0x32
  400cfe:	4b4a      	ldr	r3, [pc, #296]	; (400e28 <ili93xx_init+0x208>)
  400d00:	4798      	blx	r3
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  400d02:	2013      	movs	r0, #19
  400d04:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  400d08:	4b46      	ldr	r3, [pc, #280]	; (400e24 <ili93xx_init+0x204>)
  400d0a:	4798      	blx	r3
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400d0c:	2029      	movs	r0, #41	; 0x29
  400d0e:	2119      	movs	r1, #25
  400d10:	4b44      	ldr	r3, [pc, #272]	; (400e24 <ili93xx_init+0x204>)
  400d12:	4798      	blx	r3
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400d14:	202b      	movs	r0, #43	; 0x2b
  400d16:	210d      	movs	r1, #13
  400d18:	4b42      	ldr	r3, [pc, #264]	; (400e24 <ili93xx_init+0x204>)
  400d1a:	4798      	blx	r3
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  400d1c:	2032      	movs	r0, #50	; 0x32
  400d1e:	4b42      	ldr	r3, [pc, #264]	; (400e28 <ili93xx_init+0x208>)
  400d20:	4798      	blx	r3

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  400d22:	2030      	movs	r0, #48	; 0x30
  400d24:	2100      	movs	r1, #0
  400d26:	4b3f      	ldr	r3, [pc, #252]	; (400e24 <ili93xx_init+0x204>)
  400d28:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400d2a:	2031      	movs	r0, #49	; 0x31
  400d2c:	f44f 7101 	mov.w	r1, #516	; 0x204
  400d30:	4b3c      	ldr	r3, [pc, #240]	; (400e24 <ili93xx_init+0x204>)
  400d32:	4798      	blx	r3
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400d34:	2032      	movs	r0, #50	; 0x32
  400d36:	f44f 7100 	mov.w	r1, #512	; 0x200
  400d3a:	4b3a      	ldr	r3, [pc, #232]	; (400e24 <ili93xx_init+0x204>)
  400d3c:	4798      	blx	r3
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400d3e:	2035      	movs	r0, #53	; 0x35
  400d40:	2107      	movs	r1, #7
  400d42:	4b38      	ldr	r3, [pc, #224]	; (400e24 <ili93xx_init+0x204>)
  400d44:	4798      	blx	r3
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  400d46:	2036      	movs	r0, #54	; 0x36
  400d48:	f241 4104 	movw	r1, #5124	; 0x1404
  400d4c:	4b35      	ldr	r3, [pc, #212]	; (400e24 <ili93xx_init+0x204>)
  400d4e:	4798      	blx	r3
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400d50:	2037      	movs	r0, #55	; 0x37
  400d52:	f240 7105 	movw	r1, #1797	; 0x705
  400d56:	4b33      	ldr	r3, [pc, #204]	; (400e24 <ili93xx_init+0x204>)
  400d58:	4798      	blx	r3
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  400d5a:	2038      	movs	r0, #56	; 0x38
  400d5c:	f240 3105 	movw	r1, #773	; 0x305
  400d60:	4b30      	ldr	r3, [pc, #192]	; (400e24 <ili93xx_init+0x204>)
  400d62:	4798      	blx	r3
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400d64:	2039      	movs	r0, #57	; 0x39
  400d66:	f240 7107 	movw	r1, #1799	; 0x707
  400d6a:	4b2e      	ldr	r3, [pc, #184]	; (400e24 <ili93xx_init+0x204>)
  400d6c:	4798      	blx	r3
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  400d6e:	203c      	movs	r0, #60	; 0x3c
  400d70:	f240 7101 	movw	r1, #1793	; 0x701
  400d74:	4b2b      	ldr	r3, [pc, #172]	; (400e24 <ili93xx_init+0x204>)
  400d76:	4798      	blx	r3
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400d78:	203d      	movs	r0, #61	; 0x3d
  400d7a:	210e      	movs	r1, #14
  400d7c:	4b29      	ldr	r3, [pc, #164]	; (400e24 <ili93xx_init+0x204>)
  400d7e:	4798      	blx	r3
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  400d80:	2003      	movs	r0, #3
  400d82:	f24d 0110 	movw	r1, #53264	; 0xd010
  400d86:	4b27      	ldr	r3, [pc, #156]	; (400e24 <ili93xx_init+0x204>)
  400d88:	4798      	blx	r3
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400d8a:	2060      	movs	r0, #96	; 0x60
  400d8c:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400d90:	4b24      	ldr	r3, [pc, #144]	; (400e24 <ili93xx_init+0x204>)
  400d92:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400d94:	2061      	movs	r0, #97	; 0x61
  400d96:	2101      	movs	r1, #1
  400d98:	4b22      	ldr	r3, [pc, #136]	; (400e24 <ili93xx_init+0x204>)
  400d9a:	4798      	blx	r3
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400d9c:	206a      	movs	r0, #106	; 0x6a
  400d9e:	2100      	movs	r1, #0
  400da0:	4b20      	ldr	r3, [pc, #128]	; (400e24 <ili93xx_init+0x204>)
  400da2:	4798      	blx	r3
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400da4:	2080      	movs	r0, #128	; 0x80
  400da6:	2100      	movs	r1, #0
  400da8:	4b1e      	ldr	r3, [pc, #120]	; (400e24 <ili93xx_init+0x204>)
  400daa:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400dac:	2081      	movs	r0, #129	; 0x81
  400dae:	2100      	movs	r1, #0
  400db0:	4b1c      	ldr	r3, [pc, #112]	; (400e24 <ili93xx_init+0x204>)
  400db2:	4798      	blx	r3
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400db4:	2082      	movs	r0, #130	; 0x82
  400db6:	2100      	movs	r1, #0
  400db8:	4b1a      	ldr	r3, [pc, #104]	; (400e24 <ili93xx_init+0x204>)
  400dba:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  400dbc:	2083      	movs	r0, #131	; 0x83
  400dbe:	2100      	movs	r1, #0
  400dc0:	4b18      	ldr	r3, [pc, #96]	; (400e24 <ili93xx_init+0x204>)
  400dc2:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400dc4:	2084      	movs	r0, #132	; 0x84
  400dc6:	2100      	movs	r1, #0
  400dc8:	4b16      	ldr	r3, [pc, #88]	; (400e24 <ili93xx_init+0x204>)
  400dca:	4798      	blx	r3
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  400dcc:	2085      	movs	r0, #133	; 0x85
  400dce:	2100      	movs	r1, #0
  400dd0:	4b14      	ldr	r3, [pc, #80]	; (400e24 <ili93xx_init+0x204>)
  400dd2:	4798      	blx	r3
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400dd4:	2090      	movs	r0, #144	; 0x90
  400dd6:	2110      	movs	r1, #16
  400dd8:	4b12      	ldr	r3, [pc, #72]	; (400e24 <ili93xx_init+0x204>)
  400dda:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400ddc:	2092      	movs	r0, #146	; 0x92
  400dde:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400de2:	4b10      	ldr	r3, [pc, #64]	; (400e24 <ili93xx_init+0x204>)
  400de4:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400de6:	2095      	movs	r0, #149	; 0x95
  400de8:	f44f 7188 	mov.w	r1, #272	; 0x110
  400dec:	4b0d      	ldr	r3, [pc, #52]	; (400e24 <ili93xx_init+0x204>)
  400dee:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400df0:	687b      	ldr	r3, [r7, #4]
  400df2:	681a      	ldr	r2, [r3, #0]
  400df4:	687b      	ldr	r3, [r7, #4]
  400df6:	685b      	ldr	r3, [r3, #4]
  400df8:	2000      	movs	r0, #0
  400dfa:	2100      	movs	r1, #0
  400dfc:	4c0b      	ldr	r4, [pc, #44]	; (400e2c <ili93xx_init+0x20c>)
  400dfe:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400e00:	687b      	ldr	r3, [r7, #4]
  400e02:	689b      	ldr	r3, [r3, #8]
  400e04:	4618      	mov	r0, r3
  400e06:	4b0a      	ldr	r3, [pc, #40]	; (400e30 <ili93xx_init+0x210>)
  400e08:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400e0a:	2000      	movs	r0, #0
  400e0c:	2100      	movs	r1, #0
  400e0e:	4b09      	ldr	r3, [pc, #36]	; (400e34 <ili93xx_init+0x214>)
  400e10:	4798      	blx	r3
  400e12:	e0bd      	b.n	400f90 <ili93xx_init+0x370>
  400e14:	00400ba9 	.word	0x00400ba9
  400e18:	20000000 	.word	0x20000000
  400e1c:	20000004 	.word	0x20000004
  400e20:	200008a0 	.word	0x200008a0
  400e24:	004009cd 	.word	0x004009cd
  400e28:	00400ab1 	.word	0x00400ab1
  400e2c:	0040101d 	.word	0x0040101d
  400e30:	00400fe9 	.word	0x00400fe9
  400e34:	00401111 	.word	0x00401111
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400e38:	4b58      	ldr	r3, [pc, #352]	; (400f9c <ili93xx_init+0x37c>)
  400e3a:	781b      	ldrb	r3, [r3, #0]
  400e3c:	2b02      	cmp	r3, #2
  400e3e:	f040 80a5 	bne.w	400f8c <ili93xx_init+0x36c>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  400e42:	2339      	movs	r3, #57	; 0x39
  400e44:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x2C;
  400e46:	232c      	movs	r3, #44	; 0x2c
  400e48:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x00;
  400e4a:	2300      	movs	r3, #0
  400e4c:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x34;
  400e4e:	2334      	movs	r3, #52	; 0x34
  400e50:	72fb      	strb	r3, [r7, #11]
		paratable[4] = 0x02;
  400e52:	2302      	movs	r3, #2
  400e54:	733b      	strb	r3, [r7, #12]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400e56:	f107 0308 	add.w	r3, r7, #8
  400e5a:	20cb      	movs	r0, #203	; 0xcb
  400e5c:	4619      	mov	r1, r3
  400e5e:	2205      	movs	r2, #5
  400e60:	4b4f      	ldr	r3, [pc, #316]	; (400fa0 <ili93xx_init+0x380>)
  400e62:	4798      	blx	r3

		/** power control B configuration */
		paratable[0] = 0;
  400e64:	2300      	movs	r3, #0
  400e66:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0xAA;
  400e68:	23aa      	movs	r3, #170	; 0xaa
  400e6a:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0xB0;
  400e6c:	23b0      	movs	r3, #176	; 0xb0
  400e6e:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  400e70:	f107 0308 	add.w	r3, r7, #8
  400e74:	20cf      	movs	r0, #207	; 0xcf
  400e76:	4619      	mov	r1, r3
  400e78:	2203      	movs	r2, #3
  400e7a:	4b49      	ldr	r3, [pc, #292]	; (400fa0 <ili93xx_init+0x380>)
  400e7c:	4798      	blx	r3

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  400e7e:	2330      	movs	r3, #48	; 0x30
  400e80:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400e82:	f107 0308 	add.w	r3, r7, #8
  400e86:	20f7      	movs	r0, #247	; 0xf7
  400e88:	4619      	mov	r1, r3
  400e8a:	2201      	movs	r2, #1
  400e8c:	4b44      	ldr	r3, [pc, #272]	; (400fa0 <ili93xx_init+0x380>)
  400e8e:	4798      	blx	r3
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  400e90:	2325      	movs	r3, #37	; 0x25
  400e92:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400e94:	f107 0308 	add.w	r3, r7, #8
  400e98:	20c0      	movs	r0, #192	; 0xc0
  400e9a:	4619      	mov	r1, r3
  400e9c:	2201      	movs	r2, #1
  400e9e:	4b40      	ldr	r3, [pc, #256]	; (400fa0 <ili93xx_init+0x380>)
  400ea0:	4798      	blx	r3

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  400ea2:	2311      	movs	r3, #17
  400ea4:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400ea6:	f107 0308 	add.w	r3, r7, #8
  400eaa:	20c1      	movs	r0, #193	; 0xc1
  400eac:	4619      	mov	r1, r3
  400eae:	2201      	movs	r2, #1
  400eb0:	4b3b      	ldr	r3, [pc, #236]	; (400fa0 <ili93xx_init+0x380>)
  400eb2:	4798      	blx	r3

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  400eb4:	235c      	movs	r3, #92	; 0x5c
  400eb6:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x4C;
  400eb8:	234c      	movs	r3, #76	; 0x4c
  400eba:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400ebc:	f107 0308 	add.w	r3, r7, #8
  400ec0:	20c5      	movs	r0, #197	; 0xc5
  400ec2:	4619      	mov	r1, r3
  400ec4:	2202      	movs	r2, #2
  400ec6:	4b36      	ldr	r3, [pc, #216]	; (400fa0 <ili93xx_init+0x380>)
  400ec8:	4798      	blx	r3

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  400eca:	2394      	movs	r3, #148	; 0x94
  400ecc:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400ece:	f107 0308 	add.w	r3, r7, #8
  400ed2:	20c7      	movs	r0, #199	; 0xc7
  400ed4:	4619      	mov	r1, r3
  400ed6:	2201      	movs	r2, #1
  400ed8:	4b31      	ldr	r3, [pc, #196]	; (400fa0 <ili93xx_init+0x380>)
  400eda:	4798      	blx	r3

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  400edc:	2385      	movs	r3, #133	; 0x85
  400ede:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x01;
  400ee0:	2301      	movs	r3, #1
  400ee2:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x78;
  400ee4:	2378      	movs	r3, #120	; 0x78
  400ee6:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400ee8:	f107 0308 	add.w	r3, r7, #8
  400eec:	20e8      	movs	r0, #232	; 0xe8
  400eee:	4619      	mov	r1, r3
  400ef0:	2203      	movs	r2, #3
  400ef2:	4b2b      	ldr	r3, [pc, #172]	; (400fa0 <ili93xx_init+0x380>)
  400ef4:	4798      	blx	r3

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  400ef6:	2300      	movs	r3, #0
  400ef8:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x00;
  400efa:	2300      	movs	r3, #0
  400efc:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400efe:	f107 0308 	add.w	r3, r7, #8
  400f02:	20ea      	movs	r0, #234	; 0xea
  400f04:	4619      	mov	r1, r3
  400f06:	2202      	movs	r2, #2
  400f08:	4b25      	ldr	r3, [pc, #148]	; (400fa0 <ili93xx_init+0x380>)
  400f0a:	4798      	blx	r3

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  400f0c:	2348      	movs	r3, #72	; 0x48
  400f0e:	723b      	strb	r3, [r7, #8]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400f10:	f107 0308 	add.w	r3, r7, #8
  400f14:	2036      	movs	r0, #54	; 0x36
  400f16:	4619      	mov	r1, r3
  400f18:	2201      	movs	r2, #1
  400f1a:	4b21      	ldr	r3, [pc, #132]	; (400fa0 <ili93xx_init+0x380>)
  400f1c:	4798      	blx	r3
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  400f1e:	2306      	movs	r3, #6
  400f20:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400f22:	f107 0308 	add.w	r3, r7, #8
  400f26:	203a      	movs	r0, #58	; 0x3a
  400f28:	4619      	mov	r1, r3
  400f2a:	2201      	movs	r2, #1
  400f2c:	4b1c      	ldr	r3, [pc, #112]	; (400fa0 <ili93xx_init+0x380>)
  400f2e:	4798      	blx	r3

		/** Display Function Control */
		paratable[0] = 0x02;
  400f30:	2302      	movs	r3, #2
  400f32:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x82;
  400f34:	2382      	movs	r3, #130	; 0x82
  400f36:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x27;
  400f38:	2327      	movs	r3, #39	; 0x27
  400f3a:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x00;
  400f3c:	2300      	movs	r3, #0
  400f3e:	72fb      	strb	r3, [r7, #11]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  400f40:	f107 0308 	add.w	r3, r7, #8
  400f44:	20b6      	movs	r0, #182	; 0xb6
  400f46:	4619      	mov	r1, r3
  400f48:	2204      	movs	r2, #4
  400f4a:	4b15      	ldr	r3, [pc, #84]	; (400fa0 <ili93xx_init+0x380>)
  400f4c:	4798      	blx	r3
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400f4e:	687b      	ldr	r3, [r7, #4]
  400f50:	681a      	ldr	r2, [r3, #0]
  400f52:	687b      	ldr	r3, [r7, #4]
  400f54:	685b      	ldr	r3, [r3, #4]
  400f56:	2000      	movs	r0, #0
  400f58:	2100      	movs	r1, #0
  400f5a:	4c12      	ldr	r4, [pc, #72]	; (400fa4 <ili93xx_init+0x384>)
  400f5c:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400f5e:	687b      	ldr	r3, [r7, #4]
  400f60:	689b      	ldr	r3, [r3, #8]
  400f62:	4618      	mov	r0, r3
  400f64:	4b10      	ldr	r3, [pc, #64]	; (400fa8 <ili93xx_init+0x388>)
  400f66:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400f68:	f107 0308 	add.w	r3, r7, #8
  400f6c:	2011      	movs	r0, #17
  400f6e:	4619      	mov	r1, r3
  400f70:	2200      	movs	r2, #0
  400f72:	4b0b      	ldr	r3, [pc, #44]	; (400fa0 <ili93xx_init+0x380>)
  400f74:	4798      	blx	r3
		ili93xx_delay(10);
  400f76:	200a      	movs	r0, #10
  400f78:	4b0c      	ldr	r3, [pc, #48]	; (400fac <ili93xx_init+0x38c>)
  400f7a:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400f7c:	f107 0308 	add.w	r3, r7, #8
  400f80:	2029      	movs	r0, #41	; 0x29
  400f82:	4619      	mov	r1, r3
  400f84:	2200      	movs	r2, #0
  400f86:	4b06      	ldr	r3, [pc, #24]	; (400fa0 <ili93xx_init+0x380>)
  400f88:	4798      	blx	r3
  400f8a:	e001      	b.n	400f90 <ili93xx_init+0x370>
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  400f8c:	2301      	movs	r3, #1
  400f8e:	e000      	b.n	400f92 <ili93xx_init+0x372>
	}

	return 0;
  400f90:	2300      	movs	r3, #0
}
  400f92:	4618      	mov	r0, r3
  400f94:	3714      	adds	r7, #20
  400f96:	46bd      	mov	sp, r7
  400f98:	bd90      	pop	{r4, r7, pc}
  400f9a:	bf00      	nop
  400f9c:	200008a0 	.word	0x200008a0
  400fa0:	00400a11 	.word	0x00400a11
  400fa4:	0040101d 	.word	0x0040101d
  400fa8:	00400fe9 	.word	0x00400fe9
  400fac:	00400ab1 	.word	0x00400ab1

00400fb0 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  400fb0:	b580      	push	{r7, lr}
  400fb2:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400fb4:	4b09      	ldr	r3, [pc, #36]	; (400fdc <ili93xx_display_on+0x2c>)
  400fb6:	781b      	ldrb	r3, [r3, #0]
  400fb8:	2b01      	cmp	r3, #1
  400fba:	d105      	bne.n	400fc8 <ili93xx_display_on+0x18>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  400fbc:	2007      	movs	r0, #7
  400fbe:	f240 1133 	movw	r1, #307	; 0x133
  400fc2:	4b07      	ldr	r3, [pc, #28]	; (400fe0 <ili93xx_display_on+0x30>)
  400fc4:	4798      	blx	r3
  400fc6:	e008      	b.n	400fda <ili93xx_display_on+0x2a>
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400fc8:	4b04      	ldr	r3, [pc, #16]	; (400fdc <ili93xx_display_on+0x2c>)
  400fca:	781b      	ldrb	r3, [r3, #0]
  400fcc:	2b02      	cmp	r3, #2
  400fce:	d104      	bne.n	400fda <ili93xx_display_on+0x2a>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  400fd0:	2029      	movs	r0, #41	; 0x29
  400fd2:	2100      	movs	r1, #0
  400fd4:	2200      	movs	r2, #0
  400fd6:	4b03      	ldr	r3, [pc, #12]	; (400fe4 <ili93xx_display_on+0x34>)
  400fd8:	4798      	blx	r3
	}
}
  400fda:	bd80      	pop	{r7, pc}
  400fdc:	200008a0 	.word	0x200008a0
  400fe0:	004009cd 	.word	0x004009cd
  400fe4:	00400a11 	.word	0x00400a11

00400fe8 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400fe8:	b480      	push	{r7}
  400fea:	b085      	sub	sp, #20
  400fec:	af00      	add	r7, sp, #0
  400fee:	6078      	str	r0, [r7, #4]
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400ff0:	2300      	movs	r3, #0
  400ff2:	60fb      	str	r3, [r7, #12]
  400ff4:	e007      	b.n	401006 <ili93xx_set_foreground_color+0x1e>
		g_ul_pixel_cache[i] = ul_color;
  400ff6:	4908      	ldr	r1, [pc, #32]	; (401018 <ili93xx_set_foreground_color+0x30>)
  400ff8:	68fb      	ldr	r3, [r7, #12]
  400ffa:	687a      	ldr	r2, [r7, #4]
  400ffc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  401000:	68fb      	ldr	r3, [r7, #12]
  401002:	3301      	adds	r3, #1
  401004:	60fb      	str	r3, [r7, #12]
  401006:	68fb      	ldr	r3, [r7, #12]
  401008:	2bef      	cmp	r3, #239	; 0xef
  40100a:	d9f4      	bls.n	400ff6 <ili93xx_set_foreground_color+0xe>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  40100c:	3714      	adds	r7, #20
  40100e:	46bd      	mov	sp, r7
  401010:	f85d 7b04 	ldr.w	r7, [sp], #4
  401014:	4770      	bx	lr
  401016:	bf00      	nop
  401018:	200008a4 	.word	0x200008a4

0040101c <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  40101c:	b580      	push	{r7, lr}
  40101e:	b086      	sub	sp, #24
  401020:	af00      	add	r7, sp, #0
  401022:	60f8      	str	r0, [r7, #12]
  401024:	60b9      	str	r1, [r7, #8]
  401026:	607a      	str	r2, [r7, #4]
  401028:	603b      	str	r3, [r7, #0]
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40102a:	4b36      	ldr	r3, [pc, #216]	; (401104 <ili93xx_set_window+0xe8>)
  40102c:	781b      	ldrb	r3, [r3, #0]
  40102e:	2b01      	cmp	r3, #1
  401030:	d124      	bne.n	40107c <ili93xx_set_window+0x60>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  401032:	68fb      	ldr	r3, [r7, #12]
  401034:	b29b      	uxth	r3, r3
  401036:	2050      	movs	r0, #80	; 0x50
  401038:	4619      	mov	r1, r3
  40103a:	4b33      	ldr	r3, [pc, #204]	; (401108 <ili93xx_set_window+0xec>)
  40103c:	4798      	blx	r3
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  40103e:	68fb      	ldr	r3, [r7, #12]
  401040:	b29a      	uxth	r2, r3
  401042:	687b      	ldr	r3, [r7, #4]
  401044:	b29b      	uxth	r3, r3
  401046:	4413      	add	r3, r2
  401048:	b29b      	uxth	r3, r3
  40104a:	3b01      	subs	r3, #1
  40104c:	b29b      	uxth	r3, r3
  40104e:	2051      	movs	r0, #81	; 0x51
  401050:	4619      	mov	r1, r3
  401052:	4b2d      	ldr	r3, [pc, #180]	; (401108 <ili93xx_set_window+0xec>)
  401054:	4798      	blx	r3
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  401056:	68bb      	ldr	r3, [r7, #8]
  401058:	b29b      	uxth	r3, r3
  40105a:	2052      	movs	r0, #82	; 0x52
  40105c:	4619      	mov	r1, r3
  40105e:	4b2a      	ldr	r3, [pc, #168]	; (401108 <ili93xx_set_window+0xec>)
  401060:	4798      	blx	r3
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  401062:	68bb      	ldr	r3, [r7, #8]
  401064:	b29a      	uxth	r2, r3
  401066:	683b      	ldr	r3, [r7, #0]
  401068:	b29b      	uxth	r3, r3
  40106a:	4413      	add	r3, r2
  40106c:	b29b      	uxth	r3, r3
  40106e:	3b01      	subs	r3, #1
  401070:	b29b      	uxth	r3, r3
  401072:	2053      	movs	r0, #83	; 0x53
  401074:	4619      	mov	r1, r3
  401076:	4b24      	ldr	r3, [pc, #144]	; (401108 <ili93xx_set_window+0xec>)
  401078:	4798      	blx	r3
  40107a:	e03f      	b.n	4010fc <ili93xx_set_window+0xe0>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40107c:	4b21      	ldr	r3, [pc, #132]	; (401104 <ili93xx_set_window+0xe8>)
  40107e:	781b      	ldrb	r3, [r3, #0]
  401080:	2b02      	cmp	r3, #2
  401082:	d13b      	bne.n	4010fc <ili93xx_set_window+0xe0>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  401084:	68fb      	ldr	r3, [r7, #12]
  401086:	0a1b      	lsrs	r3, r3, #8
  401088:	b2db      	uxtb	r3, r3
  40108a:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_x & 0xFF;
  40108c:	68fb      	ldr	r3, [r7, #12]
  40108e:	b2db      	uxtb	r3, r3
  401090:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  401092:	68fa      	ldr	r2, [r7, #12]
  401094:	687b      	ldr	r3, [r7, #4]
  401096:	4413      	add	r3, r2
  401098:	3b01      	subs	r3, #1
  40109a:	0a1b      	lsrs	r3, r3, #8
  40109c:	b2db      	uxtb	r3, r3
  40109e:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  4010a0:	68fb      	ldr	r3, [r7, #12]
  4010a2:	b2da      	uxtb	r2, r3
  4010a4:	687b      	ldr	r3, [r7, #4]
  4010a6:	b2db      	uxtb	r3, r3
  4010a8:	4413      	add	r3, r2
  4010aa:	b2db      	uxtb	r3, r3
  4010ac:	3b01      	subs	r3, #1
  4010ae:	b2db      	uxtb	r3, r3
  4010b0:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  4010b2:	f107 0314 	add.w	r3, r7, #20
  4010b6:	202a      	movs	r0, #42	; 0x2a
  4010b8:	4619      	mov	r1, r3
  4010ba:	2204      	movs	r2, #4
  4010bc:	4b13      	ldr	r3, [pc, #76]	; (40110c <ili93xx_set_window+0xf0>)
  4010be:	4798      	blx	r3
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  4010c0:	68bb      	ldr	r3, [r7, #8]
  4010c2:	0a1b      	lsrs	r3, r3, #8
  4010c4:	b2db      	uxtb	r3, r3
  4010c6:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_y & 0xFF;
  4010c8:	68bb      	ldr	r3, [r7, #8]
  4010ca:	b2db      	uxtb	r3, r3
  4010cc:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  4010ce:	68ba      	ldr	r2, [r7, #8]
  4010d0:	683b      	ldr	r3, [r7, #0]
  4010d2:	4413      	add	r3, r2
  4010d4:	3b01      	subs	r3, #1
  4010d6:	0a1b      	lsrs	r3, r3, #8
  4010d8:	b2db      	uxtb	r3, r3
  4010da:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  4010dc:	68bb      	ldr	r3, [r7, #8]
  4010de:	b2da      	uxtb	r2, r3
  4010e0:	683b      	ldr	r3, [r7, #0]
  4010e2:	b2db      	uxtb	r3, r3
  4010e4:	4413      	add	r3, r2
  4010e6:	b2db      	uxtb	r3, r3
  4010e8:	3b01      	subs	r3, #1
  4010ea:	b2db      	uxtb	r3, r3
  4010ec:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  4010ee:	f107 0314 	add.w	r3, r7, #20
  4010f2:	202b      	movs	r0, #43	; 0x2b
  4010f4:	4619      	mov	r1, r3
  4010f6:	2204      	movs	r2, #4
  4010f8:	4b04      	ldr	r3, [pc, #16]	; (40110c <ili93xx_set_window+0xf0>)
  4010fa:	4798      	blx	r3
				       paratable, 4);
	}
}
  4010fc:	3718      	adds	r7, #24
  4010fe:	46bd      	mov	sp, r7
  401100:	bd80      	pop	{r7, pc}
  401102:	bf00      	nop
  401104:	200008a0 	.word	0x200008a0
  401108:	004009cd 	.word	0x004009cd
  40110c:	00400a11 	.word	0x00400a11

00401110 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  401110:	b580      	push	{r7, lr}
  401112:	b082      	sub	sp, #8
  401114:	af00      	add	r7, sp, #0
  401116:	4603      	mov	r3, r0
  401118:	460a      	mov	r2, r1
  40111a:	80fb      	strh	r3, [r7, #6]
  40111c:	4613      	mov	r3, r2
  40111e:	80bb      	strh	r3, [r7, #4]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  401120:	4b08      	ldr	r3, [pc, #32]	; (401144 <ili93xx_set_cursor_position+0x34>)
  401122:	781b      	ldrb	r3, [r3, #0]
  401124:	2b01      	cmp	r3, #1
  401126:	d109      	bne.n	40113c <ili93xx_set_cursor_position+0x2c>
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  401128:	88fb      	ldrh	r3, [r7, #6]
  40112a:	2020      	movs	r0, #32
  40112c:	4619      	mov	r1, r3
  40112e:	4b06      	ldr	r3, [pc, #24]	; (401148 <ili93xx_set_cursor_position+0x38>)
  401130:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  401132:	88bb      	ldrh	r3, [r7, #4]
  401134:	2021      	movs	r0, #33	; 0x21
  401136:	4619      	mov	r1, r3
  401138:	4b03      	ldr	r3, [pc, #12]	; (401148 <ili93xx_set_cursor_position+0x38>)
  40113a:	4798      	blx	r3
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  40113c:	3708      	adds	r7, #8
  40113e:	46bd      	mov	sp, r7
  401140:	bd80      	pop	{r7, pc}
  401142:	bf00      	nop
  401144:	200008a0 	.word	0x200008a0
  401148:	004009cd 	.word	0x004009cd

0040114c <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  40114c:	b590      	push	{r4, r7, lr}
  40114e:	b083      	sub	sp, #12
  401150:	af00      	add	r7, sp, #0
  401152:	6078      	str	r0, [r7, #4]
  401154:	6039      	str	r1, [r7, #0]
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  401156:	4b1b      	ldr	r3, [pc, #108]	; (4011c4 <ili93xx_draw_pixel+0x78>)
  401158:	681b      	ldr	r3, [r3, #0]
  40115a:	687a      	ldr	r2, [r7, #4]
  40115c:	429a      	cmp	r2, r3
  40115e:	d204      	bcs.n	40116a <ili93xx_draw_pixel+0x1e>
  401160:	4b19      	ldr	r3, [pc, #100]	; (4011c8 <ili93xx_draw_pixel+0x7c>)
  401162:	681b      	ldr	r3, [r3, #0]
  401164:	683a      	ldr	r2, [r7, #0]
  401166:	429a      	cmp	r2, r3
  401168:	d301      	bcc.n	40116e <ili93xx_draw_pixel+0x22>
		return 1;
  40116a:	2301      	movs	r3, #1
  40116c:	e025      	b.n	4011ba <ili93xx_draw_pixel+0x6e>
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40116e:	4b17      	ldr	r3, [pc, #92]	; (4011cc <ili93xx_draw_pixel+0x80>)
  401170:	781b      	ldrb	r3, [r3, #0]
  401172:	2b01      	cmp	r3, #1
  401174:	d10f      	bne.n	401196 <ili93xx_draw_pixel+0x4a>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  401176:	687b      	ldr	r3, [r7, #4]
  401178:	b29a      	uxth	r2, r3
  40117a:	683b      	ldr	r3, [r7, #0]
  40117c:	b29b      	uxth	r3, r3
  40117e:	4610      	mov	r0, r2
  401180:	4619      	mov	r1, r3
  401182:	4b13      	ldr	r3, [pc, #76]	; (4011d0 <ili93xx_draw_pixel+0x84>)
  401184:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  401186:	4b13      	ldr	r3, [pc, #76]	; (4011d4 <ili93xx_draw_pixel+0x88>)
  401188:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40118a:	4b13      	ldr	r3, [pc, #76]	; (4011d8 <ili93xx_draw_pixel+0x8c>)
  40118c:	681b      	ldr	r3, [r3, #0]
  40118e:	4618      	mov	r0, r3
  401190:	4b12      	ldr	r3, [pc, #72]	; (4011dc <ili93xx_draw_pixel+0x90>)
  401192:	4798      	blx	r3
  401194:	e010      	b.n	4011b8 <ili93xx_draw_pixel+0x6c>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  401196:	4b0d      	ldr	r3, [pc, #52]	; (4011cc <ili93xx_draw_pixel+0x80>)
  401198:	781b      	ldrb	r3, [r3, #0]
  40119a:	2b02      	cmp	r3, #2
  40119c:	d10c      	bne.n	4011b8 <ili93xx_draw_pixel+0x6c>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  40119e:	6878      	ldr	r0, [r7, #4]
  4011a0:	6839      	ldr	r1, [r7, #0]
  4011a2:	2200      	movs	r2, #0
  4011a4:	2300      	movs	r3, #0
  4011a6:	4c0e      	ldr	r4, [pc, #56]	; (4011e0 <ili93xx_draw_pixel+0x94>)
  4011a8:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4011aa:	4b0a      	ldr	r3, [pc, #40]	; (4011d4 <ili93xx_draw_pixel+0x88>)
  4011ac:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4011ae:	4b0a      	ldr	r3, [pc, #40]	; (4011d8 <ili93xx_draw_pixel+0x8c>)
  4011b0:	681b      	ldr	r3, [r3, #0]
  4011b2:	4618      	mov	r0, r3
  4011b4:	4b09      	ldr	r3, [pc, #36]	; (4011dc <ili93xx_draw_pixel+0x90>)
  4011b6:	4798      	blx	r3
	}

	return 0;
  4011b8:	2300      	movs	r3, #0
}
  4011ba:	4618      	mov	r0, r3
  4011bc:	370c      	adds	r7, #12
  4011be:	46bd      	mov	sp, r7
  4011c0:	bd90      	pop	{r4, r7, pc}
  4011c2:	bf00      	nop
  4011c4:	20000000 	.word	0x20000000
  4011c8:	20000004 	.word	0x20000004
  4011cc:	200008a0 	.word	0x200008a0
  4011d0:	00401111 	.word	0x00401111
  4011d4:	0040087d 	.word	0x0040087d
  4011d8:	200008a4 	.word	0x200008a4
  4011dc:	004008bd 	.word	0x004008bd
  4011e0:	0040101d 	.word	0x0040101d

004011e4 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4011e4:	b590      	push	{r4, r7, lr}
  4011e6:	b087      	sub	sp, #28
  4011e8:	af00      	add	r7, sp, #0
  4011ea:	60f8      	str	r0, [r7, #12]
  4011ec:	60b9      	str	r1, [r7, #8]
  4011ee:	607a      	str	r2, [r7, #4]
  4011f0:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4011f2:	f107 000c 	add.w	r0, r7, #12
  4011f6:	f107 0108 	add.w	r1, r7, #8
  4011fa:	1d3a      	adds	r2, r7, #4
  4011fc:	463b      	mov	r3, r7
  4011fe:	4c26      	ldr	r4, [pc, #152]	; (401298 <ili93xx_draw_filled_rectangle+0xb4>)
  401200:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  401202:	68f8      	ldr	r0, [r7, #12]
  401204:	68b9      	ldr	r1, [r7, #8]
  401206:	687a      	ldr	r2, [r7, #4]
  401208:	68fb      	ldr	r3, [r7, #12]
  40120a:	1ad3      	subs	r3, r2, r3
  40120c:	1c5c      	adds	r4, r3, #1
			(ul_y2 - ul_y1) + 1);
  40120e:	683a      	ldr	r2, [r7, #0]
  401210:	68bb      	ldr	r3, [r7, #8]
  401212:	1ad3      	subs	r3, r2, r3

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  401214:	3301      	adds	r3, #1
  401216:	4622      	mov	r2, r4
  401218:	4c20      	ldr	r4, [pc, #128]	; (40129c <ili93xx_draw_filled_rectangle+0xb8>)
  40121a:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  40121c:	68fb      	ldr	r3, [r7, #12]
  40121e:	b29a      	uxth	r2, r3
  401220:	68bb      	ldr	r3, [r7, #8]
  401222:	b29b      	uxth	r3, r3
  401224:	4610      	mov	r0, r2
  401226:	4619      	mov	r1, r3
  401228:	4b1d      	ldr	r3, [pc, #116]	; (4012a0 <ili93xx_draw_filled_rectangle+0xbc>)
  40122a:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  40122c:	4b1d      	ldr	r3, [pc, #116]	; (4012a4 <ili93xx_draw_filled_rectangle+0xc0>)
  40122e:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  401230:	687a      	ldr	r2, [r7, #4]
  401232:	68fb      	ldr	r3, [r7, #12]
  401234:	1ad3      	subs	r3, r2, r3
  401236:	3301      	adds	r3, #1
  401238:	6839      	ldr	r1, [r7, #0]
  40123a:	68ba      	ldr	r2, [r7, #8]
  40123c:	1a8a      	subs	r2, r1, r2
  40123e:	3201      	adds	r2, #1
  401240:	fb02 f303 	mul.w	r3, r2, r3
  401244:	613b      	str	r3, [r7, #16]

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  401246:	693b      	ldr	r3, [r7, #16]
  401248:	4a17      	ldr	r2, [pc, #92]	; (4012a8 <ili93xx_draw_filled_rectangle+0xc4>)
  40124a:	fba2 2303 	umull	r2, r3, r2, r3
  40124e:	09db      	lsrs	r3, r3, #7
  401250:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  401252:	e003      	b.n	40125c <ili93xx_draw_filled_rectangle+0x78>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  401254:	4815      	ldr	r0, [pc, #84]	; (4012ac <ili93xx_draw_filled_rectangle+0xc8>)
  401256:	21f0      	movs	r1, #240	; 0xf0
  401258:	4b15      	ldr	r3, [pc, #84]	; (4012b0 <ili93xx_draw_filled_rectangle+0xcc>)
  40125a:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  40125c:	697b      	ldr	r3, [r7, #20]
  40125e:	1e5a      	subs	r2, r3, #1
  401260:	617a      	str	r2, [r7, #20]
  401262:	2b00      	cmp	r3, #0
  401264:	d1f6      	bne.n	401254 <ili93xx_draw_filled_rectangle+0x70>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  401266:	6939      	ldr	r1, [r7, #16]
  401268:	4b0f      	ldr	r3, [pc, #60]	; (4012a8 <ili93xx_draw_filled_rectangle+0xc4>)
  40126a:	fba3 2301 	umull	r2, r3, r3, r1
  40126e:	09da      	lsrs	r2, r3, #7
  401270:	4613      	mov	r3, r2
  401272:	011b      	lsls	r3, r3, #4
  401274:	1a9b      	subs	r3, r3, r2
  401276:	011b      	lsls	r3, r3, #4
  401278:	1aca      	subs	r2, r1, r3
  40127a:	480c      	ldr	r0, [pc, #48]	; (4012ac <ili93xx_draw_filled_rectangle+0xc8>)
  40127c:	4611      	mov	r1, r2
  40127e:	4b0c      	ldr	r3, [pc, #48]	; (4012b0 <ili93xx_draw_filled_rectangle+0xcc>)
  401280:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  401282:	4b0c      	ldr	r3, [pc, #48]	; (4012b4 <ili93xx_draw_filled_rectangle+0xd0>)
  401284:	681a      	ldr	r2, [r3, #0]
  401286:	4b0c      	ldr	r3, [pc, #48]	; (4012b8 <ili93xx_draw_filled_rectangle+0xd4>)
  401288:	681b      	ldr	r3, [r3, #0]
  40128a:	2000      	movs	r0, #0
  40128c:	2100      	movs	r1, #0
  40128e:	4c03      	ldr	r4, [pc, #12]	; (40129c <ili93xx_draw_filled_rectangle+0xb8>)
  401290:	47a0      	blx	r4
}
  401292:	371c      	adds	r7, #28
  401294:	46bd      	mov	sp, r7
  401296:	bd90      	pop	{r4, r7, pc}
  401298:	00400af1 	.word	0x00400af1
  40129c:	0040101d 	.word	0x0040101d
  4012a0:	00401111 	.word	0x00401111
  4012a4:	0040087d 	.word	0x0040087d
  4012a8:	88888889 	.word	0x88888889
  4012ac:	200008a4 	.word	0x200008a4
  4012b0:	004008f1 	.word	0x004008f1
  4012b4:	20000000 	.word	0x20000000
  4012b8:	20000004 	.word	0x20000004

004012bc <ili93xx_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili93xx_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  4012bc:	b580      	push	{r7, lr}
  4012be:	b08a      	sub	sp, #40	; 0x28
  4012c0:	af00      	add	r7, sp, #0
  4012c2:	60f8      	str	r0, [r7, #12]
  4012c4:	60b9      	str	r1, [r7, #8]
  4012c6:	4613      	mov	r3, r2
  4012c8:	71fb      	strb	r3, [r7, #7]

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4012ca:	79fa      	ldrb	r2, [r7, #7]
  4012cc:	4613      	mov	r3, r2
  4012ce:	009b      	lsls	r3, r3, #2
  4012d0:	4413      	add	r3, r2
  4012d2:	009b      	lsls	r3, r3, #2
  4012d4:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  4012d8:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  4012da:	2300      	movs	r3, #0
  4012dc:	623b      	str	r3, [r7, #32]
  4012de:	e04d      	b.n	40137c <ili93xx_draw_char+0xc0>
		/** Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  4012e0:	6a3b      	ldr	r3, [r7, #32]
  4012e2:	005a      	lsls	r2, r3, #1
  4012e4:	69fb      	ldr	r3, [r7, #28]
  4012e6:	4413      	add	r3, r2
  4012e8:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  4012ea:	69bb      	ldr	r3, [r7, #24]
  4012ec:	3301      	adds	r3, #1
  4012ee:	617b      	str	r3, [r7, #20]

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  4012f0:	2300      	movs	r3, #0
  4012f2:	627b      	str	r3, [r7, #36]	; 0x24
  4012f4:	e01a      	b.n	40132c <ili93xx_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  4012f6:	4a24      	ldr	r2, [pc, #144]	; (401388 <ili93xx_draw_char+0xcc>)
  4012f8:	69bb      	ldr	r3, [r7, #24]
  4012fa:	4413      	add	r3, r2
  4012fc:	781b      	ldrb	r3, [r3, #0]
  4012fe:	461a      	mov	r2, r3
  401300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401302:	f1c3 0307 	rsb	r3, r3, #7
  401306:	fa42 f303 	asr.w	r3, r2, r3
  40130a:	f003 0301 	and.w	r3, r3, #1
  40130e:	2b00      	cmp	r3, #0
  401310:	d009      	beq.n	401326 <ili93xx_draw_char+0x6a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  401312:	68fa      	ldr	r2, [r7, #12]
  401314:	6a3b      	ldr	r3, [r7, #32]
  401316:	18d1      	adds	r1, r2, r3
  401318:	68ba      	ldr	r2, [r7, #8]
  40131a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40131c:	4413      	add	r3, r2
  40131e:	4608      	mov	r0, r1
  401320:	4619      	mov	r1, r3
  401322:	4b1a      	ldr	r3, [pc, #104]	; (40138c <ili93xx_draw_char+0xd0>)
  401324:	4798      	blx	r3

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  401326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401328:	3301      	adds	r3, #1
  40132a:	627b      	str	r3, [r7, #36]	; 0x24
  40132c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40132e:	2b07      	cmp	r3, #7
  401330:	d9e1      	bls.n	4012f6 <ili93xx_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  401332:	2300      	movs	r3, #0
  401334:	627b      	str	r3, [r7, #36]	; 0x24
  401336:	e01b      	b.n	401370 <ili93xx_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  401338:	4a13      	ldr	r2, [pc, #76]	; (401388 <ili93xx_draw_char+0xcc>)
  40133a:	697b      	ldr	r3, [r7, #20]
  40133c:	4413      	add	r3, r2
  40133e:	781b      	ldrb	r3, [r3, #0]
  401340:	461a      	mov	r2, r3
  401342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401344:	f1c3 0307 	rsb	r3, r3, #7
  401348:	fa42 f303 	asr.w	r3, r2, r3
  40134c:	f003 0301 	and.w	r3, r3, #1
  401350:	2b00      	cmp	r3, #0
  401352:	d00a      	beq.n	40136a <ili93xx_draw_char+0xae>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  401354:	68fa      	ldr	r2, [r7, #12]
  401356:	6a3b      	ldr	r3, [r7, #32]
  401358:	18d1      	adds	r1, r2, r3
  40135a:	68ba      	ldr	r2, [r7, #8]
  40135c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40135e:	4413      	add	r3, r2
  401360:	3308      	adds	r3, #8
  401362:	4608      	mov	r0, r1
  401364:	4619      	mov	r1, r3
  401366:	4b09      	ldr	r3, [pc, #36]	; (40138c <ili93xx_draw_char+0xd0>)
  401368:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  40136a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40136c:	3301      	adds	r3, #1
  40136e:	627b      	str	r3, [r7, #36]	; 0x24
  401370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401372:	2b05      	cmp	r3, #5
  401374:	d9e0      	bls.n	401338 <ili93xx_draw_char+0x7c>
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  401376:	6a3b      	ldr	r3, [r7, #32]
  401378:	3301      	adds	r3, #1
  40137a:	623b      	str	r3, [r7, #32]
  40137c:	6a3b      	ldr	r3, [r7, #32]
  40137e:	2b09      	cmp	r3, #9
  401380:	d9ae      	bls.n	4012e0 <ili93xx_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  401382:	3728      	adds	r7, #40	; 0x28
  401384:	46bd      	mov	sp, r7
  401386:	bd80      	pop	{r7, pc}
  401388:	00407f6c 	.word	0x00407f6c
  40138c:	0040114d 	.word	0x0040114d

00401390 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  401390:	b580      	push	{r7, lr}
  401392:	b086      	sub	sp, #24
  401394:	af00      	add	r7, sp, #0
  401396:	60f8      	str	r0, [r7, #12]
  401398:	60b9      	str	r1, [r7, #8]
  40139a:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  40139c:	68fb      	ldr	r3, [r7, #12]
  40139e:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  4013a0:	e01c      	b.n	4013dc <ili93xx_draw_string+0x4c>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  4013a2:	687b      	ldr	r3, [r7, #4]
  4013a4:	781b      	ldrb	r3, [r3, #0]
  4013a6:	2b0a      	cmp	r3, #10
  4013a8:	d108      	bne.n	4013bc <ili93xx_draw_string+0x2c>
			ul_y += gfont.height + 2;
  4013aa:	230e      	movs	r3, #14
  4013ac:	461a      	mov	r2, r3
  4013ae:	68bb      	ldr	r3, [r7, #8]
  4013b0:	4413      	add	r3, r2
  4013b2:	3302      	adds	r3, #2
  4013b4:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  4013b6:	697b      	ldr	r3, [r7, #20]
  4013b8:	60fb      	str	r3, [r7, #12]
  4013ba:	e00c      	b.n	4013d6 <ili93xx_draw_string+0x46>
		} else {
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
  4013bc:	687b      	ldr	r3, [r7, #4]
  4013be:	781b      	ldrb	r3, [r3, #0]
  4013c0:	68f8      	ldr	r0, [r7, #12]
  4013c2:	68b9      	ldr	r1, [r7, #8]
  4013c4:	461a      	mov	r2, r3
  4013c6:	4b09      	ldr	r3, [pc, #36]	; (4013ec <ili93xx_draw_string+0x5c>)
  4013c8:	4798      	blx	r3
			ul_x += gfont.width + 2;
  4013ca:	230a      	movs	r3, #10
  4013cc:	461a      	mov	r2, r3
  4013ce:	68fb      	ldr	r3, [r7, #12]
  4013d0:	4413      	add	r3, r2
  4013d2:	3302      	adds	r3, #2
  4013d4:	60fb      	str	r3, [r7, #12]
		}

		p_str++;
  4013d6:	687b      	ldr	r3, [r7, #4]
  4013d8:	3301      	adds	r3, #1
  4013da:	607b      	str	r3, [r7, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4013dc:	687b      	ldr	r3, [r7, #4]
  4013de:	781b      	ldrb	r3, [r3, #0]
  4013e0:	2b00      	cmp	r3, #0
  4013e2:	d1de      	bne.n	4013a2 <ili93xx_draw_string+0x12>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  4013e4:	3718      	adds	r7, #24
  4013e6:	46bd      	mov	sp, r7
  4013e8:	bd80      	pop	{r7, pc}
  4013ea:	bf00      	nop
  4013ec:	004012bd 	.word	0x004012bd

004013f0 <smc_set_setup_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
  4013f0:	b480      	push	{r7}
  4013f2:	b085      	sub	sp, #20
  4013f4:	af00      	add	r7, sp, #0
  4013f6:	60f8      	str	r0, [r7, #12]
  4013f8:	60b9      	str	r1, [r7, #8]
  4013fa:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  4013fc:	68fa      	ldr	r2, [r7, #12]
  4013fe:	68bb      	ldr	r3, [r7, #8]
  401400:	011b      	lsls	r3, r3, #4
  401402:	4413      	add	r3, r2
  401404:	687a      	ldr	r2, [r7, #4]
  401406:	601a      	str	r2, [r3, #0]
}
  401408:	3714      	adds	r7, #20
  40140a:	46bd      	mov	sp, r7
  40140c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401410:	4770      	bx	lr
  401412:	bf00      	nop

00401414 <smc_set_pulse_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
  401414:	b480      	push	{r7}
  401416:	b085      	sub	sp, #20
  401418:	af00      	add	r7, sp, #0
  40141a:	60f8      	str	r0, [r7, #12]
  40141c:	60b9      	str	r1, [r7, #8]
  40141e:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  401420:	68fa      	ldr	r2, [r7, #12]
  401422:	68bb      	ldr	r3, [r7, #8]
  401424:	011b      	lsls	r3, r3, #4
  401426:	4413      	add	r3, r2
  401428:	687a      	ldr	r2, [r7, #4]
  40142a:	605a      	str	r2, [r3, #4]
}
  40142c:	3714      	adds	r7, #20
  40142e:	46bd      	mov	sp, r7
  401430:	f85d 7b04 	ldr.w	r7, [sp], #4
  401434:	4770      	bx	lr
  401436:	bf00      	nop

00401438 <smc_set_cycle_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
  401438:	b480      	push	{r7}
  40143a:	b085      	sub	sp, #20
  40143c:	af00      	add	r7, sp, #0
  40143e:	60f8      	str	r0, [r7, #12]
  401440:	60b9      	str	r1, [r7, #8]
  401442:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  401444:	68fa      	ldr	r2, [r7, #12]
  401446:	68bb      	ldr	r3, [r7, #8]
  401448:	011b      	lsls	r3, r3, #4
  40144a:	4413      	add	r3, r2
  40144c:	3308      	adds	r3, #8
  40144e:	687a      	ldr	r2, [r7, #4]
  401450:	601a      	str	r2, [r3, #0]
}
  401452:	3714      	adds	r7, #20
  401454:	46bd      	mov	sp, r7
  401456:	f85d 7b04 	ldr.w	r7, [sp], #4
  40145a:	4770      	bx	lr

0040145c <smc_set_mode>:
 * \param p_smc Pointer to an SMC instance.
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
  40145c:	b480      	push	{r7}
  40145e:	b085      	sub	sp, #20
  401460:	af00      	add	r7, sp, #0
  401462:	60f8      	str	r0, [r7, #12]
  401464:	60b9      	str	r1, [r7, #8]
  401466:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  401468:	68fa      	ldr	r2, [r7, #12]
  40146a:	68bb      	ldr	r3, [r7, #8]
  40146c:	011b      	lsls	r3, r3, #4
  40146e:	4413      	add	r3, r2
  401470:	3308      	adds	r3, #8
  401472:	687a      	ldr	r2, [r7, #4]
  401474:	605a      	str	r2, [r3, #4]
}
  401476:	3714      	adds	r7, #20
  401478:	46bd      	mov	sp, r7
  40147a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40147e:	4770      	bx	lr

00401480 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401480:	b480      	push	{r7}
  401482:	b085      	sub	sp, #20
  401484:	af00      	add	r7, sp, #0
  401486:	60f8      	str	r0, [r7, #12]
  401488:	60b9      	str	r1, [r7, #8]
  40148a:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40148c:	687b      	ldr	r3, [r7, #4]
  40148e:	2b00      	cmp	r3, #0
  401490:	d003      	beq.n	40149a <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401492:	68fb      	ldr	r3, [r7, #12]
  401494:	68ba      	ldr	r2, [r7, #8]
  401496:	665a      	str	r2, [r3, #100]	; 0x64
  401498:	e002      	b.n	4014a0 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40149a:	68fb      	ldr	r3, [r7, #12]
  40149c:	68ba      	ldr	r2, [r7, #8]
  40149e:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4014a0:	3714      	adds	r7, #20
  4014a2:	46bd      	mov	sp, r7
  4014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014a8:	4770      	bx	lr
  4014aa:	bf00      	nop

004014ac <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  4014ac:	b480      	push	{r7}
  4014ae:	b085      	sub	sp, #20
  4014b0:	af00      	add	r7, sp, #0
  4014b2:	60f8      	str	r0, [r7, #12]
  4014b4:	60b9      	str	r1, [r7, #8]
  4014b6:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4014b8:	68fb      	ldr	r3, [r7, #12]
  4014ba:	68ba      	ldr	r2, [r7, #8]
  4014bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4014c0:	687b      	ldr	r3, [r7, #4]
  4014c2:	005b      	lsls	r3, r3, #1
  4014c4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4014c8:	fbb2 f3f3 	udiv	r3, r2, r3
  4014cc:	3b01      	subs	r3, #1
  4014ce:	f3c3 020d 	ubfx	r2, r3, #0, #14
  4014d2:	68fb      	ldr	r3, [r7, #12]
  4014d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  4014d8:	3714      	adds	r7, #20
  4014da:	46bd      	mov	sp, r7
  4014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014e0:	4770      	bx	lr
  4014e2:	bf00      	nop

004014e4 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4014e4:	b480      	push	{r7}
  4014e6:	b087      	sub	sp, #28
  4014e8:	af00      	add	r7, sp, #0
  4014ea:	60f8      	str	r0, [r7, #12]
  4014ec:	60b9      	str	r1, [r7, #8]
  4014ee:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4014f0:	68fb      	ldr	r3, [r7, #12]
  4014f2:	687a      	ldr	r2, [r7, #4]
  4014f4:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4014f6:	68bb      	ldr	r3, [r7, #8]
  4014f8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4014fc:	d04a      	beq.n	401594 <pio_set_peripheral+0xb0>
  4014fe:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401502:	d808      	bhi.n	401516 <pio_set_peripheral+0x32>
  401504:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401508:	d016      	beq.n	401538 <pio_set_peripheral+0x54>
  40150a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40150e:	d02c      	beq.n	40156a <pio_set_peripheral+0x86>
  401510:	2b00      	cmp	r3, #0
  401512:	d069      	beq.n	4015e8 <pio_set_peripheral+0x104>
  401514:	e064      	b.n	4015e0 <pio_set_peripheral+0xfc>
  401516:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40151a:	d065      	beq.n	4015e8 <pio_set_peripheral+0x104>
  40151c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401520:	d803      	bhi.n	40152a <pio_set_peripheral+0x46>
  401522:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401526:	d04a      	beq.n	4015be <pio_set_peripheral+0xda>
  401528:	e05a      	b.n	4015e0 <pio_set_peripheral+0xfc>
  40152a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40152e:	d05b      	beq.n	4015e8 <pio_set_peripheral+0x104>
  401530:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401534:	d058      	beq.n	4015e8 <pio_set_peripheral+0x104>
  401536:	e053      	b.n	4015e0 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401538:	68fb      	ldr	r3, [r7, #12]
  40153a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40153c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40153e:	68fb      	ldr	r3, [r7, #12]
  401540:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401542:	687b      	ldr	r3, [r7, #4]
  401544:	43d9      	mvns	r1, r3
  401546:	697b      	ldr	r3, [r7, #20]
  401548:	400b      	ands	r3, r1
  40154a:	401a      	ands	r2, r3
  40154c:	68fb      	ldr	r3, [r7, #12]
  40154e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401550:	68fb      	ldr	r3, [r7, #12]
  401552:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401554:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401556:	68fb      	ldr	r3, [r7, #12]
  401558:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40155a:	687b      	ldr	r3, [r7, #4]
  40155c:	43d9      	mvns	r1, r3
  40155e:	697b      	ldr	r3, [r7, #20]
  401560:	400b      	ands	r3, r1
  401562:	401a      	ands	r2, r3
  401564:	68fb      	ldr	r3, [r7, #12]
  401566:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401568:	e03a      	b.n	4015e0 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40156a:	68fb      	ldr	r3, [r7, #12]
  40156c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40156e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401570:	687a      	ldr	r2, [r7, #4]
  401572:	697b      	ldr	r3, [r7, #20]
  401574:	431a      	orrs	r2, r3
  401576:	68fb      	ldr	r3, [r7, #12]
  401578:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40157a:	68fb      	ldr	r3, [r7, #12]
  40157c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40157e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401580:	68fb      	ldr	r3, [r7, #12]
  401582:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401584:	687b      	ldr	r3, [r7, #4]
  401586:	43d9      	mvns	r1, r3
  401588:	697b      	ldr	r3, [r7, #20]
  40158a:	400b      	ands	r3, r1
  40158c:	401a      	ands	r2, r3
  40158e:	68fb      	ldr	r3, [r7, #12]
  401590:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401592:	e025      	b.n	4015e0 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401594:	68fb      	ldr	r3, [r7, #12]
  401596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401598:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40159a:	68fb      	ldr	r3, [r7, #12]
  40159c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40159e:	687b      	ldr	r3, [r7, #4]
  4015a0:	43d9      	mvns	r1, r3
  4015a2:	697b      	ldr	r3, [r7, #20]
  4015a4:	400b      	ands	r3, r1
  4015a6:	401a      	ands	r2, r3
  4015a8:	68fb      	ldr	r3, [r7, #12]
  4015aa:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4015ac:	68fb      	ldr	r3, [r7, #12]
  4015ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4015b0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4015b2:	687a      	ldr	r2, [r7, #4]
  4015b4:	697b      	ldr	r3, [r7, #20]
  4015b6:	431a      	orrs	r2, r3
  4015b8:	68fb      	ldr	r3, [r7, #12]
  4015ba:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4015bc:	e010      	b.n	4015e0 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4015be:	68fb      	ldr	r3, [r7, #12]
  4015c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4015c2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4015c4:	687a      	ldr	r2, [r7, #4]
  4015c6:	697b      	ldr	r3, [r7, #20]
  4015c8:	431a      	orrs	r2, r3
  4015ca:	68fb      	ldr	r3, [r7, #12]
  4015cc:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4015ce:	68fb      	ldr	r3, [r7, #12]
  4015d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4015d2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4015d4:	687a      	ldr	r2, [r7, #4]
  4015d6:	697b      	ldr	r3, [r7, #20]
  4015d8:	431a      	orrs	r2, r3
  4015da:	68fb      	ldr	r3, [r7, #12]
  4015dc:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4015de:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4015e0:	68fb      	ldr	r3, [r7, #12]
  4015e2:	687a      	ldr	r2, [r7, #4]
  4015e4:	605a      	str	r2, [r3, #4]
  4015e6:	e000      	b.n	4015ea <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  4015e8:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  4015ea:	371c      	adds	r7, #28
  4015ec:	46bd      	mov	sp, r7
  4015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015f2:	4770      	bx	lr

004015f4 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4015f4:	b580      	push	{r7, lr}
  4015f6:	b084      	sub	sp, #16
  4015f8:	af00      	add	r7, sp, #0
  4015fa:	60f8      	str	r0, [r7, #12]
  4015fc:	60b9      	str	r1, [r7, #8]
  4015fe:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401600:	68f8      	ldr	r0, [r7, #12]
  401602:	68b9      	ldr	r1, [r7, #8]
  401604:	4b18      	ldr	r3, [pc, #96]	; (401668 <pio_set_input+0x74>)
  401606:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401608:	687b      	ldr	r3, [r7, #4]
  40160a:	f003 0301 	and.w	r3, r3, #1
  40160e:	68f8      	ldr	r0, [r7, #12]
  401610:	68b9      	ldr	r1, [r7, #8]
  401612:	461a      	mov	r2, r3
  401614:	4b15      	ldr	r3, [pc, #84]	; (40166c <pio_set_input+0x78>)
  401616:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401618:	687b      	ldr	r3, [r7, #4]
  40161a:	f003 030a 	and.w	r3, r3, #10
  40161e:	2b00      	cmp	r3, #0
  401620:	d003      	beq.n	40162a <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  401622:	68fb      	ldr	r3, [r7, #12]
  401624:	68ba      	ldr	r2, [r7, #8]
  401626:	621a      	str	r2, [r3, #32]
  401628:	e002      	b.n	401630 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40162a:	68fb      	ldr	r3, [r7, #12]
  40162c:	68ba      	ldr	r2, [r7, #8]
  40162e:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401630:	687b      	ldr	r3, [r7, #4]
  401632:	f003 0302 	and.w	r3, r3, #2
  401636:	2b00      	cmp	r3, #0
  401638:	d004      	beq.n	401644 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  40163a:	68fb      	ldr	r3, [r7, #12]
  40163c:	68ba      	ldr	r2, [r7, #8]
  40163e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  401642:	e008      	b.n	401656 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401644:	687b      	ldr	r3, [r7, #4]
  401646:	f003 0308 	and.w	r3, r3, #8
  40164a:	2b00      	cmp	r3, #0
  40164c:	d003      	beq.n	401656 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40164e:	68fb      	ldr	r3, [r7, #12]
  401650:	68ba      	ldr	r2, [r7, #8]
  401652:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401656:	68fb      	ldr	r3, [r7, #12]
  401658:	68ba      	ldr	r2, [r7, #8]
  40165a:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  40165c:	68fb      	ldr	r3, [r7, #12]
  40165e:	68ba      	ldr	r2, [r7, #8]
  401660:	601a      	str	r2, [r3, #0]
}
  401662:	3710      	adds	r7, #16
  401664:	46bd      	mov	sp, r7
  401666:	bd80      	pop	{r7, pc}
  401668:	00401761 	.word	0x00401761
  40166c:	00401481 	.word	0x00401481

00401670 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401670:	b580      	push	{r7, lr}
  401672:	b084      	sub	sp, #16
  401674:	af00      	add	r7, sp, #0
  401676:	60f8      	str	r0, [r7, #12]
  401678:	60b9      	str	r1, [r7, #8]
  40167a:	607a      	str	r2, [r7, #4]
  40167c:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40167e:	68f8      	ldr	r0, [r7, #12]
  401680:	68b9      	ldr	r1, [r7, #8]
  401682:	4b12      	ldr	r3, [pc, #72]	; (4016cc <pio_set_output+0x5c>)
  401684:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  401686:	68f8      	ldr	r0, [r7, #12]
  401688:	68b9      	ldr	r1, [r7, #8]
  40168a:	69ba      	ldr	r2, [r7, #24]
  40168c:	4b10      	ldr	r3, [pc, #64]	; (4016d0 <pio_set_output+0x60>)
  40168e:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401690:	683b      	ldr	r3, [r7, #0]
  401692:	2b00      	cmp	r3, #0
  401694:	d003      	beq.n	40169e <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  401696:	68fb      	ldr	r3, [r7, #12]
  401698:	68ba      	ldr	r2, [r7, #8]
  40169a:	651a      	str	r2, [r3, #80]	; 0x50
  40169c:	e002      	b.n	4016a4 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40169e:	68fb      	ldr	r3, [r7, #12]
  4016a0:	68ba      	ldr	r2, [r7, #8]
  4016a2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4016a4:	687b      	ldr	r3, [r7, #4]
  4016a6:	2b00      	cmp	r3, #0
  4016a8:	d003      	beq.n	4016b2 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4016aa:	68fb      	ldr	r3, [r7, #12]
  4016ac:	68ba      	ldr	r2, [r7, #8]
  4016ae:	631a      	str	r2, [r3, #48]	; 0x30
  4016b0:	e002      	b.n	4016b8 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4016b2:	68fb      	ldr	r3, [r7, #12]
  4016b4:	68ba      	ldr	r2, [r7, #8]
  4016b6:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4016b8:	68fb      	ldr	r3, [r7, #12]
  4016ba:	68ba      	ldr	r2, [r7, #8]
  4016bc:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4016be:	68fb      	ldr	r3, [r7, #12]
  4016c0:	68ba      	ldr	r2, [r7, #8]
  4016c2:	601a      	str	r2, [r3, #0]
}
  4016c4:	3710      	adds	r7, #16
  4016c6:	46bd      	mov	sp, r7
  4016c8:	bd80      	pop	{r7, pc}
  4016ca:	bf00      	nop
  4016cc:	00401761 	.word	0x00401761
  4016d0:	00401481 	.word	0x00401481

004016d4 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4016d4:	b480      	push	{r7}
  4016d6:	b085      	sub	sp, #20
  4016d8:	af00      	add	r7, sp, #0
  4016da:	60f8      	str	r0, [r7, #12]
  4016dc:	60b9      	str	r1, [r7, #8]
  4016de:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4016e0:	687b      	ldr	r3, [r7, #4]
  4016e2:	f003 0310 	and.w	r3, r3, #16
  4016e6:	2b00      	cmp	r3, #0
  4016e8:	d020      	beq.n	40172c <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4016ea:	68fb      	ldr	r3, [r7, #12]
  4016ec:	68ba      	ldr	r2, [r7, #8]
  4016ee:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4016f2:	687b      	ldr	r3, [r7, #4]
  4016f4:	f003 0320 	and.w	r3, r3, #32
  4016f8:	2b00      	cmp	r3, #0
  4016fa:	d004      	beq.n	401706 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4016fc:	68fb      	ldr	r3, [r7, #12]
  4016fe:	68ba      	ldr	r2, [r7, #8]
  401700:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401704:	e003      	b.n	40170e <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401706:	68fb      	ldr	r3, [r7, #12]
  401708:	68ba      	ldr	r2, [r7, #8]
  40170a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40170e:	687b      	ldr	r3, [r7, #4]
  401710:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401714:	2b00      	cmp	r3, #0
  401716:	d004      	beq.n	401722 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401718:	68fb      	ldr	r3, [r7, #12]
  40171a:	68ba      	ldr	r2, [r7, #8]
  40171c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  401720:	e008      	b.n	401734 <pio_configure_interrupt+0x60>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  401722:	68fb      	ldr	r3, [r7, #12]
  401724:	68ba      	ldr	r2, [r7, #8]
  401726:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  40172a:	e003      	b.n	401734 <pio_configure_interrupt+0x60>
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  40172c:	68fb      	ldr	r3, [r7, #12]
  40172e:	68ba      	ldr	r2, [r7, #8]
  401730:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  401734:	3714      	adds	r7, #20
  401736:	46bd      	mov	sp, r7
  401738:	f85d 7b04 	ldr.w	r7, [sp], #4
  40173c:	4770      	bx	lr
  40173e:	bf00      	nop

00401740 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401740:	b480      	push	{r7}
  401742:	b083      	sub	sp, #12
  401744:	af00      	add	r7, sp, #0
  401746:	6078      	str	r0, [r7, #4]
  401748:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  40174a:	687b      	ldr	r3, [r7, #4]
  40174c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  40174e:	687b      	ldr	r3, [r7, #4]
  401750:	683a      	ldr	r2, [r7, #0]
  401752:	641a      	str	r2, [r3, #64]	; 0x40
}
  401754:	370c      	adds	r7, #12
  401756:	46bd      	mov	sp, r7
  401758:	f85d 7b04 	ldr.w	r7, [sp], #4
  40175c:	4770      	bx	lr
  40175e:	bf00      	nop

00401760 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401760:	b480      	push	{r7}
  401762:	b083      	sub	sp, #12
  401764:	af00      	add	r7, sp, #0
  401766:	6078      	str	r0, [r7, #4]
  401768:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40176a:	687b      	ldr	r3, [r7, #4]
  40176c:	683a      	ldr	r2, [r7, #0]
  40176e:	645a      	str	r2, [r3, #68]	; 0x44
}
  401770:	370c      	adds	r7, #12
  401772:	46bd      	mov	sp, r7
  401774:	f85d 7b04 	ldr.w	r7, [sp], #4
  401778:	4770      	bx	lr
  40177a:	bf00      	nop

0040177c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40177c:	b480      	push	{r7}
  40177e:	b083      	sub	sp, #12
  401780:	af00      	add	r7, sp, #0
  401782:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401784:	687b      	ldr	r3, [r7, #4]
  401786:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401788:	4618      	mov	r0, r3
  40178a:	370c      	adds	r7, #12
  40178c:	46bd      	mov	sp, r7
  40178e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401792:	4770      	bx	lr

00401794 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401794:	b480      	push	{r7}
  401796:	b083      	sub	sp, #12
  401798:	af00      	add	r7, sp, #0
  40179a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40179c:	687b      	ldr	r3, [r7, #4]
  40179e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4017a0:	4618      	mov	r0, r3
  4017a2:	370c      	adds	r7, #12
  4017a4:	46bd      	mov	sp, r7
  4017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017aa:	4770      	bx	lr

004017ac <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4017ac:	b590      	push	{r4, r7, lr}
  4017ae:	b087      	sub	sp, #28
  4017b0:	af02      	add	r7, sp, #8
  4017b2:	6078      	str	r0, [r7, #4]
  4017b4:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4017b6:	6878      	ldr	r0, [r7, #4]
  4017b8:	4b65      	ldr	r3, [pc, #404]	; (401950 <pio_configure_pin+0x1a4>)
  4017ba:	4798      	blx	r3
  4017bc:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4017be:	683b      	ldr	r3, [r7, #0]
  4017c0:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  4017c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4017c8:	d06b      	beq.n	4018a2 <pio_configure_pin+0xf6>
  4017ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4017ce:	d809      	bhi.n	4017e4 <pio_configure_pin+0x38>
  4017d0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4017d4:	d02d      	beq.n	401832 <pio_configure_pin+0x86>
  4017d6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4017da:	d046      	beq.n	40186a <pio_configure_pin+0xbe>
  4017dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4017e0:	d00b      	beq.n	4017fa <pio_configure_pin+0x4e>
  4017e2:	e0ae      	b.n	401942 <pio_configure_pin+0x196>
  4017e4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4017e8:	f000 8083 	beq.w	4018f2 <pio_configure_pin+0x146>
  4017ec:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4017f0:	d07f      	beq.n	4018f2 <pio_configure_pin+0x146>
  4017f2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4017f6:	d070      	beq.n	4018da <pio_configure_pin+0x12e>
  4017f8:	e0a3      	b.n	401942 <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4017fa:	687b      	ldr	r3, [r7, #4]
  4017fc:	f003 031f 	and.w	r3, r3, #31
  401800:	2201      	movs	r2, #1
  401802:	fa02 f303 	lsl.w	r3, r2, r3
  401806:	68f8      	ldr	r0, [r7, #12]
  401808:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40180c:	461a      	mov	r2, r3
  40180e:	4b51      	ldr	r3, [pc, #324]	; (401954 <pio_configure_pin+0x1a8>)
  401810:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401812:	687b      	ldr	r3, [r7, #4]
  401814:	f003 031f 	and.w	r3, r3, #31
  401818:	2201      	movs	r2, #1
  40181a:	fa02 f303 	lsl.w	r3, r2, r3
  40181e:	461a      	mov	r2, r3
  401820:	683b      	ldr	r3, [r7, #0]
  401822:	f003 0301 	and.w	r3, r3, #1
  401826:	68f8      	ldr	r0, [r7, #12]
  401828:	4611      	mov	r1, r2
  40182a:	461a      	mov	r2, r3
  40182c:	4b4a      	ldr	r3, [pc, #296]	; (401958 <pio_configure_pin+0x1ac>)
  40182e:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401830:	e089      	b.n	401946 <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401832:	687b      	ldr	r3, [r7, #4]
  401834:	f003 031f 	and.w	r3, r3, #31
  401838:	2201      	movs	r2, #1
  40183a:	fa02 f303 	lsl.w	r3, r2, r3
  40183e:	68f8      	ldr	r0, [r7, #12]
  401840:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401844:	461a      	mov	r2, r3
  401846:	4b43      	ldr	r3, [pc, #268]	; (401954 <pio_configure_pin+0x1a8>)
  401848:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40184a:	687b      	ldr	r3, [r7, #4]
  40184c:	f003 031f 	and.w	r3, r3, #31
  401850:	2201      	movs	r2, #1
  401852:	fa02 f303 	lsl.w	r3, r2, r3
  401856:	461a      	mov	r2, r3
  401858:	683b      	ldr	r3, [r7, #0]
  40185a:	f003 0301 	and.w	r3, r3, #1
  40185e:	68f8      	ldr	r0, [r7, #12]
  401860:	4611      	mov	r1, r2
  401862:	461a      	mov	r2, r3
  401864:	4b3c      	ldr	r3, [pc, #240]	; (401958 <pio_configure_pin+0x1ac>)
  401866:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401868:	e06d      	b.n	401946 <pio_configure_pin+0x19a>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40186a:	687b      	ldr	r3, [r7, #4]
  40186c:	f003 031f 	and.w	r3, r3, #31
  401870:	2201      	movs	r2, #1
  401872:	fa02 f303 	lsl.w	r3, r2, r3
  401876:	68f8      	ldr	r0, [r7, #12]
  401878:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40187c:	461a      	mov	r2, r3
  40187e:	4b35      	ldr	r3, [pc, #212]	; (401954 <pio_configure_pin+0x1a8>)
  401880:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401882:	687b      	ldr	r3, [r7, #4]
  401884:	f003 031f 	and.w	r3, r3, #31
  401888:	2201      	movs	r2, #1
  40188a:	fa02 f303 	lsl.w	r3, r2, r3
  40188e:	461a      	mov	r2, r3
  401890:	683b      	ldr	r3, [r7, #0]
  401892:	f003 0301 	and.w	r3, r3, #1
  401896:	68f8      	ldr	r0, [r7, #12]
  401898:	4611      	mov	r1, r2
  40189a:	461a      	mov	r2, r3
  40189c:	4b2e      	ldr	r3, [pc, #184]	; (401958 <pio_configure_pin+0x1ac>)
  40189e:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4018a0:	e051      	b.n	401946 <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4018a2:	687b      	ldr	r3, [r7, #4]
  4018a4:	f003 031f 	and.w	r3, r3, #31
  4018a8:	2201      	movs	r2, #1
  4018aa:	fa02 f303 	lsl.w	r3, r2, r3
  4018ae:	68f8      	ldr	r0, [r7, #12]
  4018b0:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4018b4:	461a      	mov	r2, r3
  4018b6:	4b27      	ldr	r3, [pc, #156]	; (401954 <pio_configure_pin+0x1a8>)
  4018b8:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4018ba:	687b      	ldr	r3, [r7, #4]
  4018bc:	f003 031f 	and.w	r3, r3, #31
  4018c0:	2201      	movs	r2, #1
  4018c2:	fa02 f303 	lsl.w	r3, r2, r3
  4018c6:	461a      	mov	r2, r3
  4018c8:	683b      	ldr	r3, [r7, #0]
  4018ca:	f003 0301 	and.w	r3, r3, #1
  4018ce:	68f8      	ldr	r0, [r7, #12]
  4018d0:	4611      	mov	r1, r2
  4018d2:	461a      	mov	r2, r3
  4018d4:	4b20      	ldr	r3, [pc, #128]	; (401958 <pio_configure_pin+0x1ac>)
  4018d6:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4018d8:	e035      	b.n	401946 <pio_configure_pin+0x19a>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4018da:	687b      	ldr	r3, [r7, #4]
  4018dc:	f003 031f 	and.w	r3, r3, #31
  4018e0:	2201      	movs	r2, #1
  4018e2:	fa02 f303 	lsl.w	r3, r2, r3
  4018e6:	68f8      	ldr	r0, [r7, #12]
  4018e8:	4619      	mov	r1, r3
  4018ea:	683a      	ldr	r2, [r7, #0]
  4018ec:	4b1b      	ldr	r3, [pc, #108]	; (40195c <pio_configure_pin+0x1b0>)
  4018ee:	4798      	blx	r3
		break;
  4018f0:	e029      	b.n	401946 <pio_configure_pin+0x19a>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4018f2:	687b      	ldr	r3, [r7, #4]
  4018f4:	f003 031f 	and.w	r3, r3, #31
  4018f8:	2201      	movs	r2, #1
  4018fa:	fa02 f303 	lsl.w	r3, r2, r3
  4018fe:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401900:	683b      	ldr	r3, [r7, #0]
  401902:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401906:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40190a:	bf0c      	ite	eq
  40190c:	2301      	moveq	r3, #1
  40190e:	2300      	movne	r3, #0
  401910:	b2db      	uxtb	r3, r3
  401912:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401914:	683b      	ldr	r3, [r7, #0]
  401916:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40191a:	2b00      	cmp	r3, #0
  40191c:	bf14      	ite	ne
  40191e:	2301      	movne	r3, #1
  401920:	2300      	moveq	r3, #0
  401922:	b2db      	uxtb	r3, r3
  401924:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401926:	683b      	ldr	r3, [r7, #0]
  401928:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40192c:	2b00      	cmp	r3, #0
  40192e:	bf14      	ite	ne
  401930:	2301      	movne	r3, #1
  401932:	2300      	moveq	r3, #0
  401934:	b2db      	uxtb	r3, r3
  401936:	9300      	str	r3, [sp, #0]
  401938:	68f8      	ldr	r0, [r7, #12]
  40193a:	4623      	mov	r3, r4
  40193c:	4c08      	ldr	r4, [pc, #32]	; (401960 <pio_configure_pin+0x1b4>)
  40193e:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401940:	e001      	b.n	401946 <pio_configure_pin+0x19a>

	default:
		return 0;
  401942:	2300      	movs	r3, #0
  401944:	e000      	b.n	401948 <pio_configure_pin+0x19c>
	}

	return 1;
  401946:	2301      	movs	r3, #1
}
  401948:	4618      	mov	r0, r3
  40194a:	3714      	adds	r7, #20
  40194c:	46bd      	mov	sp, r7
  40194e:	bd90      	pop	{r4, r7, pc}
  401950:	00401a91 	.word	0x00401a91
  401954:	004014e5 	.word	0x004014e5
  401958:	00401481 	.word	0x00401481
  40195c:	004015f5 	.word	0x004015f5
  401960:	00401671 	.word	0x00401671

00401964 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401964:	b590      	push	{r4, r7, lr}
  401966:	b087      	sub	sp, #28
  401968:	af02      	add	r7, sp, #8
  40196a:	60f8      	str	r0, [r7, #12]
  40196c:	60b9      	str	r1, [r7, #8]
  40196e:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401970:	687b      	ldr	r3, [r7, #4]
  401972:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401976:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40197a:	d043      	beq.n	401a04 <pio_configure_pin_group+0xa0>
  40197c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401980:	d809      	bhi.n	401996 <pio_configure_pin_group+0x32>
  401982:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401986:	d01f      	beq.n	4019c8 <pio_configure_pin_group+0x64>
  401988:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40198c:	d02b      	beq.n	4019e6 <pio_configure_pin_group+0x82>
  40198e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401992:	d00a      	beq.n	4019aa <pio_configure_pin_group+0x46>
  401994:	e06d      	b.n	401a72 <pio_configure_pin_group+0x10e>
  401996:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40199a:	d048      	beq.n	401a2e <pio_configure_pin_group+0xca>
  40199c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4019a0:	d045      	beq.n	401a2e <pio_configure_pin_group+0xca>
  4019a2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4019a6:	d03c      	beq.n	401a22 <pio_configure_pin_group+0xbe>
  4019a8:	e063      	b.n	401a72 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4019aa:	68f8      	ldr	r0, [r7, #12]
  4019ac:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019b0:	68ba      	ldr	r2, [r7, #8]
  4019b2:	4b33      	ldr	r3, [pc, #204]	; (401a80 <pio_configure_pin_group+0x11c>)
  4019b4:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4019b6:	687b      	ldr	r3, [r7, #4]
  4019b8:	f003 0301 	and.w	r3, r3, #1
  4019bc:	68f8      	ldr	r0, [r7, #12]
  4019be:	68b9      	ldr	r1, [r7, #8]
  4019c0:	461a      	mov	r2, r3
  4019c2:	4b30      	ldr	r3, [pc, #192]	; (401a84 <pio_configure_pin_group+0x120>)
  4019c4:	4798      	blx	r3
		break;
  4019c6:	e056      	b.n	401a76 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4019c8:	68f8      	ldr	r0, [r7, #12]
  4019ca:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4019ce:	68ba      	ldr	r2, [r7, #8]
  4019d0:	4b2b      	ldr	r3, [pc, #172]	; (401a80 <pio_configure_pin_group+0x11c>)
  4019d2:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4019d4:	687b      	ldr	r3, [r7, #4]
  4019d6:	f003 0301 	and.w	r3, r3, #1
  4019da:	68f8      	ldr	r0, [r7, #12]
  4019dc:	68b9      	ldr	r1, [r7, #8]
  4019de:	461a      	mov	r2, r3
  4019e0:	4b28      	ldr	r3, [pc, #160]	; (401a84 <pio_configure_pin_group+0x120>)
  4019e2:	4798      	blx	r3
		break;
  4019e4:	e047      	b.n	401a76 <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4019e6:	68f8      	ldr	r0, [r7, #12]
  4019e8:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4019ec:	68ba      	ldr	r2, [r7, #8]
  4019ee:	4b24      	ldr	r3, [pc, #144]	; (401a80 <pio_configure_pin_group+0x11c>)
  4019f0:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4019f2:	687b      	ldr	r3, [r7, #4]
  4019f4:	f003 0301 	and.w	r3, r3, #1
  4019f8:	68f8      	ldr	r0, [r7, #12]
  4019fa:	68b9      	ldr	r1, [r7, #8]
  4019fc:	461a      	mov	r2, r3
  4019fe:	4b21      	ldr	r3, [pc, #132]	; (401a84 <pio_configure_pin_group+0x120>)
  401a00:	4798      	blx	r3
		break;
  401a02:	e038      	b.n	401a76 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401a04:	68f8      	ldr	r0, [r7, #12]
  401a06:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401a0a:	68ba      	ldr	r2, [r7, #8]
  401a0c:	4b1c      	ldr	r3, [pc, #112]	; (401a80 <pio_configure_pin_group+0x11c>)
  401a0e:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401a10:	687b      	ldr	r3, [r7, #4]
  401a12:	f003 0301 	and.w	r3, r3, #1
  401a16:	68f8      	ldr	r0, [r7, #12]
  401a18:	68b9      	ldr	r1, [r7, #8]
  401a1a:	461a      	mov	r2, r3
  401a1c:	4b19      	ldr	r3, [pc, #100]	; (401a84 <pio_configure_pin_group+0x120>)
  401a1e:	4798      	blx	r3
		break;
  401a20:	e029      	b.n	401a76 <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401a22:	68f8      	ldr	r0, [r7, #12]
  401a24:	68b9      	ldr	r1, [r7, #8]
  401a26:	687a      	ldr	r2, [r7, #4]
  401a28:	4b17      	ldr	r3, [pc, #92]	; (401a88 <pio_configure_pin_group+0x124>)
  401a2a:	4798      	blx	r3
		break;
  401a2c:	e023      	b.n	401a76 <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401a2e:	687b      	ldr	r3, [r7, #4]
  401a30:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401a34:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401a38:	bf0c      	ite	eq
  401a3a:	2301      	moveq	r3, #1
  401a3c:	2300      	movne	r3, #0
  401a3e:	b2db      	uxtb	r3, r3
  401a40:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401a42:	687b      	ldr	r3, [r7, #4]
  401a44:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401a48:	2b00      	cmp	r3, #0
  401a4a:	bf14      	ite	ne
  401a4c:	2301      	movne	r3, #1
  401a4e:	2300      	moveq	r3, #0
  401a50:	b2db      	uxtb	r3, r3
  401a52:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401a54:	687b      	ldr	r3, [r7, #4]
  401a56:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401a5a:	2b00      	cmp	r3, #0
  401a5c:	bf14      	ite	ne
  401a5e:	2301      	movne	r3, #1
  401a60:	2300      	moveq	r3, #0
  401a62:	b2db      	uxtb	r3, r3
  401a64:	9300      	str	r3, [sp, #0]
  401a66:	68f8      	ldr	r0, [r7, #12]
  401a68:	68b9      	ldr	r1, [r7, #8]
  401a6a:	4623      	mov	r3, r4
  401a6c:	4c07      	ldr	r4, [pc, #28]	; (401a8c <pio_configure_pin_group+0x128>)
  401a6e:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401a70:	e001      	b.n	401a76 <pio_configure_pin_group+0x112>

	default:
		return 0;
  401a72:	2300      	movs	r3, #0
  401a74:	e000      	b.n	401a78 <pio_configure_pin_group+0x114>
	}

	return 1;
  401a76:	2301      	movs	r3, #1
}
  401a78:	4618      	mov	r0, r3
  401a7a:	3714      	adds	r7, #20
  401a7c:	46bd      	mov	sp, r7
  401a7e:	bd90      	pop	{r4, r7, pc}
  401a80:	004014e5 	.word	0x004014e5
  401a84:	00401481 	.word	0x00401481
  401a88:	004015f5 	.word	0x004015f5
  401a8c:	00401671 	.word	0x00401671

00401a90 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  401a90:	b480      	push	{r7}
  401a92:	b085      	sub	sp, #20
  401a94:	af00      	add	r7, sp, #0
  401a96:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401a98:	687b      	ldr	r3, [r7, #4]
  401a9a:	095b      	lsrs	r3, r3, #5
  401a9c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401aa0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401aa4:	025b      	lsls	r3, r3, #9
  401aa6:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  401aa8:	68fb      	ldr	r3, [r7, #12]
}
  401aaa:	4618      	mov	r0, r3
  401aac:	3714      	adds	r7, #20
  401aae:	46bd      	mov	sp, r7
  401ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ab4:	4770      	bx	lr
  401ab6:	bf00      	nop

00401ab8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401ab8:	b580      	push	{r7, lr}
  401aba:	b084      	sub	sp, #16
  401abc:	af00      	add	r7, sp, #0
  401abe:	6078      	str	r0, [r7, #4]
  401ac0:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401ac2:	6878      	ldr	r0, [r7, #4]
  401ac4:	4b2a      	ldr	r3, [pc, #168]	; (401b70 <pio_handler_process+0xb8>)
  401ac6:	4798      	blx	r3
  401ac8:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401aca:	6878      	ldr	r0, [r7, #4]
  401acc:	4b29      	ldr	r3, [pc, #164]	; (401b74 <pio_handler_process+0xbc>)
  401ace:	4798      	blx	r3
  401ad0:	4602      	mov	r2, r0
  401ad2:	68fb      	ldr	r3, [r7, #12]
  401ad4:	4013      	ands	r3, r2
  401ad6:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401ad8:	68fb      	ldr	r3, [r7, #12]
  401ada:	2b00      	cmp	r3, #0
  401adc:	d038      	beq.n	401b50 <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  401ade:	2300      	movs	r3, #0
  401ae0:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401ae2:	e032      	b.n	401b4a <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401ae4:	4a24      	ldr	r2, [pc, #144]	; (401b78 <pio_handler_process+0xc0>)
  401ae6:	68bb      	ldr	r3, [r7, #8]
  401ae8:	011b      	lsls	r3, r3, #4
  401aea:	4413      	add	r3, r2
  401aec:	681a      	ldr	r2, [r3, #0]
  401aee:	683b      	ldr	r3, [r7, #0]
  401af0:	429a      	cmp	r2, r3
  401af2:	d123      	bne.n	401b3c <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401af4:	4a20      	ldr	r2, [pc, #128]	; (401b78 <pio_handler_process+0xc0>)
  401af6:	68bb      	ldr	r3, [r7, #8]
  401af8:	011b      	lsls	r3, r3, #4
  401afa:	4413      	add	r3, r2
  401afc:	685a      	ldr	r2, [r3, #4]
  401afe:	68fb      	ldr	r3, [r7, #12]
  401b00:	4013      	ands	r3, r2
  401b02:	2b00      	cmp	r3, #0
  401b04:	d01a      	beq.n	401b3c <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401b06:	4a1c      	ldr	r2, [pc, #112]	; (401b78 <pio_handler_process+0xc0>)
  401b08:	68bb      	ldr	r3, [r7, #8]
  401b0a:	011b      	lsls	r3, r3, #4
  401b0c:	4413      	add	r3, r2
  401b0e:	3308      	adds	r3, #8
  401b10:	685b      	ldr	r3, [r3, #4]
  401b12:	4919      	ldr	r1, [pc, #100]	; (401b78 <pio_handler_process+0xc0>)
  401b14:	68ba      	ldr	r2, [r7, #8]
  401b16:	0112      	lsls	r2, r2, #4
  401b18:	440a      	add	r2, r1
  401b1a:	6810      	ldr	r0, [r2, #0]
  401b1c:	4916      	ldr	r1, [pc, #88]	; (401b78 <pio_handler_process+0xc0>)
  401b1e:	68ba      	ldr	r2, [r7, #8]
  401b20:	0112      	lsls	r2, r2, #4
  401b22:	440a      	add	r2, r1
  401b24:	6852      	ldr	r2, [r2, #4]
  401b26:	4611      	mov	r1, r2
  401b28:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401b2a:	4a13      	ldr	r2, [pc, #76]	; (401b78 <pio_handler_process+0xc0>)
  401b2c:	68bb      	ldr	r3, [r7, #8]
  401b2e:	011b      	lsls	r3, r3, #4
  401b30:	4413      	add	r3, r2
  401b32:	685b      	ldr	r3, [r3, #4]
  401b34:	43db      	mvns	r3, r3
  401b36:	68fa      	ldr	r2, [r7, #12]
  401b38:	4013      	ands	r3, r2
  401b3a:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401b3c:	68bb      	ldr	r3, [r7, #8]
  401b3e:	3301      	adds	r3, #1
  401b40:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401b42:	68bb      	ldr	r3, [r7, #8]
  401b44:	2b06      	cmp	r3, #6
  401b46:	d900      	bls.n	401b4a <pio_handler_process+0x92>
				break;
  401b48:	e002      	b.n	401b50 <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401b4a:	68fb      	ldr	r3, [r7, #12]
  401b4c:	2b00      	cmp	r3, #0
  401b4e:	d1c9      	bne.n	401ae4 <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401b50:	4b0a      	ldr	r3, [pc, #40]	; (401b7c <pio_handler_process+0xc4>)
  401b52:	681b      	ldr	r3, [r3, #0]
  401b54:	2b00      	cmp	r3, #0
  401b56:	d007      	beq.n	401b68 <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  401b58:	4b09      	ldr	r3, [pc, #36]	; (401b80 <pio_handler_process+0xc8>)
  401b5a:	681b      	ldr	r3, [r3, #0]
  401b5c:	2b00      	cmp	r3, #0
  401b5e:	d003      	beq.n	401b68 <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  401b60:	4b07      	ldr	r3, [pc, #28]	; (401b80 <pio_handler_process+0xc8>)
  401b62:	681b      	ldr	r3, [r3, #0]
  401b64:	6878      	ldr	r0, [r7, #4]
  401b66:	4798      	blx	r3
		}
	}
#endif
}
  401b68:	3710      	adds	r7, #16
  401b6a:	46bd      	mov	sp, r7
  401b6c:	bd80      	pop	{r7, pc}
  401b6e:	bf00      	nop
  401b70:	0040177d 	.word	0x0040177d
  401b74:	00401795 	.word	0x00401795
  401b78:	20000c64 	.word	0x20000c64
  401b7c:	20000d2c 	.word	0x20000d2c
  401b80:	20000cd8 	.word	0x20000cd8

00401b84 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401b84:	b580      	push	{r7, lr}
  401b86:	b086      	sub	sp, #24
  401b88:	af00      	add	r7, sp, #0
  401b8a:	60f8      	str	r0, [r7, #12]
  401b8c:	60b9      	str	r1, [r7, #8]
  401b8e:	607a      	str	r2, [r7, #4]
  401b90:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401b92:	4b13      	ldr	r3, [pc, #76]	; (401be0 <pio_handler_set+0x5c>)
  401b94:	681b      	ldr	r3, [r3, #0]
  401b96:	2b06      	cmp	r3, #6
  401b98:	d901      	bls.n	401b9e <pio_handler_set+0x1a>
		return 1;
  401b9a:	2301      	movs	r3, #1
  401b9c:	e01c      	b.n	401bd8 <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  401b9e:	4b10      	ldr	r3, [pc, #64]	; (401be0 <pio_handler_set+0x5c>)
  401ba0:	681b      	ldr	r3, [r3, #0]
  401ba2:	011b      	lsls	r3, r3, #4
  401ba4:	4a0f      	ldr	r2, [pc, #60]	; (401be4 <pio_handler_set+0x60>)
  401ba6:	4413      	add	r3, r2
  401ba8:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  401baa:	697b      	ldr	r3, [r7, #20]
  401bac:	68ba      	ldr	r2, [r7, #8]
  401bae:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401bb0:	697b      	ldr	r3, [r7, #20]
  401bb2:	687a      	ldr	r2, [r7, #4]
  401bb4:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  401bb6:	697b      	ldr	r3, [r7, #20]
  401bb8:	683a      	ldr	r2, [r7, #0]
  401bba:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  401bbc:	697b      	ldr	r3, [r7, #20]
  401bbe:	6a3a      	ldr	r2, [r7, #32]
  401bc0:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  401bc2:	4b07      	ldr	r3, [pc, #28]	; (401be0 <pio_handler_set+0x5c>)
  401bc4:	681b      	ldr	r3, [r3, #0]
  401bc6:	3301      	adds	r3, #1
  401bc8:	4a05      	ldr	r2, [pc, #20]	; (401be0 <pio_handler_set+0x5c>)
  401bca:	6013      	str	r3, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401bcc:	68f8      	ldr	r0, [r7, #12]
  401bce:	6879      	ldr	r1, [r7, #4]
  401bd0:	683a      	ldr	r2, [r7, #0]
  401bd2:	4b05      	ldr	r3, [pc, #20]	; (401be8 <pio_handler_set+0x64>)
  401bd4:	4798      	blx	r3

	return 0;
  401bd6:	2300      	movs	r3, #0
}
  401bd8:	4618      	mov	r0, r3
  401bda:	3718      	adds	r7, #24
  401bdc:	46bd      	mov	sp, r7
  401bde:	bd80      	pop	{r7, pc}
  401be0:	20000cd4 	.word	0x20000cd4
  401be4:	20000c64 	.word	0x20000c64
  401be8:	004016d5 	.word	0x004016d5

00401bec <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401bec:	b580      	push	{r7, lr}
  401bee:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401bf0:	4802      	ldr	r0, [pc, #8]	; (401bfc <PIOA_Handler+0x10>)
  401bf2:	210b      	movs	r1, #11
  401bf4:	4b02      	ldr	r3, [pc, #8]	; (401c00 <PIOA_Handler+0x14>)
  401bf6:	4798      	blx	r3
}
  401bf8:	bd80      	pop	{r7, pc}
  401bfa:	bf00      	nop
  401bfc:	400e0e00 	.word	0x400e0e00
  401c00:	00401ab9 	.word	0x00401ab9

00401c04 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401c04:	b580      	push	{r7, lr}
  401c06:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401c08:	4802      	ldr	r0, [pc, #8]	; (401c14 <PIOB_Handler+0x10>)
  401c0a:	210c      	movs	r1, #12
  401c0c:	4b02      	ldr	r3, [pc, #8]	; (401c18 <PIOB_Handler+0x14>)
  401c0e:	4798      	blx	r3
}
  401c10:	bd80      	pop	{r7, pc}
  401c12:	bf00      	nop
  401c14:	400e1000 	.word	0x400e1000
  401c18:	00401ab9 	.word	0x00401ab9

00401c1c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401c1c:	b580      	push	{r7, lr}
  401c1e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401c20:	4802      	ldr	r0, [pc, #8]	; (401c2c <PIOC_Handler+0x10>)
  401c22:	210d      	movs	r1, #13
  401c24:	4b02      	ldr	r3, [pc, #8]	; (401c30 <PIOC_Handler+0x14>)
  401c26:	4798      	blx	r3
}
  401c28:	bd80      	pop	{r7, pc}
  401c2a:	bf00      	nop
  401c2c:	400e1200 	.word	0x400e1200
  401c30:	00401ab9 	.word	0x00401ab9

00401c34 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401c34:	b480      	push	{r7}
  401c36:	b085      	sub	sp, #20
  401c38:	af00      	add	r7, sp, #0
  401c3a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401c3c:	491d      	ldr	r1, [pc, #116]	; (401cb4 <pmc_switch_mck_to_pllack+0x80>)
  401c3e:	4b1d      	ldr	r3, [pc, #116]	; (401cb4 <pmc_switch_mck_to_pllack+0x80>)
  401c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c42:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401c46:	687b      	ldr	r3, [r7, #4]
  401c48:	4313      	orrs	r3, r2
  401c4a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401c4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401c50:	60fb      	str	r3, [r7, #12]
  401c52:	e007      	b.n	401c64 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401c54:	68fb      	ldr	r3, [r7, #12]
  401c56:	2b00      	cmp	r3, #0
  401c58:	d101      	bne.n	401c5e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401c5a:	2301      	movs	r3, #1
  401c5c:	e023      	b.n	401ca6 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401c5e:	68fb      	ldr	r3, [r7, #12]
  401c60:	3b01      	subs	r3, #1
  401c62:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401c64:	4b13      	ldr	r3, [pc, #76]	; (401cb4 <pmc_switch_mck_to_pllack+0x80>)
  401c66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401c68:	f003 0308 	and.w	r3, r3, #8
  401c6c:	2b00      	cmp	r3, #0
  401c6e:	d0f1      	beq.n	401c54 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401c70:	4a10      	ldr	r2, [pc, #64]	; (401cb4 <pmc_switch_mck_to_pllack+0x80>)
  401c72:	4b10      	ldr	r3, [pc, #64]	; (401cb4 <pmc_switch_mck_to_pllack+0x80>)
  401c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c76:	f023 0303 	bic.w	r3, r3, #3
  401c7a:	f043 0302 	orr.w	r3, r3, #2
  401c7e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401c80:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401c84:	60fb      	str	r3, [r7, #12]
  401c86:	e007      	b.n	401c98 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401c88:	68fb      	ldr	r3, [r7, #12]
  401c8a:	2b00      	cmp	r3, #0
  401c8c:	d101      	bne.n	401c92 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401c8e:	2301      	movs	r3, #1
  401c90:	e009      	b.n	401ca6 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401c92:	68fb      	ldr	r3, [r7, #12]
  401c94:	3b01      	subs	r3, #1
  401c96:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401c98:	4b06      	ldr	r3, [pc, #24]	; (401cb4 <pmc_switch_mck_to_pllack+0x80>)
  401c9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401c9c:	f003 0308 	and.w	r3, r3, #8
  401ca0:	2b00      	cmp	r3, #0
  401ca2:	d0f1      	beq.n	401c88 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401ca4:	2300      	movs	r3, #0
}
  401ca6:	4618      	mov	r0, r3
  401ca8:	3714      	adds	r7, #20
  401caa:	46bd      	mov	sp, r7
  401cac:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cb0:	4770      	bx	lr
  401cb2:	bf00      	nop
  401cb4:	400e0400 	.word	0x400e0400

00401cb8 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401cb8:	b480      	push	{r7}
  401cba:	b083      	sub	sp, #12
  401cbc:	af00      	add	r7, sp, #0
  401cbe:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401cc0:	687b      	ldr	r3, [r7, #4]
  401cc2:	2b01      	cmp	r3, #1
  401cc4:	d107      	bne.n	401cd6 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401cc6:	4a08      	ldr	r2, [pc, #32]	; (401ce8 <pmc_switch_sclk_to_32kxtal+0x30>)
  401cc8:	4b07      	ldr	r3, [pc, #28]	; (401ce8 <pmc_switch_sclk_to_32kxtal+0x30>)
  401cca:	689b      	ldr	r3, [r3, #8]
  401ccc:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  401cd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401cd4:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  401cd6:	4b04      	ldr	r3, [pc, #16]	; (401ce8 <pmc_switch_sclk_to_32kxtal+0x30>)
  401cd8:	4a04      	ldr	r2, [pc, #16]	; (401cec <pmc_switch_sclk_to_32kxtal+0x34>)
  401cda:	601a      	str	r2, [r3, #0]
}
  401cdc:	370c      	adds	r7, #12
  401cde:	46bd      	mov	sp, r7
  401ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ce4:	4770      	bx	lr
  401ce6:	bf00      	nop
  401ce8:	400e1410 	.word	0x400e1410
  401cec:	a5000008 	.word	0xa5000008

00401cf0 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  401cf0:	b480      	push	{r7}
  401cf2:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401cf4:	4b09      	ldr	r3, [pc, #36]	; (401d1c <pmc_osc_is_ready_32kxtal+0x2c>)
  401cf6:	695b      	ldr	r3, [r3, #20]
  401cf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401cfc:	2b00      	cmp	r3, #0
  401cfe:	d007      	beq.n	401d10 <pmc_osc_is_ready_32kxtal+0x20>
  401d00:	4b07      	ldr	r3, [pc, #28]	; (401d20 <pmc_osc_is_ready_32kxtal+0x30>)
  401d02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401d04:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401d08:	2b00      	cmp	r3, #0
  401d0a:	d001      	beq.n	401d10 <pmc_osc_is_ready_32kxtal+0x20>
  401d0c:	2301      	movs	r3, #1
  401d0e:	e000      	b.n	401d12 <pmc_osc_is_ready_32kxtal+0x22>
  401d10:	2300      	movs	r3, #0
}
  401d12:	4618      	mov	r0, r3
  401d14:	46bd      	mov	sp, r7
  401d16:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d1a:	4770      	bx	lr
  401d1c:	400e1410 	.word	0x400e1410
  401d20:	400e0400 	.word	0x400e0400

00401d24 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401d24:	b480      	push	{r7}
  401d26:	b083      	sub	sp, #12
  401d28:	af00      	add	r7, sp, #0
  401d2a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401d2c:	4a18      	ldr	r2, [pc, #96]	; (401d90 <pmc_switch_mainck_to_fastrc+0x6c>)
  401d2e:	4b18      	ldr	r3, [pc, #96]	; (401d90 <pmc_switch_mainck_to_fastrc+0x6c>)
  401d30:	6a1b      	ldr	r3, [r3, #32]
  401d32:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401d36:	f043 0308 	orr.w	r3, r3, #8
  401d3a:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401d3c:	bf00      	nop
  401d3e:	4b14      	ldr	r3, [pc, #80]	; (401d90 <pmc_switch_mainck_to_fastrc+0x6c>)
  401d40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401d46:	2b00      	cmp	r3, #0
  401d48:	d0f9      	beq.n	401d3e <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401d4a:	4911      	ldr	r1, [pc, #68]	; (401d90 <pmc_switch_mainck_to_fastrc+0x6c>)
  401d4c:	4b10      	ldr	r3, [pc, #64]	; (401d90 <pmc_switch_mainck_to_fastrc+0x6c>)
  401d4e:	6a1b      	ldr	r3, [r3, #32]
  401d50:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401d54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401d58:	687a      	ldr	r2, [r7, #4]
  401d5a:	4313      	orrs	r3, r2
  401d5c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401d60:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401d62:	bf00      	nop
  401d64:	4b0a      	ldr	r3, [pc, #40]	; (401d90 <pmc_switch_mainck_to_fastrc+0x6c>)
  401d66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401d68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401d6c:	2b00      	cmp	r3, #0
  401d6e:	d0f9      	beq.n	401d64 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401d70:	4a07      	ldr	r2, [pc, #28]	; (401d90 <pmc_switch_mainck_to_fastrc+0x6c>)
  401d72:	4b07      	ldr	r3, [pc, #28]	; (401d90 <pmc_switch_mainck_to_fastrc+0x6c>)
  401d74:	6a1b      	ldr	r3, [r3, #32]
  401d76:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  401d7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401d7e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401d82:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401d84:	370c      	adds	r7, #12
  401d86:	46bd      	mov	sp, r7
  401d88:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d8c:	4770      	bx	lr
  401d8e:	bf00      	nop
  401d90:	400e0400 	.word	0x400e0400

00401d94 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401d94:	b480      	push	{r7}
  401d96:	b083      	sub	sp, #12
  401d98:	af00      	add	r7, sp, #0
  401d9a:	6078      	str	r0, [r7, #4]
  401d9c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401d9e:	687b      	ldr	r3, [r7, #4]
  401da0:	2b00      	cmp	r3, #0
  401da2:	d008      	beq.n	401db6 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401da4:	4916      	ldr	r1, [pc, #88]	; (401e00 <pmc_switch_mainck_to_xtal+0x6c>)
  401da6:	4b16      	ldr	r3, [pc, #88]	; (401e00 <pmc_switch_mainck_to_xtal+0x6c>)
  401da8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401daa:	4a16      	ldr	r2, [pc, #88]	; (401e04 <pmc_switch_mainck_to_xtal+0x70>)
  401dac:	401a      	ands	r2, r3
  401dae:	4b16      	ldr	r3, [pc, #88]	; (401e08 <pmc_switch_mainck_to_xtal+0x74>)
  401db0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401db2:	620b      	str	r3, [r1, #32]
  401db4:	e01e      	b.n	401df4 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401db6:	4912      	ldr	r1, [pc, #72]	; (401e00 <pmc_switch_mainck_to_xtal+0x6c>)
  401db8:	4b11      	ldr	r3, [pc, #68]	; (401e00 <pmc_switch_mainck_to_xtal+0x6c>)
  401dba:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401dbc:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401dc0:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401dc4:	683a      	ldr	r2, [r7, #0]
  401dc6:	0212      	lsls	r2, r2, #8
  401dc8:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401dca:	4313      	orrs	r3, r2
  401dcc:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401dd0:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401dd4:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401dd6:	bf00      	nop
  401dd8:	4b09      	ldr	r3, [pc, #36]	; (401e00 <pmc_switch_mainck_to_xtal+0x6c>)
  401dda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401ddc:	f003 0301 	and.w	r3, r3, #1
  401de0:	2b00      	cmp	r3, #0
  401de2:	d0f9      	beq.n	401dd8 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401de4:	4a06      	ldr	r2, [pc, #24]	; (401e00 <pmc_switch_mainck_to_xtal+0x6c>)
  401de6:	4b06      	ldr	r3, [pc, #24]	; (401e00 <pmc_switch_mainck_to_xtal+0x6c>)
  401de8:	6a1b      	ldr	r3, [r3, #32]
  401dea:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401dee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401df2:	6213      	str	r3, [r2, #32]
	}
}
  401df4:	370c      	adds	r7, #12
  401df6:	46bd      	mov	sp, r7
  401df8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dfc:	4770      	bx	lr
  401dfe:	bf00      	nop
  401e00:	400e0400 	.word	0x400e0400
  401e04:	fec8fffc 	.word	0xfec8fffc
  401e08:	01370002 	.word	0x01370002

00401e0c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401e0c:	b480      	push	{r7}
  401e0e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401e10:	4b04      	ldr	r3, [pc, #16]	; (401e24 <pmc_osc_is_ready_mainck+0x18>)
  401e12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401e14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401e18:	4618      	mov	r0, r3
  401e1a:	46bd      	mov	sp, r7
  401e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e20:	4770      	bx	lr
  401e22:	bf00      	nop
  401e24:	400e0400 	.word	0x400e0400

00401e28 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401e28:	b480      	push	{r7}
  401e2a:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401e2c:	4b03      	ldr	r3, [pc, #12]	; (401e3c <pmc_disable_pllack+0x14>)
  401e2e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401e32:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401e34:	46bd      	mov	sp, r7
  401e36:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e3a:	4770      	bx	lr
  401e3c:	400e0400 	.word	0x400e0400

00401e40 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  401e40:	b480      	push	{r7}
  401e42:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401e44:	4b04      	ldr	r3, [pc, #16]	; (401e58 <pmc_is_locked_pllack+0x18>)
  401e46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401e48:	f003 0302 	and.w	r3, r3, #2
}
  401e4c:	4618      	mov	r0, r3
  401e4e:	46bd      	mov	sp, r7
  401e50:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e54:	4770      	bx	lr
  401e56:	bf00      	nop
  401e58:	400e0400 	.word	0x400e0400

00401e5c <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  401e5c:	b480      	push	{r7}
  401e5e:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  401e60:	4b03      	ldr	r3, [pc, #12]	; (401e70 <pmc_disable_pllbck+0x14>)
  401e62:	2200      	movs	r2, #0
  401e64:	62da      	str	r2, [r3, #44]	; 0x2c
}
  401e66:	46bd      	mov	sp, r7
  401e68:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e6c:	4770      	bx	lr
  401e6e:	bf00      	nop
  401e70:	400e0400 	.word	0x400e0400

00401e74 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  401e74:	b480      	push	{r7}
  401e76:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  401e78:	4b04      	ldr	r3, [pc, #16]	; (401e8c <pmc_is_locked_pllbck+0x18>)
  401e7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401e7c:	f003 0304 	and.w	r3, r3, #4
}
  401e80:	4618      	mov	r0, r3
  401e82:	46bd      	mov	sp, r7
  401e84:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e88:	4770      	bx	lr
  401e8a:	bf00      	nop
  401e8c:	400e0400 	.word	0x400e0400

00401e90 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401e90:	b480      	push	{r7}
  401e92:	b083      	sub	sp, #12
  401e94:	af00      	add	r7, sp, #0
  401e96:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  401e98:	687b      	ldr	r3, [r7, #4]
  401e9a:	2b22      	cmp	r3, #34	; 0x22
  401e9c:	d901      	bls.n	401ea2 <pmc_enable_periph_clk+0x12>
		return 1;
  401e9e:	2301      	movs	r3, #1
  401ea0:	e02f      	b.n	401f02 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  401ea2:	687b      	ldr	r3, [r7, #4]
  401ea4:	2b1f      	cmp	r3, #31
  401ea6:	d813      	bhi.n	401ed0 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401ea8:	4b19      	ldr	r3, [pc, #100]	; (401f10 <pmc_enable_periph_clk+0x80>)
  401eaa:	699a      	ldr	r2, [r3, #24]
  401eac:	687b      	ldr	r3, [r7, #4]
  401eae:	2101      	movs	r1, #1
  401eb0:	fa01 f303 	lsl.w	r3, r1, r3
  401eb4:	401a      	ands	r2, r3
  401eb6:	687b      	ldr	r3, [r7, #4]
  401eb8:	2101      	movs	r1, #1
  401eba:	fa01 f303 	lsl.w	r3, r1, r3
  401ebe:	429a      	cmp	r2, r3
  401ec0:	d01e      	beq.n	401f00 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  401ec2:	4a13      	ldr	r2, [pc, #76]	; (401f10 <pmc_enable_periph_clk+0x80>)
  401ec4:	687b      	ldr	r3, [r7, #4]
  401ec6:	2101      	movs	r1, #1
  401ec8:	fa01 f303 	lsl.w	r3, r1, r3
  401ecc:	6113      	str	r3, [r2, #16]
  401ece:	e017      	b.n	401f00 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401ed0:	687b      	ldr	r3, [r7, #4]
  401ed2:	3b20      	subs	r3, #32
  401ed4:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401ed6:	4b0e      	ldr	r3, [pc, #56]	; (401f10 <pmc_enable_periph_clk+0x80>)
  401ed8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401edc:	687b      	ldr	r3, [r7, #4]
  401ede:	2101      	movs	r1, #1
  401ee0:	fa01 f303 	lsl.w	r3, r1, r3
  401ee4:	401a      	ands	r2, r3
  401ee6:	687b      	ldr	r3, [r7, #4]
  401ee8:	2101      	movs	r1, #1
  401eea:	fa01 f303 	lsl.w	r3, r1, r3
  401eee:	429a      	cmp	r2, r3
  401ef0:	d006      	beq.n	401f00 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401ef2:	4a07      	ldr	r2, [pc, #28]	; (401f10 <pmc_enable_periph_clk+0x80>)
  401ef4:	687b      	ldr	r3, [r7, #4]
  401ef6:	2101      	movs	r1, #1
  401ef8:	fa01 f303 	lsl.w	r3, r1, r3
  401efc:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401f00:	2300      	movs	r3, #0
}
  401f02:	4618      	mov	r0, r3
  401f04:	370c      	adds	r7, #12
  401f06:	46bd      	mov	sp, r7
  401f08:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f0c:	4770      	bx	lr
  401f0e:	bf00      	nop
  401f10:	400e0400 	.word	0x400e0400

00401f14 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401f14:	b480      	push	{r7}
  401f16:	b085      	sub	sp, #20
  401f18:	af00      	add	r7, sp, #0
  401f1a:	6078      	str	r0, [r7, #4]
  401f1c:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401f1e:	2300      	movs	r3, #0
  401f20:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401f22:	687b      	ldr	r3, [r7, #4]
  401f24:	22ac      	movs	r2, #172	; 0xac
  401f26:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401f28:	683b      	ldr	r3, [r7, #0]
  401f2a:	681a      	ldr	r2, [r3, #0]
  401f2c:	683b      	ldr	r3, [r7, #0]
  401f2e:	685b      	ldr	r3, [r3, #4]
  401f30:	fbb2 f3f3 	udiv	r3, r2, r3
  401f34:	091b      	lsrs	r3, r3, #4
  401f36:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401f38:	68fb      	ldr	r3, [r7, #12]
  401f3a:	2b00      	cmp	r3, #0
  401f3c:	d003      	beq.n	401f46 <uart_init+0x32>
  401f3e:	68fb      	ldr	r3, [r7, #12]
  401f40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401f44:	d301      	bcc.n	401f4a <uart_init+0x36>
		return 1;
  401f46:	2301      	movs	r3, #1
  401f48:	e00f      	b.n	401f6a <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  401f4a:	687b      	ldr	r3, [r7, #4]
  401f4c:	68fa      	ldr	r2, [r7, #12]
  401f4e:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401f50:	683b      	ldr	r3, [r7, #0]
  401f52:	689a      	ldr	r2, [r3, #8]
  401f54:	687b      	ldr	r3, [r7, #4]
  401f56:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  401f58:	687b      	ldr	r3, [r7, #4]
  401f5a:	f240 2202 	movw	r2, #514	; 0x202
  401f5e:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401f62:	687b      	ldr	r3, [r7, #4]
  401f64:	2250      	movs	r2, #80	; 0x50
  401f66:	601a      	str	r2, [r3, #0]

	return 0;
  401f68:	2300      	movs	r3, #0
}
  401f6a:	4618      	mov	r0, r3
  401f6c:	3714      	adds	r7, #20
  401f6e:	46bd      	mov	sp, r7
  401f70:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f74:	4770      	bx	lr
  401f76:	bf00      	nop

00401f78 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401f78:	b480      	push	{r7}
  401f7a:	b083      	sub	sp, #12
  401f7c:	af00      	add	r7, sp, #0
  401f7e:	6078      	str	r0, [r7, #4]
  401f80:	460b      	mov	r3, r1
  401f82:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401f84:	687b      	ldr	r3, [r7, #4]
  401f86:	695b      	ldr	r3, [r3, #20]
  401f88:	f003 0302 	and.w	r3, r3, #2
  401f8c:	2b00      	cmp	r3, #0
  401f8e:	d101      	bne.n	401f94 <uart_write+0x1c>
		return 1;
  401f90:	2301      	movs	r3, #1
  401f92:	e003      	b.n	401f9c <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401f94:	78fa      	ldrb	r2, [r7, #3]
  401f96:	687b      	ldr	r3, [r7, #4]
  401f98:	61da      	str	r2, [r3, #28]
	return 0;
  401f9a:	2300      	movs	r3, #0
}
  401f9c:	4618      	mov	r0, r3
  401f9e:	370c      	adds	r7, #12
  401fa0:	46bd      	mov	sp, r7
  401fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fa6:	4770      	bx	lr

00401fa8 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401fa8:	b480      	push	{r7}
  401faa:	b083      	sub	sp, #12
  401fac:	af00      	add	r7, sp, #0
  401fae:	6078      	str	r0, [r7, #4]
  401fb0:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401fb2:	687b      	ldr	r3, [r7, #4]
  401fb4:	695b      	ldr	r3, [r3, #20]
  401fb6:	f003 0301 	and.w	r3, r3, #1
  401fba:	2b00      	cmp	r3, #0
  401fbc:	d101      	bne.n	401fc2 <uart_read+0x1a>
		return 1;
  401fbe:	2301      	movs	r3, #1
  401fc0:	e005      	b.n	401fce <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401fc2:	687b      	ldr	r3, [r7, #4]
  401fc4:	699b      	ldr	r3, [r3, #24]
  401fc6:	b2da      	uxtb	r2, r3
  401fc8:	683b      	ldr	r3, [r7, #0]
  401fca:	701a      	strb	r2, [r3, #0]
	return 0;
  401fcc:	2300      	movs	r3, #0
}
  401fce:	4618      	mov	r0, r3
  401fd0:	370c      	adds	r7, #12
  401fd2:	46bd      	mov	sp, r7
  401fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fd8:	4770      	bx	lr
  401fda:	bf00      	nop

00401fdc <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401fdc:	b480      	push	{r7}
  401fde:	b089      	sub	sp, #36	; 0x24
  401fe0:	af00      	add	r7, sp, #0
  401fe2:	60f8      	str	r0, [r7, #12]
  401fe4:	60b9      	str	r1, [r7, #8]
  401fe6:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401fe8:	68bb      	ldr	r3, [r7, #8]
  401fea:	011a      	lsls	r2, r3, #4
  401fec:	687b      	ldr	r3, [r7, #4]
  401fee:	429a      	cmp	r2, r3
  401ff0:	d802      	bhi.n	401ff8 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  401ff2:	2310      	movs	r3, #16
  401ff4:	61fb      	str	r3, [r7, #28]
  401ff6:	e001      	b.n	401ffc <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401ff8:	2308      	movs	r3, #8
  401ffa:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401ffc:	687b      	ldr	r3, [r7, #4]
  401ffe:	00da      	lsls	r2, r3, #3
  402000:	69fb      	ldr	r3, [r7, #28]
  402002:	68b9      	ldr	r1, [r7, #8]
  402004:	fb01 f303 	mul.w	r3, r1, r3
  402008:	085b      	lsrs	r3, r3, #1
  40200a:	441a      	add	r2, r3
  40200c:	69fb      	ldr	r3, [r7, #28]
  40200e:	68b9      	ldr	r1, [r7, #8]
  402010:	fb01 f303 	mul.w	r3, r1, r3
  402014:	fbb2 f3f3 	udiv	r3, r2, r3
  402018:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  40201a:	69bb      	ldr	r3, [r7, #24]
  40201c:	08db      	lsrs	r3, r3, #3
  40201e:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  402020:	69bb      	ldr	r3, [r7, #24]
  402022:	f003 0307 	and.w	r3, r3, #7
  402026:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  402028:	697b      	ldr	r3, [r7, #20]
  40202a:	2b00      	cmp	r3, #0
  40202c:	d003      	beq.n	402036 <usart_set_async_baudrate+0x5a>
  40202e:	697b      	ldr	r3, [r7, #20]
  402030:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  402034:	d301      	bcc.n	40203a <usart_set_async_baudrate+0x5e>
		return 1;
  402036:	2301      	movs	r3, #1
  402038:	e00f      	b.n	40205a <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  40203a:	69fb      	ldr	r3, [r7, #28]
  40203c:	2b08      	cmp	r3, #8
  40203e:	d105      	bne.n	40204c <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  402040:	68fb      	ldr	r3, [r7, #12]
  402042:	685b      	ldr	r3, [r3, #4]
  402044:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  402048:	68fb      	ldr	r3, [r7, #12]
  40204a:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40204c:	693b      	ldr	r3, [r7, #16]
  40204e:	041a      	lsls	r2, r3, #16
  402050:	697b      	ldr	r3, [r7, #20]
  402052:	431a      	orrs	r2, r3
  402054:	68fb      	ldr	r3, [r7, #12]
  402056:	621a      	str	r2, [r3, #32]

	return 0;
  402058:	2300      	movs	r3, #0
}
  40205a:	4618      	mov	r0, r3
  40205c:	3724      	adds	r7, #36	; 0x24
  40205e:	46bd      	mov	sp, r7
  402060:	f85d 7b04 	ldr.w	r7, [sp], #4
  402064:	4770      	bx	lr
  402066:	bf00      	nop

00402068 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  402068:	b580      	push	{r7, lr}
  40206a:	b082      	sub	sp, #8
  40206c:	af00      	add	r7, sp, #0
  40206e:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  402070:	6878      	ldr	r0, [r7, #4]
  402072:	4b0e      	ldr	r3, [pc, #56]	; (4020ac <usart_reset+0x44>)
  402074:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  402076:	687b      	ldr	r3, [r7, #4]
  402078:	2200      	movs	r2, #0
  40207a:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  40207c:	687b      	ldr	r3, [r7, #4]
  40207e:	2200      	movs	r2, #0
  402080:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  402082:	687b      	ldr	r3, [r7, #4]
  402084:	2200      	movs	r2, #0
  402086:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  402088:	6878      	ldr	r0, [r7, #4]
  40208a:	4b09      	ldr	r3, [pc, #36]	; (4020b0 <usart_reset+0x48>)
  40208c:	4798      	blx	r3
	usart_reset_rx(p_usart);
  40208e:	6878      	ldr	r0, [r7, #4]
  402090:	4b08      	ldr	r3, [pc, #32]	; (4020b4 <usart_reset+0x4c>)
  402092:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  402094:	6878      	ldr	r0, [r7, #4]
  402096:	4b08      	ldr	r3, [pc, #32]	; (4020b8 <usart_reset+0x50>)
  402098:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  40209a:	6878      	ldr	r0, [r7, #4]
  40209c:	4b07      	ldr	r3, [pc, #28]	; (4020bc <usart_reset+0x54>)
  40209e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  4020a0:	6878      	ldr	r0, [r7, #4]
  4020a2:	4b07      	ldr	r3, [pc, #28]	; (4020c0 <usart_reset+0x58>)
  4020a4:	4798      	blx	r3
#endif
}
  4020a6:	3708      	adds	r7, #8
  4020a8:	46bd      	mov	sp, r7
  4020aa:	bd80      	pop	{r7, pc}
  4020ac:	00402265 	.word	0x00402265
  4020b0:	00402161 	.word	0x00402161
  4020b4:	00402191 	.word	0x00402191
  4020b8:	004021a9 	.word	0x004021a9
  4020bc:	004021e1 	.word	0x004021e1
  4020c0:	004021c5 	.word	0x004021c5

004020c4 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4020c4:	b580      	push	{r7, lr}
  4020c6:	b084      	sub	sp, #16
  4020c8:	af00      	add	r7, sp, #0
  4020ca:	60f8      	str	r0, [r7, #12]
  4020cc:	60b9      	str	r1, [r7, #8]
  4020ce:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4020d0:	68f8      	ldr	r0, [r7, #12]
  4020d2:	4b1a      	ldr	r3, [pc, #104]	; (40213c <usart_init_rs232+0x78>)
  4020d4:	4798      	blx	r3

	ul_reg_val = 0;
  4020d6:	4b1a      	ldr	r3, [pc, #104]	; (402140 <usart_init_rs232+0x7c>)
  4020d8:	2200      	movs	r2, #0
  4020da:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4020dc:	68bb      	ldr	r3, [r7, #8]
  4020de:	2b00      	cmp	r3, #0
  4020e0:	d009      	beq.n	4020f6 <usart_init_rs232+0x32>
  4020e2:	68bb      	ldr	r3, [r7, #8]
  4020e4:	681b      	ldr	r3, [r3, #0]
  4020e6:	68f8      	ldr	r0, [r7, #12]
  4020e8:	4619      	mov	r1, r3
  4020ea:	687a      	ldr	r2, [r7, #4]
  4020ec:	4b15      	ldr	r3, [pc, #84]	; (402144 <usart_init_rs232+0x80>)
  4020ee:	4798      	blx	r3
  4020f0:	4603      	mov	r3, r0
  4020f2:	2b00      	cmp	r3, #0
  4020f4:	d001      	beq.n	4020fa <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4020f6:	2301      	movs	r3, #1
  4020f8:	e01b      	b.n	402132 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4020fa:	68bb      	ldr	r3, [r7, #8]
  4020fc:	685a      	ldr	r2, [r3, #4]
  4020fe:	68bb      	ldr	r3, [r7, #8]
  402100:	689b      	ldr	r3, [r3, #8]
  402102:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  402104:	68bb      	ldr	r3, [r7, #8]
  402106:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402108:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40210a:	68bb      	ldr	r3, [r7, #8]
  40210c:	68db      	ldr	r3, [r3, #12]
  40210e:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402110:	4b0b      	ldr	r3, [pc, #44]	; (402140 <usart_init_rs232+0x7c>)
  402112:	681b      	ldr	r3, [r3, #0]
  402114:	4313      	orrs	r3, r2
  402116:	4a0a      	ldr	r2, [pc, #40]	; (402140 <usart_init_rs232+0x7c>)
  402118:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40211a:	4b09      	ldr	r3, [pc, #36]	; (402140 <usart_init_rs232+0x7c>)
  40211c:	681b      	ldr	r3, [r3, #0]
  40211e:	4a08      	ldr	r2, [pc, #32]	; (402140 <usart_init_rs232+0x7c>)
  402120:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  402122:	68fb      	ldr	r3, [r7, #12]
  402124:	685a      	ldr	r2, [r3, #4]
  402126:	4b06      	ldr	r3, [pc, #24]	; (402140 <usart_init_rs232+0x7c>)
  402128:	681b      	ldr	r3, [r3, #0]
  40212a:	431a      	orrs	r2, r3
  40212c:	68fb      	ldr	r3, [r7, #12]
  40212e:	605a      	str	r2, [r3, #4]

	return 0;
  402130:	2300      	movs	r3, #0
}
  402132:	4618      	mov	r0, r3
  402134:	3710      	adds	r7, #16
  402136:	46bd      	mov	sp, r7
  402138:	bd80      	pop	{r7, pc}
  40213a:	bf00      	nop
  40213c:	00402069 	.word	0x00402069
  402140:	20000cdc 	.word	0x20000cdc
  402144:	00401fdd 	.word	0x00401fdd

00402148 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  402148:	b480      	push	{r7}
  40214a:	b083      	sub	sp, #12
  40214c:	af00      	add	r7, sp, #0
  40214e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  402150:	687b      	ldr	r3, [r7, #4]
  402152:	2240      	movs	r2, #64	; 0x40
  402154:	601a      	str	r2, [r3, #0]
}
  402156:	370c      	adds	r7, #12
  402158:	46bd      	mov	sp, r7
  40215a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40215e:	4770      	bx	lr

00402160 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  402160:	b480      	push	{r7}
  402162:	b083      	sub	sp, #12
  402164:	af00      	add	r7, sp, #0
  402166:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  402168:	687b      	ldr	r3, [r7, #4]
  40216a:	2288      	movs	r2, #136	; 0x88
  40216c:	601a      	str	r2, [r3, #0]
}
  40216e:	370c      	adds	r7, #12
  402170:	46bd      	mov	sp, r7
  402172:	f85d 7b04 	ldr.w	r7, [sp], #4
  402176:	4770      	bx	lr

00402178 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  402178:	b480      	push	{r7}
  40217a:	b083      	sub	sp, #12
  40217c:	af00      	add	r7, sp, #0
  40217e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  402180:	687b      	ldr	r3, [r7, #4]
  402182:	2210      	movs	r2, #16
  402184:	601a      	str	r2, [r3, #0]
}
  402186:	370c      	adds	r7, #12
  402188:	46bd      	mov	sp, r7
  40218a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40218e:	4770      	bx	lr

00402190 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  402190:	b480      	push	{r7}
  402192:	b083      	sub	sp, #12
  402194:	af00      	add	r7, sp, #0
  402196:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  402198:	687b      	ldr	r3, [r7, #4]
  40219a:	2224      	movs	r2, #36	; 0x24
  40219c:	601a      	str	r2, [r3, #0]
}
  40219e:	370c      	adds	r7, #12
  4021a0:	46bd      	mov	sp, r7
  4021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021a6:	4770      	bx	lr

004021a8 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4021a8:	b480      	push	{r7}
  4021aa:	b083      	sub	sp, #12
  4021ac:	af00      	add	r7, sp, #0
  4021ae:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4021b0:	687b      	ldr	r3, [r7, #4]
  4021b2:	f44f 7280 	mov.w	r2, #256	; 0x100
  4021b6:	601a      	str	r2, [r3, #0]
}
  4021b8:	370c      	adds	r7, #12
  4021ba:	46bd      	mov	sp, r7
  4021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021c0:	4770      	bx	lr
  4021c2:	bf00      	nop

004021c4 <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  4021c4:	b480      	push	{r7}
  4021c6:	b083      	sub	sp, #12
  4021c8:	af00      	add	r7, sp, #0
  4021ca:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  4021cc:	687b      	ldr	r3, [r7, #4]
  4021ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4021d2:	601a      	str	r2, [r3, #0]
}
  4021d4:	370c      	adds	r7, #12
  4021d6:	46bd      	mov	sp, r7
  4021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021dc:	4770      	bx	lr
  4021de:	bf00      	nop

004021e0 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  4021e0:	b480      	push	{r7}
  4021e2:	b083      	sub	sp, #12
  4021e4:	af00      	add	r7, sp, #0
  4021e6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  4021e8:	687b      	ldr	r3, [r7, #4]
  4021ea:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4021ee:	601a      	str	r2, [r3, #0]
}
  4021f0:	370c      	adds	r7, #12
  4021f2:	46bd      	mov	sp, r7
  4021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021f8:	4770      	bx	lr
  4021fa:	bf00      	nop

004021fc <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  4021fc:	b480      	push	{r7}
  4021fe:	b083      	sub	sp, #12
  402200:	af00      	add	r7, sp, #0
  402202:	6078      	str	r0, [r7, #4]
  402204:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  402206:	687b      	ldr	r3, [r7, #4]
  402208:	695b      	ldr	r3, [r3, #20]
  40220a:	f003 0302 	and.w	r3, r3, #2
  40220e:	2b00      	cmp	r3, #0
  402210:	d101      	bne.n	402216 <usart_write+0x1a>
		return 1;
  402212:	2301      	movs	r3, #1
  402214:	e005      	b.n	402222 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  402216:	683b      	ldr	r3, [r7, #0]
  402218:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40221c:	687b      	ldr	r3, [r7, #4]
  40221e:	61da      	str	r2, [r3, #28]
	return 0;
  402220:	2300      	movs	r3, #0
}
  402222:	4618      	mov	r0, r3
  402224:	370c      	adds	r7, #12
  402226:	46bd      	mov	sp, r7
  402228:	f85d 7b04 	ldr.w	r7, [sp], #4
  40222c:	4770      	bx	lr
  40222e:	bf00      	nop

00402230 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  402230:	b480      	push	{r7}
  402232:	b083      	sub	sp, #12
  402234:	af00      	add	r7, sp, #0
  402236:	6078      	str	r0, [r7, #4]
  402238:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40223a:	687b      	ldr	r3, [r7, #4]
  40223c:	695b      	ldr	r3, [r3, #20]
  40223e:	f003 0301 	and.w	r3, r3, #1
  402242:	2b00      	cmp	r3, #0
  402244:	d101      	bne.n	40224a <usart_read+0x1a>
		return 1;
  402246:	2301      	movs	r3, #1
  402248:	e006      	b.n	402258 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40224a:	687b      	ldr	r3, [r7, #4]
  40224c:	699b      	ldr	r3, [r3, #24]
  40224e:	f3c3 0208 	ubfx	r2, r3, #0, #9
  402252:	683b      	ldr	r3, [r7, #0]
  402254:	601a      	str	r2, [r3, #0]

	return 0;
  402256:	2300      	movs	r3, #0
}
  402258:	4618      	mov	r0, r3
  40225a:	370c      	adds	r7, #12
  40225c:	46bd      	mov	sp, r7
  40225e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402262:	4770      	bx	lr

00402264 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  402264:	b480      	push	{r7}
  402266:	b083      	sub	sp, #12
  402268:	af00      	add	r7, sp, #0
  40226a:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40226c:	687b      	ldr	r3, [r7, #4]
  40226e:	4a04      	ldr	r2, [pc, #16]	; (402280 <usart_disable_writeprotect+0x1c>)
  402270:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  402274:	370c      	adds	r7, #12
  402276:	46bd      	mov	sp, r7
  402278:	f85d 7b04 	ldr.w	r7, [sp], #4
  40227c:	4770      	bx	lr
  40227e:	bf00      	nop
  402280:	55534100 	.word	0x55534100

00402284 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402284:	b580      	push	{r7, lr}
  402286:	b084      	sub	sp, #16
  402288:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  40228a:	4b27      	ldr	r3, [pc, #156]	; (402328 <Reset_Handler+0xa4>)
  40228c:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  40228e:	4b27      	ldr	r3, [pc, #156]	; (40232c <Reset_Handler+0xa8>)
  402290:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  402292:	68fa      	ldr	r2, [r7, #12]
  402294:	68bb      	ldr	r3, [r7, #8]
  402296:	429a      	cmp	r2, r3
  402298:	d90d      	bls.n	4022b6 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  40229a:	e007      	b.n	4022ac <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  40229c:	68bb      	ldr	r3, [r7, #8]
  40229e:	1d1a      	adds	r2, r3, #4
  4022a0:	60ba      	str	r2, [r7, #8]
  4022a2:	68fa      	ldr	r2, [r7, #12]
  4022a4:	1d11      	adds	r1, r2, #4
  4022a6:	60f9      	str	r1, [r7, #12]
  4022a8:	6812      	ldr	r2, [r2, #0]
  4022aa:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  4022ac:	68bb      	ldr	r3, [r7, #8]
  4022ae:	4a20      	ldr	r2, [pc, #128]	; (402330 <Reset_Handler+0xac>)
  4022b0:	4293      	cmp	r3, r2
  4022b2:	d3f3      	bcc.n	40229c <Reset_Handler+0x18>
  4022b4:	e020      	b.n	4022f8 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  4022b6:	68fa      	ldr	r2, [r7, #12]
  4022b8:	68bb      	ldr	r3, [r7, #8]
  4022ba:	429a      	cmp	r2, r3
  4022bc:	d21c      	bcs.n	4022f8 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4022be:	4a1c      	ldr	r2, [pc, #112]	; (402330 <Reset_Handler+0xac>)
  4022c0:	4b1a      	ldr	r3, [pc, #104]	; (40232c <Reset_Handler+0xa8>)
  4022c2:	1ad3      	subs	r3, r2, r3
  4022c4:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4022c6:	68fa      	ldr	r2, [r7, #12]
  4022c8:	687b      	ldr	r3, [r7, #4]
  4022ca:	4413      	add	r3, r2
  4022cc:	3b04      	subs	r3, #4
  4022ce:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  4022d0:	68ba      	ldr	r2, [r7, #8]
  4022d2:	687b      	ldr	r3, [r7, #4]
  4022d4:	4413      	add	r3, r2
  4022d6:	3b04      	subs	r3, #4
  4022d8:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  4022da:	e00a      	b.n	4022f2 <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  4022dc:	68bb      	ldr	r3, [r7, #8]
  4022de:	1f1a      	subs	r2, r3, #4
  4022e0:	60ba      	str	r2, [r7, #8]
  4022e2:	68fa      	ldr	r2, [r7, #12]
  4022e4:	1f11      	subs	r1, r2, #4
  4022e6:	60f9      	str	r1, [r7, #12]
  4022e8:	6812      	ldr	r2, [r2, #0]
  4022ea:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  4022ec:	687b      	ldr	r3, [r7, #4]
  4022ee:	3b04      	subs	r3, #4
  4022f0:	607b      	str	r3, [r7, #4]
  4022f2:	687b      	ldr	r3, [r7, #4]
  4022f4:	2b00      	cmp	r3, #0
  4022f6:	d1f1      	bne.n	4022dc <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4022f8:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4022fa:	4b0e      	ldr	r3, [pc, #56]	; (402334 <Reset_Handler+0xb0>)
  4022fc:	60bb      	str	r3, [r7, #8]
  4022fe:	e004      	b.n	40230a <Reset_Handler+0x86>
		*pDest++ = 0;
  402300:	68bb      	ldr	r3, [r7, #8]
  402302:	1d1a      	adds	r2, r3, #4
  402304:	60ba      	str	r2, [r7, #8]
  402306:	2200      	movs	r2, #0
  402308:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40230a:	68bb      	ldr	r3, [r7, #8]
  40230c:	4a0a      	ldr	r2, [pc, #40]	; (402338 <Reset_Handler+0xb4>)
  40230e:	4293      	cmp	r3, r2
  402310:	d3f6      	bcc.n	402300 <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  402312:	4b0a      	ldr	r3, [pc, #40]	; (40233c <Reset_Handler+0xb8>)
  402314:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  402316:	4a0a      	ldr	r2, [pc, #40]	; (402340 <Reset_Handler+0xbc>)
  402318:	68fb      	ldr	r3, [r7, #12]
  40231a:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  40231c:	4b09      	ldr	r3, [pc, #36]	; (402344 <Reset_Handler+0xc0>)
  40231e:	4798      	blx	r3

	/* Branch to main function */
	main();
  402320:	4b09      	ldr	r3, [pc, #36]	; (402348 <Reset_Handler+0xc4>)
  402322:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  402324:	e7fe      	b.n	402324 <Reset_Handler+0xa0>
  402326:	bf00      	nop
  402328:	004088d4 	.word	0x004088d4
  40232c:	20000000 	.word	0x20000000
  402330:	20000884 	.word	0x20000884
  402334:	20000884 	.word	0x20000884
  402338:	20000de4 	.word	0x20000de4
  40233c:	00400000 	.word	0x00400000
  402340:	e000ed00 	.word	0xe000ed00
  402344:	00402e9d 	.word	0x00402e9d
  402348:	00402e51 	.word	0x00402e51

0040234c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40234c:	b480      	push	{r7}
  40234e:	af00      	add	r7, sp, #0
	while (1) {
	}
  402350:	e7fe      	b.n	402350 <Dummy_Handler+0x4>
  402352:	bf00      	nop

00402354 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  402354:	b480      	push	{r7}
  402356:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  402358:	4b5d      	ldr	r3, [pc, #372]	; (4024d0 <SystemCoreClockUpdate+0x17c>)
  40235a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40235c:	f003 0303 	and.w	r3, r3, #3
  402360:	2b03      	cmp	r3, #3
  402362:	f200 8096 	bhi.w	402492 <SystemCoreClockUpdate+0x13e>
  402366:	a201      	add	r2, pc, #4	; (adr r2, 40236c <SystemCoreClockUpdate+0x18>)
  402368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40236c:	0040237d 	.word	0x0040237d
  402370:	0040239d 	.word	0x0040239d
  402374:	004023e7 	.word	0x004023e7
  402378:	004023e7 	.word	0x004023e7
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  40237c:	4b55      	ldr	r3, [pc, #340]	; (4024d4 <SystemCoreClockUpdate+0x180>)
  40237e:	695b      	ldr	r3, [r3, #20]
  402380:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402384:	2b00      	cmp	r3, #0
  402386:	d004      	beq.n	402392 <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402388:	4b53      	ldr	r3, [pc, #332]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  40238a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40238e:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  402390:	e080      	b.n	402494 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402392:	4b51      	ldr	r3, [pc, #324]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  402394:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402398:	601a      	str	r2, [r3, #0]
			}
		break;
  40239a:	e07b      	b.n	402494 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40239c:	4b4c      	ldr	r3, [pc, #304]	; (4024d0 <SystemCoreClockUpdate+0x17c>)
  40239e:	6a1b      	ldr	r3, [r3, #32]
  4023a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4023a4:	2b00      	cmp	r3, #0
  4023a6:	d003      	beq.n	4023b0 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4023a8:	4b4b      	ldr	r3, [pc, #300]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  4023aa:	4a4c      	ldr	r2, [pc, #304]	; (4024dc <SystemCoreClockUpdate+0x188>)
  4023ac:	601a      	str	r2, [r3, #0]
  4023ae:	e019      	b.n	4023e4 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4023b0:	4b49      	ldr	r3, [pc, #292]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  4023b2:	4a4b      	ldr	r2, [pc, #300]	; (4024e0 <SystemCoreClockUpdate+0x18c>)
  4023b4:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4023b6:	4b46      	ldr	r3, [pc, #280]	; (4024d0 <SystemCoreClockUpdate+0x17c>)
  4023b8:	6a1b      	ldr	r3, [r3, #32]
  4023ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4023be:	2b10      	cmp	r3, #16
  4023c0:	d008      	beq.n	4023d4 <SystemCoreClockUpdate+0x80>
  4023c2:	2b20      	cmp	r3, #32
  4023c4:	d00a      	beq.n	4023dc <SystemCoreClockUpdate+0x88>
  4023c6:	2b00      	cmp	r3, #0
  4023c8:	d000      	beq.n	4023cc <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  4023ca:	e00b      	b.n	4023e4 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4023cc:	4b42      	ldr	r3, [pc, #264]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  4023ce:	4a44      	ldr	r2, [pc, #272]	; (4024e0 <SystemCoreClockUpdate+0x18c>)
  4023d0:	601a      	str	r2, [r3, #0]
			break;
  4023d2:	e007      	b.n	4023e4 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4023d4:	4b40      	ldr	r3, [pc, #256]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  4023d6:	4a43      	ldr	r2, [pc, #268]	; (4024e4 <SystemCoreClockUpdate+0x190>)
  4023d8:	601a      	str	r2, [r3, #0]
			break;
  4023da:	e003      	b.n	4023e4 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4023dc:	4b3e      	ldr	r3, [pc, #248]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  4023de:	4a3f      	ldr	r2, [pc, #252]	; (4024dc <SystemCoreClockUpdate+0x188>)
  4023e0:	601a      	str	r2, [r3, #0]
			break;
  4023e2:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  4023e4:	e056      	b.n	402494 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4023e6:	4b3a      	ldr	r3, [pc, #232]	; (4024d0 <SystemCoreClockUpdate+0x17c>)
  4023e8:	6a1b      	ldr	r3, [r3, #32]
  4023ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4023ee:	2b00      	cmp	r3, #0
  4023f0:	d003      	beq.n	4023fa <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4023f2:	4b39      	ldr	r3, [pc, #228]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  4023f4:	4a39      	ldr	r2, [pc, #228]	; (4024dc <SystemCoreClockUpdate+0x188>)
  4023f6:	601a      	str	r2, [r3, #0]
  4023f8:	e019      	b.n	40242e <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4023fa:	4b37      	ldr	r3, [pc, #220]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  4023fc:	4a38      	ldr	r2, [pc, #224]	; (4024e0 <SystemCoreClockUpdate+0x18c>)
  4023fe:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402400:	4b33      	ldr	r3, [pc, #204]	; (4024d0 <SystemCoreClockUpdate+0x17c>)
  402402:	6a1b      	ldr	r3, [r3, #32]
  402404:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402408:	2b10      	cmp	r3, #16
  40240a:	d008      	beq.n	40241e <SystemCoreClockUpdate+0xca>
  40240c:	2b20      	cmp	r3, #32
  40240e:	d00a      	beq.n	402426 <SystemCoreClockUpdate+0xd2>
  402410:	2b00      	cmp	r3, #0
  402412:	d000      	beq.n	402416 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  402414:	e00b      	b.n	40242e <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402416:	4b30      	ldr	r3, [pc, #192]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  402418:	4a31      	ldr	r2, [pc, #196]	; (4024e0 <SystemCoreClockUpdate+0x18c>)
  40241a:	601a      	str	r2, [r3, #0]
					break;
  40241c:	e007      	b.n	40242e <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40241e:	4b2e      	ldr	r3, [pc, #184]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  402420:	4a30      	ldr	r2, [pc, #192]	; (4024e4 <SystemCoreClockUpdate+0x190>)
  402422:	601a      	str	r2, [r3, #0]
					break;
  402424:	e003      	b.n	40242e <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402426:	4b2c      	ldr	r3, [pc, #176]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  402428:	4a2c      	ldr	r2, [pc, #176]	; (4024dc <SystemCoreClockUpdate+0x188>)
  40242a:	601a      	str	r2, [r3, #0]
					break;
  40242c:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40242e:	4b28      	ldr	r3, [pc, #160]	; (4024d0 <SystemCoreClockUpdate+0x17c>)
  402430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402432:	f003 0303 	and.w	r3, r3, #3
  402436:	2b02      	cmp	r3, #2
  402438:	d115      	bne.n	402466 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40243a:	4b25      	ldr	r3, [pc, #148]	; (4024d0 <SystemCoreClockUpdate+0x17c>)
  40243c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40243e:	4b2a      	ldr	r3, [pc, #168]	; (4024e8 <SystemCoreClockUpdate+0x194>)
  402440:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  402442:	0c1b      	lsrs	r3, r3, #16
  402444:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402446:	4a24      	ldr	r2, [pc, #144]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  402448:	6812      	ldr	r2, [r2, #0]
  40244a:	fb02 f303 	mul.w	r3, r2, r3
  40244e:	4a22      	ldr	r2, [pc, #136]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  402450:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402452:	4b1f      	ldr	r3, [pc, #124]	; (4024d0 <SystemCoreClockUpdate+0x17c>)
  402454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  402456:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402458:	4a1f      	ldr	r2, [pc, #124]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  40245a:	6812      	ldr	r2, [r2, #0]
  40245c:	fbb2 f3f3 	udiv	r3, r2, r3
  402460:	4a1d      	ldr	r2, [pc, #116]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  402462:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402464:	e016      	b.n	402494 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402466:	4b1a      	ldr	r3, [pc, #104]	; (4024d0 <SystemCoreClockUpdate+0x17c>)
  402468:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40246a:	4b1f      	ldr	r3, [pc, #124]	; (4024e8 <SystemCoreClockUpdate+0x194>)
  40246c:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40246e:	0c1b      	lsrs	r3, r3, #16
  402470:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402472:	4a19      	ldr	r2, [pc, #100]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  402474:	6812      	ldr	r2, [r2, #0]
  402476:	fb02 f303 	mul.w	r3, r2, r3
  40247a:	4a17      	ldr	r2, [pc, #92]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  40247c:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40247e:	4b14      	ldr	r3, [pc, #80]	; (4024d0 <SystemCoreClockUpdate+0x17c>)
  402480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  402482:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402484:	4a14      	ldr	r2, [pc, #80]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  402486:	6812      	ldr	r2, [r2, #0]
  402488:	fbb2 f3f3 	udiv	r3, r2, r3
  40248c:	4a12      	ldr	r2, [pc, #72]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  40248e:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402490:	e000      	b.n	402494 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  402492:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  402494:	4b0e      	ldr	r3, [pc, #56]	; (4024d0 <SystemCoreClockUpdate+0x17c>)
  402496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402498:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40249c:	2b70      	cmp	r3, #112	; 0x70
  40249e:	d108      	bne.n	4024b2 <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  4024a0:	4b0d      	ldr	r3, [pc, #52]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  4024a2:	681b      	ldr	r3, [r3, #0]
  4024a4:	4a11      	ldr	r2, [pc, #68]	; (4024ec <SystemCoreClockUpdate+0x198>)
  4024a6:	fba2 2303 	umull	r2, r3, r2, r3
  4024aa:	085b      	lsrs	r3, r3, #1
  4024ac:	4a0a      	ldr	r2, [pc, #40]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  4024ae:	6013      	str	r3, [r2, #0]
  4024b0:	e009      	b.n	4024c6 <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4024b2:	4b07      	ldr	r3, [pc, #28]	; (4024d0 <SystemCoreClockUpdate+0x17c>)
  4024b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4024b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4024ba:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4024bc:	4b06      	ldr	r3, [pc, #24]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  4024be:	681b      	ldr	r3, [r3, #0]
  4024c0:	40d3      	lsrs	r3, r2
  4024c2:	4a05      	ldr	r2, [pc, #20]	; (4024d8 <SystemCoreClockUpdate+0x184>)
  4024c4:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  4024c6:	46bd      	mov	sp, r7
  4024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024cc:	4770      	bx	lr
  4024ce:	bf00      	nop
  4024d0:	400e0400 	.word	0x400e0400
  4024d4:	400e1410 	.word	0x400e1410
  4024d8:	20000008 	.word	0x20000008
  4024dc:	00b71b00 	.word	0x00b71b00
  4024e0:	003d0900 	.word	0x003d0900
  4024e4:	007a1200 	.word	0x007a1200
  4024e8:	07ff0000 	.word	0x07ff0000
  4024ec:	aaaaaaab 	.word	0xaaaaaaab

004024f0 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  4024f0:	b480      	push	{r7}
  4024f2:	b083      	sub	sp, #12
  4024f4:	af00      	add	r7, sp, #0
  4024f6:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4024f8:	687b      	ldr	r3, [r7, #4]
  4024fa:	4a22      	ldr	r2, [pc, #136]	; (402584 <system_init_flash+0x94>)
  4024fc:	4293      	cmp	r3, r2
  4024fe:	d808      	bhi.n	402512 <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402500:	4b21      	ldr	r3, [pc, #132]	; (402588 <system_init_flash+0x98>)
  402502:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402506:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402508:	4b20      	ldr	r3, [pc, #128]	; (40258c <system_init_flash+0x9c>)
  40250a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40250e:	601a      	str	r2, [r3, #0]
  402510:	e033      	b.n	40257a <system_init_flash+0x8a>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  402512:	687b      	ldr	r3, [r7, #4]
  402514:	4a1e      	ldr	r2, [pc, #120]	; (402590 <system_init_flash+0xa0>)
  402516:	4293      	cmp	r3, r2
  402518:	d806      	bhi.n	402528 <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40251a:	4b1b      	ldr	r3, [pc, #108]	; (402588 <system_init_flash+0x98>)
  40251c:	4a1d      	ldr	r2, [pc, #116]	; (402594 <system_init_flash+0xa4>)
  40251e:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402520:	4b1a      	ldr	r3, [pc, #104]	; (40258c <system_init_flash+0x9c>)
  402522:	4a1c      	ldr	r2, [pc, #112]	; (402594 <system_init_flash+0xa4>)
  402524:	601a      	str	r2, [r3, #0]
  402526:	e028      	b.n	40257a <system_init_flash+0x8a>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402528:	687b      	ldr	r3, [r7, #4]
  40252a:	4a1b      	ldr	r2, [pc, #108]	; (402598 <system_init_flash+0xa8>)
  40252c:	4293      	cmp	r3, r2
  40252e:	d806      	bhi.n	40253e <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402530:	4b15      	ldr	r3, [pc, #84]	; (402588 <system_init_flash+0x98>)
  402532:	4a1a      	ldr	r2, [pc, #104]	; (40259c <system_init_flash+0xac>)
  402534:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402536:	4b15      	ldr	r3, [pc, #84]	; (40258c <system_init_flash+0x9c>)
  402538:	4a18      	ldr	r2, [pc, #96]	; (40259c <system_init_flash+0xac>)
  40253a:	601a      	str	r2, [r3, #0]
  40253c:	e01d      	b.n	40257a <system_init_flash+0x8a>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40253e:	687b      	ldr	r3, [r7, #4]
  402540:	4a17      	ldr	r2, [pc, #92]	; (4025a0 <system_init_flash+0xb0>)
  402542:	4293      	cmp	r3, r2
  402544:	d806      	bhi.n	402554 <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402546:	4b10      	ldr	r3, [pc, #64]	; (402588 <system_init_flash+0x98>)
  402548:	4a16      	ldr	r2, [pc, #88]	; (4025a4 <system_init_flash+0xb4>)
  40254a:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40254c:	4b0f      	ldr	r3, [pc, #60]	; (40258c <system_init_flash+0x9c>)
  40254e:	4a15      	ldr	r2, [pc, #84]	; (4025a4 <system_init_flash+0xb4>)
  402550:	601a      	str	r2, [r3, #0]
  402552:	e012      	b.n	40257a <system_init_flash+0x8a>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402554:	687b      	ldr	r3, [r7, #4]
  402556:	4a14      	ldr	r2, [pc, #80]	; (4025a8 <system_init_flash+0xb8>)
  402558:	4293      	cmp	r3, r2
  40255a:	d808      	bhi.n	40256e <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40255c:	4b0a      	ldr	r3, [pc, #40]	; (402588 <system_init_flash+0x98>)
  40255e:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402562:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402564:	4b09      	ldr	r3, [pc, #36]	; (40258c <system_init_flash+0x9c>)
  402566:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40256a:	601a      	str	r2, [r3, #0]
  40256c:	e005      	b.n	40257a <system_init_flash+0x8a>
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40256e:	4b06      	ldr	r3, [pc, #24]	; (402588 <system_init_flash+0x98>)
  402570:	4a0e      	ldr	r2, [pc, #56]	; (4025ac <system_init_flash+0xbc>)
  402572:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402574:	4b05      	ldr	r3, [pc, #20]	; (40258c <system_init_flash+0x9c>)
  402576:	4a0d      	ldr	r2, [pc, #52]	; (4025ac <system_init_flash+0xbc>)
  402578:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  40257a:	370c      	adds	r7, #12
  40257c:	46bd      	mov	sp, r7
  40257e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402582:	4770      	bx	lr
  402584:	01312cff 	.word	0x01312cff
  402588:	400e0a00 	.word	0x400e0a00
  40258c:	400e0c00 	.word	0x400e0c00
  402590:	026259ff 	.word	0x026259ff
  402594:	04000100 	.word	0x04000100
  402598:	039386ff 	.word	0x039386ff
  40259c:	04000200 	.word	0x04000200
  4025a0:	04c4b3ff 	.word	0x04c4b3ff
  4025a4:	04000300 	.word	0x04000300
  4025a8:	05f5e0ff 	.word	0x05f5e0ff
  4025ac:	04000500 	.word	0x04000500

004025b0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4025b0:	b480      	push	{r7}
  4025b2:	b085      	sub	sp, #20
  4025b4:	af00      	add	r7, sp, #0
  4025b6:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4025b8:	4b10      	ldr	r3, [pc, #64]	; (4025fc <_sbrk+0x4c>)
  4025ba:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4025bc:	4b10      	ldr	r3, [pc, #64]	; (402600 <_sbrk+0x50>)
  4025be:	681b      	ldr	r3, [r3, #0]
  4025c0:	2b00      	cmp	r3, #0
  4025c2:	d102      	bne.n	4025ca <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4025c4:	4b0e      	ldr	r3, [pc, #56]	; (402600 <_sbrk+0x50>)
  4025c6:	4a0f      	ldr	r2, [pc, #60]	; (402604 <_sbrk+0x54>)
  4025c8:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4025ca:	4b0d      	ldr	r3, [pc, #52]	; (402600 <_sbrk+0x50>)
  4025cc:	681b      	ldr	r3, [r3, #0]
  4025ce:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4025d0:	68ba      	ldr	r2, [r7, #8]
  4025d2:	687b      	ldr	r3, [r7, #4]
  4025d4:	441a      	add	r2, r3
  4025d6:	68fb      	ldr	r3, [r7, #12]
  4025d8:	429a      	cmp	r2, r3
  4025da:	dd02      	ble.n	4025e2 <_sbrk+0x32>
		return (caddr_t) -1;	
  4025dc:	f04f 33ff 	mov.w	r3, #4294967295
  4025e0:	e006      	b.n	4025f0 <_sbrk+0x40>
	}

	heap += incr;
  4025e2:	4b07      	ldr	r3, [pc, #28]	; (402600 <_sbrk+0x50>)
  4025e4:	681a      	ldr	r2, [r3, #0]
  4025e6:	687b      	ldr	r3, [r7, #4]
  4025e8:	4413      	add	r3, r2
  4025ea:	4a05      	ldr	r2, [pc, #20]	; (402600 <_sbrk+0x50>)
  4025ec:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4025ee:	68bb      	ldr	r3, [r7, #8]
}
  4025f0:	4618      	mov	r0, r3
  4025f2:	3714      	adds	r7, #20
  4025f4:	46bd      	mov	sp, r7
  4025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025fa:	4770      	bx	lr
  4025fc:	20027ffc 	.word	0x20027ffc
  402600:	20000ce0 	.word	0x20000ce0
  402604:	20003de8 	.word	0x20003de8

00402608 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  402608:	b480      	push	{r7}
  40260a:	b083      	sub	sp, #12
  40260c:	af00      	add	r7, sp, #0
  40260e:	6078      	str	r0, [r7, #4]
	return -1;
  402610:	f04f 33ff 	mov.w	r3, #4294967295
}
  402614:	4618      	mov	r0, r3
  402616:	370c      	adds	r7, #12
  402618:	46bd      	mov	sp, r7
  40261a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40261e:	4770      	bx	lr

00402620 <_lseek>:
{
	return 1;
}

extern int _lseek(int file, int ptr, int dir)
{
  402620:	b480      	push	{r7}
  402622:	b085      	sub	sp, #20
  402624:	af00      	add	r7, sp, #0
  402626:	60f8      	str	r0, [r7, #12]
  402628:	60b9      	str	r1, [r7, #8]
  40262a:	607a      	str	r2, [r7, #4]
	return 0;
  40262c:	2300      	movs	r3, #0
}
  40262e:	4618      	mov	r0, r3
  402630:	3714      	adds	r7, #20
  402632:	46bd      	mov	sp, r7
  402634:	f85d 7b04 	ldr.w	r7, [sp], #4
  402638:	4770      	bx	lr
  40263a:	bf00      	nop

0040263c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  40263c:	b480      	push	{r7}
  40263e:	b083      	sub	sp, #12
  402640:	af00      	add	r7, sp, #0
  402642:	4603      	mov	r3, r0
  402644:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402646:	4908      	ldr	r1, [pc, #32]	; (402668 <NVIC_EnableIRQ+0x2c>)
  402648:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40264c:	095b      	lsrs	r3, r3, #5
  40264e:	79fa      	ldrb	r2, [r7, #7]
  402650:	f002 021f 	and.w	r2, r2, #31
  402654:	2001      	movs	r0, #1
  402656:	fa00 f202 	lsl.w	r2, r0, r2
  40265a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40265e:	370c      	adds	r7, #12
  402660:	46bd      	mov	sp, r7
  402662:	f85d 7b04 	ldr.w	r7, [sp], #4
  402666:	4770      	bx	lr
  402668:	e000e100 	.word	0xe000e100

0040266c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  40266c:	b480      	push	{r7}
  40266e:	b083      	sub	sp, #12
  402670:	af00      	add	r7, sp, #0
  402672:	4603      	mov	r3, r0
  402674:	6039      	str	r1, [r7, #0]
  402676:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402678:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40267c:	2b00      	cmp	r3, #0
  40267e:	da0b      	bge.n	402698 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402680:	490d      	ldr	r1, [pc, #52]	; (4026b8 <NVIC_SetPriority+0x4c>)
  402682:	79fb      	ldrb	r3, [r7, #7]
  402684:	f003 030f 	and.w	r3, r3, #15
  402688:	3b04      	subs	r3, #4
  40268a:	683a      	ldr	r2, [r7, #0]
  40268c:	b2d2      	uxtb	r2, r2
  40268e:	0112      	lsls	r2, r2, #4
  402690:	b2d2      	uxtb	r2, r2
  402692:	440b      	add	r3, r1
  402694:	761a      	strb	r2, [r3, #24]
  402696:	e009      	b.n	4026ac <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  402698:	4908      	ldr	r1, [pc, #32]	; (4026bc <NVIC_SetPriority+0x50>)
  40269a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40269e:	683a      	ldr	r2, [r7, #0]
  4026a0:	b2d2      	uxtb	r2, r2
  4026a2:	0112      	lsls	r2, r2, #4
  4026a4:	b2d2      	uxtb	r2, r2
  4026a6:	440b      	add	r3, r1
  4026a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4026ac:	370c      	adds	r7, #12
  4026ae:	46bd      	mov	sp, r7
  4026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026b4:	4770      	bx	lr
  4026b6:	bf00      	nop
  4026b8:	e000ed00 	.word	0xe000ed00
  4026bc:	e000e100 	.word	0xe000e100

004026c0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4026c0:	b480      	push	{r7}
  4026c2:	b083      	sub	sp, #12
  4026c4:	af00      	add	r7, sp, #0
  4026c6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4026c8:	687b      	ldr	r3, [r7, #4]
  4026ca:	2b07      	cmp	r3, #7
  4026cc:	d825      	bhi.n	40271a <osc_get_rate+0x5a>
  4026ce:	a201      	add	r2, pc, #4	; (adr r2, 4026d4 <osc_get_rate+0x14>)
  4026d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4026d4:	004026f5 	.word	0x004026f5
  4026d8:	004026fb 	.word	0x004026fb
  4026dc:	00402701 	.word	0x00402701
  4026e0:	00402707 	.word	0x00402707
  4026e4:	0040270b 	.word	0x0040270b
  4026e8:	0040270f 	.word	0x0040270f
  4026ec:	00402713 	.word	0x00402713
  4026f0:	00402717 	.word	0x00402717
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4026f4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4026f8:	e010      	b.n	40271c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4026fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4026fe:	e00d      	b.n	40271c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  402700:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402704:	e00a      	b.n	40271c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  402706:	4b08      	ldr	r3, [pc, #32]	; (402728 <osc_get_rate+0x68>)
  402708:	e008      	b.n	40271c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40270a:	4b08      	ldr	r3, [pc, #32]	; (40272c <osc_get_rate+0x6c>)
  40270c:	e006      	b.n	40271c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40270e:	4b08      	ldr	r3, [pc, #32]	; (402730 <osc_get_rate+0x70>)
  402710:	e004      	b.n	40271c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  402712:	4b07      	ldr	r3, [pc, #28]	; (402730 <osc_get_rate+0x70>)
  402714:	e002      	b.n	40271c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  402716:	4b06      	ldr	r3, [pc, #24]	; (402730 <osc_get_rate+0x70>)
  402718:	e000      	b.n	40271c <osc_get_rate+0x5c>
	}

	return 0;
  40271a:	2300      	movs	r3, #0
}
  40271c:	4618      	mov	r0, r3
  40271e:	370c      	adds	r7, #12
  402720:	46bd      	mov	sp, r7
  402722:	f85d 7b04 	ldr.w	r7, [sp], #4
  402726:	4770      	bx	lr
  402728:	003d0900 	.word	0x003d0900
  40272c:	007a1200 	.word	0x007a1200
  402730:	00b71b00 	.word	0x00b71b00

00402734 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  402734:	b580      	push	{r7, lr}
  402736:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  402738:	2006      	movs	r0, #6
  40273a:	4b04      	ldr	r3, [pc, #16]	; (40274c <sysclk_get_main_hz+0x18>)
  40273c:	4798      	blx	r3
  40273e:	4602      	mov	r2, r0
  402740:	4613      	mov	r3, r2
  402742:	009b      	lsls	r3, r3, #2
  402744:	4413      	add	r3, r2
  402746:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  402748:	4618      	mov	r0, r3
  40274a:	bd80      	pop	{r7, pc}
  40274c:	004026c1 	.word	0x004026c1

00402750 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  402750:	b580      	push	{r7, lr}
  402752:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402754:	4b02      	ldr	r3, [pc, #8]	; (402760 <sysclk_get_cpu_hz+0x10>)
  402756:	4798      	blx	r3
  402758:	4603      	mov	r3, r0
  40275a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40275c:	4618      	mov	r0, r3
  40275e:	bd80      	pop	{r7, pc}
  402760:	00402735 	.word	0x00402735

00402764 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  402764:	b580      	push	{r7, lr}
  402766:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402768:	4b02      	ldr	r3, [pc, #8]	; (402774 <sysclk_get_peripheral_hz+0x10>)
  40276a:	4798      	blx	r3
  40276c:	4603      	mov	r3, r0
  40276e:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402770:	4618      	mov	r0, r3
  402772:	bd80      	pop	{r7, pc}
  402774:	00402735 	.word	0x00402735

00402778 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  402778:	b580      	push	{r7, lr}
  40277a:	b082      	sub	sp, #8
  40277c:	af00      	add	r7, sp, #0
  40277e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  402780:	6878      	ldr	r0, [r7, #4]
  402782:	4b02      	ldr	r3, [pc, #8]	; (40278c <sysclk_enable_peripheral_clock+0x14>)
  402784:	4798      	blx	r3
}
  402786:	3708      	adds	r7, #8
  402788:	46bd      	mov	sp, r7
  40278a:	bd80      	pop	{r7, pc}
  40278c:	00401e91 	.word	0x00401e91

00402790 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  402790:	b580      	push	{r7, lr}
  402792:	b08c      	sub	sp, #48	; 0x30
  402794:	af00      	add	r7, sp, #0
  402796:	6078      	str	r0, [r7, #4]
  402798:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40279a:	4b30      	ldr	r3, [pc, #192]	; (40285c <usart_serial_init+0xcc>)
  40279c:	4798      	blx	r3
  40279e:	4603      	mov	r3, r0
  4027a0:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  4027a2:	683b      	ldr	r3, [r7, #0]
  4027a4:	681b      	ldr	r3, [r3, #0]
  4027a6:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  4027a8:	683b      	ldr	r3, [r7, #0]
  4027aa:	689b      	ldr	r3, [r3, #8]
  4027ac:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4027ae:	683b      	ldr	r3, [r7, #0]
  4027b0:	681b      	ldr	r3, [r3, #0]
  4027b2:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  4027b4:	683b      	ldr	r3, [r7, #0]
  4027b6:	685b      	ldr	r3, [r3, #4]
  4027b8:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  4027ba:	683b      	ldr	r3, [r7, #0]
  4027bc:	689b      	ldr	r3, [r3, #8]
  4027be:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  4027c0:	683b      	ldr	r3, [r7, #0]
  4027c2:	68db      	ldr	r3, [r3, #12]
  4027c4:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4027c6:	2300      	movs	r3, #0
  4027c8:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4027ca:	687b      	ldr	r3, [r7, #4]
  4027cc:	4a24      	ldr	r2, [pc, #144]	; (402860 <usart_serial_init+0xd0>)
  4027ce:	4293      	cmp	r3, r2
  4027d0:	d108      	bne.n	4027e4 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4027d2:	2008      	movs	r0, #8
  4027d4:	4b23      	ldr	r3, [pc, #140]	; (402864 <usart_serial_init+0xd4>)
  4027d6:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4027d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4027dc:	6878      	ldr	r0, [r7, #4]
  4027de:	4619      	mov	r1, r3
  4027e0:	4b21      	ldr	r3, [pc, #132]	; (402868 <usart_serial_init+0xd8>)
  4027e2:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4027e4:	687b      	ldr	r3, [r7, #4]
  4027e6:	4a21      	ldr	r2, [pc, #132]	; (40286c <usart_serial_init+0xdc>)
  4027e8:	4293      	cmp	r3, r2
  4027ea:	d108      	bne.n	4027fe <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4027ec:	2009      	movs	r0, #9
  4027ee:	4b1d      	ldr	r3, [pc, #116]	; (402864 <usart_serial_init+0xd4>)
  4027f0:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4027f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4027f6:	6878      	ldr	r0, [r7, #4]
  4027f8:	4619      	mov	r1, r3
  4027fa:	4b1b      	ldr	r3, [pc, #108]	; (402868 <usart_serial_init+0xd8>)
  4027fc:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4027fe:	687b      	ldr	r3, [r7, #4]
  402800:	4a1b      	ldr	r2, [pc, #108]	; (402870 <usart_serial_init+0xe0>)
  402802:	4293      	cmp	r3, r2
  402804:	d111      	bne.n	40282a <usart_serial_init+0x9a>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  402806:	200e      	movs	r0, #14
  402808:	4b16      	ldr	r3, [pc, #88]	; (402864 <usart_serial_init+0xd4>)
  40280a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40280c:	4b13      	ldr	r3, [pc, #76]	; (40285c <usart_serial_init+0xcc>)
  40280e:	4798      	blx	r3
  402810:	4602      	mov	r2, r0
  402812:	f107 030c 	add.w	r3, r7, #12
  402816:	6878      	ldr	r0, [r7, #4]
  402818:	4619      	mov	r1, r3
  40281a:	4b16      	ldr	r3, [pc, #88]	; (402874 <usart_serial_init+0xe4>)
  40281c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40281e:	6878      	ldr	r0, [r7, #4]
  402820:	4b15      	ldr	r3, [pc, #84]	; (402878 <usart_serial_init+0xe8>)
  402822:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402824:	6878      	ldr	r0, [r7, #4]
  402826:	4b15      	ldr	r3, [pc, #84]	; (40287c <usart_serial_init+0xec>)
  402828:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40282a:	687b      	ldr	r3, [r7, #4]
  40282c:	4a14      	ldr	r2, [pc, #80]	; (402880 <usart_serial_init+0xf0>)
  40282e:	4293      	cmp	r3, r2
  402830:	d111      	bne.n	402856 <usart_serial_init+0xc6>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  402832:	200f      	movs	r0, #15
  402834:	4b0b      	ldr	r3, [pc, #44]	; (402864 <usart_serial_init+0xd4>)
  402836:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  402838:	4b08      	ldr	r3, [pc, #32]	; (40285c <usart_serial_init+0xcc>)
  40283a:	4798      	blx	r3
  40283c:	4602      	mov	r2, r0
  40283e:	f107 030c 	add.w	r3, r7, #12
  402842:	6878      	ldr	r0, [r7, #4]
  402844:	4619      	mov	r1, r3
  402846:	4b0b      	ldr	r3, [pc, #44]	; (402874 <usart_serial_init+0xe4>)
  402848:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40284a:	6878      	ldr	r0, [r7, #4]
  40284c:	4b0a      	ldr	r3, [pc, #40]	; (402878 <usart_serial_init+0xe8>)
  40284e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402850:	6878      	ldr	r0, [r7, #4]
  402852:	4b0a      	ldr	r3, [pc, #40]	; (40287c <usart_serial_init+0xec>)
  402854:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  402856:	3730      	adds	r7, #48	; 0x30
  402858:	46bd      	mov	sp, r7
  40285a:	bd80      	pop	{r7, pc}
  40285c:	00402765 	.word	0x00402765
  402860:	400e0600 	.word	0x400e0600
  402864:	00402779 	.word	0x00402779
  402868:	00401f15 	.word	0x00401f15
  40286c:	400e0800 	.word	0x400e0800
  402870:	40024000 	.word	0x40024000
  402874:	004020c5 	.word	0x004020c5
  402878:	00402149 	.word	0x00402149
  40287c:	00402179 	.word	0x00402179
  402880:	40028000 	.word	0x40028000

00402884 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  402884:	b580      	push	{r7, lr}
  402886:	b082      	sub	sp, #8
  402888:	af00      	add	r7, sp, #0
  40288a:	6078      	str	r0, [r7, #4]
  40288c:	460b      	mov	r3, r1
  40288e:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402890:	687b      	ldr	r3, [r7, #4]
  402892:	4a20      	ldr	r2, [pc, #128]	; (402914 <usart_serial_putchar+0x90>)
  402894:	4293      	cmp	r3, r2
  402896:	d10a      	bne.n	4028ae <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  402898:	bf00      	nop
  40289a:	78fb      	ldrb	r3, [r7, #3]
  40289c:	6878      	ldr	r0, [r7, #4]
  40289e:	4619      	mov	r1, r3
  4028a0:	4b1d      	ldr	r3, [pc, #116]	; (402918 <usart_serial_putchar+0x94>)
  4028a2:	4798      	blx	r3
  4028a4:	4603      	mov	r3, r0
  4028a6:	2b00      	cmp	r3, #0
  4028a8:	d1f7      	bne.n	40289a <usart_serial_putchar+0x16>
		return 1;
  4028aa:	2301      	movs	r3, #1
  4028ac:	e02d      	b.n	40290a <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4028ae:	687b      	ldr	r3, [r7, #4]
  4028b0:	4a1a      	ldr	r2, [pc, #104]	; (40291c <usart_serial_putchar+0x98>)
  4028b2:	4293      	cmp	r3, r2
  4028b4:	d10a      	bne.n	4028cc <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4028b6:	bf00      	nop
  4028b8:	78fb      	ldrb	r3, [r7, #3]
  4028ba:	6878      	ldr	r0, [r7, #4]
  4028bc:	4619      	mov	r1, r3
  4028be:	4b16      	ldr	r3, [pc, #88]	; (402918 <usart_serial_putchar+0x94>)
  4028c0:	4798      	blx	r3
  4028c2:	4603      	mov	r3, r0
  4028c4:	2b00      	cmp	r3, #0
  4028c6:	d1f7      	bne.n	4028b8 <usart_serial_putchar+0x34>
		return 1;
  4028c8:	2301      	movs	r3, #1
  4028ca:	e01e      	b.n	40290a <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4028cc:	687b      	ldr	r3, [r7, #4]
  4028ce:	4a14      	ldr	r2, [pc, #80]	; (402920 <usart_serial_putchar+0x9c>)
  4028d0:	4293      	cmp	r3, r2
  4028d2:	d10a      	bne.n	4028ea <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  4028d4:	bf00      	nop
  4028d6:	78fb      	ldrb	r3, [r7, #3]
  4028d8:	6878      	ldr	r0, [r7, #4]
  4028da:	4619      	mov	r1, r3
  4028dc:	4b11      	ldr	r3, [pc, #68]	; (402924 <usart_serial_putchar+0xa0>)
  4028de:	4798      	blx	r3
  4028e0:	4603      	mov	r3, r0
  4028e2:	2b00      	cmp	r3, #0
  4028e4:	d1f7      	bne.n	4028d6 <usart_serial_putchar+0x52>
		return 1;
  4028e6:	2301      	movs	r3, #1
  4028e8:	e00f      	b.n	40290a <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4028ea:	687b      	ldr	r3, [r7, #4]
  4028ec:	4a0e      	ldr	r2, [pc, #56]	; (402928 <usart_serial_putchar+0xa4>)
  4028ee:	4293      	cmp	r3, r2
  4028f0:	d10a      	bne.n	402908 <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  4028f2:	bf00      	nop
  4028f4:	78fb      	ldrb	r3, [r7, #3]
  4028f6:	6878      	ldr	r0, [r7, #4]
  4028f8:	4619      	mov	r1, r3
  4028fa:	4b0a      	ldr	r3, [pc, #40]	; (402924 <usart_serial_putchar+0xa0>)
  4028fc:	4798      	blx	r3
  4028fe:	4603      	mov	r3, r0
  402900:	2b00      	cmp	r3, #0
  402902:	d1f7      	bne.n	4028f4 <usart_serial_putchar+0x70>
		return 1;
  402904:	2301      	movs	r3, #1
  402906:	e000      	b.n	40290a <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  402908:	2300      	movs	r3, #0
}
  40290a:	4618      	mov	r0, r3
  40290c:	3708      	adds	r7, #8
  40290e:	46bd      	mov	sp, r7
  402910:	bd80      	pop	{r7, pc}
  402912:	bf00      	nop
  402914:	400e0600 	.word	0x400e0600
  402918:	00401f79 	.word	0x00401f79
  40291c:	400e0800 	.word	0x400e0800
  402920:	40024000 	.word	0x40024000
  402924:	004021fd 	.word	0x004021fd
  402928:	40028000 	.word	0x40028000

0040292c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40292c:	b580      	push	{r7, lr}
  40292e:	b084      	sub	sp, #16
  402930:	af00      	add	r7, sp, #0
  402932:	6078      	str	r0, [r7, #4]
  402934:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  402936:	2300      	movs	r3, #0
  402938:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40293a:	687b      	ldr	r3, [r7, #4]
  40293c:	4a1e      	ldr	r2, [pc, #120]	; (4029b8 <usart_serial_getchar+0x8c>)
  40293e:	4293      	cmp	r3, r2
  402940:	d107      	bne.n	402952 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  402942:	bf00      	nop
  402944:	6878      	ldr	r0, [r7, #4]
  402946:	6839      	ldr	r1, [r7, #0]
  402948:	4b1c      	ldr	r3, [pc, #112]	; (4029bc <usart_serial_getchar+0x90>)
  40294a:	4798      	blx	r3
  40294c:	4603      	mov	r3, r0
  40294e:	2b00      	cmp	r3, #0
  402950:	d1f8      	bne.n	402944 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402952:	687b      	ldr	r3, [r7, #4]
  402954:	4a1a      	ldr	r2, [pc, #104]	; (4029c0 <usart_serial_getchar+0x94>)
  402956:	4293      	cmp	r3, r2
  402958:	d107      	bne.n	40296a <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40295a:	bf00      	nop
  40295c:	6878      	ldr	r0, [r7, #4]
  40295e:	6839      	ldr	r1, [r7, #0]
  402960:	4b16      	ldr	r3, [pc, #88]	; (4029bc <usart_serial_getchar+0x90>)
  402962:	4798      	blx	r3
  402964:	4603      	mov	r3, r0
  402966:	2b00      	cmp	r3, #0
  402968:	d1f8      	bne.n	40295c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40296a:	687b      	ldr	r3, [r7, #4]
  40296c:	4a15      	ldr	r2, [pc, #84]	; (4029c4 <usart_serial_getchar+0x98>)
  40296e:	4293      	cmp	r3, r2
  402970:	d10d      	bne.n	40298e <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  402972:	bf00      	nop
  402974:	f107 030c 	add.w	r3, r7, #12
  402978:	6878      	ldr	r0, [r7, #4]
  40297a:	4619      	mov	r1, r3
  40297c:	4b12      	ldr	r3, [pc, #72]	; (4029c8 <usart_serial_getchar+0x9c>)
  40297e:	4798      	blx	r3
  402980:	4603      	mov	r3, r0
  402982:	2b00      	cmp	r3, #0
  402984:	d1f6      	bne.n	402974 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  402986:	68fb      	ldr	r3, [r7, #12]
  402988:	b2da      	uxtb	r2, r3
  40298a:	683b      	ldr	r3, [r7, #0]
  40298c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40298e:	687b      	ldr	r3, [r7, #4]
  402990:	4a0e      	ldr	r2, [pc, #56]	; (4029cc <usart_serial_getchar+0xa0>)
  402992:	4293      	cmp	r3, r2
  402994:	d10d      	bne.n	4029b2 <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  402996:	bf00      	nop
  402998:	f107 030c 	add.w	r3, r7, #12
  40299c:	6878      	ldr	r0, [r7, #4]
  40299e:	4619      	mov	r1, r3
  4029a0:	4b09      	ldr	r3, [pc, #36]	; (4029c8 <usart_serial_getchar+0x9c>)
  4029a2:	4798      	blx	r3
  4029a4:	4603      	mov	r3, r0
  4029a6:	2b00      	cmp	r3, #0
  4029a8:	d1f6      	bne.n	402998 <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  4029aa:	68fb      	ldr	r3, [r7, #12]
  4029ac:	b2da      	uxtb	r2, r3
  4029ae:	683b      	ldr	r3, [r7, #0]
  4029b0:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4029b2:	3710      	adds	r7, #16
  4029b4:	46bd      	mov	sp, r7
  4029b6:	bd80      	pop	{r7, pc}
  4029b8:	400e0600 	.word	0x400e0600
  4029bc:	00401fa9 	.word	0x00401fa9
  4029c0:	400e0800 	.word	0x400e0800
  4029c4:	40024000 	.word	0x40024000
  4029c8:	00402231 	.word	0x00402231
  4029cc:	40028000 	.word	0x40028000

004029d0 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  4029d0:	b580      	push	{r7, lr}
  4029d2:	b082      	sub	sp, #8
  4029d4:	af00      	add	r7, sp, #0
  4029d6:	6078      	str	r0, [r7, #4]
  4029d8:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  4029da:	4a0f      	ldr	r2, [pc, #60]	; (402a18 <stdio_serial_init+0x48>)
  4029dc:	687b      	ldr	r3, [r7, #4]
  4029de:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4029e0:	4b0e      	ldr	r3, [pc, #56]	; (402a1c <stdio_serial_init+0x4c>)
  4029e2:	4a0f      	ldr	r2, [pc, #60]	; (402a20 <stdio_serial_init+0x50>)
  4029e4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4029e6:	4b0f      	ldr	r3, [pc, #60]	; (402a24 <stdio_serial_init+0x54>)
  4029e8:	4a0f      	ldr	r2, [pc, #60]	; (402a28 <stdio_serial_init+0x58>)
  4029ea:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  4029ec:	6878      	ldr	r0, [r7, #4]
  4029ee:	6839      	ldr	r1, [r7, #0]
  4029f0:	4b0e      	ldr	r3, [pc, #56]	; (402a2c <stdio_serial_init+0x5c>)
  4029f2:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4029f4:	4b0e      	ldr	r3, [pc, #56]	; (402a30 <stdio_serial_init+0x60>)
  4029f6:	681b      	ldr	r3, [r3, #0]
  4029f8:	689b      	ldr	r3, [r3, #8]
  4029fa:	4618      	mov	r0, r3
  4029fc:	2100      	movs	r1, #0
  4029fe:	4b0d      	ldr	r3, [pc, #52]	; (402a34 <stdio_serial_init+0x64>)
  402a00:	4798      	blx	r3
	setbuf(stdin, NULL);
  402a02:	4b0b      	ldr	r3, [pc, #44]	; (402a30 <stdio_serial_init+0x60>)
  402a04:	681b      	ldr	r3, [r3, #0]
  402a06:	685b      	ldr	r3, [r3, #4]
  402a08:	4618      	mov	r0, r3
  402a0a:	2100      	movs	r1, #0
  402a0c:	4b09      	ldr	r3, [pc, #36]	; (402a34 <stdio_serial_init+0x64>)
  402a0e:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  402a10:	3708      	adds	r7, #8
  402a12:	46bd      	mov	sp, r7
  402a14:	bd80      	pop	{r7, pc}
  402a16:	bf00      	nop
  402a18:	20000d28 	.word	0x20000d28
  402a1c:	20000d24 	.word	0x20000d24
  402a20:	00402885 	.word	0x00402885
  402a24:	20000d20 	.word	0x20000d20
  402a28:	0040292d 	.word	0x0040292d
  402a2c:	00402791 	.word	0x00402791
  402a30:	20000438 	.word	0x20000438
  402a34:	00402f89 	.word	0x00402f89

00402a38 <refresh_lcd>:
/**
 *  Configure UART console.
 */

void refresh_lcd(int text, int init)
{
  402a38:	b590      	push	{r4, r7, lr}
  402a3a:	b083      	sub	sp, #12
  402a3c:	af00      	add	r7, sp, #0
  402a3e:	6078      	str	r0, [r7, #4]
  402a40:	6039      	str	r1, [r7, #0]
	ili93xx_set_foreground_color(COLOR_WHITE);
  402a42:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402a46:	4b0c      	ldr	r3, [pc, #48]	; (402a78 <refresh_lcd+0x40>)
  402a48:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0,init-5,240,init+15);
  402a4a:	683b      	ldr	r3, [r7, #0]
  402a4c:	3b05      	subs	r3, #5
  402a4e:	461a      	mov	r2, r3
  402a50:	683b      	ldr	r3, [r7, #0]
  402a52:	330f      	adds	r3, #15
  402a54:	2000      	movs	r0, #0
  402a56:	4611      	mov	r1, r2
  402a58:	22f0      	movs	r2, #240	; 0xf0
  402a5a:	4c08      	ldr	r4, [pc, #32]	; (402a7c <refresh_lcd+0x44>)
  402a5c:	47a0      	blx	r4
	ili93xx_set_foreground_color(COLOR_BLACK);
  402a5e:	2000      	movs	r0, #0
  402a60:	4b05      	ldr	r3, [pc, #20]	; (402a78 <refresh_lcd+0x40>)
  402a62:	4798      	blx	r3
	ili93xx_draw_string(50, init, text);
  402a64:	683a      	ldr	r2, [r7, #0]
  402a66:	687b      	ldr	r3, [r7, #4]
  402a68:	2032      	movs	r0, #50	; 0x32
  402a6a:	4611      	mov	r1, r2
  402a6c:	461a      	mov	r2, r3
  402a6e:	4b04      	ldr	r3, [pc, #16]	; (402a80 <refresh_lcd+0x48>)
  402a70:	4798      	blx	r3
}
  402a72:	370c      	adds	r7, #12
  402a74:	46bd      	mov	sp, r7
  402a76:	bd90      	pop	{r4, r7, pc}
  402a78:	00400fe9 	.word	0x00400fe9
  402a7c:	004011e5 	.word	0x004011e5
  402a80:	00401391 	.word	0x00401391

00402a84 <configure_console>:
static void configure_console(void)
{
  402a84:	b580      	push	{r7, lr}
  402a86:	b084      	sub	sp, #16
  402a88:	af00      	add	r7, sp, #0
	const usart_serial_options_t uart_serial_options = {
  402a8a:	463b      	mov	r3, r7
  402a8c:	2200      	movs	r2, #0
  402a8e:	601a      	str	r2, [r3, #0]
  402a90:	3304      	adds	r3, #4
  402a92:	2200      	movs	r2, #0
  402a94:	601a      	str	r2, [r3, #0]
  402a96:	3304      	adds	r3, #4
  402a98:	2200      	movs	r2, #0
  402a9a:	601a      	str	r2, [r3, #0]
  402a9c:	3304      	adds	r3, #4
  402a9e:	2200      	movs	r2, #0
  402aa0:	601a      	str	r2, [r3, #0]
  402aa2:	3304      	adds	r3, #4
  402aa4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402aa8:	603b      	str	r3, [r7, #0]
  402aaa:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402aae:	60bb      	str	r3, [r7, #8]
		.baudrate = CONF_UART_BAUDRATE,
		.paritytype = CONF_UART_PARITY
	};

	/** Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  402ab0:	2008      	movs	r0, #8
  402ab2:	4b05      	ldr	r3, [pc, #20]	; (402ac8 <configure_console+0x44>)
  402ab4:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  402ab6:	463b      	mov	r3, r7
  402ab8:	4804      	ldr	r0, [pc, #16]	; (402acc <configure_console+0x48>)
  402aba:	4619      	mov	r1, r3
  402abc:	4b04      	ldr	r3, [pc, #16]	; (402ad0 <configure_console+0x4c>)
  402abe:	4798      	blx	r3
}
  402ac0:	3710      	adds	r7, #16
  402ac2:	46bd      	mov	sp, r7
  402ac4:	bd80      	pop	{r7, pc}
  402ac6:	bf00      	nop
  402ac8:	00402779 	.word	0x00402779
  402acc:	400e0600 	.word	0x400e0600
  402ad0:	004029d1 	.word	0x004029d1

00402ad4 <configure_tc>:

static void configure_tc(void)
{
  402ad4:	b580      	push	{r7, lr}
  402ad6:	b082      	sub	sp, #8
  402ad8:	af00      	add	r7, sp, #0
	/*
	* Aqui atualizamos o clock da CPU que foi configurado em sysclk init
	*
	* O valor atual est em : 120_000_000 Hz (120Mhz)
	*/
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  402ada:	4b10      	ldr	r3, [pc, #64]	; (402b1c <configure_tc+0x48>)
  402adc:	4798      	blx	r3
  402ade:	6078      	str	r0, [r7, #4]
	
	/*
	*	Ativa o clock do perifrico TC 0
	* 
	*/
	pmc_enable_periph_clk(ID_TIMER);
  402ae0:	2017      	movs	r0, #23
  402ae2:	4b0f      	ldr	r3, [pc, #60]	; (402b20 <configure_tc+0x4c>)
  402ae4:	4798      	blx	r3
	*	SLCK	= 32_768		(rtc)
	*
	* Uma opo para achar o valor do divisor  utilizar a funcao
	 tc_find_mck_divisor()
	*/
	tc_init(TC0,0,TC_CMR_CPCTRG|TC_CMR_TCCLKS_TIMER_CLOCK5);
  402ae6:	480f      	ldr	r0, [pc, #60]	; (402b24 <configure_tc+0x50>)
  402ae8:	2100      	movs	r1, #0
  402aea:	f244 0204 	movw	r2, #16388	; 0x4004
  402aee:	4b0e      	ldr	r3, [pc, #56]	; (402b28 <configure_tc+0x54>)
  402af0:	4798      	blx	r3
	*	| /
	*	|-----------------> t
	*
	*
	*/
	tc_write_rc(TC0, 0, 8192*4);
  402af2:	480c      	ldr	r0, [pc, #48]	; (402b24 <configure_tc+0x50>)
  402af4:	2100      	movs	r1, #0
  402af6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402afa:	4b0c      	ldr	r3, [pc, #48]	; (402b2c <configure_tc+0x58>)
  402afc:	4798      	blx	r3
	
	/*
	* Devemos configurar o NVIC para receber interrupes do TC 
	*/
	NVIC_EnableIRQ(ID_TC0);
  402afe:	2017      	movs	r0, #23
  402b00:	4b0b      	ldr	r3, [pc, #44]	; (402b30 <configure_tc+0x5c>)
  402b02:	4798      	blx	r3
	*	#define TC_IER_CPCS  (0x1u << 4)	RC Compare 
	*	#define TC_IER_LDRAS (0x1u << 5)	RA Loading 
	*	#define TC_IER_LDRBS (0x1u << 6)	RB Loading 
	*	#define TC_IER_ETRGS (0x1u << 7)	External Trigger 
	*/
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  402b04:	4807      	ldr	r0, [pc, #28]	; (402b24 <configure_tc+0x50>)
  402b06:	2100      	movs	r1, #0
  402b08:	2210      	movs	r2, #16
  402b0a:	4b0a      	ldr	r3, [pc, #40]	; (402b34 <configure_tc+0x60>)
  402b0c:	4798      	blx	r3
	
	tc_start(TC0, 0);
  402b0e:	4805      	ldr	r0, [pc, #20]	; (402b24 <configure_tc+0x50>)
  402b10:	2100      	movs	r1, #0
  402b12:	4b09      	ldr	r3, [pc, #36]	; (402b38 <configure_tc+0x64>)
  402b14:	4798      	blx	r3
}
  402b16:	3708      	adds	r7, #8
  402b18:	46bd      	mov	sp, r7
  402b1a:	bd80      	pop	{r7, pc}
  402b1c:	00402751 	.word	0x00402751
  402b20:	00401e91 	.word	0x00401e91
  402b24:	40010000 	.word	0x40010000
  402b28:	00400129 	.word	0x00400129
  402b2c:	00400181 	.word	0x00400181
  402b30:	0040263d 	.word	0x0040263d
  402b34:	004001a5 	.word	0x004001a5
  402b38:	00400161 	.word	0x00400161

00402b3c <Button2_Handler>:

static void Button2_Handler(uint32_t id, uint32_t mask)
{
  402b3c:	b580      	push	{r7, lr}
  402b3e:	b082      	sub	sp, #8
  402b40:	af00      	add	r7, sp, #0
  402b42:	6078      	str	r0, [r7, #4]
  402b44:	6039      	str	r1, [r7, #0]
	count ++;
  402b46:	4b0a      	ldr	r3, [pc, #40]	; (402b70 <Button2_Handler+0x34>)
  402b48:	681b      	ldr	r3, [r3, #0]
  402b4a:	3301      	adds	r3, #1
  402b4c:	4a08      	ldr	r2, [pc, #32]	; (402b70 <Button2_Handler+0x34>)
  402b4e:	6013      	str	r3, [r2, #0]

	sprintf(stringct,"Contador: %i",count);
  402b50:	4b07      	ldr	r3, [pc, #28]	; (402b70 <Button2_Handler+0x34>)
  402b52:	681b      	ldr	r3, [r3, #0]
  402b54:	4807      	ldr	r0, [pc, #28]	; (402b74 <Button2_Handler+0x38>)
  402b56:	4908      	ldr	r1, [pc, #32]	; (402b78 <Button2_Handler+0x3c>)
  402b58:	461a      	mov	r2, r3
  402b5a:	4b08      	ldr	r3, [pc, #32]	; (402b7c <Button2_Handler+0x40>)
  402b5c:	4798      	blx	r3
	refresh_lcd(stringct,215);
  402b5e:	4b05      	ldr	r3, [pc, #20]	; (402b74 <Button2_Handler+0x38>)
  402b60:	4618      	mov	r0, r3
  402b62:	21d7      	movs	r1, #215	; 0xd7
  402b64:	4b06      	ldr	r3, [pc, #24]	; (402b80 <Button2_Handler+0x44>)
  402b66:	4798      	blx	r3
}
  402b68:	3708      	adds	r7, #8
  402b6a:	46bd      	mov	sp, r7
  402b6c:	bd80      	pop	{r7, pc}
  402b6e:	bf00      	nop
  402b70:	20000ce4 	.word	0x20000ce4
  402b74:	20000d30 	.word	0x20000d30
  402b78:	004086ec 	.word	0x004086ec
  402b7c:	00403091 	.word	0x00403091
  402b80:	00402a39 	.word	0x00402a39

00402b84 <Button3_Handler>:

/**
 *  Handle Interrupcao botao 2.
 */
static void Button3_Handler(uint32_t id, uint32_t mask)
{
  402b84:	b580      	push	{r7, lr}
  402b86:	b082      	sub	sp, #8
  402b88:	af00      	add	r7, sp, #0
  402b8a:	6078      	str	r0, [r7, #4]
  402b8c:	6039      	str	r1, [r7, #0]
	//tc_write_rc(TC0, 0, tc_read_rc(TC0, 0) - 2730);

	count --;
  402b8e:	4b0a      	ldr	r3, [pc, #40]	; (402bb8 <Button3_Handler+0x34>)
  402b90:	681b      	ldr	r3, [r3, #0]
  402b92:	3b01      	subs	r3, #1
  402b94:	4a08      	ldr	r2, [pc, #32]	; (402bb8 <Button3_Handler+0x34>)
  402b96:	6013      	str	r3, [r2, #0]

	sprintf(stringct,"Contador: %i",count);
  402b98:	4b07      	ldr	r3, [pc, #28]	; (402bb8 <Button3_Handler+0x34>)
  402b9a:	681b      	ldr	r3, [r3, #0]
  402b9c:	4807      	ldr	r0, [pc, #28]	; (402bbc <Button3_Handler+0x38>)
  402b9e:	4908      	ldr	r1, [pc, #32]	; (402bc0 <Button3_Handler+0x3c>)
  402ba0:	461a      	mov	r2, r3
  402ba2:	4b08      	ldr	r3, [pc, #32]	; (402bc4 <Button3_Handler+0x40>)
  402ba4:	4798      	blx	r3
	refresh_lcd(stringct,215);
  402ba6:	4b05      	ldr	r3, [pc, #20]	; (402bbc <Button3_Handler+0x38>)
  402ba8:	4618      	mov	r0, r3
  402baa:	21d7      	movs	r1, #215	; 0xd7
  402bac:	4b06      	ldr	r3, [pc, #24]	; (402bc8 <Button3_Handler+0x44>)
  402bae:	4798      	blx	r3
}
  402bb0:	3708      	adds	r7, #8
  402bb2:	46bd      	mov	sp, r7
  402bb4:	bd80      	pop	{r7, pc}
  402bb6:	bf00      	nop
  402bb8:	20000ce4 	.word	0x20000ce4
  402bbc:	20000d30 	.word	0x20000d30
  402bc0:	004086ec 	.word	0x004086ec
  402bc4:	00403091 	.word	0x00403091
  402bc8:	00402a39 	.word	0x00402a39

00402bcc <TC0_Handler>:

void TC0_Handler(void)
{
  402bcc:	b580      	push	{r7, lr}
  402bce:	b082      	sub	sp, #8
  402bd0:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt */
	ul_dummy = tc_get_status(TC0,0);
  402bd2:	480d      	ldr	r0, [pc, #52]	; (402c08 <TC0_Handler+0x3c>)
  402bd4:	2100      	movs	r1, #0
  402bd6:	4b0d      	ldr	r3, [pc, #52]	; (402c0c <TC0_Handler+0x40>)
  402bd8:	4798      	blx	r3
  402bda:	4603      	mov	r3, r0
  402bdc:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  402bde:	687b      	ldr	r3, [r7, #4]

	/** Muda o estado do LED */

	sec ++;
  402be0:	4b0b      	ldr	r3, [pc, #44]	; (402c10 <TC0_Handler+0x44>)
  402be2:	681b      	ldr	r3, [r3, #0]
  402be4:	3301      	adds	r3, #1
  402be6:	4a0a      	ldr	r2, [pc, #40]	; (402c10 <TC0_Handler+0x44>)
  402be8:	6013      	str	r3, [r2, #0]
	sprintf(stringsec,"Tempo: %i",sec);
  402bea:	4b09      	ldr	r3, [pc, #36]	; (402c10 <TC0_Handler+0x44>)
  402bec:	681b      	ldr	r3, [r3, #0]
  402bee:	4809      	ldr	r0, [pc, #36]	; (402c14 <TC0_Handler+0x48>)
  402bf0:	4909      	ldr	r1, [pc, #36]	; (402c18 <TC0_Handler+0x4c>)
  402bf2:	461a      	mov	r2, r3
  402bf4:	4b09      	ldr	r3, [pc, #36]	; (402c1c <TC0_Handler+0x50>)
  402bf6:	4798      	blx	r3
	refresh_lcd(stringsec,240);
  402bf8:	4b06      	ldr	r3, [pc, #24]	; (402c14 <TC0_Handler+0x48>)
  402bfa:	4618      	mov	r0, r3
  402bfc:	21f0      	movs	r1, #240	; 0xf0
  402bfe:	4b08      	ldr	r3, [pc, #32]	; (402c20 <TC0_Handler+0x54>)
  402c00:	4798      	blx	r3

}
  402c02:	3708      	adds	r7, #8
  402c04:	46bd      	mov	sp, r7
  402c06:	bd80      	pop	{r7, pc}
  402c08:	40010000 	.word	0x40010000
  402c0c:	004001cd 	.word	0x004001cd
  402c10:	20000ce8 	.word	0x20000ce8
  402c14:	20000d90 	.word	0x20000d90
  402c18:	004086fc 	.word	0x004086fc
  402c1c:	00403091 	.word	0x00403091
  402c20:	00402a39 	.word	0x00402a39

00402c24 <configure_buttons>:

static void configure_buttons(void)
{	
  402c24:	b590      	push	{r4, r7, lr}
  402c26:	b083      	sub	sp, #12
  402c28:	af02      	add	r7, sp, #8
	pmc_enable_periph_clk(ID_BUT_2);
  402c2a:	200c      	movs	r0, #12
  402c2c:	4b22      	ldr	r3, [pc, #136]	; (402cb8 <configure_buttons+0x94>)
  402c2e:	4798      	blx	r3
	pmc_enable_periph_clk(ID_BUT_3);
  402c30:	200d      	movs	r0, #13
  402c32:	4b21      	ldr	r3, [pc, #132]	; (402cb8 <configure_buttons+0x94>)
  402c34:	4798      	blx	r3
	/**
	* Configura entrada
	*/ 
	pio_set_input(PORT_BUT_2, MASK_BUT_2, PIO_PULLUP | PIO_DEBOUNCE);
  402c36:	4821      	ldr	r0, [pc, #132]	; (402cbc <configure_buttons+0x98>)
  402c38:	2108      	movs	r1, #8
  402c3a:	2209      	movs	r2, #9
  402c3c:	4b20      	ldr	r3, [pc, #128]	; (402cc0 <configure_buttons+0x9c>)
  402c3e:	4798      	blx	r3
	pio_set_input(PORT_BUT_3, MASK_BUT_3, PIO_PULLUP | PIO_DEBOUNCE);
  402c40:	4820      	ldr	r0, [pc, #128]	; (402cc4 <configure_buttons+0xa0>)
  402c42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402c46:	2209      	movs	r2, #9
  402c48:	4b1d      	ldr	r3, [pc, #116]	; (402cc0 <configure_buttons+0x9c>)
  402c4a:	4798      	blx	r3
	
	/*
	 * Configura divisor do clock para debounce
	 */
	pio_set_debounce_filter(PORT_BUT_2,MASK_BUT_2, 100);
  402c4c:	481b      	ldr	r0, [pc, #108]	; (402cbc <configure_buttons+0x98>)
  402c4e:	2108      	movs	r1, #8
  402c50:	2264      	movs	r2, #100	; 0x64
  402c52:	4b1d      	ldr	r3, [pc, #116]	; (402cc8 <configure_buttons+0xa4>)
  402c54:	4798      	blx	r3
	pio_set_debounce_filter(PORT_BUT_3,MASK_BUT_3, 100);
  402c56:	481b      	ldr	r0, [pc, #108]	; (402cc4 <configure_buttons+0xa0>)
  402c58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402c5c:	2264      	movs	r2, #100	; 0x64
  402c5e:	4b1a      	ldr	r3, [pc, #104]	; (402cc8 <configure_buttons+0xa4>)
  402c60:	4798      	blx	r3
	
	/* 
	*	Configura interrupo para acontecer em borda de descida.
	*/
	pio_handler_set(PORT_BUT_2,ID_BUT_2,MASK_BUT_2,PIO_IT_FALL_EDGE,Button2_Handler);
  402c62:	4b1a      	ldr	r3, [pc, #104]	; (402ccc <configure_buttons+0xa8>)
  402c64:	9300      	str	r3, [sp, #0]
  402c66:	4815      	ldr	r0, [pc, #84]	; (402cbc <configure_buttons+0x98>)
  402c68:	210c      	movs	r1, #12
  402c6a:	2208      	movs	r2, #8
  402c6c:	2350      	movs	r3, #80	; 0x50
  402c6e:	4c18      	ldr	r4, [pc, #96]	; (402cd0 <configure_buttons+0xac>)
  402c70:	47a0      	blx	r4
	pio_handler_set(PORT_BUT_3,ID_BUT_3,MASK_BUT_3,PIO_IT_FALL_EDGE,Button3_Handler);
  402c72:	4b18      	ldr	r3, [pc, #96]	; (402cd4 <configure_buttons+0xb0>)
  402c74:	9300      	str	r3, [sp, #0]
  402c76:	4813      	ldr	r0, [pc, #76]	; (402cc4 <configure_buttons+0xa0>)
  402c78:	210d      	movs	r1, #13
  402c7a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  402c7e:	2350      	movs	r3, #80	; 0x50
  402c80:	4c13      	ldr	r4, [pc, #76]	; (402cd0 <configure_buttons+0xac>)
  402c82:	47a0      	blx	r4
				
	/*
	*	Ativa interrupo no perifrico B porta do boto
	*/	
	pio_enable_interrupt(PORT_BUT_2,MASK_BUT_2);
  402c84:	480d      	ldr	r0, [pc, #52]	; (402cbc <configure_buttons+0x98>)
  402c86:	2108      	movs	r1, #8
  402c88:	4b13      	ldr	r3, [pc, #76]	; (402cd8 <configure_buttons+0xb4>)
  402c8a:	4798      	blx	r3
	pio_enable_interrupt(PORT_BUT_3,MASK_BUT_3);
  402c8c:	480d      	ldr	r0, [pc, #52]	; (402cc4 <configure_buttons+0xa0>)
  402c8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402c92:	4b11      	ldr	r3, [pc, #68]	; (402cd8 <configure_buttons+0xb4>)
  402c94:	4798      	blx	r3
	
	/*
	*	Configura a prioridade da interrupo no PORTB E PORTC
	*/
	NVIC_SetPriority(PIOB_IRQn, 10);
  402c96:	200c      	movs	r0, #12
  402c98:	210a      	movs	r1, #10
  402c9a:	4b10      	ldr	r3, [pc, #64]	; (402cdc <configure_buttons+0xb8>)
  402c9c:	4798      	blx	r3
	NVIC_SetPriority(PIOC_IRQn, 10);
  402c9e:	200d      	movs	r0, #13
  402ca0:	210a      	movs	r1, #10
  402ca2:	4b0e      	ldr	r3, [pc, #56]	; (402cdc <configure_buttons+0xb8>)
  402ca4:	4798      	blx	r3
	
	/*
	*	Ativa interrupo no port B e C
	*/
	NVIC_EnableIRQ(PIOB_IRQn);
  402ca6:	200c      	movs	r0, #12
  402ca8:	4b0d      	ldr	r3, [pc, #52]	; (402ce0 <configure_buttons+0xbc>)
  402caa:	4798      	blx	r3
	NVIC_EnableIRQ(PIOC_IRQn);
  402cac:	200d      	movs	r0, #13
  402cae:	4b0c      	ldr	r3, [pc, #48]	; (402ce0 <configure_buttons+0xbc>)
  402cb0:	4798      	blx	r3
		
}
  402cb2:	3704      	adds	r7, #4
  402cb4:	46bd      	mov	sp, r7
  402cb6:	bd90      	pop	{r4, r7, pc}
  402cb8:	00401e91 	.word	0x00401e91
  402cbc:	400e1000 	.word	0x400e1000
  402cc0:	004015f5 	.word	0x004015f5
  402cc4:	400e1200 	.word	0x400e1200
  402cc8:	004014ad 	.word	0x004014ad
  402ccc:	00402b3d 	.word	0x00402b3d
  402cd0:	00401b85 	.word	0x00401b85
  402cd4:	00402b85 	.word	0x00402b85
  402cd8:	00401741 	.word	0x00401741
  402cdc:	0040266d 	.word	0x0040266d
  402ce0:	0040263d 	.word	0x0040263d

00402ce4 <configure_display>:

void configure_display()
{
  402ce4:	b598      	push	{r3, r4, r7, lr}
  402ce6:	af00      	add	r7, sp, #0

	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  402ce8:	200a      	movs	r0, #10
  402cea:	4b1f      	ldr	r3, [pc, #124]	; (402d68 <configure_display+0x84>)
  402cec:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  402cee:	481f      	ldr	r0, [pc, #124]	; (402d6c <configure_display+0x88>)
  402cf0:	2101      	movs	r1, #1
  402cf2:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  402cf6:	4b1e      	ldr	r3, [pc, #120]	; (402d70 <configure_display+0x8c>)
  402cf8:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  402cfa:	481c      	ldr	r0, [pc, #112]	; (402d6c <configure_display+0x88>)
  402cfc:	2101      	movs	r1, #1
  402cfe:	4a1d      	ldr	r2, [pc, #116]	; (402d74 <configure_display+0x90>)
  402d00:	4b1d      	ldr	r3, [pc, #116]	; (402d78 <configure_display+0x94>)
  402d02:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  402d04:	4819      	ldr	r0, [pc, #100]	; (402d6c <configure_display+0x88>)
  402d06:	2101      	movs	r1, #1
  402d08:	4a1c      	ldr	r2, [pc, #112]	; (402d7c <configure_display+0x98>)
  402d0a:	4b1d      	ldr	r3, [pc, #116]	; (402d80 <configure_display+0x9c>)
  402d0c:	4798      	blx	r3
	#if ((!defined(SAM4S)) && (!defined(SAM4E)))
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
	| SMC_MODE_WRITE_MODE
	| SMC_MODE_DBW_8_BIT);
	#else
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  402d0e:	4817      	ldr	r0, [pc, #92]	; (402d6c <configure_display+0x88>)
  402d10:	2101      	movs	r1, #1
  402d12:	2203      	movs	r2, #3
  402d14:	4b1b      	ldr	r3, [pc, #108]	; (402d84 <configure_display+0xa0>)
  402d16:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);
	#endif
	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  402d18:	4b1b      	ldr	r3, [pc, #108]	; (402d88 <configure_display+0xa4>)
  402d1a:	22f0      	movs	r2, #240	; 0xf0
  402d1c:	601a      	str	r2, [r3, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  402d1e:	4b1a      	ldr	r3, [pc, #104]	; (402d88 <configure_display+0xa4>)
  402d20:	f44f 72a0 	mov.w	r2, #320	; 0x140
  402d24:	605a      	str	r2, [r3, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  402d26:	4b18      	ldr	r3, [pc, #96]	; (402d88 <configure_display+0xa4>)
  402d28:	2200      	movs	r2, #0
  402d2a:	609a      	str	r2, [r3, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  402d2c:	4b16      	ldr	r3, [pc, #88]	; (402d88 <configure_display+0xa4>)
  402d2e:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  402d32:	60da      	str	r2, [r3, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  402d34:	4b15      	ldr	r3, [pc, #84]	; (402d8c <configure_display+0xa8>)
  402d36:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  402d38:	4813      	ldr	r0, [pc, #76]	; (402d88 <configure_display+0xa4>)
  402d3a:	4b15      	ldr	r3, [pc, #84]	; (402d90 <configure_display+0xac>)
  402d3c:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  402d3e:	2008      	movs	r0, #8
  402d40:	4b14      	ldr	r3, [pc, #80]	; (402d94 <configure_display+0xb0>)
  402d42:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  402d44:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402d48:	4b13      	ldr	r3, [pc, #76]	; (402d98 <configure_display+0xb4>)
  402d4a:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  402d4c:	2000      	movs	r0, #0
  402d4e:	2100      	movs	r1, #0
  402d50:	22f0      	movs	r2, #240	; 0xf0
  402d52:	f44f 73a0 	mov.w	r3, #320	; 0x140
  402d56:	4c11      	ldr	r4, [pc, #68]	; (402d9c <configure_display+0xb8>)
  402d58:	47a0      	blx	r4
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  402d5a:	4b11      	ldr	r3, [pc, #68]	; (402da0 <configure_display+0xbc>)
  402d5c:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  402d5e:	2000      	movs	r0, #0
  402d60:	2100      	movs	r1, #0
  402d62:	4b10      	ldr	r3, [pc, #64]	; (402da4 <configure_display+0xc0>)
  402d64:	4798      	blx	r3
}
  402d66:	bd98      	pop	{r3, r4, r7, pc}
  402d68:	00401e91 	.word	0x00401e91
  402d6c:	400e0000 	.word	0x400e0000
  402d70:	004013f1 	.word	0x004013f1
  402d74:	0a0a0404 	.word	0x0a0a0404
  402d78:	00401415 	.word	0x00401415
  402d7c:	0016000a 	.word	0x0016000a
  402d80:	00401439 	.word	0x00401439
  402d84:	0040145d 	.word	0x0040145d
  402d88:	20000d80 	.word	0x20000d80
  402d8c:	004007fd 	.word	0x004007fd
  402d90:	00400c21 	.word	0x00400c21
  402d94:	00400775 	.word	0x00400775
  402d98:	00400fe9 	.word	0x00400fe9
  402d9c:	004011e5 	.word	0x004011e5
  402da0:	00400fb1 	.word	0x00400fb1
  402da4:	00401111 	.word	0x00401111

00402da8 <init_tela>:

void init_tela()
{
  402da8:	b598      	push	{r3, r4, r7, lr}
  402daa:	af00      	add	r7, sp, #0
	ili93xx_set_foreground_color(COLOR_BLACK);
  402dac:	2000      	movs	r0, #0
  402dae:	4b21      	ldr	r3, [pc, #132]	; (402e34 <init_tela+0x8c>)
  402db0:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)"Victor");
  402db2:	200a      	movs	r0, #10
  402db4:	2114      	movs	r1, #20
  402db6:	4a20      	ldr	r2, [pc, #128]	; (402e38 <init_tela+0x90>)
  402db8:	4b20      	ldr	r3, [pc, #128]	; (402e3c <init_tela+0x94>)
  402dba:	4798      	blx	r3
	ili93xx_draw_string(10, 40, (uint8_t *)"Kaio");
  402dbc:	200a      	movs	r0, #10
  402dbe:	2128      	movs	r1, #40	; 0x28
  402dc0:	4a1f      	ldr	r2, [pc, #124]	; (402e40 <init_tela+0x98>)
  402dc2:	4b1e      	ldr	r3, [pc, #120]	; (402e3c <init_tela+0x94>)
  402dc4:	4798      	blx	r3
	ili93xx_draw_string(10, 60, (uint8_t *)"Rafael");
  402dc6:	200a      	movs	r0, #10
  402dc8:	213c      	movs	r1, #60	; 0x3c
  402dca:	4a1e      	ldr	r2, [pc, #120]	; (402e44 <init_tela+0x9c>)
  402dcc:	4b1b      	ldr	r3, [pc, #108]	; (402e3c <init_tela+0x94>)
  402dce:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_BLACK);
  402dd0:	2000      	movs	r0, #0
  402dd2:	4b18      	ldr	r3, [pc, #96]	; (402e34 <init_tela+0x8c>)
  402dd4:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0,145,240,155);
  402dd6:	2000      	movs	r0, #0
  402dd8:	2191      	movs	r1, #145	; 0x91
  402dda:	22f0      	movs	r2, #240	; 0xf0
  402ddc:	239b      	movs	r3, #155	; 0x9b
  402dde:	4c1a      	ldr	r4, [pc, #104]	; (402e48 <init_tela+0xa0>)
  402de0:	47a0      	blx	r4
	ili93xx_draw_filled_rectangle(0,165,240,175);
  402de2:	2000      	movs	r0, #0
  402de4:	21a5      	movs	r1, #165	; 0xa5
  402de6:	22f0      	movs	r2, #240	; 0xf0
  402de8:	23af      	movs	r3, #175	; 0xaf
  402dea:	4c17      	ldr	r4, [pc, #92]	; (402e48 <init_tela+0xa0>)
  402dec:	47a0      	blx	r4

	ili93xx_set_foreground_color(COLOR_BLACK);
  402dee:	2000      	movs	r0, #0
  402df0:	4b10      	ldr	r3, [pc, #64]	; (402e34 <init_tela+0x8c>)
  402df2:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(90,260,150,275);
  402df4:	205a      	movs	r0, #90	; 0x5a
  402df6:	f44f 7182 	mov.w	r1, #260	; 0x104
  402dfa:	2296      	movs	r2, #150	; 0x96
  402dfc:	f240 1313 	movw	r3, #275	; 0x113
  402e00:	4c11      	ldr	r4, [pc, #68]	; (402e48 <init_tela+0xa0>)
  402e02:	47a0      	blx	r4
	ili93xx_set_foreground_color(COLOR_RED);
  402e04:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
  402e08:	4b0a      	ldr	r3, [pc, #40]	; (402e34 <init_tela+0x8c>)
  402e0a:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(90,275,150,290);
  402e0c:	205a      	movs	r0, #90	; 0x5a
  402e0e:	f240 1113 	movw	r1, #275	; 0x113
  402e12:	2296      	movs	r2, #150	; 0x96
  402e14:	f44f 7391 	mov.w	r3, #290	; 0x122
  402e18:	4c0b      	ldr	r4, [pc, #44]	; (402e48 <init_tela+0xa0>)
  402e1a:	47a0      	blx	r4
	ili93xx_set_foreground_color(COLOR_YELLOW);
  402e1c:	480b      	ldr	r0, [pc, #44]	; (402e4c <init_tela+0xa4>)
  402e1e:	4b05      	ldr	r3, [pc, #20]	; (402e34 <init_tela+0x8c>)
  402e20:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(90,290,150,305);	
  402e22:	205a      	movs	r0, #90	; 0x5a
  402e24:	f44f 7191 	mov.w	r1, #290	; 0x122
  402e28:	2296      	movs	r2, #150	; 0x96
  402e2a:	f240 1331 	movw	r3, #305	; 0x131
  402e2e:	4c06      	ldr	r4, [pc, #24]	; (402e48 <init_tela+0xa0>)
  402e30:	47a0      	blx	r4
}
  402e32:	bd98      	pop	{r3, r4, r7, pc}
  402e34:	00400fe9 	.word	0x00400fe9
  402e38:	00408708 	.word	0x00408708
  402e3c:	00401391 	.word	0x00401391
  402e40:	00408710 	.word	0x00408710
  402e44:	00408718 	.word	0x00408718
  402e48:	004011e5 	.word	0x004011e5
  402e4c:	00ffff00 	.word	0x00ffff00

00402e50 <main>:
 * \brief Application entry point for smc_lcd example.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  402e50:	b580      	push	{r7, lr}
  402e52:	af00      	add	r7, sp, #0
	sysclk_init();
  402e54:	4b09      	ldr	r3, [pc, #36]	; (402e7c <main+0x2c>)
  402e56:	4798      	blx	r3

	board_init();
  402e58:	4b09      	ldr	r3, [pc, #36]	; (402e80 <main+0x30>)
  402e5a:	4798      	blx	r3

	/** Initialize debug console */
	configure_console();
  402e5c:	4b09      	ldr	r3, [pc, #36]	; (402e84 <main+0x34>)
  402e5e:	4798      	blx	r3

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402e60:	4b09      	ldr	r3, [pc, #36]	; (402e88 <main+0x38>)
  402e62:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402e66:	605a      	str	r2, [r3, #4]

	/** Configura o timer */
	configure_tc();
  402e68:	4b08      	ldr	r3, [pc, #32]	; (402e8c <main+0x3c>)
  402e6a:	4798      	blx	r3
	
	/* Configura os botes */
	configure_buttons();
  402e6c:	4b08      	ldr	r3, [pc, #32]	; (402e90 <main+0x40>)
  402e6e:	4798      	blx	r3
	configure_display();
  402e70:	4b08      	ldr	r3, [pc, #32]	; (402e94 <main+0x44>)
  402e72:	4798      	blx	r3
	init_tela();
  402e74:	4b08      	ldr	r3, [pc, #32]	; (402e98 <main+0x48>)
  402e76:	4798      	blx	r3
		//ili93xx_draw_string(10, 20, (uint8_t *)"ili93xx_lcd example");
	


	while (1) {
	}
  402e78:	e7fe      	b.n	402e78 <main+0x28>
  402e7a:	bf00      	nop
  402e7c:	004004cd 	.word	0x004004cd
  402e80:	00400639 	.word	0x00400639
  402e84:	00402a85 	.word	0x00402a85
  402e88:	400e1450 	.word	0x400e1450
  402e8c:	00402ad5 	.word	0x00402ad5
  402e90:	00402c25 	.word	0x00402c25
  402e94:	00402ce5 	.word	0x00402ce5
  402e98:	00402da9 	.word	0x00402da9

00402e9c <__libc_init_array>:
  402e9c:	b570      	push	{r4, r5, r6, lr}
  402e9e:	4e0f      	ldr	r6, [pc, #60]	; (402edc <__libc_init_array+0x40>)
  402ea0:	4d0f      	ldr	r5, [pc, #60]	; (402ee0 <__libc_init_array+0x44>)
  402ea2:	1b76      	subs	r6, r6, r5
  402ea4:	10b6      	asrs	r6, r6, #2
  402ea6:	bf18      	it	ne
  402ea8:	2400      	movne	r4, #0
  402eaa:	d005      	beq.n	402eb8 <__libc_init_array+0x1c>
  402eac:	3401      	adds	r4, #1
  402eae:	f855 3b04 	ldr.w	r3, [r5], #4
  402eb2:	4798      	blx	r3
  402eb4:	42a6      	cmp	r6, r4
  402eb6:	d1f9      	bne.n	402eac <__libc_init_array+0x10>
  402eb8:	4e0a      	ldr	r6, [pc, #40]	; (402ee4 <__libc_init_array+0x48>)
  402eba:	4d0b      	ldr	r5, [pc, #44]	; (402ee8 <__libc_init_array+0x4c>)
  402ebc:	1b76      	subs	r6, r6, r5
  402ebe:	f005 fcf3 	bl	4088a8 <_init>
  402ec2:	10b6      	asrs	r6, r6, #2
  402ec4:	bf18      	it	ne
  402ec6:	2400      	movne	r4, #0
  402ec8:	d006      	beq.n	402ed8 <__libc_init_array+0x3c>
  402eca:	3401      	adds	r4, #1
  402ecc:	f855 3b04 	ldr.w	r3, [r5], #4
  402ed0:	4798      	blx	r3
  402ed2:	42a6      	cmp	r6, r4
  402ed4:	d1f9      	bne.n	402eca <__libc_init_array+0x2e>
  402ed6:	bd70      	pop	{r4, r5, r6, pc}
  402ed8:	bd70      	pop	{r4, r5, r6, pc}
  402eda:	bf00      	nop
  402edc:	004088b4 	.word	0x004088b4
  402ee0:	004088b4 	.word	0x004088b4
  402ee4:	004088bc 	.word	0x004088bc
  402ee8:	004088b4 	.word	0x004088b4

00402eec <memset>:
  402eec:	b470      	push	{r4, r5, r6}
  402eee:	0784      	lsls	r4, r0, #30
  402ef0:	d046      	beq.n	402f80 <memset+0x94>
  402ef2:	1e54      	subs	r4, r2, #1
  402ef4:	2a00      	cmp	r2, #0
  402ef6:	d041      	beq.n	402f7c <memset+0x90>
  402ef8:	b2cd      	uxtb	r5, r1
  402efa:	4603      	mov	r3, r0
  402efc:	e002      	b.n	402f04 <memset+0x18>
  402efe:	1e62      	subs	r2, r4, #1
  402f00:	b3e4      	cbz	r4, 402f7c <memset+0x90>
  402f02:	4614      	mov	r4, r2
  402f04:	f803 5b01 	strb.w	r5, [r3], #1
  402f08:	079a      	lsls	r2, r3, #30
  402f0a:	d1f8      	bne.n	402efe <memset+0x12>
  402f0c:	2c03      	cmp	r4, #3
  402f0e:	d92e      	bls.n	402f6e <memset+0x82>
  402f10:	b2cd      	uxtb	r5, r1
  402f12:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402f16:	2c0f      	cmp	r4, #15
  402f18:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402f1c:	d919      	bls.n	402f52 <memset+0x66>
  402f1e:	f103 0210 	add.w	r2, r3, #16
  402f22:	4626      	mov	r6, r4
  402f24:	3e10      	subs	r6, #16
  402f26:	2e0f      	cmp	r6, #15
  402f28:	f842 5c10 	str.w	r5, [r2, #-16]
  402f2c:	f842 5c0c 	str.w	r5, [r2, #-12]
  402f30:	f842 5c08 	str.w	r5, [r2, #-8]
  402f34:	f842 5c04 	str.w	r5, [r2, #-4]
  402f38:	f102 0210 	add.w	r2, r2, #16
  402f3c:	d8f2      	bhi.n	402f24 <memset+0x38>
  402f3e:	f1a4 0210 	sub.w	r2, r4, #16
  402f42:	f022 020f 	bic.w	r2, r2, #15
  402f46:	f004 040f 	and.w	r4, r4, #15
  402f4a:	3210      	adds	r2, #16
  402f4c:	2c03      	cmp	r4, #3
  402f4e:	4413      	add	r3, r2
  402f50:	d90d      	bls.n	402f6e <memset+0x82>
  402f52:	461e      	mov	r6, r3
  402f54:	4622      	mov	r2, r4
  402f56:	3a04      	subs	r2, #4
  402f58:	2a03      	cmp	r2, #3
  402f5a:	f846 5b04 	str.w	r5, [r6], #4
  402f5e:	d8fa      	bhi.n	402f56 <memset+0x6a>
  402f60:	1f22      	subs	r2, r4, #4
  402f62:	f022 0203 	bic.w	r2, r2, #3
  402f66:	3204      	adds	r2, #4
  402f68:	4413      	add	r3, r2
  402f6a:	f004 0403 	and.w	r4, r4, #3
  402f6e:	b12c      	cbz	r4, 402f7c <memset+0x90>
  402f70:	b2c9      	uxtb	r1, r1
  402f72:	441c      	add	r4, r3
  402f74:	f803 1b01 	strb.w	r1, [r3], #1
  402f78:	42a3      	cmp	r3, r4
  402f7a:	d1fb      	bne.n	402f74 <memset+0x88>
  402f7c:	bc70      	pop	{r4, r5, r6}
  402f7e:	4770      	bx	lr
  402f80:	4614      	mov	r4, r2
  402f82:	4603      	mov	r3, r0
  402f84:	e7c2      	b.n	402f0c <memset+0x20>
  402f86:	bf00      	nop

00402f88 <setbuf>:
  402f88:	2900      	cmp	r1, #0
  402f8a:	bf0c      	ite	eq
  402f8c:	2202      	moveq	r2, #2
  402f8e:	2200      	movne	r2, #0
  402f90:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402f94:	f000 b800 	b.w	402f98 <setvbuf>

00402f98 <setvbuf>:
  402f98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402f9c:	4c3a      	ldr	r4, [pc, #232]	; (403088 <setvbuf+0xf0>)
  402f9e:	6826      	ldr	r6, [r4, #0]
  402fa0:	460d      	mov	r5, r1
  402fa2:	4604      	mov	r4, r0
  402fa4:	4690      	mov	r8, r2
  402fa6:	461f      	mov	r7, r3
  402fa8:	b116      	cbz	r6, 402fb0 <setvbuf+0x18>
  402faa:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  402fac:	2b00      	cmp	r3, #0
  402fae:	d03c      	beq.n	40302a <setvbuf+0x92>
  402fb0:	f1b8 0f02 	cmp.w	r8, #2
  402fb4:	d82f      	bhi.n	403016 <setvbuf+0x7e>
  402fb6:	2f00      	cmp	r7, #0
  402fb8:	db2d      	blt.n	403016 <setvbuf+0x7e>
  402fba:	4621      	mov	r1, r4
  402fbc:	4630      	mov	r0, r6
  402fbe:	f002 fb73 	bl	4056a8 <_fflush_r>
  402fc2:	89a1      	ldrh	r1, [r4, #12]
  402fc4:	2300      	movs	r3, #0
  402fc6:	6063      	str	r3, [r4, #4]
  402fc8:	61a3      	str	r3, [r4, #24]
  402fca:	060b      	lsls	r3, r1, #24
  402fcc:	d427      	bmi.n	40301e <setvbuf+0x86>
  402fce:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  402fd2:	b289      	uxth	r1, r1
  402fd4:	f1b8 0f02 	cmp.w	r8, #2
  402fd8:	81a1      	strh	r1, [r4, #12]
  402fda:	d02a      	beq.n	403032 <setvbuf+0x9a>
  402fdc:	2d00      	cmp	r5, #0
  402fde:	d036      	beq.n	40304e <setvbuf+0xb6>
  402fe0:	f1b8 0f01 	cmp.w	r8, #1
  402fe4:	d011      	beq.n	40300a <setvbuf+0x72>
  402fe6:	b289      	uxth	r1, r1
  402fe8:	f001 0008 	and.w	r0, r1, #8
  402fec:	4b27      	ldr	r3, [pc, #156]	; (40308c <setvbuf+0xf4>)
  402fee:	63f3      	str	r3, [r6, #60]	; 0x3c
  402ff0:	b280      	uxth	r0, r0
  402ff2:	6025      	str	r5, [r4, #0]
  402ff4:	6125      	str	r5, [r4, #16]
  402ff6:	6167      	str	r7, [r4, #20]
  402ff8:	b178      	cbz	r0, 40301a <setvbuf+0x82>
  402ffa:	f011 0f03 	tst.w	r1, #3
  402ffe:	bf18      	it	ne
  403000:	2700      	movne	r7, #0
  403002:	60a7      	str	r7, [r4, #8]
  403004:	2000      	movs	r0, #0
  403006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40300a:	f041 0101 	orr.w	r1, r1, #1
  40300e:	427b      	negs	r3, r7
  403010:	81a1      	strh	r1, [r4, #12]
  403012:	61a3      	str	r3, [r4, #24]
  403014:	e7e7      	b.n	402fe6 <setvbuf+0x4e>
  403016:	f04f 30ff 	mov.w	r0, #4294967295
  40301a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40301e:	6921      	ldr	r1, [r4, #16]
  403020:	4630      	mov	r0, r6
  403022:	f002 fc43 	bl	4058ac <_free_r>
  403026:	89a1      	ldrh	r1, [r4, #12]
  403028:	e7d1      	b.n	402fce <setvbuf+0x36>
  40302a:	4630      	mov	r0, r6
  40302c:	f002 fbd0 	bl	4057d0 <__sinit>
  403030:	e7be      	b.n	402fb0 <setvbuf+0x18>
  403032:	2000      	movs	r0, #0
  403034:	f104 0343 	add.w	r3, r4, #67	; 0x43
  403038:	f041 0102 	orr.w	r1, r1, #2
  40303c:	2500      	movs	r5, #0
  40303e:	2201      	movs	r2, #1
  403040:	81a1      	strh	r1, [r4, #12]
  403042:	60a5      	str	r5, [r4, #8]
  403044:	6023      	str	r3, [r4, #0]
  403046:	6123      	str	r3, [r4, #16]
  403048:	6162      	str	r2, [r4, #20]
  40304a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40304e:	2f00      	cmp	r7, #0
  403050:	bf08      	it	eq
  403052:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  403056:	4638      	mov	r0, r7
  403058:	f002 fd2e 	bl	405ab8 <malloc>
  40305c:	4605      	mov	r5, r0
  40305e:	b128      	cbz	r0, 40306c <setvbuf+0xd4>
  403060:	89a1      	ldrh	r1, [r4, #12]
  403062:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  403066:	b289      	uxth	r1, r1
  403068:	81a1      	strh	r1, [r4, #12]
  40306a:	e7b9      	b.n	402fe0 <setvbuf+0x48>
  40306c:	f44f 6080 	mov.w	r0, #1024	; 0x400
  403070:	f002 fd22 	bl	405ab8 <malloc>
  403074:	4605      	mov	r5, r0
  403076:	b918      	cbnz	r0, 403080 <setvbuf+0xe8>
  403078:	89a1      	ldrh	r1, [r4, #12]
  40307a:	f04f 30ff 	mov.w	r0, #4294967295
  40307e:	e7d9      	b.n	403034 <setvbuf+0x9c>
  403080:	f44f 6780 	mov.w	r7, #1024	; 0x400
  403084:	e7ec      	b.n	403060 <setvbuf+0xc8>
  403086:	bf00      	nop
  403088:	20000438 	.word	0x20000438
  40308c:	004056d5 	.word	0x004056d5

00403090 <sprintf>:
  403090:	b40e      	push	{r1, r2, r3}
  403092:	b5f0      	push	{r4, r5, r6, r7, lr}
  403094:	b09c      	sub	sp, #112	; 0x70
  403096:	ab21      	add	r3, sp, #132	; 0x84
  403098:	490f      	ldr	r1, [pc, #60]	; (4030d8 <sprintf+0x48>)
  40309a:	f853 2b04 	ldr.w	r2, [r3], #4
  40309e:	9301      	str	r3, [sp, #4]
  4030a0:	4605      	mov	r5, r0
  4030a2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4030a6:	6808      	ldr	r0, [r1, #0]
  4030a8:	9502      	str	r5, [sp, #8]
  4030aa:	f44f 7702 	mov.w	r7, #520	; 0x208
  4030ae:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4030b2:	a902      	add	r1, sp, #8
  4030b4:	9506      	str	r5, [sp, #24]
  4030b6:	f8ad 7014 	strh.w	r7, [sp, #20]
  4030ba:	9404      	str	r4, [sp, #16]
  4030bc:	9407      	str	r4, [sp, #28]
  4030be:	f8ad 6016 	strh.w	r6, [sp, #22]
  4030c2:	f000 f80b 	bl	4030dc <_svfprintf_r>
  4030c6:	9b02      	ldr	r3, [sp, #8]
  4030c8:	2200      	movs	r2, #0
  4030ca:	701a      	strb	r2, [r3, #0]
  4030cc:	b01c      	add	sp, #112	; 0x70
  4030ce:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4030d2:	b003      	add	sp, #12
  4030d4:	4770      	bx	lr
  4030d6:	bf00      	nop
  4030d8:	20000438 	.word	0x20000438

004030dc <_svfprintf_r>:
  4030dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4030e0:	b0c1      	sub	sp, #260	; 0x104
  4030e2:	4689      	mov	r9, r1
  4030e4:	920a      	str	r2, [sp, #40]	; 0x28
  4030e6:	930e      	str	r3, [sp, #56]	; 0x38
  4030e8:	9008      	str	r0, [sp, #32]
  4030ea:	f002 fce1 	bl	405ab0 <_localeconv_r>
  4030ee:	6803      	ldr	r3, [r0, #0]
  4030f0:	9317      	str	r3, [sp, #92]	; 0x5c
  4030f2:	4618      	mov	r0, r3
  4030f4:	f003 fe30 	bl	406d58 <strlen>
  4030f8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  4030fc:	9018      	str	r0, [sp, #96]	; 0x60
  4030fe:	061a      	lsls	r2, r3, #24
  403100:	d504      	bpl.n	40310c <_svfprintf_r+0x30>
  403102:	f8d9 3010 	ldr.w	r3, [r9, #16]
  403106:	2b00      	cmp	r3, #0
  403108:	f001 808c 	beq.w	404224 <_svfprintf_r+0x1148>
  40310c:	2300      	movs	r3, #0
  40310e:	af30      	add	r7, sp, #192	; 0xc0
  403110:	9313      	str	r3, [sp, #76]	; 0x4c
  403112:	9325      	str	r3, [sp, #148]	; 0x94
  403114:	9324      	str	r3, [sp, #144]	; 0x90
  403116:	9316      	str	r3, [sp, #88]	; 0x58
  403118:	9319      	str	r3, [sp, #100]	; 0x64
  40311a:	930b      	str	r3, [sp, #44]	; 0x2c
  40311c:	9723      	str	r7, [sp, #140]	; 0x8c
  40311e:	9314      	str	r3, [sp, #80]	; 0x50
  403120:	9315      	str	r3, [sp, #84]	; 0x54
  403122:	463c      	mov	r4, r7
  403124:	464e      	mov	r6, r9
  403126:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403128:	782b      	ldrb	r3, [r5, #0]
  40312a:	2b00      	cmp	r3, #0
  40312c:	f000 80a9 	beq.w	403282 <_svfprintf_r+0x1a6>
  403130:	2b25      	cmp	r3, #37	; 0x25
  403132:	d102      	bne.n	40313a <_svfprintf_r+0x5e>
  403134:	e0a5      	b.n	403282 <_svfprintf_r+0x1a6>
  403136:	2b25      	cmp	r3, #37	; 0x25
  403138:	d003      	beq.n	403142 <_svfprintf_r+0x66>
  40313a:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  40313e:	2b00      	cmp	r3, #0
  403140:	d1f9      	bne.n	403136 <_svfprintf_r+0x5a>
  403142:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403144:	1aeb      	subs	r3, r5, r3
  403146:	b173      	cbz	r3, 403166 <_svfprintf_r+0x8a>
  403148:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40314a:	9925      	ldr	r1, [sp, #148]	; 0x94
  40314c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40314e:	6020      	str	r0, [r4, #0]
  403150:	3201      	adds	r2, #1
  403152:	4419      	add	r1, r3
  403154:	2a07      	cmp	r2, #7
  403156:	6063      	str	r3, [r4, #4]
  403158:	9125      	str	r1, [sp, #148]	; 0x94
  40315a:	9224      	str	r2, [sp, #144]	; 0x90
  40315c:	dc72      	bgt.n	403244 <_svfprintf_r+0x168>
  40315e:	3408      	adds	r4, #8
  403160:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403162:	441a      	add	r2, r3
  403164:	920b      	str	r2, [sp, #44]	; 0x2c
  403166:	782b      	ldrb	r3, [r5, #0]
  403168:	2b00      	cmp	r3, #0
  40316a:	f000 87b5 	beq.w	4040d8 <_svfprintf_r+0xffc>
  40316e:	2300      	movs	r3, #0
  403170:	1c69      	adds	r1, r5, #1
  403172:	786d      	ldrb	r5, [r5, #1]
  403174:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403178:	461a      	mov	r2, r3
  40317a:	930c      	str	r3, [sp, #48]	; 0x30
  40317c:	9307      	str	r3, [sp, #28]
  40317e:	f04f 3aff 	mov.w	sl, #4294967295
  403182:	1c4b      	adds	r3, r1, #1
  403184:	f1a5 0120 	sub.w	r1, r5, #32
  403188:	2958      	cmp	r1, #88	; 0x58
  40318a:	f200 83d9 	bhi.w	403940 <_svfprintf_r+0x864>
  40318e:	e8df f011 	tbh	[pc, r1, lsl #1]
  403192:	0270      	.short	0x0270
  403194:	03d703d7 	.word	0x03d703d7
  403198:	03d70374 	.word	0x03d70374
  40319c:	03d703d7 	.word	0x03d703d7
  4031a0:	03d703d7 	.word	0x03d703d7
  4031a4:	02f003d7 	.word	0x02f003d7
  4031a8:	03d7020d 	.word	0x03d7020d
  4031ac:	021101f4 	.word	0x021101f4
  4031b0:	037b03d7 	.word	0x037b03d7
  4031b4:	02ba02ba 	.word	0x02ba02ba
  4031b8:	02ba02ba 	.word	0x02ba02ba
  4031bc:	02ba02ba 	.word	0x02ba02ba
  4031c0:	02ba02ba 	.word	0x02ba02ba
  4031c4:	03d702ba 	.word	0x03d702ba
  4031c8:	03d703d7 	.word	0x03d703d7
  4031cc:	03d703d7 	.word	0x03d703d7
  4031d0:	03d703d7 	.word	0x03d703d7
  4031d4:	03d703d7 	.word	0x03d703d7
  4031d8:	02c903d7 	.word	0x02c903d7
  4031dc:	03d7038b 	.word	0x03d7038b
  4031e0:	03d7038b 	.word	0x03d7038b
  4031e4:	03d703d7 	.word	0x03d703d7
  4031e8:	036d03d7 	.word	0x036d03d7
  4031ec:	03d703d7 	.word	0x03d703d7
  4031f0:	03d70305 	.word	0x03d70305
  4031f4:	03d703d7 	.word	0x03d703d7
  4031f8:	03d703d7 	.word	0x03d703d7
  4031fc:	03d70323 	.word	0x03d70323
  403200:	033d03d7 	.word	0x033d03d7
  403204:	03d703d7 	.word	0x03d703d7
  403208:	03d703d7 	.word	0x03d703d7
  40320c:	03d703d7 	.word	0x03d703d7
  403210:	03d703d7 	.word	0x03d703d7
  403214:	03d703d7 	.word	0x03d703d7
  403218:	022c0358 	.word	0x022c0358
  40321c:	038b038b 	.word	0x038b038b
  403220:	02fe038b 	.word	0x02fe038b
  403224:	03d7022c 	.word	0x03d7022c
  403228:	02e603d7 	.word	0x02e603d7
  40322c:	027e03d7 	.word	0x027e03d7
  403230:	03c001fb 	.word	0x03c001fb
  403234:	03d70277 	.word	0x03d70277
  403238:	03d70292 	.word	0x03d70292
  40323c:	03d7007a 	.word	0x03d7007a
  403240:	024a03d7 	.word	0x024a03d7
  403244:	9808      	ldr	r0, [sp, #32]
  403246:	9307      	str	r3, [sp, #28]
  403248:	4631      	mov	r1, r6
  40324a:	aa23      	add	r2, sp, #140	; 0x8c
  40324c:	f003 fdb2 	bl	406db4 <__ssprint_r>
  403250:	b950      	cbnz	r0, 403268 <_svfprintf_r+0x18c>
  403252:	463c      	mov	r4, r7
  403254:	9b07      	ldr	r3, [sp, #28]
  403256:	e783      	b.n	403160 <_svfprintf_r+0x84>
  403258:	9808      	ldr	r0, [sp, #32]
  40325a:	4631      	mov	r1, r6
  40325c:	aa23      	add	r2, sp, #140	; 0x8c
  40325e:	f003 fda9 	bl	406db4 <__ssprint_r>
  403262:	2800      	cmp	r0, #0
  403264:	f000 8185 	beq.w	403572 <_svfprintf_r+0x496>
  403268:	46b1      	mov	r9, r6
  40326a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  40326e:	f013 0f40 	tst.w	r3, #64	; 0x40
  403272:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403274:	bf18      	it	ne
  403276:	f04f 33ff 	movne.w	r3, #4294967295
  40327a:	4618      	mov	r0, r3
  40327c:	b041      	add	sp, #260	; 0x104
  40327e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403282:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403284:	e76f      	b.n	403166 <_svfprintf_r+0x8a>
  403286:	930a      	str	r3, [sp, #40]	; 0x28
  403288:	9b07      	ldr	r3, [sp, #28]
  40328a:	0698      	lsls	r0, r3, #26
  40328c:	f140 82ad 	bpl.w	4037ea <_svfprintf_r+0x70e>
  403290:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403292:	f103 0907 	add.w	r9, r3, #7
  403296:	f029 0307 	bic.w	r3, r9, #7
  40329a:	f103 0208 	add.w	r2, r3, #8
  40329e:	e9d3 8900 	ldrd	r8, r9, [r3]
  4032a2:	920e      	str	r2, [sp, #56]	; 0x38
  4032a4:	2301      	movs	r3, #1
  4032a6:	f04f 0c00 	mov.w	ip, #0
  4032aa:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  4032ae:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  4032b2:	f1ba 0f00 	cmp.w	sl, #0
  4032b6:	db03      	blt.n	4032c0 <_svfprintf_r+0x1e4>
  4032b8:	9a07      	ldr	r2, [sp, #28]
  4032ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4032be:	9207      	str	r2, [sp, #28]
  4032c0:	ea58 0209 	orrs.w	r2, r8, r9
  4032c4:	f040 834c 	bne.w	403960 <_svfprintf_r+0x884>
  4032c8:	f1ba 0f00 	cmp.w	sl, #0
  4032cc:	f000 8451 	beq.w	403b72 <_svfprintf_r+0xa96>
  4032d0:	2b01      	cmp	r3, #1
  4032d2:	f000 834f 	beq.w	403974 <_svfprintf_r+0x898>
  4032d6:	2b02      	cmp	r3, #2
  4032d8:	f000 8490 	beq.w	403bfc <_svfprintf_r+0xb20>
  4032dc:	4639      	mov	r1, r7
  4032de:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  4032e2:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  4032e6:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  4032ea:	f008 0307 	and.w	r3, r8, #7
  4032ee:	4681      	mov	r9, r0
  4032f0:	4690      	mov	r8, r2
  4032f2:	3330      	adds	r3, #48	; 0x30
  4032f4:	ea58 0209 	orrs.w	r2, r8, r9
  4032f8:	f801 3d01 	strb.w	r3, [r1, #-1]!
  4032fc:	d1ef      	bne.n	4032de <_svfprintf_r+0x202>
  4032fe:	9a07      	ldr	r2, [sp, #28]
  403300:	9110      	str	r1, [sp, #64]	; 0x40
  403302:	07d2      	lsls	r2, r2, #31
  403304:	f100 8544 	bmi.w	403d90 <_svfprintf_r+0xcb4>
  403308:	1a7b      	subs	r3, r7, r1
  40330a:	930d      	str	r3, [sp, #52]	; 0x34
  40330c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40330e:	4592      	cmp	sl, r2
  403310:	4653      	mov	r3, sl
  403312:	bfb8      	it	lt
  403314:	4613      	movlt	r3, r2
  403316:	9309      	str	r3, [sp, #36]	; 0x24
  403318:	2300      	movs	r3, #0
  40331a:	9312      	str	r3, [sp, #72]	; 0x48
  40331c:	f1bc 0f00 	cmp.w	ip, #0
  403320:	d002      	beq.n	403328 <_svfprintf_r+0x24c>
  403322:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403324:	3301      	adds	r3, #1
  403326:	9309      	str	r3, [sp, #36]	; 0x24
  403328:	9b07      	ldr	r3, [sp, #28]
  40332a:	f013 0302 	ands.w	r3, r3, #2
  40332e:	930f      	str	r3, [sp, #60]	; 0x3c
  403330:	d002      	beq.n	403338 <_svfprintf_r+0x25c>
  403332:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403334:	3302      	adds	r3, #2
  403336:	9309      	str	r3, [sp, #36]	; 0x24
  403338:	9b07      	ldr	r3, [sp, #28]
  40333a:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  40333e:	f040 830c 	bne.w	40395a <_svfprintf_r+0x87e>
  403342:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403344:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403346:	ebc2 0803 	rsb	r8, r2, r3
  40334a:	f1b8 0f00 	cmp.w	r8, #0
  40334e:	f340 8304 	ble.w	40395a <_svfprintf_r+0x87e>
  403352:	f1b8 0f10 	cmp.w	r8, #16
  403356:	9925      	ldr	r1, [sp, #148]	; 0x94
  403358:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40335a:	f8df a544 	ldr.w	sl, [pc, #1348]	; 4038a0 <_svfprintf_r+0x7c4>
  40335e:	dd29      	ble.n	4033b4 <_svfprintf_r+0x2d8>
  403360:	4653      	mov	r3, sl
  403362:	f04f 0b10 	mov.w	fp, #16
  403366:	46c2      	mov	sl, r8
  403368:	46a8      	mov	r8, r5
  40336a:	461d      	mov	r5, r3
  40336c:	e006      	b.n	40337c <_svfprintf_r+0x2a0>
  40336e:	f1aa 0a10 	sub.w	sl, sl, #16
  403372:	f1ba 0f10 	cmp.w	sl, #16
  403376:	f104 0408 	add.w	r4, r4, #8
  40337a:	dd17      	ble.n	4033ac <_svfprintf_r+0x2d0>
  40337c:	3201      	adds	r2, #1
  40337e:	3110      	adds	r1, #16
  403380:	2a07      	cmp	r2, #7
  403382:	9125      	str	r1, [sp, #148]	; 0x94
  403384:	9224      	str	r2, [sp, #144]	; 0x90
  403386:	e884 0820 	stmia.w	r4, {r5, fp}
  40338a:	ddf0      	ble.n	40336e <_svfprintf_r+0x292>
  40338c:	9808      	ldr	r0, [sp, #32]
  40338e:	4631      	mov	r1, r6
  403390:	aa23      	add	r2, sp, #140	; 0x8c
  403392:	f003 fd0f 	bl	406db4 <__ssprint_r>
  403396:	2800      	cmp	r0, #0
  403398:	f47f af66 	bne.w	403268 <_svfprintf_r+0x18c>
  40339c:	f1aa 0a10 	sub.w	sl, sl, #16
  4033a0:	f1ba 0f10 	cmp.w	sl, #16
  4033a4:	9925      	ldr	r1, [sp, #148]	; 0x94
  4033a6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4033a8:	463c      	mov	r4, r7
  4033aa:	dce7      	bgt.n	40337c <_svfprintf_r+0x2a0>
  4033ac:	462b      	mov	r3, r5
  4033ae:	4645      	mov	r5, r8
  4033b0:	46d0      	mov	r8, sl
  4033b2:	469a      	mov	sl, r3
  4033b4:	3201      	adds	r2, #1
  4033b6:	eb08 0b01 	add.w	fp, r8, r1
  4033ba:	2a07      	cmp	r2, #7
  4033bc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4033c0:	9224      	str	r2, [sp, #144]	; 0x90
  4033c2:	f8c4 a000 	str.w	sl, [r4]
  4033c6:	f8c4 8004 	str.w	r8, [r4, #4]
  4033ca:	f300 847b 	bgt.w	403cc4 <_svfprintf_r+0xbe8>
  4033ce:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4033d2:	3408      	adds	r4, #8
  4033d4:	f1bc 0f00 	cmp.w	ip, #0
  4033d8:	d00f      	beq.n	4033fa <_svfprintf_r+0x31e>
  4033da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4033dc:	3301      	adds	r3, #1
  4033de:	f10b 0b01 	add.w	fp, fp, #1
  4033e2:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  4033e6:	2201      	movs	r2, #1
  4033e8:	2b07      	cmp	r3, #7
  4033ea:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4033ee:	9324      	str	r3, [sp, #144]	; 0x90
  4033f0:	e884 0006 	stmia.w	r4, {r1, r2}
  4033f4:	f300 83da 	bgt.w	403bac <_svfprintf_r+0xad0>
  4033f8:	3408      	adds	r4, #8
  4033fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4033fc:	b173      	cbz	r3, 40341c <_svfprintf_r+0x340>
  4033fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403400:	3301      	adds	r3, #1
  403402:	f10b 0b02 	add.w	fp, fp, #2
  403406:	a91c      	add	r1, sp, #112	; 0x70
  403408:	2202      	movs	r2, #2
  40340a:	2b07      	cmp	r3, #7
  40340c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403410:	9324      	str	r3, [sp, #144]	; 0x90
  403412:	e884 0006 	stmia.w	r4, {r1, r2}
  403416:	f300 83d5 	bgt.w	403bc4 <_svfprintf_r+0xae8>
  40341a:	3408      	adds	r4, #8
  40341c:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  403420:	f000 8311 	beq.w	403a46 <_svfprintf_r+0x96a>
  403424:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403426:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403428:	ebc2 0a03 	rsb	sl, r2, r3
  40342c:	f1ba 0f00 	cmp.w	sl, #0
  403430:	dd3c      	ble.n	4034ac <_svfprintf_r+0x3d0>
  403432:	f1ba 0f10 	cmp.w	sl, #16
  403436:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403438:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 4038a4 <_svfprintf_r+0x7c8>
  40343c:	dd2b      	ble.n	403496 <_svfprintf_r+0x3ba>
  40343e:	4649      	mov	r1, r9
  403440:	465b      	mov	r3, fp
  403442:	46a9      	mov	r9, r5
  403444:	f04f 0810 	mov.w	r8, #16
  403448:	f8dd b020 	ldr.w	fp, [sp, #32]
  40344c:	460d      	mov	r5, r1
  40344e:	e006      	b.n	40345e <_svfprintf_r+0x382>
  403450:	f1aa 0a10 	sub.w	sl, sl, #16
  403454:	f1ba 0f10 	cmp.w	sl, #16
  403458:	f104 0408 	add.w	r4, r4, #8
  40345c:	dd17      	ble.n	40348e <_svfprintf_r+0x3b2>
  40345e:	3201      	adds	r2, #1
  403460:	3310      	adds	r3, #16
  403462:	2a07      	cmp	r2, #7
  403464:	9325      	str	r3, [sp, #148]	; 0x94
  403466:	9224      	str	r2, [sp, #144]	; 0x90
  403468:	e884 0120 	stmia.w	r4, {r5, r8}
  40346c:	ddf0      	ble.n	403450 <_svfprintf_r+0x374>
  40346e:	4658      	mov	r0, fp
  403470:	4631      	mov	r1, r6
  403472:	aa23      	add	r2, sp, #140	; 0x8c
  403474:	f003 fc9e 	bl	406db4 <__ssprint_r>
  403478:	2800      	cmp	r0, #0
  40347a:	f47f aef5 	bne.w	403268 <_svfprintf_r+0x18c>
  40347e:	f1aa 0a10 	sub.w	sl, sl, #16
  403482:	f1ba 0f10 	cmp.w	sl, #16
  403486:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403488:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40348a:	463c      	mov	r4, r7
  40348c:	dce7      	bgt.n	40345e <_svfprintf_r+0x382>
  40348e:	469b      	mov	fp, r3
  403490:	462b      	mov	r3, r5
  403492:	464d      	mov	r5, r9
  403494:	4699      	mov	r9, r3
  403496:	3201      	adds	r2, #1
  403498:	44d3      	add	fp, sl
  40349a:	2a07      	cmp	r2, #7
  40349c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4034a0:	9224      	str	r2, [sp, #144]	; 0x90
  4034a2:	e884 0600 	stmia.w	r4, {r9, sl}
  4034a6:	f300 8375 	bgt.w	403b94 <_svfprintf_r+0xab8>
  4034aa:	3408      	adds	r4, #8
  4034ac:	9b07      	ldr	r3, [sp, #28]
  4034ae:	05d9      	lsls	r1, r3, #23
  4034b0:	f100 826c 	bmi.w	40398c <_svfprintf_r+0x8b0>
  4034b4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034b6:	990d      	ldr	r1, [sp, #52]	; 0x34
  4034b8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4034ba:	6022      	str	r2, [r4, #0]
  4034bc:	3301      	adds	r3, #1
  4034be:	448b      	add	fp, r1
  4034c0:	2b07      	cmp	r3, #7
  4034c2:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4034c6:	6061      	str	r1, [r4, #4]
  4034c8:	9324      	str	r3, [sp, #144]	; 0x90
  4034ca:	f300 8346 	bgt.w	403b5a <_svfprintf_r+0xa7e>
  4034ce:	3408      	adds	r4, #8
  4034d0:	9b07      	ldr	r3, [sp, #28]
  4034d2:	075a      	lsls	r2, r3, #29
  4034d4:	d541      	bpl.n	40355a <_svfprintf_r+0x47e>
  4034d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4034d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4034da:	1a9d      	subs	r5, r3, r2
  4034dc:	2d00      	cmp	r5, #0
  4034de:	dd3c      	ble.n	40355a <_svfprintf_r+0x47e>
  4034e0:	2d10      	cmp	r5, #16
  4034e2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034e4:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 4038a0 <_svfprintf_r+0x7c4>
  4034e8:	dd23      	ble.n	403532 <_svfprintf_r+0x456>
  4034ea:	f04f 0810 	mov.w	r8, #16
  4034ee:	465a      	mov	r2, fp
  4034f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
  4034f4:	e004      	b.n	403500 <_svfprintf_r+0x424>
  4034f6:	3d10      	subs	r5, #16
  4034f8:	2d10      	cmp	r5, #16
  4034fa:	f104 0408 	add.w	r4, r4, #8
  4034fe:	dd17      	ble.n	403530 <_svfprintf_r+0x454>
  403500:	3301      	adds	r3, #1
  403502:	3210      	adds	r2, #16
  403504:	2b07      	cmp	r3, #7
  403506:	9225      	str	r2, [sp, #148]	; 0x94
  403508:	9324      	str	r3, [sp, #144]	; 0x90
  40350a:	f8c4 a000 	str.w	sl, [r4]
  40350e:	f8c4 8004 	str.w	r8, [r4, #4]
  403512:	ddf0      	ble.n	4034f6 <_svfprintf_r+0x41a>
  403514:	4648      	mov	r0, r9
  403516:	4631      	mov	r1, r6
  403518:	aa23      	add	r2, sp, #140	; 0x8c
  40351a:	f003 fc4b 	bl	406db4 <__ssprint_r>
  40351e:	2800      	cmp	r0, #0
  403520:	f47f aea2 	bne.w	403268 <_svfprintf_r+0x18c>
  403524:	3d10      	subs	r5, #16
  403526:	2d10      	cmp	r5, #16
  403528:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40352a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40352c:	463c      	mov	r4, r7
  40352e:	dce7      	bgt.n	403500 <_svfprintf_r+0x424>
  403530:	4693      	mov	fp, r2
  403532:	3301      	adds	r3, #1
  403534:	44ab      	add	fp, r5
  403536:	2b07      	cmp	r3, #7
  403538:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40353c:	9324      	str	r3, [sp, #144]	; 0x90
  40353e:	f8c4 a000 	str.w	sl, [r4]
  403542:	6065      	str	r5, [r4, #4]
  403544:	dd09      	ble.n	40355a <_svfprintf_r+0x47e>
  403546:	9808      	ldr	r0, [sp, #32]
  403548:	4631      	mov	r1, r6
  40354a:	aa23      	add	r2, sp, #140	; 0x8c
  40354c:	f003 fc32 	bl	406db4 <__ssprint_r>
  403550:	2800      	cmp	r0, #0
  403552:	f47f ae89 	bne.w	403268 <_svfprintf_r+0x18c>
  403556:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40355a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40355c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40355e:	990c      	ldr	r1, [sp, #48]	; 0x30
  403560:	428a      	cmp	r2, r1
  403562:	bfac      	ite	ge
  403564:	189b      	addge	r3, r3, r2
  403566:	185b      	addlt	r3, r3, r1
  403568:	930b      	str	r3, [sp, #44]	; 0x2c
  40356a:	f1bb 0f00 	cmp.w	fp, #0
  40356e:	f47f ae73 	bne.w	403258 <_svfprintf_r+0x17c>
  403572:	2300      	movs	r3, #0
  403574:	9324      	str	r3, [sp, #144]	; 0x90
  403576:	463c      	mov	r4, r7
  403578:	e5d5      	b.n	403126 <_svfprintf_r+0x4a>
  40357a:	4619      	mov	r1, r3
  40357c:	9807      	ldr	r0, [sp, #28]
  40357e:	781d      	ldrb	r5, [r3, #0]
  403580:	f040 0004 	orr.w	r0, r0, #4
  403584:	9007      	str	r0, [sp, #28]
  403586:	e5fc      	b.n	403182 <_svfprintf_r+0xa6>
  403588:	930a      	str	r3, [sp, #40]	; 0x28
  40358a:	9b07      	ldr	r3, [sp, #28]
  40358c:	f013 0320 	ands.w	r3, r3, #32
  403590:	f000 810e 	beq.w	4037b0 <_svfprintf_r+0x6d4>
  403594:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403596:	f103 0907 	add.w	r9, r3, #7
  40359a:	f029 0307 	bic.w	r3, r9, #7
  40359e:	f103 0208 	add.w	r2, r3, #8
  4035a2:	e9d3 8900 	ldrd	r8, r9, [r3]
  4035a6:	920e      	str	r2, [sp, #56]	; 0x38
  4035a8:	2300      	movs	r3, #0
  4035aa:	e67c      	b.n	4032a6 <_svfprintf_r+0x1ca>
  4035ac:	781d      	ldrb	r5, [r3, #0]
  4035ae:	4619      	mov	r1, r3
  4035b0:	222b      	movs	r2, #43	; 0x2b
  4035b2:	e5e6      	b.n	403182 <_svfprintf_r+0xa6>
  4035b4:	781d      	ldrb	r5, [r3, #0]
  4035b6:	2d2a      	cmp	r5, #42	; 0x2a
  4035b8:	f103 0101 	add.w	r1, r3, #1
  4035bc:	f000 87ad 	beq.w	40451a <_svfprintf_r+0x143e>
  4035c0:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  4035c4:	2809      	cmp	r0, #9
  4035c6:	460b      	mov	r3, r1
  4035c8:	f04f 0a00 	mov.w	sl, #0
  4035cc:	f63f adda 	bhi.w	403184 <_svfprintf_r+0xa8>
  4035d0:	f813 5b01 	ldrb.w	r5, [r3], #1
  4035d4:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  4035d8:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  4035dc:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  4035e0:	2809      	cmp	r0, #9
  4035e2:	d9f5      	bls.n	4035d0 <_svfprintf_r+0x4f4>
  4035e4:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  4035e8:	e5cc      	b.n	403184 <_svfprintf_r+0xa8>
  4035ea:	930a      	str	r3, [sp, #40]	; 0x28
  4035ec:	9b07      	ldr	r3, [sp, #28]
  4035ee:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4035f2:	069b      	lsls	r3, r3, #26
  4035f4:	f140 80a1 	bpl.w	40373a <_svfprintf_r+0x65e>
  4035f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4035fa:	f103 0907 	add.w	r9, r3, #7
  4035fe:	f029 0907 	bic.w	r9, r9, #7
  403602:	e9d9 2300 	ldrd	r2, r3, [r9]
  403606:	f109 0108 	add.w	r1, r9, #8
  40360a:	910e      	str	r1, [sp, #56]	; 0x38
  40360c:	4690      	mov	r8, r2
  40360e:	4699      	mov	r9, r3
  403610:	2a00      	cmp	r2, #0
  403612:	f173 0300 	sbcs.w	r3, r3, #0
  403616:	f2c0 840b 	blt.w	403e30 <_svfprintf_r+0xd54>
  40361a:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40361e:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  403622:	2301      	movs	r3, #1
  403624:	e645      	b.n	4032b2 <_svfprintf_r+0x1d6>
  403626:	930a      	str	r3, [sp, #40]	; 0x28
  403628:	4b9b      	ldr	r3, [pc, #620]	; (403898 <_svfprintf_r+0x7bc>)
  40362a:	9316      	str	r3, [sp, #88]	; 0x58
  40362c:	9b07      	ldr	r3, [sp, #28]
  40362e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403632:	069b      	lsls	r3, r3, #26
  403634:	f140 80f3 	bpl.w	40381e <_svfprintf_r+0x742>
  403638:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40363a:	f103 0907 	add.w	r9, r3, #7
  40363e:	f029 0307 	bic.w	r3, r9, #7
  403642:	e9d3 8900 	ldrd	r8, r9, [r3]
  403646:	f103 0208 	add.w	r2, r3, #8
  40364a:	920e      	str	r2, [sp, #56]	; 0x38
  40364c:	9b07      	ldr	r3, [sp, #28]
  40364e:	07d9      	lsls	r1, r3, #31
  403650:	f140 80f5 	bpl.w	40383e <_svfprintf_r+0x762>
  403654:	ea58 0309 	orrs.w	r3, r8, r9
  403658:	f000 80f1 	beq.w	40383e <_svfprintf_r+0x762>
  40365c:	9a07      	ldr	r2, [sp, #28]
  40365e:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  403662:	2330      	movs	r3, #48	; 0x30
  403664:	f042 0202 	orr.w	r2, r2, #2
  403668:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40366c:	9207      	str	r2, [sp, #28]
  40366e:	2302      	movs	r3, #2
  403670:	e619      	b.n	4032a6 <_svfprintf_r+0x1ca>
  403672:	781d      	ldrb	r5, [r3, #0]
  403674:	4619      	mov	r1, r3
  403676:	2a00      	cmp	r2, #0
  403678:	f47f ad83 	bne.w	403182 <_svfprintf_r+0xa6>
  40367c:	2220      	movs	r2, #32
  40367e:	e580      	b.n	403182 <_svfprintf_r+0xa6>
  403680:	9907      	ldr	r1, [sp, #28]
  403682:	f041 0120 	orr.w	r1, r1, #32
  403686:	9107      	str	r1, [sp, #28]
  403688:	781d      	ldrb	r5, [r3, #0]
  40368a:	4619      	mov	r1, r3
  40368c:	e579      	b.n	403182 <_svfprintf_r+0xa6>
  40368e:	930a      	str	r3, [sp, #40]	; 0x28
  403690:	9b07      	ldr	r3, [sp, #28]
  403692:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403696:	069a      	lsls	r2, r3, #26
  403698:	f140 84a1 	bpl.w	403fde <_svfprintf_r+0xf02>
  40369c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40369e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4036a0:	ea4f 79e1 	mov.w	r9, r1, asr #31
  4036a4:	6813      	ldr	r3, [r2, #0]
  4036a6:	4608      	mov	r0, r1
  4036a8:	4688      	mov	r8, r1
  4036aa:	3204      	adds	r2, #4
  4036ac:	4649      	mov	r1, r9
  4036ae:	920e      	str	r2, [sp, #56]	; 0x38
  4036b0:	e9c3 0100 	strd	r0, r1, [r3]
  4036b4:	e537      	b.n	403126 <_svfprintf_r+0x4a>
  4036b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4036b8:	930a      	str	r3, [sp, #40]	; 0x28
  4036ba:	6813      	ldr	r3, [r2, #0]
  4036bc:	9310      	str	r3, [sp, #64]	; 0x40
  4036be:	f04f 0b00 	mov.w	fp, #0
  4036c2:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  4036c6:	f102 0904 	add.w	r9, r2, #4
  4036ca:	2b00      	cmp	r3, #0
  4036cc:	f000 863b 	beq.w	404346 <_svfprintf_r+0x126a>
  4036d0:	f1ba 0f00 	cmp.w	sl, #0
  4036d4:	9810      	ldr	r0, [sp, #64]	; 0x40
  4036d6:	f2c0 85e9 	blt.w	4042ac <_svfprintf_r+0x11d0>
  4036da:	4659      	mov	r1, fp
  4036dc:	4652      	mov	r2, sl
  4036de:	f002 fc85 	bl	405fec <memchr>
  4036e2:	2800      	cmp	r0, #0
  4036e4:	f000 866c 	beq.w	4043c0 <_svfprintf_r+0x12e4>
  4036e8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4036ea:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  4036ee:	1ac3      	subs	r3, r0, r3
  4036f0:	930d      	str	r3, [sp, #52]	; 0x34
  4036f2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  4036f6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4036fa:	9309      	str	r3, [sp, #36]	; 0x24
  4036fc:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  403700:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  403704:	e60a      	b.n	40331c <_svfprintf_r+0x240>
  403706:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40370a:	2100      	movs	r1, #0
  40370c:	f813 5b01 	ldrb.w	r5, [r3], #1
  403710:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  403714:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  403718:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40371c:	2809      	cmp	r0, #9
  40371e:	d9f5      	bls.n	40370c <_svfprintf_r+0x630>
  403720:	910c      	str	r1, [sp, #48]	; 0x30
  403722:	e52f      	b.n	403184 <_svfprintf_r+0xa8>
  403724:	930a      	str	r3, [sp, #40]	; 0x28
  403726:	9b07      	ldr	r3, [sp, #28]
  403728:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40372c:	f043 0310 	orr.w	r3, r3, #16
  403730:	9307      	str	r3, [sp, #28]
  403732:	9b07      	ldr	r3, [sp, #28]
  403734:	069b      	lsls	r3, r3, #26
  403736:	f53f af5f 	bmi.w	4035f8 <_svfprintf_r+0x51c>
  40373a:	9b07      	ldr	r3, [sp, #28]
  40373c:	06d8      	lsls	r0, r3, #27
  40373e:	f100 8368 	bmi.w	403e12 <_svfprintf_r+0xd36>
  403742:	9b07      	ldr	r3, [sp, #28]
  403744:	0659      	lsls	r1, r3, #25
  403746:	f140 8364 	bpl.w	403e12 <_svfprintf_r+0xd36>
  40374a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40374c:	f9b1 8000 	ldrsh.w	r8, [r1]
  403750:	3104      	adds	r1, #4
  403752:	ea4f 79e8 	mov.w	r9, r8, asr #31
  403756:	4642      	mov	r2, r8
  403758:	464b      	mov	r3, r9
  40375a:	910e      	str	r1, [sp, #56]	; 0x38
  40375c:	e758      	b.n	403610 <_svfprintf_r+0x534>
  40375e:	781d      	ldrb	r5, [r3, #0]
  403760:	9907      	ldr	r1, [sp, #28]
  403762:	2d6c      	cmp	r5, #108	; 0x6c
  403764:	f000 84cb 	beq.w	4040fe <_svfprintf_r+0x1022>
  403768:	f041 0110 	orr.w	r1, r1, #16
  40376c:	9107      	str	r1, [sp, #28]
  40376e:	4619      	mov	r1, r3
  403770:	e507      	b.n	403182 <_svfprintf_r+0xa6>
  403772:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  403774:	6829      	ldr	r1, [r5, #0]
  403776:	910c      	str	r1, [sp, #48]	; 0x30
  403778:	4608      	mov	r0, r1
  40377a:	2800      	cmp	r0, #0
  40377c:	4629      	mov	r1, r5
  40377e:	f101 0104 	add.w	r1, r1, #4
  403782:	f2c0 84b5 	blt.w	4040f0 <_svfprintf_r+0x1014>
  403786:	910e      	str	r1, [sp, #56]	; 0x38
  403788:	781d      	ldrb	r5, [r3, #0]
  40378a:	4619      	mov	r1, r3
  40378c:	e4f9      	b.n	403182 <_svfprintf_r+0xa6>
  40378e:	9907      	ldr	r1, [sp, #28]
  403790:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  403794:	9107      	str	r1, [sp, #28]
  403796:	781d      	ldrb	r5, [r3, #0]
  403798:	4619      	mov	r1, r3
  40379a:	e4f2      	b.n	403182 <_svfprintf_r+0xa6>
  40379c:	930a      	str	r3, [sp, #40]	; 0x28
  40379e:	9b07      	ldr	r3, [sp, #28]
  4037a0:	f043 0310 	orr.w	r3, r3, #16
  4037a4:	9307      	str	r3, [sp, #28]
  4037a6:	9b07      	ldr	r3, [sp, #28]
  4037a8:	f013 0320 	ands.w	r3, r3, #32
  4037ac:	f47f aef2 	bne.w	403594 <_svfprintf_r+0x4b8>
  4037b0:	9a07      	ldr	r2, [sp, #28]
  4037b2:	f012 0210 	ands.w	r2, r2, #16
  4037b6:	f040 8319 	bne.w	403dec <_svfprintf_r+0xd10>
  4037ba:	9b07      	ldr	r3, [sp, #28]
  4037bc:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  4037c0:	f000 8314 	beq.w	403dec <_svfprintf_r+0xd10>
  4037c4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4037c6:	4613      	mov	r3, r2
  4037c8:	460a      	mov	r2, r1
  4037ca:	3204      	adds	r2, #4
  4037cc:	f8b1 8000 	ldrh.w	r8, [r1]
  4037d0:	920e      	str	r2, [sp, #56]	; 0x38
  4037d2:	f04f 0900 	mov.w	r9, #0
  4037d6:	e566      	b.n	4032a6 <_svfprintf_r+0x1ca>
  4037d8:	930a      	str	r3, [sp, #40]	; 0x28
  4037da:	9b07      	ldr	r3, [sp, #28]
  4037dc:	f043 0310 	orr.w	r3, r3, #16
  4037e0:	9307      	str	r3, [sp, #28]
  4037e2:	9b07      	ldr	r3, [sp, #28]
  4037e4:	0698      	lsls	r0, r3, #26
  4037e6:	f53f ad53 	bmi.w	403290 <_svfprintf_r+0x1b4>
  4037ea:	9b07      	ldr	r3, [sp, #28]
  4037ec:	06d9      	lsls	r1, r3, #27
  4037ee:	f100 8306 	bmi.w	403dfe <_svfprintf_r+0xd22>
  4037f2:	9b07      	ldr	r3, [sp, #28]
  4037f4:	065a      	lsls	r2, r3, #25
  4037f6:	f140 8302 	bpl.w	403dfe <_svfprintf_r+0xd22>
  4037fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4037fc:	f8b2 8000 	ldrh.w	r8, [r2]
  403800:	3204      	adds	r2, #4
  403802:	f04f 0900 	mov.w	r9, #0
  403806:	2301      	movs	r3, #1
  403808:	920e      	str	r2, [sp, #56]	; 0x38
  40380a:	e54c      	b.n	4032a6 <_svfprintf_r+0x1ca>
  40380c:	930a      	str	r3, [sp, #40]	; 0x28
  40380e:	4b23      	ldr	r3, [pc, #140]	; (40389c <_svfprintf_r+0x7c0>)
  403810:	9316      	str	r3, [sp, #88]	; 0x58
  403812:	9b07      	ldr	r3, [sp, #28]
  403814:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403818:	069b      	lsls	r3, r3, #26
  40381a:	f53f af0d 	bmi.w	403638 <_svfprintf_r+0x55c>
  40381e:	9b07      	ldr	r3, [sp, #28]
  403820:	06d8      	lsls	r0, r3, #27
  403822:	f140 83cd 	bpl.w	403fc0 <_svfprintf_r+0xee4>
  403826:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403828:	4613      	mov	r3, r2
  40382a:	681b      	ldr	r3, [r3, #0]
  40382c:	4698      	mov	r8, r3
  40382e:	9b07      	ldr	r3, [sp, #28]
  403830:	3204      	adds	r2, #4
  403832:	07d9      	lsls	r1, r3, #31
  403834:	920e      	str	r2, [sp, #56]	; 0x38
  403836:	f04f 0900 	mov.w	r9, #0
  40383a:	f53f af0b 	bmi.w	403654 <_svfprintf_r+0x578>
  40383e:	2302      	movs	r3, #2
  403840:	e531      	b.n	4032a6 <_svfprintf_r+0x1ca>
  403842:	990e      	ldr	r1, [sp, #56]	; 0x38
  403844:	930a      	str	r3, [sp, #40]	; 0x28
  403846:	680a      	ldr	r2, [r1, #0]
  403848:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40384c:	2300      	movs	r3, #0
  40384e:	2201      	movs	r2, #1
  403850:	3104      	adds	r1, #4
  403852:	469c      	mov	ip, r3
  403854:	9209      	str	r2, [sp, #36]	; 0x24
  403856:	910e      	str	r1, [sp, #56]	; 0x38
  403858:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40385c:	ab26      	add	r3, sp, #152	; 0x98
  40385e:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  403862:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  403866:	920d      	str	r2, [sp, #52]	; 0x34
  403868:	9310      	str	r3, [sp, #64]	; 0x40
  40386a:	e55d      	b.n	403328 <_svfprintf_r+0x24c>
  40386c:	9907      	ldr	r1, [sp, #28]
  40386e:	f041 0108 	orr.w	r1, r1, #8
  403872:	9107      	str	r1, [sp, #28]
  403874:	781d      	ldrb	r5, [r3, #0]
  403876:	4619      	mov	r1, r3
  403878:	e483      	b.n	403182 <_svfprintf_r+0xa6>
  40387a:	9907      	ldr	r1, [sp, #28]
  40387c:	f041 0101 	orr.w	r1, r1, #1
  403880:	9107      	str	r1, [sp, #28]
  403882:	781d      	ldrb	r5, [r3, #0]
  403884:	4619      	mov	r1, r3
  403886:	e47c      	b.n	403182 <_svfprintf_r+0xa6>
  403888:	9907      	ldr	r1, [sp, #28]
  40388a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  40388e:	9107      	str	r1, [sp, #28]
  403890:	781d      	ldrb	r5, [r3, #0]
  403892:	4619      	mov	r1, r3
  403894:	e475      	b.n	403182 <_svfprintf_r+0xa6>
  403896:	bf00      	nop
  403898:	0040876c 	.word	0x0040876c
  40389c:	00408758 	.word	0x00408758
  4038a0:	00408738 	.word	0x00408738
  4038a4:	00408728 	.word	0x00408728
  4038a8:	930a      	str	r3, [sp, #40]	; 0x28
  4038aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4038ac:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4038b0:	f103 0907 	add.w	r9, r3, #7
  4038b4:	f029 0307 	bic.w	r3, r9, #7
  4038b8:	f103 0208 	add.w	r2, r3, #8
  4038bc:	920e      	str	r2, [sp, #56]	; 0x38
  4038be:	681a      	ldr	r2, [r3, #0]
  4038c0:	9214      	str	r2, [sp, #80]	; 0x50
  4038c2:	685b      	ldr	r3, [r3, #4]
  4038c4:	9315      	str	r3, [sp, #84]	; 0x54
  4038c6:	9915      	ldr	r1, [sp, #84]	; 0x54
  4038c8:	9814      	ldr	r0, [sp, #80]	; 0x50
  4038ca:	f003 f9c5 	bl	406c58 <__fpclassifyd>
  4038ce:	2801      	cmp	r0, #1
  4038d0:	46d3      	mov	fp, sl
  4038d2:	9814      	ldr	r0, [sp, #80]	; 0x50
  4038d4:	9915      	ldr	r1, [sp, #84]	; 0x54
  4038d6:	f040 8359 	bne.w	403f8c <_svfprintf_r+0xeb0>
  4038da:	2200      	movs	r2, #0
  4038dc:	2300      	movs	r3, #0
  4038de:	f004 f827 	bl	407930 <__aeabi_dcmplt>
  4038e2:	2800      	cmp	r0, #0
  4038e4:	f040 8564 	bne.w	4043b0 <_svfprintf_r+0x12d4>
  4038e8:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4038ec:	9b07      	ldr	r3, [sp, #28]
  4038ee:	4abe      	ldr	r2, [pc, #760]	; (403be8 <_svfprintf_r+0xb0c>)
  4038f0:	f8df e300 	ldr.w	lr, [pc, #768]	; 403bf4 <_svfprintf_r+0xb18>
  4038f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4038f8:	9307      	str	r3, [sp, #28]
  4038fa:	4613      	mov	r3, r2
  4038fc:	2103      	movs	r1, #3
  4038fe:	2000      	movs	r0, #0
  403900:	2d47      	cmp	r5, #71	; 0x47
  403902:	bfd8      	it	le
  403904:	4673      	movle	r3, lr
  403906:	9109      	str	r1, [sp, #36]	; 0x24
  403908:	9011      	str	r0, [sp, #68]	; 0x44
  40390a:	9310      	str	r3, [sp, #64]	; 0x40
  40390c:	910d      	str	r1, [sp, #52]	; 0x34
  40390e:	9012      	str	r0, [sp, #72]	; 0x48
  403910:	e504      	b.n	40331c <_svfprintf_r+0x240>
  403912:	980e      	ldr	r0, [sp, #56]	; 0x38
  403914:	9907      	ldr	r1, [sp, #28]
  403916:	930a      	str	r3, [sp, #40]	; 0x28
  403918:	2230      	movs	r2, #48	; 0x30
  40391a:	6803      	ldr	r3, [r0, #0]
  40391c:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  403920:	4602      	mov	r2, r0
  403922:	2578      	movs	r5, #120	; 0x78
  403924:	f041 0102 	orr.w	r1, r1, #2
  403928:	3204      	adds	r2, #4
  40392a:	4698      	mov	r8, r3
  40392c:	4baf      	ldr	r3, [pc, #700]	; (403bec <_svfprintf_r+0xb10>)
  40392e:	9316      	str	r3, [sp, #88]	; 0x58
  403930:	9107      	str	r1, [sp, #28]
  403932:	920e      	str	r2, [sp, #56]	; 0x38
  403934:	f04f 0900 	mov.w	r9, #0
  403938:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  40393c:	2302      	movs	r3, #2
  40393e:	e4b2      	b.n	4032a6 <_svfprintf_r+0x1ca>
  403940:	930a      	str	r3, [sp, #40]	; 0x28
  403942:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403946:	2d00      	cmp	r5, #0
  403948:	f000 83c6 	beq.w	4040d8 <_svfprintf_r+0xffc>
  40394c:	2300      	movs	r3, #0
  40394e:	2201      	movs	r2, #1
  403950:	469c      	mov	ip, r3
  403952:	9209      	str	r2, [sp, #36]	; 0x24
  403954:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  403958:	e77e      	b.n	403858 <_svfprintf_r+0x77c>
  40395a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40395e:	e539      	b.n	4033d4 <_svfprintf_r+0x2f8>
  403960:	2b01      	cmp	r3, #1
  403962:	f47f acb8 	bne.w	4032d6 <_svfprintf_r+0x1fa>
  403966:	f1b9 0f00 	cmp.w	r9, #0
  40396a:	bf08      	it	eq
  40396c:	f1b8 0f0a 	cmpeq.w	r8, #10
  403970:	f080 821c 	bcs.w	403dac <_svfprintf_r+0xcd0>
  403974:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  403978:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40397c:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  403980:	ebcb 0307 	rsb	r3, fp, r7
  403984:	930d      	str	r3, [sp, #52]	; 0x34
  403986:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  40398a:	e4bf      	b.n	40330c <_svfprintf_r+0x230>
  40398c:	2d65      	cmp	r5, #101	; 0x65
  40398e:	f340 80a0 	ble.w	403ad2 <_svfprintf_r+0x9f6>
  403992:	9814      	ldr	r0, [sp, #80]	; 0x50
  403994:	9915      	ldr	r1, [sp, #84]	; 0x54
  403996:	2200      	movs	r2, #0
  403998:	2300      	movs	r3, #0
  40399a:	f003 ffbf 	bl	40791c <__aeabi_dcmpeq>
  40399e:	2800      	cmp	r0, #0
  4039a0:	f000 8145 	beq.w	403c2e <_svfprintf_r+0xb52>
  4039a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039a6:	4a92      	ldr	r2, [pc, #584]	; (403bf0 <_svfprintf_r+0xb14>)
  4039a8:	6022      	str	r2, [r4, #0]
  4039aa:	3301      	adds	r3, #1
  4039ac:	f10b 0b01 	add.w	fp, fp, #1
  4039b0:	2201      	movs	r2, #1
  4039b2:	2b07      	cmp	r3, #7
  4039b4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4039b8:	9324      	str	r3, [sp, #144]	; 0x90
  4039ba:	6062      	str	r2, [r4, #4]
  4039bc:	f300 8334 	bgt.w	404028 <_svfprintf_r+0xf4c>
  4039c0:	3408      	adds	r4, #8
  4039c2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4039c4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4039c6:	4293      	cmp	r3, r2
  4039c8:	db03      	blt.n	4039d2 <_svfprintf_r+0x8f6>
  4039ca:	9b07      	ldr	r3, [sp, #28]
  4039cc:	07da      	lsls	r2, r3, #31
  4039ce:	f57f ad7f 	bpl.w	4034d0 <_svfprintf_r+0x3f4>
  4039d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039d4:	9918      	ldr	r1, [sp, #96]	; 0x60
  4039d6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4039d8:	6022      	str	r2, [r4, #0]
  4039da:	3301      	adds	r3, #1
  4039dc:	448b      	add	fp, r1
  4039de:	2b07      	cmp	r3, #7
  4039e0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4039e4:	6061      	str	r1, [r4, #4]
  4039e6:	9324      	str	r3, [sp, #144]	; 0x90
  4039e8:	f300 8390 	bgt.w	40410c <_svfprintf_r+0x1030>
  4039ec:	3408      	adds	r4, #8
  4039ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4039f0:	1e5d      	subs	r5, r3, #1
  4039f2:	2d00      	cmp	r5, #0
  4039f4:	f77f ad6c 	ble.w	4034d0 <_svfprintf_r+0x3f4>
  4039f8:	2d10      	cmp	r5, #16
  4039fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039fc:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 403bf8 <_svfprintf_r+0xb1c>
  403a00:	f340 81ba 	ble.w	403d78 <_svfprintf_r+0xc9c>
  403a04:	f04f 0810 	mov.w	r8, #16
  403a08:	465a      	mov	r2, fp
  403a0a:	f8dd a020 	ldr.w	sl, [sp, #32]
  403a0e:	e004      	b.n	403a1a <_svfprintf_r+0x93e>
  403a10:	3408      	adds	r4, #8
  403a12:	3d10      	subs	r5, #16
  403a14:	2d10      	cmp	r5, #16
  403a16:	f340 81ae 	ble.w	403d76 <_svfprintf_r+0xc9a>
  403a1a:	3301      	adds	r3, #1
  403a1c:	3210      	adds	r2, #16
  403a1e:	2b07      	cmp	r3, #7
  403a20:	9225      	str	r2, [sp, #148]	; 0x94
  403a22:	9324      	str	r3, [sp, #144]	; 0x90
  403a24:	f8c4 9000 	str.w	r9, [r4]
  403a28:	f8c4 8004 	str.w	r8, [r4, #4]
  403a2c:	ddf0      	ble.n	403a10 <_svfprintf_r+0x934>
  403a2e:	4650      	mov	r0, sl
  403a30:	4631      	mov	r1, r6
  403a32:	aa23      	add	r2, sp, #140	; 0x8c
  403a34:	f003 f9be 	bl	406db4 <__ssprint_r>
  403a38:	2800      	cmp	r0, #0
  403a3a:	f47f ac15 	bne.w	403268 <_svfprintf_r+0x18c>
  403a3e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403a40:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a42:	463c      	mov	r4, r7
  403a44:	e7e5      	b.n	403a12 <_svfprintf_r+0x936>
  403a46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403a48:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403a4a:	ebc2 0a03 	rsb	sl, r2, r3
  403a4e:	f1ba 0f00 	cmp.w	sl, #0
  403a52:	f77f ace7 	ble.w	403424 <_svfprintf_r+0x348>
  403a56:	f1ba 0f10 	cmp.w	sl, #16
  403a5a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403a5c:	f8df 9198 	ldr.w	r9, [pc, #408]	; 403bf8 <_svfprintf_r+0xb1c>
  403a60:	dd2b      	ble.n	403aba <_svfprintf_r+0x9de>
  403a62:	4649      	mov	r1, r9
  403a64:	465b      	mov	r3, fp
  403a66:	46a9      	mov	r9, r5
  403a68:	f04f 0810 	mov.w	r8, #16
  403a6c:	f8dd b020 	ldr.w	fp, [sp, #32]
  403a70:	460d      	mov	r5, r1
  403a72:	e006      	b.n	403a82 <_svfprintf_r+0x9a6>
  403a74:	f1aa 0a10 	sub.w	sl, sl, #16
  403a78:	f1ba 0f10 	cmp.w	sl, #16
  403a7c:	f104 0408 	add.w	r4, r4, #8
  403a80:	dd17      	ble.n	403ab2 <_svfprintf_r+0x9d6>
  403a82:	3201      	adds	r2, #1
  403a84:	3310      	adds	r3, #16
  403a86:	2a07      	cmp	r2, #7
  403a88:	9325      	str	r3, [sp, #148]	; 0x94
  403a8a:	9224      	str	r2, [sp, #144]	; 0x90
  403a8c:	e884 0120 	stmia.w	r4, {r5, r8}
  403a90:	ddf0      	ble.n	403a74 <_svfprintf_r+0x998>
  403a92:	4658      	mov	r0, fp
  403a94:	4631      	mov	r1, r6
  403a96:	aa23      	add	r2, sp, #140	; 0x8c
  403a98:	f003 f98c 	bl	406db4 <__ssprint_r>
  403a9c:	2800      	cmp	r0, #0
  403a9e:	f47f abe3 	bne.w	403268 <_svfprintf_r+0x18c>
  403aa2:	f1aa 0a10 	sub.w	sl, sl, #16
  403aa6:	f1ba 0f10 	cmp.w	sl, #16
  403aaa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403aac:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403aae:	463c      	mov	r4, r7
  403ab0:	dce7      	bgt.n	403a82 <_svfprintf_r+0x9a6>
  403ab2:	469b      	mov	fp, r3
  403ab4:	462b      	mov	r3, r5
  403ab6:	464d      	mov	r5, r9
  403ab8:	4699      	mov	r9, r3
  403aba:	3201      	adds	r2, #1
  403abc:	44d3      	add	fp, sl
  403abe:	2a07      	cmp	r2, #7
  403ac0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403ac4:	9224      	str	r2, [sp, #144]	; 0x90
  403ac6:	e884 0600 	stmia.w	r4, {r9, sl}
  403aca:	f300 8252 	bgt.w	403f72 <_svfprintf_r+0xe96>
  403ace:	3408      	adds	r4, #8
  403ad0:	e4a8      	b.n	403424 <_svfprintf_r+0x348>
  403ad2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403ad4:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403ad6:	2b01      	cmp	r3, #1
  403ad8:	f340 8220 	ble.w	403f1c <_svfprintf_r+0xe40>
  403adc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403ade:	6023      	str	r3, [r4, #0]
  403ae0:	3501      	adds	r5, #1
  403ae2:	f10b 0301 	add.w	r3, fp, #1
  403ae6:	2201      	movs	r2, #1
  403ae8:	2d07      	cmp	r5, #7
  403aea:	9325      	str	r3, [sp, #148]	; 0x94
  403aec:	9524      	str	r5, [sp, #144]	; 0x90
  403aee:	6062      	str	r2, [r4, #4]
  403af0:	f300 8226 	bgt.w	403f40 <_svfprintf_r+0xe64>
  403af4:	3408      	adds	r4, #8
  403af6:	9918      	ldr	r1, [sp, #96]	; 0x60
  403af8:	6061      	str	r1, [r4, #4]
  403afa:	3501      	adds	r5, #1
  403afc:	eb03 0b01 	add.w	fp, r3, r1
  403b00:	2d07      	cmp	r5, #7
  403b02:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403b04:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403b08:	9524      	str	r5, [sp, #144]	; 0x90
  403b0a:	6023      	str	r3, [r4, #0]
  403b0c:	f300 8224 	bgt.w	403f58 <_svfprintf_r+0xe7c>
  403b10:	3408      	adds	r4, #8
  403b12:	2300      	movs	r3, #0
  403b14:	9814      	ldr	r0, [sp, #80]	; 0x50
  403b16:	9915      	ldr	r1, [sp, #84]	; 0x54
  403b18:	2200      	movs	r2, #0
  403b1a:	f003 feff 	bl	40791c <__aeabi_dcmpeq>
  403b1e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403b20:	2800      	cmp	r0, #0
  403b22:	f040 80de 	bne.w	403ce2 <_svfprintf_r+0xc06>
  403b26:	9a10      	ldr	r2, [sp, #64]	; 0x40
  403b28:	3b01      	subs	r3, #1
  403b2a:	3501      	adds	r5, #1
  403b2c:	3201      	adds	r2, #1
  403b2e:	449b      	add	fp, r3
  403b30:	2d07      	cmp	r5, #7
  403b32:	9524      	str	r5, [sp, #144]	; 0x90
  403b34:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403b38:	6022      	str	r2, [r4, #0]
  403b3a:	6063      	str	r3, [r4, #4]
  403b3c:	f300 810e 	bgt.w	403d5c <_svfprintf_r+0xc80>
  403b40:	3408      	adds	r4, #8
  403b42:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403b44:	6062      	str	r2, [r4, #4]
  403b46:	3501      	adds	r5, #1
  403b48:	4493      	add	fp, r2
  403b4a:	ab1f      	add	r3, sp, #124	; 0x7c
  403b4c:	2d07      	cmp	r5, #7
  403b4e:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403b52:	9524      	str	r5, [sp, #144]	; 0x90
  403b54:	6023      	str	r3, [r4, #0]
  403b56:	f77f acba 	ble.w	4034ce <_svfprintf_r+0x3f2>
  403b5a:	9808      	ldr	r0, [sp, #32]
  403b5c:	4631      	mov	r1, r6
  403b5e:	aa23      	add	r2, sp, #140	; 0x8c
  403b60:	f003 f928 	bl	406db4 <__ssprint_r>
  403b64:	2800      	cmp	r0, #0
  403b66:	f47f ab7f 	bne.w	403268 <_svfprintf_r+0x18c>
  403b6a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403b6e:	463c      	mov	r4, r7
  403b70:	e4ae      	b.n	4034d0 <_svfprintf_r+0x3f4>
  403b72:	2b00      	cmp	r3, #0
  403b74:	d132      	bne.n	403bdc <_svfprintf_r+0xb00>
  403b76:	9b07      	ldr	r3, [sp, #28]
  403b78:	07d8      	lsls	r0, r3, #31
  403b7a:	d52f      	bpl.n	403bdc <_svfprintf_r+0xb00>
  403b7c:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  403b80:	2330      	movs	r3, #48	; 0x30
  403b82:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  403b86:	ebcb 0307 	rsb	r3, fp, r7
  403b8a:	930d      	str	r3, [sp, #52]	; 0x34
  403b8c:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  403b90:	f7ff bbbc 	b.w	40330c <_svfprintf_r+0x230>
  403b94:	9808      	ldr	r0, [sp, #32]
  403b96:	4631      	mov	r1, r6
  403b98:	aa23      	add	r2, sp, #140	; 0x8c
  403b9a:	f003 f90b 	bl	406db4 <__ssprint_r>
  403b9e:	2800      	cmp	r0, #0
  403ba0:	f47f ab62 	bne.w	403268 <_svfprintf_r+0x18c>
  403ba4:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403ba8:	463c      	mov	r4, r7
  403baa:	e47f      	b.n	4034ac <_svfprintf_r+0x3d0>
  403bac:	9808      	ldr	r0, [sp, #32]
  403bae:	4631      	mov	r1, r6
  403bb0:	aa23      	add	r2, sp, #140	; 0x8c
  403bb2:	f003 f8ff 	bl	406db4 <__ssprint_r>
  403bb6:	2800      	cmp	r0, #0
  403bb8:	f47f ab56 	bne.w	403268 <_svfprintf_r+0x18c>
  403bbc:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403bc0:	463c      	mov	r4, r7
  403bc2:	e41a      	b.n	4033fa <_svfprintf_r+0x31e>
  403bc4:	9808      	ldr	r0, [sp, #32]
  403bc6:	4631      	mov	r1, r6
  403bc8:	aa23      	add	r2, sp, #140	; 0x8c
  403bca:	f003 f8f3 	bl	406db4 <__ssprint_r>
  403bce:	2800      	cmp	r0, #0
  403bd0:	f47f ab4a 	bne.w	403268 <_svfprintf_r+0x18c>
  403bd4:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403bd8:	463c      	mov	r4, r7
  403bda:	e41f      	b.n	40341c <_svfprintf_r+0x340>
  403bdc:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  403be0:	9710      	str	r7, [sp, #64]	; 0x40
  403be2:	f7ff bb93 	b.w	40330c <_svfprintf_r+0x230>
  403be6:	bf00      	nop
  403be8:	0040874c 	.word	0x0040874c
  403bec:	0040876c 	.word	0x0040876c
  403bf0:	00408788 	.word	0x00408788
  403bf4:	00408748 	.word	0x00408748
  403bf8:	00408728 	.word	0x00408728
  403bfc:	9816      	ldr	r0, [sp, #88]	; 0x58
  403bfe:	46bb      	mov	fp, r7
  403c00:	ea4f 1318 	mov.w	r3, r8, lsr #4
  403c04:	f008 010f 	and.w	r1, r8, #15
  403c08:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  403c0c:	ea4f 1219 	mov.w	r2, r9, lsr #4
  403c10:	4698      	mov	r8, r3
  403c12:	4691      	mov	r9, r2
  403c14:	5c43      	ldrb	r3, [r0, r1]
  403c16:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  403c1a:	ea58 0309 	orrs.w	r3, r8, r9
  403c1e:	d1ef      	bne.n	403c00 <_svfprintf_r+0xb24>
  403c20:	465b      	mov	r3, fp
  403c22:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  403c26:	1afb      	subs	r3, r7, r3
  403c28:	930d      	str	r3, [sp, #52]	; 0x34
  403c2a:	f7ff bb6f 	b.w	40330c <_svfprintf_r+0x230>
  403c2e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  403c30:	2d00      	cmp	r5, #0
  403c32:	f340 8205 	ble.w	404040 <_svfprintf_r+0xf64>
  403c36:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403c38:	9912      	ldr	r1, [sp, #72]	; 0x48
  403c3a:	428a      	cmp	r2, r1
  403c3c:	4613      	mov	r3, r2
  403c3e:	bfa8      	it	ge
  403c40:	460b      	movge	r3, r1
  403c42:	461d      	mov	r5, r3
  403c44:	9910      	ldr	r1, [sp, #64]	; 0x40
  403c46:	2d00      	cmp	r5, #0
  403c48:	eb01 0a02 	add.w	sl, r1, r2
  403c4c:	dd0b      	ble.n	403c66 <_svfprintf_r+0xb8a>
  403c4e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403c50:	6021      	str	r1, [r4, #0]
  403c52:	3301      	adds	r3, #1
  403c54:	44ab      	add	fp, r5
  403c56:	2b07      	cmp	r3, #7
  403c58:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403c5c:	6065      	str	r5, [r4, #4]
  403c5e:	9324      	str	r3, [sp, #144]	; 0x90
  403c60:	f300 834d 	bgt.w	4042fe <_svfprintf_r+0x1222>
  403c64:	3408      	adds	r4, #8
  403c66:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c68:	2d00      	cmp	r5, #0
  403c6a:	bfa8      	it	ge
  403c6c:	1b5b      	subge	r3, r3, r5
  403c6e:	2b00      	cmp	r3, #0
  403c70:	461d      	mov	r5, r3
  403c72:	f340 80f5 	ble.w	403e60 <_svfprintf_r+0xd84>
  403c76:	2d10      	cmp	r5, #16
  403c78:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403c7a:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 404270 <_svfprintf_r+0x1194>
  403c7e:	f340 81c6 	ble.w	40400e <_svfprintf_r+0xf32>
  403c82:	465a      	mov	r2, fp
  403c84:	f04f 0810 	mov.w	r8, #16
  403c88:	f8dd b020 	ldr.w	fp, [sp, #32]
  403c8c:	e004      	b.n	403c98 <_svfprintf_r+0xbbc>
  403c8e:	3408      	adds	r4, #8
  403c90:	3d10      	subs	r5, #16
  403c92:	2d10      	cmp	r5, #16
  403c94:	f340 81ba 	ble.w	40400c <_svfprintf_r+0xf30>
  403c98:	3301      	adds	r3, #1
  403c9a:	3210      	adds	r2, #16
  403c9c:	2b07      	cmp	r3, #7
  403c9e:	9225      	str	r2, [sp, #148]	; 0x94
  403ca0:	9324      	str	r3, [sp, #144]	; 0x90
  403ca2:	f8c4 9000 	str.w	r9, [r4]
  403ca6:	f8c4 8004 	str.w	r8, [r4, #4]
  403caa:	ddf0      	ble.n	403c8e <_svfprintf_r+0xbb2>
  403cac:	4658      	mov	r0, fp
  403cae:	4631      	mov	r1, r6
  403cb0:	aa23      	add	r2, sp, #140	; 0x8c
  403cb2:	f003 f87f 	bl	406db4 <__ssprint_r>
  403cb6:	2800      	cmp	r0, #0
  403cb8:	f47f aad6 	bne.w	403268 <_svfprintf_r+0x18c>
  403cbc:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403cbe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403cc0:	463c      	mov	r4, r7
  403cc2:	e7e5      	b.n	403c90 <_svfprintf_r+0xbb4>
  403cc4:	9808      	ldr	r0, [sp, #32]
  403cc6:	4631      	mov	r1, r6
  403cc8:	aa23      	add	r2, sp, #140	; 0x8c
  403cca:	f003 f873 	bl	406db4 <__ssprint_r>
  403cce:	2800      	cmp	r0, #0
  403cd0:	f47f aaca 	bne.w	403268 <_svfprintf_r+0x18c>
  403cd4:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  403cd8:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403cdc:	463c      	mov	r4, r7
  403cde:	f7ff bb79 	b.w	4033d4 <_svfprintf_r+0x2f8>
  403ce2:	f103 38ff 	add.w	r8, r3, #4294967295
  403ce6:	f1b8 0f00 	cmp.w	r8, #0
  403cea:	f77f af2a 	ble.w	403b42 <_svfprintf_r+0xa66>
  403cee:	f1b8 0f10 	cmp.w	r8, #16
  403cf2:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 404270 <_svfprintf_r+0x1194>
  403cf6:	dd25      	ble.n	403d44 <_svfprintf_r+0xc68>
  403cf8:	465b      	mov	r3, fp
  403cfa:	f04f 0a10 	mov.w	sl, #16
  403cfe:	f8dd b020 	ldr.w	fp, [sp, #32]
  403d02:	e006      	b.n	403d12 <_svfprintf_r+0xc36>
  403d04:	f1a8 0810 	sub.w	r8, r8, #16
  403d08:	f1b8 0f10 	cmp.w	r8, #16
  403d0c:	f104 0408 	add.w	r4, r4, #8
  403d10:	dd17      	ble.n	403d42 <_svfprintf_r+0xc66>
  403d12:	3501      	adds	r5, #1
  403d14:	3310      	adds	r3, #16
  403d16:	2d07      	cmp	r5, #7
  403d18:	9325      	str	r3, [sp, #148]	; 0x94
  403d1a:	9524      	str	r5, [sp, #144]	; 0x90
  403d1c:	e884 0600 	stmia.w	r4, {r9, sl}
  403d20:	ddf0      	ble.n	403d04 <_svfprintf_r+0xc28>
  403d22:	4658      	mov	r0, fp
  403d24:	4631      	mov	r1, r6
  403d26:	aa23      	add	r2, sp, #140	; 0x8c
  403d28:	f003 f844 	bl	406db4 <__ssprint_r>
  403d2c:	2800      	cmp	r0, #0
  403d2e:	f47f aa9b 	bne.w	403268 <_svfprintf_r+0x18c>
  403d32:	f1a8 0810 	sub.w	r8, r8, #16
  403d36:	f1b8 0f10 	cmp.w	r8, #16
  403d3a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403d3c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403d3e:	463c      	mov	r4, r7
  403d40:	dce7      	bgt.n	403d12 <_svfprintf_r+0xc36>
  403d42:	469b      	mov	fp, r3
  403d44:	3501      	adds	r5, #1
  403d46:	44c3      	add	fp, r8
  403d48:	2d07      	cmp	r5, #7
  403d4a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403d4e:	9524      	str	r5, [sp, #144]	; 0x90
  403d50:	f8c4 9000 	str.w	r9, [r4]
  403d54:	f8c4 8004 	str.w	r8, [r4, #4]
  403d58:	f77f aef2 	ble.w	403b40 <_svfprintf_r+0xa64>
  403d5c:	9808      	ldr	r0, [sp, #32]
  403d5e:	4631      	mov	r1, r6
  403d60:	aa23      	add	r2, sp, #140	; 0x8c
  403d62:	f003 f827 	bl	406db4 <__ssprint_r>
  403d66:	2800      	cmp	r0, #0
  403d68:	f47f aa7e 	bne.w	403268 <_svfprintf_r+0x18c>
  403d6c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403d70:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403d72:	463c      	mov	r4, r7
  403d74:	e6e5      	b.n	403b42 <_svfprintf_r+0xa66>
  403d76:	4693      	mov	fp, r2
  403d78:	3301      	adds	r3, #1
  403d7a:	44ab      	add	fp, r5
  403d7c:	2b07      	cmp	r3, #7
  403d7e:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403d82:	9324      	str	r3, [sp, #144]	; 0x90
  403d84:	f8c4 9000 	str.w	r9, [r4]
  403d88:	6065      	str	r5, [r4, #4]
  403d8a:	f77f aba0 	ble.w	4034ce <_svfprintf_r+0x3f2>
  403d8e:	e6e4      	b.n	403b5a <_svfprintf_r+0xa7e>
  403d90:	2b30      	cmp	r3, #48	; 0x30
  403d92:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403d94:	f43f af47 	beq.w	403c26 <_svfprintf_r+0xb4a>
  403d98:	3b01      	subs	r3, #1
  403d9a:	461a      	mov	r2, r3
  403d9c:	9310      	str	r3, [sp, #64]	; 0x40
  403d9e:	1aba      	subs	r2, r7, r2
  403da0:	2330      	movs	r3, #48	; 0x30
  403da2:	920d      	str	r2, [sp, #52]	; 0x34
  403da4:	f801 3c01 	strb.w	r3, [r1, #-1]
  403da8:	f7ff bab0 	b.w	40330c <_svfprintf_r+0x230>
  403dac:	46bb      	mov	fp, r7
  403dae:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  403db2:	4640      	mov	r0, r8
  403db4:	4649      	mov	r1, r9
  403db6:	220a      	movs	r2, #10
  403db8:	2300      	movs	r3, #0
  403dba:	f003 fe09 	bl	4079d0 <__aeabi_uldivmod>
  403dbe:	3230      	adds	r2, #48	; 0x30
  403dc0:	4640      	mov	r0, r8
  403dc2:	4649      	mov	r1, r9
  403dc4:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  403dc8:	2300      	movs	r3, #0
  403dca:	220a      	movs	r2, #10
  403dcc:	f003 fe00 	bl	4079d0 <__aeabi_uldivmod>
  403dd0:	4680      	mov	r8, r0
  403dd2:	4689      	mov	r9, r1
  403dd4:	ea58 0309 	orrs.w	r3, r8, r9
  403dd8:	d1eb      	bne.n	403db2 <_svfprintf_r+0xcd6>
  403dda:	465b      	mov	r3, fp
  403ddc:	1afb      	subs	r3, r7, r3
  403dde:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403de2:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  403de6:	930d      	str	r3, [sp, #52]	; 0x34
  403de8:	f7ff ba90 	b.w	40330c <_svfprintf_r+0x230>
  403dec:	990e      	ldr	r1, [sp, #56]	; 0x38
  403dee:	680a      	ldr	r2, [r1, #0]
  403df0:	3104      	adds	r1, #4
  403df2:	910e      	str	r1, [sp, #56]	; 0x38
  403df4:	4690      	mov	r8, r2
  403df6:	f04f 0900 	mov.w	r9, #0
  403dfa:	f7ff ba54 	b.w	4032a6 <_svfprintf_r+0x1ca>
  403dfe:	990e      	ldr	r1, [sp, #56]	; 0x38
  403e00:	680a      	ldr	r2, [r1, #0]
  403e02:	3104      	adds	r1, #4
  403e04:	2301      	movs	r3, #1
  403e06:	910e      	str	r1, [sp, #56]	; 0x38
  403e08:	4690      	mov	r8, r2
  403e0a:	f04f 0900 	mov.w	r9, #0
  403e0e:	f7ff ba4a 	b.w	4032a6 <_svfprintf_r+0x1ca>
  403e12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403e14:	6813      	ldr	r3, [r2, #0]
  403e16:	4698      	mov	r8, r3
  403e18:	ea4f 79e3 	mov.w	r9, r3, asr #31
  403e1c:	4613      	mov	r3, r2
  403e1e:	3304      	adds	r3, #4
  403e20:	4642      	mov	r2, r8
  403e22:	930e      	str	r3, [sp, #56]	; 0x38
  403e24:	2a00      	cmp	r2, #0
  403e26:	464b      	mov	r3, r9
  403e28:	f173 0300 	sbcs.w	r3, r3, #0
  403e2c:	f6bf abf5 	bge.w	40361a <_svfprintf_r+0x53e>
  403e30:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  403e34:	f1d8 0800 	rsbs	r8, r8, #0
  403e38:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  403e3c:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  403e40:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  403e44:	2301      	movs	r3, #1
  403e46:	f7ff ba34 	b.w	4032b2 <_svfprintf_r+0x1d6>
  403e4a:	9808      	ldr	r0, [sp, #32]
  403e4c:	4631      	mov	r1, r6
  403e4e:	aa23      	add	r2, sp, #140	; 0x8c
  403e50:	f002 ffb0 	bl	406db4 <__ssprint_r>
  403e54:	2800      	cmp	r0, #0
  403e56:	f47f aa07 	bne.w	403268 <_svfprintf_r+0x18c>
  403e5a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403e5e:	463c      	mov	r4, r7
  403e60:	9a10      	ldr	r2, [sp, #64]	; 0x40
  403e62:	9912      	ldr	r1, [sp, #72]	; 0x48
  403e64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403e66:	440a      	add	r2, r1
  403e68:	4690      	mov	r8, r2
  403e6a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403e6c:	4293      	cmp	r3, r2
  403e6e:	db46      	blt.n	403efe <_svfprintf_r+0xe22>
  403e70:	9a07      	ldr	r2, [sp, #28]
  403e72:	07d0      	lsls	r0, r2, #31
  403e74:	d443      	bmi.n	403efe <_svfprintf_r+0xe22>
  403e76:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403e78:	ebc8 050a 	rsb	r5, r8, sl
  403e7c:	1ad3      	subs	r3, r2, r3
  403e7e:	429d      	cmp	r5, r3
  403e80:	bfa8      	it	ge
  403e82:	461d      	movge	r5, r3
  403e84:	2d00      	cmp	r5, #0
  403e86:	dd0c      	ble.n	403ea2 <_svfprintf_r+0xdc6>
  403e88:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403e8a:	f8c4 8000 	str.w	r8, [r4]
  403e8e:	3201      	adds	r2, #1
  403e90:	44ab      	add	fp, r5
  403e92:	2a07      	cmp	r2, #7
  403e94:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403e98:	6065      	str	r5, [r4, #4]
  403e9a:	9224      	str	r2, [sp, #144]	; 0x90
  403e9c:	f300 8267 	bgt.w	40436e <_svfprintf_r+0x1292>
  403ea0:	3408      	adds	r4, #8
  403ea2:	2d00      	cmp	r5, #0
  403ea4:	bfac      	ite	ge
  403ea6:	1b5d      	subge	r5, r3, r5
  403ea8:	461d      	movlt	r5, r3
  403eaa:	2d00      	cmp	r5, #0
  403eac:	f77f ab10 	ble.w	4034d0 <_svfprintf_r+0x3f4>
  403eb0:	2d10      	cmp	r5, #16
  403eb2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403eb4:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 404270 <_svfprintf_r+0x1194>
  403eb8:	f77f af5e 	ble.w	403d78 <_svfprintf_r+0xc9c>
  403ebc:	f04f 0810 	mov.w	r8, #16
  403ec0:	465a      	mov	r2, fp
  403ec2:	f8dd a020 	ldr.w	sl, [sp, #32]
  403ec6:	e004      	b.n	403ed2 <_svfprintf_r+0xdf6>
  403ec8:	3408      	adds	r4, #8
  403eca:	3d10      	subs	r5, #16
  403ecc:	2d10      	cmp	r5, #16
  403ece:	f77f af52 	ble.w	403d76 <_svfprintf_r+0xc9a>
  403ed2:	3301      	adds	r3, #1
  403ed4:	3210      	adds	r2, #16
  403ed6:	2b07      	cmp	r3, #7
  403ed8:	9225      	str	r2, [sp, #148]	; 0x94
  403eda:	9324      	str	r3, [sp, #144]	; 0x90
  403edc:	f8c4 9000 	str.w	r9, [r4]
  403ee0:	f8c4 8004 	str.w	r8, [r4, #4]
  403ee4:	ddf0      	ble.n	403ec8 <_svfprintf_r+0xdec>
  403ee6:	4650      	mov	r0, sl
  403ee8:	4631      	mov	r1, r6
  403eea:	aa23      	add	r2, sp, #140	; 0x8c
  403eec:	f002 ff62 	bl	406db4 <__ssprint_r>
  403ef0:	2800      	cmp	r0, #0
  403ef2:	f47f a9b9 	bne.w	403268 <_svfprintf_r+0x18c>
  403ef6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403ef8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403efa:	463c      	mov	r4, r7
  403efc:	e7e5      	b.n	403eca <_svfprintf_r+0xdee>
  403efe:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403f00:	9818      	ldr	r0, [sp, #96]	; 0x60
  403f02:	9917      	ldr	r1, [sp, #92]	; 0x5c
  403f04:	6021      	str	r1, [r4, #0]
  403f06:	3201      	adds	r2, #1
  403f08:	4483      	add	fp, r0
  403f0a:	2a07      	cmp	r2, #7
  403f0c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403f10:	6060      	str	r0, [r4, #4]
  403f12:	9224      	str	r2, [sp, #144]	; 0x90
  403f14:	f300 820a 	bgt.w	40432c <_svfprintf_r+0x1250>
  403f18:	3408      	adds	r4, #8
  403f1a:	e7ac      	b.n	403e76 <_svfprintf_r+0xd9a>
  403f1c:	9b07      	ldr	r3, [sp, #28]
  403f1e:	07d9      	lsls	r1, r3, #31
  403f20:	f53f addc 	bmi.w	403adc <_svfprintf_r+0xa00>
  403f24:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403f26:	6023      	str	r3, [r4, #0]
  403f28:	3501      	adds	r5, #1
  403f2a:	f10b 0b01 	add.w	fp, fp, #1
  403f2e:	2301      	movs	r3, #1
  403f30:	2d07      	cmp	r5, #7
  403f32:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403f36:	9524      	str	r5, [sp, #144]	; 0x90
  403f38:	6063      	str	r3, [r4, #4]
  403f3a:	f77f ae01 	ble.w	403b40 <_svfprintf_r+0xa64>
  403f3e:	e70d      	b.n	403d5c <_svfprintf_r+0xc80>
  403f40:	9808      	ldr	r0, [sp, #32]
  403f42:	4631      	mov	r1, r6
  403f44:	aa23      	add	r2, sp, #140	; 0x8c
  403f46:	f002 ff35 	bl	406db4 <__ssprint_r>
  403f4a:	2800      	cmp	r0, #0
  403f4c:	f47f a98c 	bne.w	403268 <_svfprintf_r+0x18c>
  403f50:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403f52:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403f54:	463c      	mov	r4, r7
  403f56:	e5ce      	b.n	403af6 <_svfprintf_r+0xa1a>
  403f58:	9808      	ldr	r0, [sp, #32]
  403f5a:	4631      	mov	r1, r6
  403f5c:	aa23      	add	r2, sp, #140	; 0x8c
  403f5e:	f002 ff29 	bl	406db4 <__ssprint_r>
  403f62:	2800      	cmp	r0, #0
  403f64:	f47f a980 	bne.w	403268 <_svfprintf_r+0x18c>
  403f68:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403f6c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403f6e:	463c      	mov	r4, r7
  403f70:	e5cf      	b.n	403b12 <_svfprintf_r+0xa36>
  403f72:	9808      	ldr	r0, [sp, #32]
  403f74:	4631      	mov	r1, r6
  403f76:	aa23      	add	r2, sp, #140	; 0x8c
  403f78:	f002 ff1c 	bl	406db4 <__ssprint_r>
  403f7c:	2800      	cmp	r0, #0
  403f7e:	f47f a973 	bne.w	403268 <_svfprintf_r+0x18c>
  403f82:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403f86:	463c      	mov	r4, r7
  403f88:	f7ff ba4c 	b.w	403424 <_svfprintf_r+0x348>
  403f8c:	f002 fe64 	bl	406c58 <__fpclassifyd>
  403f90:	2800      	cmp	r0, #0
  403f92:	f040 80c7 	bne.w	404124 <_svfprintf_r+0x1048>
  403f96:	4686      	mov	lr, r0
  403f98:	4ab2      	ldr	r2, [pc, #712]	; (404264 <_svfprintf_r+0x1188>)
  403f9a:	4bb3      	ldr	r3, [pc, #716]	; (404268 <_svfprintf_r+0x118c>)
  403f9c:	9011      	str	r0, [sp, #68]	; 0x44
  403f9e:	9807      	ldr	r0, [sp, #28]
  403fa0:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  403fa4:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  403fa8:	2103      	movs	r1, #3
  403faa:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  403fae:	2d47      	cmp	r5, #71	; 0x47
  403fb0:	bfd8      	it	le
  403fb2:	461a      	movle	r2, r3
  403fb4:	9109      	str	r1, [sp, #36]	; 0x24
  403fb6:	9007      	str	r0, [sp, #28]
  403fb8:	9210      	str	r2, [sp, #64]	; 0x40
  403fba:	910d      	str	r1, [sp, #52]	; 0x34
  403fbc:	f7ff b9ae 	b.w	40331c <_svfprintf_r+0x240>
  403fc0:	9b07      	ldr	r3, [sp, #28]
  403fc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403fc4:	f013 0f40 	tst.w	r3, #64	; 0x40
  403fc8:	4613      	mov	r3, r2
  403fca:	f43f ac2e 	beq.w	40382a <_svfprintf_r+0x74e>
  403fce:	3304      	adds	r3, #4
  403fd0:	f8b2 8000 	ldrh.w	r8, [r2]
  403fd4:	930e      	str	r3, [sp, #56]	; 0x38
  403fd6:	f04f 0900 	mov.w	r9, #0
  403fda:	f7ff bb37 	b.w	40364c <_svfprintf_r+0x570>
  403fde:	9b07      	ldr	r3, [sp, #28]
  403fe0:	06db      	lsls	r3, r3, #27
  403fe2:	d40b      	bmi.n	403ffc <_svfprintf_r+0xf20>
  403fe4:	9b07      	ldr	r3, [sp, #28]
  403fe6:	065d      	lsls	r5, r3, #25
  403fe8:	d508      	bpl.n	403ffc <_svfprintf_r+0xf20>
  403fea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403fec:	6813      	ldr	r3, [r2, #0]
  403fee:	3204      	adds	r2, #4
  403ff0:	920e      	str	r2, [sp, #56]	; 0x38
  403ff2:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  403ff6:	801a      	strh	r2, [r3, #0]
  403ff8:	f7ff b895 	b.w	403126 <_svfprintf_r+0x4a>
  403ffc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403ffe:	6813      	ldr	r3, [r2, #0]
  404000:	3204      	adds	r2, #4
  404002:	920e      	str	r2, [sp, #56]	; 0x38
  404004:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404006:	601a      	str	r2, [r3, #0]
  404008:	f7ff b88d 	b.w	403126 <_svfprintf_r+0x4a>
  40400c:	4693      	mov	fp, r2
  40400e:	3301      	adds	r3, #1
  404010:	44ab      	add	fp, r5
  404012:	2b07      	cmp	r3, #7
  404014:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404018:	9324      	str	r3, [sp, #144]	; 0x90
  40401a:	f8c4 9000 	str.w	r9, [r4]
  40401e:	6065      	str	r5, [r4, #4]
  404020:	f73f af13 	bgt.w	403e4a <_svfprintf_r+0xd6e>
  404024:	3408      	adds	r4, #8
  404026:	e71b      	b.n	403e60 <_svfprintf_r+0xd84>
  404028:	9808      	ldr	r0, [sp, #32]
  40402a:	4631      	mov	r1, r6
  40402c:	aa23      	add	r2, sp, #140	; 0x8c
  40402e:	f002 fec1 	bl	406db4 <__ssprint_r>
  404032:	2800      	cmp	r0, #0
  404034:	f47f a918 	bne.w	403268 <_svfprintf_r+0x18c>
  404038:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40403c:	463c      	mov	r4, r7
  40403e:	e4c0      	b.n	4039c2 <_svfprintf_r+0x8e6>
  404040:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404042:	4a8a      	ldr	r2, [pc, #552]	; (40426c <_svfprintf_r+0x1190>)
  404044:	6022      	str	r2, [r4, #0]
  404046:	3301      	adds	r3, #1
  404048:	f10b 0b01 	add.w	fp, fp, #1
  40404c:	2201      	movs	r2, #1
  40404e:	2b07      	cmp	r3, #7
  404050:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404054:	9324      	str	r3, [sp, #144]	; 0x90
  404056:	6062      	str	r2, [r4, #4]
  404058:	f300 80f4 	bgt.w	404244 <_svfprintf_r+0x1168>
  40405c:	3408      	adds	r4, #8
  40405e:	b92d      	cbnz	r5, 40406c <_svfprintf_r+0xf90>
  404060:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404062:	b91b      	cbnz	r3, 40406c <_svfprintf_r+0xf90>
  404064:	9b07      	ldr	r3, [sp, #28]
  404066:	07db      	lsls	r3, r3, #31
  404068:	f57f aa32 	bpl.w	4034d0 <_svfprintf_r+0x3f4>
  40406c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40406e:	9818      	ldr	r0, [sp, #96]	; 0x60
  404070:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  404072:	6022      	str	r2, [r4, #0]
  404074:	3301      	adds	r3, #1
  404076:	eb0b 0100 	add.w	r1, fp, r0
  40407a:	2b07      	cmp	r3, #7
  40407c:	9125      	str	r1, [sp, #148]	; 0x94
  40407e:	6060      	str	r0, [r4, #4]
  404080:	9324      	str	r3, [sp, #144]	; 0x90
  404082:	f300 81f3 	bgt.w	40446c <_svfprintf_r+0x1390>
  404086:	f104 0208 	add.w	r2, r4, #8
  40408a:	426d      	negs	r5, r5
  40408c:	2d00      	cmp	r5, #0
  40408e:	f340 80fc 	ble.w	40428a <_svfprintf_r+0x11ae>
  404092:	2d10      	cmp	r5, #16
  404094:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 404270 <_svfprintf_r+0x1194>
  404098:	f340 813d 	ble.w	404316 <_svfprintf_r+0x123a>
  40409c:	2410      	movs	r4, #16
  40409e:	f8dd 8020 	ldr.w	r8, [sp, #32]
  4040a2:	e004      	b.n	4040ae <_svfprintf_r+0xfd2>
  4040a4:	3208      	adds	r2, #8
  4040a6:	3d10      	subs	r5, #16
  4040a8:	2d10      	cmp	r5, #16
  4040aa:	f340 8134 	ble.w	404316 <_svfprintf_r+0x123a>
  4040ae:	3301      	adds	r3, #1
  4040b0:	3110      	adds	r1, #16
  4040b2:	2b07      	cmp	r3, #7
  4040b4:	9125      	str	r1, [sp, #148]	; 0x94
  4040b6:	9324      	str	r3, [sp, #144]	; 0x90
  4040b8:	f8c2 9000 	str.w	r9, [r2]
  4040bc:	6054      	str	r4, [r2, #4]
  4040be:	ddf1      	ble.n	4040a4 <_svfprintf_r+0xfc8>
  4040c0:	4640      	mov	r0, r8
  4040c2:	4631      	mov	r1, r6
  4040c4:	aa23      	add	r2, sp, #140	; 0x8c
  4040c6:	f002 fe75 	bl	406db4 <__ssprint_r>
  4040ca:	2800      	cmp	r0, #0
  4040cc:	f47f a8cc 	bne.w	403268 <_svfprintf_r+0x18c>
  4040d0:	9925      	ldr	r1, [sp, #148]	; 0x94
  4040d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4040d4:	463a      	mov	r2, r7
  4040d6:	e7e6      	b.n	4040a6 <_svfprintf_r+0xfca>
  4040d8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4040da:	46b1      	mov	r9, r6
  4040dc:	2b00      	cmp	r3, #0
  4040de:	f43f a8c4 	beq.w	40326a <_svfprintf_r+0x18e>
  4040e2:	9808      	ldr	r0, [sp, #32]
  4040e4:	4631      	mov	r1, r6
  4040e6:	aa23      	add	r2, sp, #140	; 0x8c
  4040e8:	f002 fe64 	bl	406db4 <__ssprint_r>
  4040ec:	f7ff b8bd 	b.w	40326a <_svfprintf_r+0x18e>
  4040f0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040f2:	910e      	str	r1, [sp, #56]	; 0x38
  4040f4:	4240      	negs	r0, r0
  4040f6:	900c      	str	r0, [sp, #48]	; 0x30
  4040f8:	4619      	mov	r1, r3
  4040fa:	f7ff ba3f 	b.w	40357c <_svfprintf_r+0x4a0>
  4040fe:	f041 0120 	orr.w	r1, r1, #32
  404102:	9107      	str	r1, [sp, #28]
  404104:	785d      	ldrb	r5, [r3, #1]
  404106:	1c59      	adds	r1, r3, #1
  404108:	f7ff b83b 	b.w	403182 <_svfprintf_r+0xa6>
  40410c:	9808      	ldr	r0, [sp, #32]
  40410e:	4631      	mov	r1, r6
  404110:	aa23      	add	r2, sp, #140	; 0x8c
  404112:	f002 fe4f 	bl	406db4 <__ssprint_r>
  404116:	2800      	cmp	r0, #0
  404118:	f47f a8a6 	bne.w	403268 <_svfprintf_r+0x18c>
  40411c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404120:	463c      	mov	r4, r7
  404122:	e464      	b.n	4039ee <_svfprintf_r+0x912>
  404124:	f025 0320 	bic.w	r3, r5, #32
  404128:	f1ba 3fff 	cmp.w	sl, #4294967295
  40412c:	930d      	str	r3, [sp, #52]	; 0x34
  40412e:	f000 8096 	beq.w	40425e <_svfprintf_r+0x1182>
  404132:	2b47      	cmp	r3, #71	; 0x47
  404134:	d105      	bne.n	404142 <_svfprintf_r+0x1066>
  404136:	f1ba 0f00 	cmp.w	sl, #0
  40413a:	bf14      	ite	ne
  40413c:	46d3      	movne	fp, sl
  40413e:	f04f 0b01 	moveq.w	fp, #1
  404142:	9b07      	ldr	r3, [sp, #28]
  404144:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  404148:	9311      	str	r3, [sp, #68]	; 0x44
  40414a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40414c:	f1b3 0a00 	subs.w	sl, r3, #0
  404150:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404152:	9309      	str	r3, [sp, #36]	; 0x24
  404154:	bfbb      	ittet	lt
  404156:	4653      	movlt	r3, sl
  404158:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  40415c:	2300      	movge	r3, #0
  40415e:	232d      	movlt	r3, #45	; 0x2d
  404160:	2d66      	cmp	r5, #102	; 0x66
  404162:	930f      	str	r3, [sp, #60]	; 0x3c
  404164:	f000 80ac 	beq.w	4042c0 <_svfprintf_r+0x11e4>
  404168:	2d46      	cmp	r5, #70	; 0x46
  40416a:	f000 80a9 	beq.w	4042c0 <_svfprintf_r+0x11e4>
  40416e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404170:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404172:	2b45      	cmp	r3, #69	; 0x45
  404174:	bf0c      	ite	eq
  404176:	f10b 0901 	addeq.w	r9, fp, #1
  40417a:	46d9      	movne	r9, fp
  40417c:	2002      	movs	r0, #2
  40417e:	a91d      	add	r1, sp, #116	; 0x74
  404180:	e88d 0201 	stmia.w	sp, {r0, r9}
  404184:	9102      	str	r1, [sp, #8]
  404186:	a81e      	add	r0, sp, #120	; 0x78
  404188:	a921      	add	r1, sp, #132	; 0x84
  40418a:	9003      	str	r0, [sp, #12]
  40418c:	4653      	mov	r3, sl
  40418e:	9104      	str	r1, [sp, #16]
  404190:	9808      	ldr	r0, [sp, #32]
  404192:	f000 fa95 	bl	4046c0 <_dtoa_r>
  404196:	2d67      	cmp	r5, #103	; 0x67
  404198:	9010      	str	r0, [sp, #64]	; 0x40
  40419a:	d002      	beq.n	4041a2 <_svfprintf_r+0x10c6>
  40419c:	2d47      	cmp	r5, #71	; 0x47
  40419e:	f040 809f 	bne.w	4042e0 <_svfprintf_r+0x1204>
  4041a2:	9b07      	ldr	r3, [sp, #28]
  4041a4:	07db      	lsls	r3, r3, #31
  4041a6:	f140 8189 	bpl.w	4044bc <_svfprintf_r+0x13e0>
  4041aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4041ac:	eb03 0809 	add.w	r8, r3, r9
  4041b0:	9809      	ldr	r0, [sp, #36]	; 0x24
  4041b2:	4651      	mov	r1, sl
  4041b4:	2200      	movs	r2, #0
  4041b6:	2300      	movs	r3, #0
  4041b8:	f003 fbb0 	bl	40791c <__aeabi_dcmpeq>
  4041bc:	2800      	cmp	r0, #0
  4041be:	f040 80fd 	bne.w	4043bc <_svfprintf_r+0x12e0>
  4041c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4041c4:	4598      	cmp	r8, r3
  4041c6:	d906      	bls.n	4041d6 <_svfprintf_r+0x10fa>
  4041c8:	2130      	movs	r1, #48	; 0x30
  4041ca:	1c5a      	adds	r2, r3, #1
  4041cc:	9221      	str	r2, [sp, #132]	; 0x84
  4041ce:	7019      	strb	r1, [r3, #0]
  4041d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4041d2:	4598      	cmp	r8, r3
  4041d4:	d8f9      	bhi.n	4041ca <_svfprintf_r+0x10ee>
  4041d6:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4041d8:	1a9b      	subs	r3, r3, r2
  4041da:	9313      	str	r3, [sp, #76]	; 0x4c
  4041dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4041de:	2b47      	cmp	r3, #71	; 0x47
  4041e0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4041e2:	f000 80de 	beq.w	4043a2 <_svfprintf_r+0x12c6>
  4041e6:	2d65      	cmp	r5, #101	; 0x65
  4041e8:	f340 80f8 	ble.w	4043dc <_svfprintf_r+0x1300>
  4041ec:	2d66      	cmp	r5, #102	; 0x66
  4041ee:	9312      	str	r3, [sp, #72]	; 0x48
  4041f0:	f000 8157 	beq.w	4044a2 <_svfprintf_r+0x13c6>
  4041f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4041f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4041f8:	4293      	cmp	r3, r2
  4041fa:	f300 8144 	bgt.w	404486 <_svfprintf_r+0x13aa>
  4041fe:	9b07      	ldr	r3, [sp, #28]
  404200:	07d9      	lsls	r1, r3, #31
  404202:	f100 8173 	bmi.w	4044ec <_svfprintf_r+0x1410>
  404206:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40420a:	920d      	str	r2, [sp, #52]	; 0x34
  40420c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40420e:	2a00      	cmp	r2, #0
  404210:	f040 80bc 	bne.w	40438c <_svfprintf_r+0x12b0>
  404214:	9309      	str	r3, [sp, #36]	; 0x24
  404216:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404218:	9307      	str	r3, [sp, #28]
  40421a:	9211      	str	r2, [sp, #68]	; 0x44
  40421c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404220:	f7ff b87c 	b.w	40331c <_svfprintf_r+0x240>
  404224:	9808      	ldr	r0, [sp, #32]
  404226:	2140      	movs	r1, #64	; 0x40
  404228:	f001 fc4e 	bl	405ac8 <_malloc_r>
  40422c:	f8c9 0000 	str.w	r0, [r9]
  404230:	f8c9 0010 	str.w	r0, [r9, #16]
  404234:	2800      	cmp	r0, #0
  404236:	f000 818c 	beq.w	404552 <_svfprintf_r+0x1476>
  40423a:	2340      	movs	r3, #64	; 0x40
  40423c:	f8c9 3014 	str.w	r3, [r9, #20]
  404240:	f7fe bf64 	b.w	40310c <_svfprintf_r+0x30>
  404244:	9808      	ldr	r0, [sp, #32]
  404246:	4631      	mov	r1, r6
  404248:	aa23      	add	r2, sp, #140	; 0x8c
  40424a:	f002 fdb3 	bl	406db4 <__ssprint_r>
  40424e:	2800      	cmp	r0, #0
  404250:	f47f a80a 	bne.w	403268 <_svfprintf_r+0x18c>
  404254:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404256:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40425a:	463c      	mov	r4, r7
  40425c:	e6ff      	b.n	40405e <_svfprintf_r+0xf82>
  40425e:	f04f 0b06 	mov.w	fp, #6
  404262:	e76e      	b.n	404142 <_svfprintf_r+0x1066>
  404264:	00408754 	.word	0x00408754
  404268:	00408750 	.word	0x00408750
  40426c:	00408788 	.word	0x00408788
  404270:	00408728 	.word	0x00408728
  404274:	9808      	ldr	r0, [sp, #32]
  404276:	4631      	mov	r1, r6
  404278:	aa23      	add	r2, sp, #140	; 0x8c
  40427a:	f002 fd9b 	bl	406db4 <__ssprint_r>
  40427e:	2800      	cmp	r0, #0
  404280:	f47e aff2 	bne.w	403268 <_svfprintf_r+0x18c>
  404284:	9925      	ldr	r1, [sp, #148]	; 0x94
  404286:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404288:	463a      	mov	r2, r7
  40428a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  40428c:	6054      	str	r4, [r2, #4]
  40428e:	3301      	adds	r3, #1
  404290:	eb01 0b04 	add.w	fp, r1, r4
  404294:	2b07      	cmp	r3, #7
  404296:	9910      	ldr	r1, [sp, #64]	; 0x40
  404298:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40429c:	9324      	str	r3, [sp, #144]	; 0x90
  40429e:	6011      	str	r1, [r2, #0]
  4042a0:	f73f ac5b 	bgt.w	403b5a <_svfprintf_r+0xa7e>
  4042a4:	f102 0408 	add.w	r4, r2, #8
  4042a8:	f7ff b912 	b.w	4034d0 <_svfprintf_r+0x3f4>
  4042ac:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  4042b0:	f002 fd52 	bl	406d58 <strlen>
  4042b4:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  4042b8:	900d      	str	r0, [sp, #52]	; 0x34
  4042ba:	4603      	mov	r3, r0
  4042bc:	f7ff ba1b 	b.w	4036f6 <_svfprintf_r+0x61a>
  4042c0:	2003      	movs	r0, #3
  4042c2:	a91d      	add	r1, sp, #116	; 0x74
  4042c4:	e88d 0801 	stmia.w	sp, {r0, fp}
  4042c8:	9102      	str	r1, [sp, #8]
  4042ca:	a81e      	add	r0, sp, #120	; 0x78
  4042cc:	a921      	add	r1, sp, #132	; 0x84
  4042ce:	9003      	str	r0, [sp, #12]
  4042d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4042d2:	9104      	str	r1, [sp, #16]
  4042d4:	4653      	mov	r3, sl
  4042d6:	9808      	ldr	r0, [sp, #32]
  4042d8:	f000 f9f2 	bl	4046c0 <_dtoa_r>
  4042dc:	46d9      	mov	r9, fp
  4042de:	9010      	str	r0, [sp, #64]	; 0x40
  4042e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4042e2:	eb03 0809 	add.w	r8, r3, r9
  4042e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4042e8:	2b46      	cmp	r3, #70	; 0x46
  4042ea:	f47f af61 	bne.w	4041b0 <_svfprintf_r+0x10d4>
  4042ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4042f0:	781b      	ldrb	r3, [r3, #0]
  4042f2:	2b30      	cmp	r3, #48	; 0x30
  4042f4:	f000 80e4 	beq.w	4044c0 <_svfprintf_r+0x13e4>
  4042f8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4042fa:	4498      	add	r8, r3
  4042fc:	e758      	b.n	4041b0 <_svfprintf_r+0x10d4>
  4042fe:	9808      	ldr	r0, [sp, #32]
  404300:	4631      	mov	r1, r6
  404302:	aa23      	add	r2, sp, #140	; 0x8c
  404304:	f002 fd56 	bl	406db4 <__ssprint_r>
  404308:	2800      	cmp	r0, #0
  40430a:	f47e afad 	bne.w	403268 <_svfprintf_r+0x18c>
  40430e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404312:	463c      	mov	r4, r7
  404314:	e4a7      	b.n	403c66 <_svfprintf_r+0xb8a>
  404316:	3301      	adds	r3, #1
  404318:	4429      	add	r1, r5
  40431a:	2b07      	cmp	r3, #7
  40431c:	9125      	str	r1, [sp, #148]	; 0x94
  40431e:	9324      	str	r3, [sp, #144]	; 0x90
  404320:	f8c2 9000 	str.w	r9, [r2]
  404324:	6055      	str	r5, [r2, #4]
  404326:	dca5      	bgt.n	404274 <_svfprintf_r+0x1198>
  404328:	3208      	adds	r2, #8
  40432a:	e7ae      	b.n	40428a <_svfprintf_r+0x11ae>
  40432c:	9808      	ldr	r0, [sp, #32]
  40432e:	4631      	mov	r1, r6
  404330:	aa23      	add	r2, sp, #140	; 0x8c
  404332:	f002 fd3f 	bl	406db4 <__ssprint_r>
  404336:	2800      	cmp	r0, #0
  404338:	f47e af96 	bne.w	403268 <_svfprintf_r+0x18c>
  40433c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40433e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404342:	463c      	mov	r4, r7
  404344:	e597      	b.n	403e76 <_svfprintf_r+0xd9a>
  404346:	4653      	mov	r3, sl
  404348:	2b06      	cmp	r3, #6
  40434a:	bf28      	it	cs
  40434c:	2306      	movcs	r3, #6
  40434e:	930d      	str	r3, [sp, #52]	; 0x34
  404350:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404354:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404358:	9309      	str	r3, [sp, #36]	; 0x24
  40435a:	4b83      	ldr	r3, [pc, #524]	; (404568 <_svfprintf_r+0x148c>)
  40435c:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  404360:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  404364:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  404368:	9310      	str	r3, [sp, #64]	; 0x40
  40436a:	f7fe bfd7 	b.w	40331c <_svfprintf_r+0x240>
  40436e:	9808      	ldr	r0, [sp, #32]
  404370:	4631      	mov	r1, r6
  404372:	aa23      	add	r2, sp, #140	; 0x8c
  404374:	f002 fd1e 	bl	406db4 <__ssprint_r>
  404378:	2800      	cmp	r0, #0
  40437a:	f47e af75 	bne.w	403268 <_svfprintf_r+0x18c>
  40437e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404380:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404382:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404386:	1ad3      	subs	r3, r2, r3
  404388:	463c      	mov	r4, r7
  40438a:	e58a      	b.n	403ea2 <_svfprintf_r+0xdc6>
  40438c:	9309      	str	r3, [sp, #36]	; 0x24
  40438e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404390:	9307      	str	r3, [sp, #28]
  404392:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  404396:	2300      	movs	r3, #0
  404398:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  40439c:	9311      	str	r3, [sp, #68]	; 0x44
  40439e:	f7fe bfc0 	b.w	403322 <_svfprintf_r+0x246>
  4043a2:	1cda      	adds	r2, r3, #3
  4043a4:	db19      	blt.n	4043da <_svfprintf_r+0x12fe>
  4043a6:	459b      	cmp	fp, r3
  4043a8:	db17      	blt.n	4043da <_svfprintf_r+0x12fe>
  4043aa:	9312      	str	r3, [sp, #72]	; 0x48
  4043ac:	2567      	movs	r5, #103	; 0x67
  4043ae:	e721      	b.n	4041f4 <_svfprintf_r+0x1118>
  4043b0:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  4043b4:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  4043b8:	f7ff ba98 	b.w	4038ec <_svfprintf_r+0x810>
  4043bc:	4643      	mov	r3, r8
  4043be:	e70a      	b.n	4041d6 <_svfprintf_r+0x10fa>
  4043c0:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  4043c4:	9011      	str	r0, [sp, #68]	; 0x44
  4043c6:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  4043ca:	9012      	str	r0, [sp, #72]	; 0x48
  4043cc:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4043d0:	9309      	str	r3, [sp, #36]	; 0x24
  4043d2:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  4043d6:	f7fe bfa1 	b.w	40331c <_svfprintf_r+0x240>
  4043da:	3d02      	subs	r5, #2
  4043dc:	3b01      	subs	r3, #1
  4043de:	2b00      	cmp	r3, #0
  4043e0:	931d      	str	r3, [sp, #116]	; 0x74
  4043e2:	bfba      	itte	lt
  4043e4:	425b      	neglt	r3, r3
  4043e6:	222d      	movlt	r2, #45	; 0x2d
  4043e8:	222b      	movge	r2, #43	; 0x2b
  4043ea:	2b09      	cmp	r3, #9
  4043ec:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  4043f0:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  4043f4:	dd72      	ble.n	4044dc <_svfprintf_r+0x1400>
  4043f6:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  4043fa:	4670      	mov	r0, lr
  4043fc:	4a5b      	ldr	r2, [pc, #364]	; (40456c <_svfprintf_r+0x1490>)
  4043fe:	fb82 2103 	smull	r2, r1, r2, r3
  404402:	17da      	asrs	r2, r3, #31
  404404:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  404408:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  40440c:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  404410:	f103 0130 	add.w	r1, r3, #48	; 0x30
  404414:	2a09      	cmp	r2, #9
  404416:	4613      	mov	r3, r2
  404418:	f800 1d01 	strb.w	r1, [r0, #-1]!
  40441c:	dcee      	bgt.n	4043fc <_svfprintf_r+0x1320>
  40441e:	4602      	mov	r2, r0
  404420:	3330      	adds	r3, #48	; 0x30
  404422:	b2d9      	uxtb	r1, r3
  404424:	f802 1d01 	strb.w	r1, [r2, #-1]!
  404428:	4596      	cmp	lr, r2
  40442a:	f240 8099 	bls.w	404560 <_svfprintf_r+0x1484>
  40442e:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  404432:	4603      	mov	r3, r0
  404434:	e001      	b.n	40443a <_svfprintf_r+0x135e>
  404436:	f813 1b01 	ldrb.w	r1, [r3], #1
  40443a:	f802 1b01 	strb.w	r1, [r2], #1
  40443e:	4573      	cmp	r3, lr
  404440:	d1f9      	bne.n	404436 <_svfprintf_r+0x135a>
  404442:	ab23      	add	r3, sp, #140	; 0x8c
  404444:	1a1b      	subs	r3, r3, r0
  404446:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40444a:	4413      	add	r3, r2
  40444c:	aa1f      	add	r2, sp, #124	; 0x7c
  40444e:	1a9b      	subs	r3, r3, r2
  404450:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404452:	9319      	str	r3, [sp, #100]	; 0x64
  404454:	2a01      	cmp	r2, #1
  404456:	4413      	add	r3, r2
  404458:	930d      	str	r3, [sp, #52]	; 0x34
  40445a:	dd6b      	ble.n	404534 <_svfprintf_r+0x1458>
  40445c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40445e:	2200      	movs	r2, #0
  404460:	3301      	adds	r3, #1
  404462:	930d      	str	r3, [sp, #52]	; 0x34
  404464:	9212      	str	r2, [sp, #72]	; 0x48
  404466:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40446a:	e6cf      	b.n	40420c <_svfprintf_r+0x1130>
  40446c:	9808      	ldr	r0, [sp, #32]
  40446e:	4631      	mov	r1, r6
  404470:	aa23      	add	r2, sp, #140	; 0x8c
  404472:	f002 fc9f 	bl	406db4 <__ssprint_r>
  404476:	2800      	cmp	r0, #0
  404478:	f47e aef6 	bne.w	403268 <_svfprintf_r+0x18c>
  40447c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40447e:	9925      	ldr	r1, [sp, #148]	; 0x94
  404480:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404482:	463a      	mov	r2, r7
  404484:	e601      	b.n	40408a <_svfprintf_r+0xfae>
  404486:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404488:	2b00      	cmp	r3, #0
  40448a:	bfd8      	it	le
  40448c:	f1c3 0802 	rsble	r8, r3, #2
  404490:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404492:	bfc8      	it	gt
  404494:	f04f 0801 	movgt.w	r8, #1
  404498:	4443      	add	r3, r8
  40449a:	930d      	str	r3, [sp, #52]	; 0x34
  40449c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4044a0:	e6b4      	b.n	40420c <_svfprintf_r+0x1130>
  4044a2:	2b00      	cmp	r3, #0
  4044a4:	dd30      	ble.n	404508 <_svfprintf_r+0x142c>
  4044a6:	f1bb 0f00 	cmp.w	fp, #0
  4044aa:	d125      	bne.n	4044f8 <_svfprintf_r+0x141c>
  4044ac:	9b07      	ldr	r3, [sp, #28]
  4044ae:	07db      	lsls	r3, r3, #31
  4044b0:	d422      	bmi.n	4044f8 <_svfprintf_r+0x141c>
  4044b2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4044b4:	920d      	str	r2, [sp, #52]	; 0x34
  4044b6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4044ba:	e6a7      	b.n	40420c <_svfprintf_r+0x1130>
  4044bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4044be:	e68a      	b.n	4041d6 <_svfprintf_r+0x10fa>
  4044c0:	9809      	ldr	r0, [sp, #36]	; 0x24
  4044c2:	4651      	mov	r1, sl
  4044c4:	2200      	movs	r2, #0
  4044c6:	2300      	movs	r3, #0
  4044c8:	f003 fa28 	bl	40791c <__aeabi_dcmpeq>
  4044cc:	2800      	cmp	r0, #0
  4044ce:	f47f af13 	bne.w	4042f8 <_svfprintf_r+0x121c>
  4044d2:	f1c9 0301 	rsb	r3, r9, #1
  4044d6:	931d      	str	r3, [sp, #116]	; 0x74
  4044d8:	4498      	add	r8, r3
  4044da:	e669      	b.n	4041b0 <_svfprintf_r+0x10d4>
  4044dc:	3330      	adds	r3, #48	; 0x30
  4044de:	2230      	movs	r2, #48	; 0x30
  4044e0:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  4044e4:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  4044e8:	ab20      	add	r3, sp, #128	; 0x80
  4044ea:	e7af      	b.n	40444c <_svfprintf_r+0x1370>
  4044ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4044ee:	3301      	adds	r3, #1
  4044f0:	930d      	str	r3, [sp, #52]	; 0x34
  4044f2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4044f6:	e689      	b.n	40420c <_svfprintf_r+0x1130>
  4044f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4044fa:	f10b 0801 	add.w	r8, fp, #1
  4044fe:	4443      	add	r3, r8
  404500:	930d      	str	r3, [sp, #52]	; 0x34
  404502:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404506:	e681      	b.n	40420c <_svfprintf_r+0x1130>
  404508:	f1bb 0f00 	cmp.w	fp, #0
  40450c:	d11b      	bne.n	404546 <_svfprintf_r+0x146a>
  40450e:	9b07      	ldr	r3, [sp, #28]
  404510:	07d8      	lsls	r0, r3, #31
  404512:	d418      	bmi.n	404546 <_svfprintf_r+0x146a>
  404514:	2301      	movs	r3, #1
  404516:	930d      	str	r3, [sp, #52]	; 0x34
  404518:	e678      	b.n	40420c <_svfprintf_r+0x1130>
  40451a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40451c:	f8d5 a000 	ldr.w	sl, [r5]
  404520:	4628      	mov	r0, r5
  404522:	3004      	adds	r0, #4
  404524:	f1ba 0f00 	cmp.w	sl, #0
  404528:	785d      	ldrb	r5, [r3, #1]
  40452a:	900e      	str	r0, [sp, #56]	; 0x38
  40452c:	f6be ae29 	bge.w	403182 <_svfprintf_r+0xa6>
  404530:	f7fe be25 	b.w	40317e <_svfprintf_r+0xa2>
  404534:	9b07      	ldr	r3, [sp, #28]
  404536:	f013 0301 	ands.w	r3, r3, #1
  40453a:	d18f      	bne.n	40445c <_svfprintf_r+0x1380>
  40453c:	9312      	str	r3, [sp, #72]	; 0x48
  40453e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404540:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404544:	e662      	b.n	40420c <_svfprintf_r+0x1130>
  404546:	f10b 0302 	add.w	r3, fp, #2
  40454a:	930d      	str	r3, [sp, #52]	; 0x34
  40454c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404550:	e65c      	b.n	40420c <_svfprintf_r+0x1130>
  404552:	9a08      	ldr	r2, [sp, #32]
  404554:	230c      	movs	r3, #12
  404556:	6013      	str	r3, [r2, #0]
  404558:	f04f 30ff 	mov.w	r0, #4294967295
  40455c:	f7fe be8e 	b.w	40327c <_svfprintf_r+0x1a0>
  404560:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  404564:	e772      	b.n	40444c <_svfprintf_r+0x1370>
  404566:	bf00      	nop
  404568:	00408780 	.word	0x00408780
  40456c:	66666667 	.word	0x66666667

00404570 <register_fini>:
  404570:	4b02      	ldr	r3, [pc, #8]	; (40457c <register_fini+0xc>)
  404572:	b113      	cbz	r3, 40457a <register_fini+0xa>
  404574:	4802      	ldr	r0, [pc, #8]	; (404580 <register_fini+0x10>)
  404576:	f000 b805 	b.w	404584 <atexit>
  40457a:	4770      	bx	lr
  40457c:	00000000 	.word	0x00000000
  404580:	004057e5 	.word	0x004057e5

00404584 <atexit>:
  404584:	4601      	mov	r1, r0
  404586:	2000      	movs	r0, #0
  404588:	4602      	mov	r2, r0
  40458a:	4603      	mov	r3, r0
  40458c:	f002 bca8 	b.w	406ee0 <__register_exitproc>

00404590 <quorem>:
  404590:	6902      	ldr	r2, [r0, #16]
  404592:	690b      	ldr	r3, [r1, #16]
  404594:	4293      	cmp	r3, r2
  404596:	f300 808f 	bgt.w	4046b8 <quorem+0x128>
  40459a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40459e:	f103 38ff 	add.w	r8, r3, #4294967295
  4045a2:	f101 0714 	add.w	r7, r1, #20
  4045a6:	f100 0b14 	add.w	fp, r0, #20
  4045aa:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4045ae:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4045b2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4045b6:	b083      	sub	sp, #12
  4045b8:	3201      	adds	r2, #1
  4045ba:	fbb3 f9f2 	udiv	r9, r3, r2
  4045be:	eb0b 0304 	add.w	r3, fp, r4
  4045c2:	9400      	str	r4, [sp, #0]
  4045c4:	eb07 0a04 	add.w	sl, r7, r4
  4045c8:	9301      	str	r3, [sp, #4]
  4045ca:	f1b9 0f00 	cmp.w	r9, #0
  4045ce:	d03b      	beq.n	404648 <quorem+0xb8>
  4045d0:	2600      	movs	r6, #0
  4045d2:	4632      	mov	r2, r6
  4045d4:	46bc      	mov	ip, r7
  4045d6:	46de      	mov	lr, fp
  4045d8:	4634      	mov	r4, r6
  4045da:	f85c 6b04 	ldr.w	r6, [ip], #4
  4045de:	f8de 5000 	ldr.w	r5, [lr]
  4045e2:	b2b3      	uxth	r3, r6
  4045e4:	0c36      	lsrs	r6, r6, #16
  4045e6:	fb03 4409 	mla	r4, r3, r9, r4
  4045ea:	fb06 f609 	mul.w	r6, r6, r9
  4045ee:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  4045f2:	b2a3      	uxth	r3, r4
  4045f4:	1ad3      	subs	r3, r2, r3
  4045f6:	b2b4      	uxth	r4, r6
  4045f8:	fa13 f385 	uxtah	r3, r3, r5
  4045fc:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  404600:	eb04 4423 	add.w	r4, r4, r3, asr #16
  404604:	b29b      	uxth	r3, r3
  404606:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  40460a:	45e2      	cmp	sl, ip
  40460c:	ea4f 4224 	mov.w	r2, r4, asr #16
  404610:	f84e 3b04 	str.w	r3, [lr], #4
  404614:	ea4f 4416 	mov.w	r4, r6, lsr #16
  404618:	d2df      	bcs.n	4045da <quorem+0x4a>
  40461a:	9b00      	ldr	r3, [sp, #0]
  40461c:	f85b 3003 	ldr.w	r3, [fp, r3]
  404620:	b993      	cbnz	r3, 404648 <quorem+0xb8>
  404622:	9c01      	ldr	r4, [sp, #4]
  404624:	1f23      	subs	r3, r4, #4
  404626:	459b      	cmp	fp, r3
  404628:	d20c      	bcs.n	404644 <quorem+0xb4>
  40462a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40462e:	b94b      	cbnz	r3, 404644 <quorem+0xb4>
  404630:	f1a4 0308 	sub.w	r3, r4, #8
  404634:	e002      	b.n	40463c <quorem+0xac>
  404636:	681a      	ldr	r2, [r3, #0]
  404638:	3b04      	subs	r3, #4
  40463a:	b91a      	cbnz	r2, 404644 <quorem+0xb4>
  40463c:	459b      	cmp	fp, r3
  40463e:	f108 38ff 	add.w	r8, r8, #4294967295
  404642:	d3f8      	bcc.n	404636 <quorem+0xa6>
  404644:	f8c0 8010 	str.w	r8, [r0, #16]
  404648:	4604      	mov	r4, r0
  40464a:	f002 f825 	bl	406698 <__mcmp>
  40464e:	2800      	cmp	r0, #0
  404650:	db2e      	blt.n	4046b0 <quorem+0x120>
  404652:	f109 0901 	add.w	r9, r9, #1
  404656:	465d      	mov	r5, fp
  404658:	2300      	movs	r3, #0
  40465a:	f857 1b04 	ldr.w	r1, [r7], #4
  40465e:	6828      	ldr	r0, [r5, #0]
  404660:	b28a      	uxth	r2, r1
  404662:	1a9a      	subs	r2, r3, r2
  404664:	0c09      	lsrs	r1, r1, #16
  404666:	fa12 f280 	uxtah	r2, r2, r0
  40466a:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  40466e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404672:	b291      	uxth	r1, r2
  404674:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  404678:	45ba      	cmp	sl, r7
  40467a:	f845 1b04 	str.w	r1, [r5], #4
  40467e:	ea4f 4323 	mov.w	r3, r3, asr #16
  404682:	d2ea      	bcs.n	40465a <quorem+0xca>
  404684:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  404688:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40468c:	b982      	cbnz	r2, 4046b0 <quorem+0x120>
  40468e:	1f1a      	subs	r2, r3, #4
  404690:	4593      	cmp	fp, r2
  404692:	d20b      	bcs.n	4046ac <quorem+0x11c>
  404694:	f853 2c04 	ldr.w	r2, [r3, #-4]
  404698:	b942      	cbnz	r2, 4046ac <quorem+0x11c>
  40469a:	3b08      	subs	r3, #8
  40469c:	e002      	b.n	4046a4 <quorem+0x114>
  40469e:	681a      	ldr	r2, [r3, #0]
  4046a0:	3b04      	subs	r3, #4
  4046a2:	b91a      	cbnz	r2, 4046ac <quorem+0x11c>
  4046a4:	459b      	cmp	fp, r3
  4046a6:	f108 38ff 	add.w	r8, r8, #4294967295
  4046aa:	d3f8      	bcc.n	40469e <quorem+0x10e>
  4046ac:	f8c4 8010 	str.w	r8, [r4, #16]
  4046b0:	4648      	mov	r0, r9
  4046b2:	b003      	add	sp, #12
  4046b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046b8:	2000      	movs	r0, #0
  4046ba:	4770      	bx	lr
  4046bc:	0000      	movs	r0, r0
	...

004046c0 <_dtoa_r>:
  4046c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4046c4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4046c6:	b097      	sub	sp, #92	; 0x5c
  4046c8:	4604      	mov	r4, r0
  4046ca:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  4046cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4046d0:	b141      	cbz	r1, 4046e4 <_dtoa_r+0x24>
  4046d2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4046d4:	604a      	str	r2, [r1, #4]
  4046d6:	2301      	movs	r3, #1
  4046d8:	4093      	lsls	r3, r2
  4046da:	608b      	str	r3, [r1, #8]
  4046dc:	f001 fdf8 	bl	4062d0 <_Bfree>
  4046e0:	2300      	movs	r3, #0
  4046e2:	6423      	str	r3, [r4, #64]	; 0x40
  4046e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4046e8:	2b00      	cmp	r3, #0
  4046ea:	4699      	mov	r9, r3
  4046ec:	db36      	blt.n	40475c <_dtoa_r+0x9c>
  4046ee:	2300      	movs	r3, #0
  4046f0:	602b      	str	r3, [r5, #0]
  4046f2:	4ba5      	ldr	r3, [pc, #660]	; (404988 <_dtoa_r+0x2c8>)
  4046f4:	461a      	mov	r2, r3
  4046f6:	ea09 0303 	and.w	r3, r9, r3
  4046fa:	4293      	cmp	r3, r2
  4046fc:	d017      	beq.n	40472e <_dtoa_r+0x6e>
  4046fe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  404702:	2200      	movs	r2, #0
  404704:	4630      	mov	r0, r6
  404706:	4639      	mov	r1, r7
  404708:	2300      	movs	r3, #0
  40470a:	f003 f907 	bl	40791c <__aeabi_dcmpeq>
  40470e:	4680      	mov	r8, r0
  404710:	2800      	cmp	r0, #0
  404712:	d02b      	beq.n	40476c <_dtoa_r+0xac>
  404714:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404716:	2301      	movs	r3, #1
  404718:	6013      	str	r3, [r2, #0]
  40471a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40471c:	2b00      	cmp	r3, #0
  40471e:	f000 80cb 	beq.w	4048b8 <_dtoa_r+0x1f8>
  404722:	489a      	ldr	r0, [pc, #616]	; (40498c <_dtoa_r+0x2cc>)
  404724:	6018      	str	r0, [r3, #0]
  404726:	3801      	subs	r0, #1
  404728:	b017      	add	sp, #92	; 0x5c
  40472a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40472e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404730:	f242 730f 	movw	r3, #9999	; 0x270f
  404734:	6013      	str	r3, [r2, #0]
  404736:	9b02      	ldr	r3, [sp, #8]
  404738:	2b00      	cmp	r3, #0
  40473a:	f000 80a6 	beq.w	40488a <_dtoa_r+0x1ca>
  40473e:	4894      	ldr	r0, [pc, #592]	; (404990 <_dtoa_r+0x2d0>)
  404740:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404742:	2b00      	cmp	r3, #0
  404744:	d0f0      	beq.n	404728 <_dtoa_r+0x68>
  404746:	78c3      	ldrb	r3, [r0, #3]
  404748:	2b00      	cmp	r3, #0
  40474a:	f000 80b7 	beq.w	4048bc <_dtoa_r+0x1fc>
  40474e:	f100 0308 	add.w	r3, r0, #8
  404752:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404754:	6013      	str	r3, [r2, #0]
  404756:	b017      	add	sp, #92	; 0x5c
  404758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40475c:	9a03      	ldr	r2, [sp, #12]
  40475e:	2301      	movs	r3, #1
  404760:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  404764:	602b      	str	r3, [r5, #0]
  404766:	f8cd 900c 	str.w	r9, [sp, #12]
  40476a:	e7c2      	b.n	4046f2 <_dtoa_r+0x32>
  40476c:	aa15      	add	r2, sp, #84	; 0x54
  40476e:	ab14      	add	r3, sp, #80	; 0x50
  404770:	e88d 000c 	stmia.w	sp, {r2, r3}
  404774:	4620      	mov	r0, r4
  404776:	4632      	mov	r2, r6
  404778:	463b      	mov	r3, r7
  40477a:	f002 f81b 	bl	4067b4 <__d2b>
  40477e:	ea5f 5519 	movs.w	r5, r9, lsr #20
  404782:	4683      	mov	fp, r0
  404784:	f040 808a 	bne.w	40489c <_dtoa_r+0x1dc>
  404788:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  40478c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40478e:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  404792:	4445      	add	r5, r8
  404794:	429d      	cmp	r5, r3
  404796:	f2c0 8297 	blt.w	404cc8 <_dtoa_r+0x608>
  40479a:	4a7e      	ldr	r2, [pc, #504]	; (404994 <_dtoa_r+0x2d4>)
  40479c:	1b52      	subs	r2, r2, r5
  40479e:	fa09 f902 	lsl.w	r9, r9, r2
  4047a2:	9a02      	ldr	r2, [sp, #8]
  4047a4:	f205 4312 	addw	r3, r5, #1042	; 0x412
  4047a8:	fa22 f003 	lsr.w	r0, r2, r3
  4047ac:	ea49 0000 	orr.w	r0, r9, r0
  4047b0:	f002 fdd6 	bl	407360 <__aeabi_ui2d>
  4047b4:	2301      	movs	r3, #1
  4047b6:	3d01      	subs	r5, #1
  4047b8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4047bc:	930d      	str	r3, [sp, #52]	; 0x34
  4047be:	2200      	movs	r2, #0
  4047c0:	4b75      	ldr	r3, [pc, #468]	; (404998 <_dtoa_r+0x2d8>)
  4047c2:	f002 fc8f 	bl	4070e4 <__aeabi_dsub>
  4047c6:	a36a      	add	r3, pc, #424	; (adr r3, 404970 <_dtoa_r+0x2b0>)
  4047c8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4047cc:	f002 fe3e 	bl	40744c <__aeabi_dmul>
  4047d0:	a369      	add	r3, pc, #420	; (adr r3, 404978 <_dtoa_r+0x2b8>)
  4047d2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4047d6:	f002 fc87 	bl	4070e8 <__adddf3>
  4047da:	4606      	mov	r6, r0
  4047dc:	4628      	mov	r0, r5
  4047de:	460f      	mov	r7, r1
  4047e0:	f002 fdce 	bl	407380 <__aeabi_i2d>
  4047e4:	a366      	add	r3, pc, #408	; (adr r3, 404980 <_dtoa_r+0x2c0>)
  4047e6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4047ea:	f002 fe2f 	bl	40744c <__aeabi_dmul>
  4047ee:	4602      	mov	r2, r0
  4047f0:	460b      	mov	r3, r1
  4047f2:	4630      	mov	r0, r6
  4047f4:	4639      	mov	r1, r7
  4047f6:	f002 fc77 	bl	4070e8 <__adddf3>
  4047fa:	4606      	mov	r6, r0
  4047fc:	460f      	mov	r7, r1
  4047fe:	f003 f8bf 	bl	407980 <__aeabi_d2iz>
  404802:	4639      	mov	r1, r7
  404804:	9004      	str	r0, [sp, #16]
  404806:	2200      	movs	r2, #0
  404808:	4630      	mov	r0, r6
  40480a:	2300      	movs	r3, #0
  40480c:	f003 f890 	bl	407930 <__aeabi_dcmplt>
  404810:	2800      	cmp	r0, #0
  404812:	f040 81a6 	bne.w	404b62 <_dtoa_r+0x4a2>
  404816:	9b04      	ldr	r3, [sp, #16]
  404818:	2b16      	cmp	r3, #22
  40481a:	f200 819f 	bhi.w	404b5c <_dtoa_r+0x49c>
  40481e:	9a04      	ldr	r2, [sp, #16]
  404820:	4b5e      	ldr	r3, [pc, #376]	; (40499c <_dtoa_r+0x2dc>)
  404822:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404826:	e9d3 0100 	ldrd	r0, r1, [r3]
  40482a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40482e:	f003 f89d 	bl	40796c <__aeabi_dcmpgt>
  404832:	2800      	cmp	r0, #0
  404834:	f000 824e 	beq.w	404cd4 <_dtoa_r+0x614>
  404838:	9b04      	ldr	r3, [sp, #16]
  40483a:	3b01      	subs	r3, #1
  40483c:	9304      	str	r3, [sp, #16]
  40483e:	2300      	movs	r3, #0
  404840:	930b      	str	r3, [sp, #44]	; 0x2c
  404842:	ebc5 0508 	rsb	r5, r5, r8
  404846:	f1b5 0a01 	subs.w	sl, r5, #1
  40484a:	f100 81a1 	bmi.w	404b90 <_dtoa_r+0x4d0>
  40484e:	2300      	movs	r3, #0
  404850:	9305      	str	r3, [sp, #20]
  404852:	9b04      	ldr	r3, [sp, #16]
  404854:	2b00      	cmp	r3, #0
  404856:	f2c0 8192 	blt.w	404b7e <_dtoa_r+0x4be>
  40485a:	449a      	add	sl, r3
  40485c:	930a      	str	r3, [sp, #40]	; 0x28
  40485e:	2300      	movs	r3, #0
  404860:	9308      	str	r3, [sp, #32]
  404862:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404864:	2b09      	cmp	r3, #9
  404866:	d82b      	bhi.n	4048c0 <_dtoa_r+0x200>
  404868:	2b05      	cmp	r3, #5
  40486a:	f340 8670 	ble.w	40554e <_dtoa_r+0xe8e>
  40486e:	3b04      	subs	r3, #4
  404870:	9320      	str	r3, [sp, #128]	; 0x80
  404872:	2500      	movs	r5, #0
  404874:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404876:	3b02      	subs	r3, #2
  404878:	2b03      	cmp	r3, #3
  40487a:	f200 864e 	bhi.w	40551a <_dtoa_r+0xe5a>
  40487e:	e8df f013 	tbh	[pc, r3, lsl #1]
  404882:	03cc      	.short	0x03cc
  404884:	02b203be 	.word	0x02b203be
  404888:	0663      	.short	0x0663
  40488a:	4b41      	ldr	r3, [pc, #260]	; (404990 <_dtoa_r+0x2d0>)
  40488c:	4a44      	ldr	r2, [pc, #272]	; (4049a0 <_dtoa_r+0x2e0>)
  40488e:	f3c9 0013 	ubfx	r0, r9, #0, #20
  404892:	2800      	cmp	r0, #0
  404894:	bf14      	ite	ne
  404896:	4618      	movne	r0, r3
  404898:	4610      	moveq	r0, r2
  40489a:	e751      	b.n	404740 <_dtoa_r+0x80>
  40489c:	f3c7 0313 	ubfx	r3, r7, #0, #20
  4048a0:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4048a4:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  4048a8:	4630      	mov	r0, r6
  4048aa:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  4048ae:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4048b2:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  4048b6:	e782      	b.n	4047be <_dtoa_r+0xfe>
  4048b8:	483a      	ldr	r0, [pc, #232]	; (4049a4 <_dtoa_r+0x2e4>)
  4048ba:	e735      	b.n	404728 <_dtoa_r+0x68>
  4048bc:	1cc3      	adds	r3, r0, #3
  4048be:	e748      	b.n	404752 <_dtoa_r+0x92>
  4048c0:	2100      	movs	r1, #0
  4048c2:	6461      	str	r1, [r4, #68]	; 0x44
  4048c4:	4620      	mov	r0, r4
  4048c6:	9120      	str	r1, [sp, #128]	; 0x80
  4048c8:	f001 fcdc 	bl	406284 <_Balloc>
  4048cc:	f04f 33ff 	mov.w	r3, #4294967295
  4048d0:	9306      	str	r3, [sp, #24]
  4048d2:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4048d4:	930c      	str	r3, [sp, #48]	; 0x30
  4048d6:	2301      	movs	r3, #1
  4048d8:	9007      	str	r0, [sp, #28]
  4048da:	9221      	str	r2, [sp, #132]	; 0x84
  4048dc:	6420      	str	r0, [r4, #64]	; 0x40
  4048de:	9309      	str	r3, [sp, #36]	; 0x24
  4048e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4048e2:	2b00      	cmp	r3, #0
  4048e4:	f2c0 80d2 	blt.w	404a8c <_dtoa_r+0x3cc>
  4048e8:	9a04      	ldr	r2, [sp, #16]
  4048ea:	2a0e      	cmp	r2, #14
  4048ec:	f300 80ce 	bgt.w	404a8c <_dtoa_r+0x3cc>
  4048f0:	4b2a      	ldr	r3, [pc, #168]	; (40499c <_dtoa_r+0x2dc>)
  4048f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4048f6:	e9d3 8900 	ldrd	r8, r9, [r3]
  4048fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4048fc:	2b00      	cmp	r3, #0
  4048fe:	f2c0 838f 	blt.w	405020 <_dtoa_r+0x960>
  404902:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  404906:	4642      	mov	r2, r8
  404908:	464b      	mov	r3, r9
  40490a:	4630      	mov	r0, r6
  40490c:	4639      	mov	r1, r7
  40490e:	f002 fec7 	bl	4076a0 <__aeabi_ddiv>
  404912:	f003 f835 	bl	407980 <__aeabi_d2iz>
  404916:	4682      	mov	sl, r0
  404918:	f002 fd32 	bl	407380 <__aeabi_i2d>
  40491c:	4642      	mov	r2, r8
  40491e:	464b      	mov	r3, r9
  404920:	f002 fd94 	bl	40744c <__aeabi_dmul>
  404924:	460b      	mov	r3, r1
  404926:	4602      	mov	r2, r0
  404928:	4639      	mov	r1, r7
  40492a:	4630      	mov	r0, r6
  40492c:	f002 fbda 	bl	4070e4 <__aeabi_dsub>
  404930:	9d07      	ldr	r5, [sp, #28]
  404932:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  404936:	702b      	strb	r3, [r5, #0]
  404938:	9b06      	ldr	r3, [sp, #24]
  40493a:	2b01      	cmp	r3, #1
  40493c:	4606      	mov	r6, r0
  40493e:	460f      	mov	r7, r1
  404940:	f105 0501 	add.w	r5, r5, #1
  404944:	d062      	beq.n	404a0c <_dtoa_r+0x34c>
  404946:	2200      	movs	r2, #0
  404948:	4b17      	ldr	r3, [pc, #92]	; (4049a8 <_dtoa_r+0x2e8>)
  40494a:	f002 fd7f 	bl	40744c <__aeabi_dmul>
  40494e:	2200      	movs	r2, #0
  404950:	2300      	movs	r3, #0
  404952:	4606      	mov	r6, r0
  404954:	460f      	mov	r7, r1
  404956:	f002 ffe1 	bl	40791c <__aeabi_dcmpeq>
  40495a:	2800      	cmp	r0, #0
  40495c:	f040 8083 	bne.w	404a66 <_dtoa_r+0x3a6>
  404960:	f8cd b008 	str.w	fp, [sp, #8]
  404964:	9405      	str	r4, [sp, #20]
  404966:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40496a:	9c06      	ldr	r4, [sp, #24]
  40496c:	e029      	b.n	4049c2 <_dtoa_r+0x302>
  40496e:	bf00      	nop
  404970:	636f4361 	.word	0x636f4361
  404974:	3fd287a7 	.word	0x3fd287a7
  404978:	8b60c8b3 	.word	0x8b60c8b3
  40497c:	3fc68a28 	.word	0x3fc68a28
  404980:	509f79fb 	.word	0x509f79fb
  404984:	3fd34413 	.word	0x3fd34413
  404988:	7ff00000 	.word	0x7ff00000
  40498c:	00408789 	.word	0x00408789
  404990:	00408798 	.word	0x00408798
  404994:	fffffc0e 	.word	0xfffffc0e
  404998:	3ff80000 	.word	0x3ff80000
  40499c:	004087a8 	.word	0x004087a8
  4049a0:	0040878c 	.word	0x0040878c
  4049a4:	00408788 	.word	0x00408788
  4049a8:	40240000 	.word	0x40240000
  4049ac:	f002 fd4e 	bl	40744c <__aeabi_dmul>
  4049b0:	2200      	movs	r2, #0
  4049b2:	2300      	movs	r3, #0
  4049b4:	4606      	mov	r6, r0
  4049b6:	460f      	mov	r7, r1
  4049b8:	f002 ffb0 	bl	40791c <__aeabi_dcmpeq>
  4049bc:	2800      	cmp	r0, #0
  4049be:	f040 83de 	bne.w	40517e <_dtoa_r+0xabe>
  4049c2:	4642      	mov	r2, r8
  4049c4:	464b      	mov	r3, r9
  4049c6:	4630      	mov	r0, r6
  4049c8:	4639      	mov	r1, r7
  4049ca:	f002 fe69 	bl	4076a0 <__aeabi_ddiv>
  4049ce:	f002 ffd7 	bl	407980 <__aeabi_d2iz>
  4049d2:	4682      	mov	sl, r0
  4049d4:	f002 fcd4 	bl	407380 <__aeabi_i2d>
  4049d8:	4642      	mov	r2, r8
  4049da:	464b      	mov	r3, r9
  4049dc:	f002 fd36 	bl	40744c <__aeabi_dmul>
  4049e0:	4602      	mov	r2, r0
  4049e2:	460b      	mov	r3, r1
  4049e4:	4630      	mov	r0, r6
  4049e6:	4639      	mov	r1, r7
  4049e8:	f002 fb7c 	bl	4070e4 <__aeabi_dsub>
  4049ec:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  4049f0:	f805 eb01 	strb.w	lr, [r5], #1
  4049f4:	ebcb 0e05 	rsb	lr, fp, r5
  4049f8:	4574      	cmp	r4, lr
  4049fa:	4606      	mov	r6, r0
  4049fc:	460f      	mov	r7, r1
  4049fe:	f04f 0200 	mov.w	r2, #0
  404a02:	4bb5      	ldr	r3, [pc, #724]	; (404cd8 <_dtoa_r+0x618>)
  404a04:	d1d2      	bne.n	4049ac <_dtoa_r+0x2ec>
  404a06:	f8dd b008 	ldr.w	fp, [sp, #8]
  404a0a:	9c05      	ldr	r4, [sp, #20]
  404a0c:	4632      	mov	r2, r6
  404a0e:	463b      	mov	r3, r7
  404a10:	4630      	mov	r0, r6
  404a12:	4639      	mov	r1, r7
  404a14:	f002 fb68 	bl	4070e8 <__adddf3>
  404a18:	4606      	mov	r6, r0
  404a1a:	460f      	mov	r7, r1
  404a1c:	4640      	mov	r0, r8
  404a1e:	4649      	mov	r1, r9
  404a20:	4632      	mov	r2, r6
  404a22:	463b      	mov	r3, r7
  404a24:	f002 ff84 	bl	407930 <__aeabi_dcmplt>
  404a28:	b948      	cbnz	r0, 404a3e <_dtoa_r+0x37e>
  404a2a:	4640      	mov	r0, r8
  404a2c:	4649      	mov	r1, r9
  404a2e:	4632      	mov	r2, r6
  404a30:	463b      	mov	r3, r7
  404a32:	f002 ff73 	bl	40791c <__aeabi_dcmpeq>
  404a36:	b1b0      	cbz	r0, 404a66 <_dtoa_r+0x3a6>
  404a38:	f01a 0f01 	tst.w	sl, #1
  404a3c:	d013      	beq.n	404a66 <_dtoa_r+0x3a6>
  404a3e:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404a42:	9907      	ldr	r1, [sp, #28]
  404a44:	1e6b      	subs	r3, r5, #1
  404a46:	e004      	b.n	404a52 <_dtoa_r+0x392>
  404a48:	428b      	cmp	r3, r1
  404a4a:	f000 8440 	beq.w	4052ce <_dtoa_r+0xc0e>
  404a4e:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  404a52:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  404a56:	f103 0501 	add.w	r5, r3, #1
  404a5a:	461a      	mov	r2, r3
  404a5c:	d0f4      	beq.n	404a48 <_dtoa_r+0x388>
  404a5e:	f108 0301 	add.w	r3, r8, #1
  404a62:	b2db      	uxtb	r3, r3
  404a64:	7013      	strb	r3, [r2, #0]
  404a66:	4620      	mov	r0, r4
  404a68:	4659      	mov	r1, fp
  404a6a:	f001 fc31 	bl	4062d0 <_Bfree>
  404a6e:	2200      	movs	r2, #0
  404a70:	9b04      	ldr	r3, [sp, #16]
  404a72:	702a      	strb	r2, [r5, #0]
  404a74:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404a76:	3301      	adds	r3, #1
  404a78:	6013      	str	r3, [r2, #0]
  404a7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a7c:	2b00      	cmp	r3, #0
  404a7e:	f000 8345 	beq.w	40510c <_dtoa_r+0xa4c>
  404a82:	9807      	ldr	r0, [sp, #28]
  404a84:	601d      	str	r5, [r3, #0]
  404a86:	b017      	add	sp, #92	; 0x5c
  404a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404a8e:	2a00      	cmp	r2, #0
  404a90:	f000 8084 	beq.w	404b9c <_dtoa_r+0x4dc>
  404a94:	9a20      	ldr	r2, [sp, #128]	; 0x80
  404a96:	2a01      	cmp	r2, #1
  404a98:	f340 8304 	ble.w	4050a4 <_dtoa_r+0x9e4>
  404a9c:	9b06      	ldr	r3, [sp, #24]
  404a9e:	1e5f      	subs	r7, r3, #1
  404aa0:	9b08      	ldr	r3, [sp, #32]
  404aa2:	42bb      	cmp	r3, r7
  404aa4:	f2c0 83a9 	blt.w	4051fa <_dtoa_r+0xb3a>
  404aa8:	1bdf      	subs	r7, r3, r7
  404aaa:	9b06      	ldr	r3, [sp, #24]
  404aac:	2b00      	cmp	r3, #0
  404aae:	f2c0 849c 	blt.w	4053ea <_dtoa_r+0xd2a>
  404ab2:	9d05      	ldr	r5, [sp, #20]
  404ab4:	9b06      	ldr	r3, [sp, #24]
  404ab6:	9a05      	ldr	r2, [sp, #20]
  404ab8:	4620      	mov	r0, r4
  404aba:	441a      	add	r2, r3
  404abc:	2101      	movs	r1, #1
  404abe:	9205      	str	r2, [sp, #20]
  404ac0:	449a      	add	sl, r3
  404ac2:	f001 fc9f 	bl	406404 <__i2b>
  404ac6:	4606      	mov	r6, r0
  404ac8:	b165      	cbz	r5, 404ae4 <_dtoa_r+0x424>
  404aca:	f1ba 0f00 	cmp.w	sl, #0
  404ace:	dd09      	ble.n	404ae4 <_dtoa_r+0x424>
  404ad0:	45aa      	cmp	sl, r5
  404ad2:	9a05      	ldr	r2, [sp, #20]
  404ad4:	4653      	mov	r3, sl
  404ad6:	bfa8      	it	ge
  404ad8:	462b      	movge	r3, r5
  404ada:	1ad2      	subs	r2, r2, r3
  404adc:	9205      	str	r2, [sp, #20]
  404ade:	1aed      	subs	r5, r5, r3
  404ae0:	ebc3 0a0a 	rsb	sl, r3, sl
  404ae4:	9b08      	ldr	r3, [sp, #32]
  404ae6:	2b00      	cmp	r3, #0
  404ae8:	dd1a      	ble.n	404b20 <_dtoa_r+0x460>
  404aea:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404aec:	2b00      	cmp	r3, #0
  404aee:	f000 837d 	beq.w	4051ec <_dtoa_r+0xb2c>
  404af2:	2f00      	cmp	r7, #0
  404af4:	dd10      	ble.n	404b18 <_dtoa_r+0x458>
  404af6:	4631      	mov	r1, r6
  404af8:	463a      	mov	r2, r7
  404afa:	4620      	mov	r0, r4
  404afc:	f001 fd26 	bl	40654c <__pow5mult>
  404b00:	4606      	mov	r6, r0
  404b02:	465a      	mov	r2, fp
  404b04:	4631      	mov	r1, r6
  404b06:	4620      	mov	r0, r4
  404b08:	f001 fc86 	bl	406418 <__multiply>
  404b0c:	4659      	mov	r1, fp
  404b0e:	4680      	mov	r8, r0
  404b10:	4620      	mov	r0, r4
  404b12:	f001 fbdd 	bl	4062d0 <_Bfree>
  404b16:	46c3      	mov	fp, r8
  404b18:	9b08      	ldr	r3, [sp, #32]
  404b1a:	1bda      	subs	r2, r3, r7
  404b1c:	f040 82a2 	bne.w	405064 <_dtoa_r+0x9a4>
  404b20:	4620      	mov	r0, r4
  404b22:	2101      	movs	r1, #1
  404b24:	f001 fc6e 	bl	406404 <__i2b>
  404b28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404b2a:	2b00      	cmp	r3, #0
  404b2c:	4680      	mov	r8, r0
  404b2e:	dd39      	ble.n	404ba4 <_dtoa_r+0x4e4>
  404b30:	4601      	mov	r1, r0
  404b32:	461a      	mov	r2, r3
  404b34:	4620      	mov	r0, r4
  404b36:	f001 fd09 	bl	40654c <__pow5mult>
  404b3a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404b3c:	2b01      	cmp	r3, #1
  404b3e:	4680      	mov	r8, r0
  404b40:	f340 8296 	ble.w	405070 <_dtoa_r+0x9b0>
  404b44:	f04f 0900 	mov.w	r9, #0
  404b48:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404b4c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404b50:	6918      	ldr	r0, [r3, #16]
  404b52:	f001 fc09 	bl	406368 <__hi0bits>
  404b56:	f1c0 0020 	rsb	r0, r0, #32
  404b5a:	e02d      	b.n	404bb8 <_dtoa_r+0x4f8>
  404b5c:	2301      	movs	r3, #1
  404b5e:	930b      	str	r3, [sp, #44]	; 0x2c
  404b60:	e66f      	b.n	404842 <_dtoa_r+0x182>
  404b62:	9804      	ldr	r0, [sp, #16]
  404b64:	f002 fc0c 	bl	407380 <__aeabi_i2d>
  404b68:	4632      	mov	r2, r6
  404b6a:	463b      	mov	r3, r7
  404b6c:	f002 fed6 	bl	40791c <__aeabi_dcmpeq>
  404b70:	2800      	cmp	r0, #0
  404b72:	f47f ae50 	bne.w	404816 <_dtoa_r+0x156>
  404b76:	9b04      	ldr	r3, [sp, #16]
  404b78:	3b01      	subs	r3, #1
  404b7a:	9304      	str	r3, [sp, #16]
  404b7c:	e64b      	b.n	404816 <_dtoa_r+0x156>
  404b7e:	9a05      	ldr	r2, [sp, #20]
  404b80:	9b04      	ldr	r3, [sp, #16]
  404b82:	1ad2      	subs	r2, r2, r3
  404b84:	425b      	negs	r3, r3
  404b86:	9308      	str	r3, [sp, #32]
  404b88:	2300      	movs	r3, #0
  404b8a:	9205      	str	r2, [sp, #20]
  404b8c:	930a      	str	r3, [sp, #40]	; 0x28
  404b8e:	e668      	b.n	404862 <_dtoa_r+0x1a2>
  404b90:	f1ca 0300 	rsb	r3, sl, #0
  404b94:	9305      	str	r3, [sp, #20]
  404b96:	f04f 0a00 	mov.w	sl, #0
  404b9a:	e65a      	b.n	404852 <_dtoa_r+0x192>
  404b9c:	9f08      	ldr	r7, [sp, #32]
  404b9e:	9d05      	ldr	r5, [sp, #20]
  404ba0:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404ba2:	e791      	b.n	404ac8 <_dtoa_r+0x408>
  404ba4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404ba6:	2b01      	cmp	r3, #1
  404ba8:	f340 82b3 	ble.w	405112 <_dtoa_r+0xa52>
  404bac:	f04f 0900 	mov.w	r9, #0
  404bb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404bb2:	2b00      	cmp	r3, #0
  404bb4:	d1c8      	bne.n	404b48 <_dtoa_r+0x488>
  404bb6:	2001      	movs	r0, #1
  404bb8:	4450      	add	r0, sl
  404bba:	f010 001f 	ands.w	r0, r0, #31
  404bbe:	f000 8081 	beq.w	404cc4 <_dtoa_r+0x604>
  404bc2:	f1c0 0320 	rsb	r3, r0, #32
  404bc6:	2b04      	cmp	r3, #4
  404bc8:	f340 84b8 	ble.w	40553c <_dtoa_r+0xe7c>
  404bcc:	f1c0 001c 	rsb	r0, r0, #28
  404bd0:	9b05      	ldr	r3, [sp, #20]
  404bd2:	4403      	add	r3, r0
  404bd4:	9305      	str	r3, [sp, #20]
  404bd6:	4405      	add	r5, r0
  404bd8:	4482      	add	sl, r0
  404bda:	9b05      	ldr	r3, [sp, #20]
  404bdc:	2b00      	cmp	r3, #0
  404bde:	dd05      	ble.n	404bec <_dtoa_r+0x52c>
  404be0:	4659      	mov	r1, fp
  404be2:	461a      	mov	r2, r3
  404be4:	4620      	mov	r0, r4
  404be6:	f001 fd01 	bl	4065ec <__lshift>
  404bea:	4683      	mov	fp, r0
  404bec:	f1ba 0f00 	cmp.w	sl, #0
  404bf0:	dd05      	ble.n	404bfe <_dtoa_r+0x53e>
  404bf2:	4641      	mov	r1, r8
  404bf4:	4652      	mov	r2, sl
  404bf6:	4620      	mov	r0, r4
  404bf8:	f001 fcf8 	bl	4065ec <__lshift>
  404bfc:	4680      	mov	r8, r0
  404bfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404c00:	2b00      	cmp	r3, #0
  404c02:	f040 8268 	bne.w	4050d6 <_dtoa_r+0xa16>
  404c06:	9b06      	ldr	r3, [sp, #24]
  404c08:	2b00      	cmp	r3, #0
  404c0a:	f340 8295 	ble.w	405138 <_dtoa_r+0xa78>
  404c0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404c10:	2b00      	cmp	r3, #0
  404c12:	d171      	bne.n	404cf8 <_dtoa_r+0x638>
  404c14:	f8dd 901c 	ldr.w	r9, [sp, #28]
  404c18:	9f06      	ldr	r7, [sp, #24]
  404c1a:	464d      	mov	r5, r9
  404c1c:	e002      	b.n	404c24 <_dtoa_r+0x564>
  404c1e:	f001 fb61 	bl	4062e4 <__multadd>
  404c22:	4683      	mov	fp, r0
  404c24:	4641      	mov	r1, r8
  404c26:	4658      	mov	r0, fp
  404c28:	f7ff fcb2 	bl	404590 <quorem>
  404c2c:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  404c30:	f805 cb01 	strb.w	ip, [r5], #1
  404c34:	ebc9 0305 	rsb	r3, r9, r5
  404c38:	42bb      	cmp	r3, r7
  404c3a:	4620      	mov	r0, r4
  404c3c:	4659      	mov	r1, fp
  404c3e:	f04f 020a 	mov.w	r2, #10
  404c42:	f04f 0300 	mov.w	r3, #0
  404c46:	dbea      	blt.n	404c1e <_dtoa_r+0x55e>
  404c48:	9b07      	ldr	r3, [sp, #28]
  404c4a:	9a06      	ldr	r2, [sp, #24]
  404c4c:	2a01      	cmp	r2, #1
  404c4e:	bfac      	ite	ge
  404c50:	189b      	addge	r3, r3, r2
  404c52:	3301      	addlt	r3, #1
  404c54:	461d      	mov	r5, r3
  404c56:	f04f 0a00 	mov.w	sl, #0
  404c5a:	4659      	mov	r1, fp
  404c5c:	2201      	movs	r2, #1
  404c5e:	4620      	mov	r0, r4
  404c60:	f8cd c008 	str.w	ip, [sp, #8]
  404c64:	f001 fcc2 	bl	4065ec <__lshift>
  404c68:	4641      	mov	r1, r8
  404c6a:	4683      	mov	fp, r0
  404c6c:	f001 fd14 	bl	406698 <__mcmp>
  404c70:	2800      	cmp	r0, #0
  404c72:	f8dd c008 	ldr.w	ip, [sp, #8]
  404c76:	f340 82f6 	ble.w	405266 <_dtoa_r+0xba6>
  404c7a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404c7e:	9907      	ldr	r1, [sp, #28]
  404c80:	1e6b      	subs	r3, r5, #1
  404c82:	e004      	b.n	404c8e <_dtoa_r+0x5ce>
  404c84:	428b      	cmp	r3, r1
  404c86:	f000 8273 	beq.w	405170 <_dtoa_r+0xab0>
  404c8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404c8e:	2a39      	cmp	r2, #57	; 0x39
  404c90:	f103 0501 	add.w	r5, r3, #1
  404c94:	d0f6      	beq.n	404c84 <_dtoa_r+0x5c4>
  404c96:	3201      	adds	r2, #1
  404c98:	701a      	strb	r2, [r3, #0]
  404c9a:	4641      	mov	r1, r8
  404c9c:	4620      	mov	r0, r4
  404c9e:	f001 fb17 	bl	4062d0 <_Bfree>
  404ca2:	2e00      	cmp	r6, #0
  404ca4:	f43f aedf 	beq.w	404a66 <_dtoa_r+0x3a6>
  404ca8:	f1ba 0f00 	cmp.w	sl, #0
  404cac:	d005      	beq.n	404cba <_dtoa_r+0x5fa>
  404cae:	45b2      	cmp	sl, r6
  404cb0:	d003      	beq.n	404cba <_dtoa_r+0x5fa>
  404cb2:	4651      	mov	r1, sl
  404cb4:	4620      	mov	r0, r4
  404cb6:	f001 fb0b 	bl	4062d0 <_Bfree>
  404cba:	4631      	mov	r1, r6
  404cbc:	4620      	mov	r0, r4
  404cbe:	f001 fb07 	bl	4062d0 <_Bfree>
  404cc2:	e6d0      	b.n	404a66 <_dtoa_r+0x3a6>
  404cc4:	201c      	movs	r0, #28
  404cc6:	e783      	b.n	404bd0 <_dtoa_r+0x510>
  404cc8:	4b04      	ldr	r3, [pc, #16]	; (404cdc <_dtoa_r+0x61c>)
  404cca:	9a02      	ldr	r2, [sp, #8]
  404ccc:	1b5b      	subs	r3, r3, r5
  404cce:	fa02 f003 	lsl.w	r0, r2, r3
  404cd2:	e56d      	b.n	4047b0 <_dtoa_r+0xf0>
  404cd4:	900b      	str	r0, [sp, #44]	; 0x2c
  404cd6:	e5b4      	b.n	404842 <_dtoa_r+0x182>
  404cd8:	40240000 	.word	0x40240000
  404cdc:	fffffbee 	.word	0xfffffbee
  404ce0:	4631      	mov	r1, r6
  404ce2:	2300      	movs	r3, #0
  404ce4:	4620      	mov	r0, r4
  404ce6:	220a      	movs	r2, #10
  404ce8:	f001 fafc 	bl	4062e4 <__multadd>
  404cec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404cee:	2b00      	cmp	r3, #0
  404cf0:	4606      	mov	r6, r0
  404cf2:	f340 840c 	ble.w	40550e <_dtoa_r+0xe4e>
  404cf6:	9306      	str	r3, [sp, #24]
  404cf8:	2d00      	cmp	r5, #0
  404cfa:	dd05      	ble.n	404d08 <_dtoa_r+0x648>
  404cfc:	4631      	mov	r1, r6
  404cfe:	462a      	mov	r2, r5
  404d00:	4620      	mov	r0, r4
  404d02:	f001 fc73 	bl	4065ec <__lshift>
  404d06:	4606      	mov	r6, r0
  404d08:	f1b9 0f00 	cmp.w	r9, #0
  404d0c:	f040 82e9 	bne.w	4052e2 <_dtoa_r+0xc22>
  404d10:	46b1      	mov	r9, r6
  404d12:	9b06      	ldr	r3, [sp, #24]
  404d14:	9a07      	ldr	r2, [sp, #28]
  404d16:	3b01      	subs	r3, #1
  404d18:	18d3      	adds	r3, r2, r3
  404d1a:	9308      	str	r3, [sp, #32]
  404d1c:	9b02      	ldr	r3, [sp, #8]
  404d1e:	f003 0301 	and.w	r3, r3, #1
  404d22:	9309      	str	r3, [sp, #36]	; 0x24
  404d24:	4617      	mov	r7, r2
  404d26:	4641      	mov	r1, r8
  404d28:	4658      	mov	r0, fp
  404d2a:	f7ff fc31 	bl	404590 <quorem>
  404d2e:	4631      	mov	r1, r6
  404d30:	4605      	mov	r5, r0
  404d32:	4658      	mov	r0, fp
  404d34:	f001 fcb0 	bl	406698 <__mcmp>
  404d38:	464a      	mov	r2, r9
  404d3a:	4682      	mov	sl, r0
  404d3c:	4641      	mov	r1, r8
  404d3e:	4620      	mov	r0, r4
  404d40:	f001 fcce 	bl	4066e0 <__mdiff>
  404d44:	68c2      	ldr	r2, [r0, #12]
  404d46:	4603      	mov	r3, r0
  404d48:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  404d4c:	2a00      	cmp	r2, #0
  404d4e:	f040 81b8 	bne.w	4050c2 <_dtoa_r+0xa02>
  404d52:	4619      	mov	r1, r3
  404d54:	4658      	mov	r0, fp
  404d56:	f8cd c018 	str.w	ip, [sp, #24]
  404d5a:	9305      	str	r3, [sp, #20]
  404d5c:	f001 fc9c 	bl	406698 <__mcmp>
  404d60:	9b05      	ldr	r3, [sp, #20]
  404d62:	9002      	str	r0, [sp, #8]
  404d64:	4619      	mov	r1, r3
  404d66:	4620      	mov	r0, r4
  404d68:	f001 fab2 	bl	4062d0 <_Bfree>
  404d6c:	9a02      	ldr	r2, [sp, #8]
  404d6e:	f8dd c018 	ldr.w	ip, [sp, #24]
  404d72:	b92a      	cbnz	r2, 404d80 <_dtoa_r+0x6c0>
  404d74:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404d76:	b91b      	cbnz	r3, 404d80 <_dtoa_r+0x6c0>
  404d78:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404d7a:	2b00      	cmp	r3, #0
  404d7c:	f000 83a7 	beq.w	4054ce <_dtoa_r+0xe0e>
  404d80:	f1ba 0f00 	cmp.w	sl, #0
  404d84:	f2c0 8251 	blt.w	40522a <_dtoa_r+0xb6a>
  404d88:	d105      	bne.n	404d96 <_dtoa_r+0x6d6>
  404d8a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404d8c:	b91b      	cbnz	r3, 404d96 <_dtoa_r+0x6d6>
  404d8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404d90:	2b00      	cmp	r3, #0
  404d92:	f000 824a 	beq.w	40522a <_dtoa_r+0xb6a>
  404d96:	2a00      	cmp	r2, #0
  404d98:	f300 82b7 	bgt.w	40530a <_dtoa_r+0xc4a>
  404d9c:	9b08      	ldr	r3, [sp, #32]
  404d9e:	f887 c000 	strb.w	ip, [r7]
  404da2:	f107 0a01 	add.w	sl, r7, #1
  404da6:	429f      	cmp	r7, r3
  404da8:	4655      	mov	r5, sl
  404daa:	f000 82ba 	beq.w	405322 <_dtoa_r+0xc62>
  404dae:	4659      	mov	r1, fp
  404db0:	220a      	movs	r2, #10
  404db2:	2300      	movs	r3, #0
  404db4:	4620      	mov	r0, r4
  404db6:	f001 fa95 	bl	4062e4 <__multadd>
  404dba:	454e      	cmp	r6, r9
  404dbc:	4683      	mov	fp, r0
  404dbe:	4631      	mov	r1, r6
  404dc0:	4620      	mov	r0, r4
  404dc2:	f04f 020a 	mov.w	r2, #10
  404dc6:	f04f 0300 	mov.w	r3, #0
  404dca:	f000 8174 	beq.w	4050b6 <_dtoa_r+0x9f6>
  404dce:	f001 fa89 	bl	4062e4 <__multadd>
  404dd2:	4649      	mov	r1, r9
  404dd4:	4606      	mov	r6, r0
  404dd6:	220a      	movs	r2, #10
  404dd8:	4620      	mov	r0, r4
  404dda:	2300      	movs	r3, #0
  404ddc:	f001 fa82 	bl	4062e4 <__multadd>
  404de0:	4657      	mov	r7, sl
  404de2:	4681      	mov	r9, r0
  404de4:	e79f      	b.n	404d26 <_dtoa_r+0x666>
  404de6:	2301      	movs	r3, #1
  404de8:	9309      	str	r3, [sp, #36]	; 0x24
  404dea:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404dec:	2b00      	cmp	r3, #0
  404dee:	f340 8213 	ble.w	405218 <_dtoa_r+0xb58>
  404df2:	461f      	mov	r7, r3
  404df4:	461e      	mov	r6, r3
  404df6:	930c      	str	r3, [sp, #48]	; 0x30
  404df8:	9306      	str	r3, [sp, #24]
  404dfa:	2100      	movs	r1, #0
  404dfc:	2f17      	cmp	r7, #23
  404dfe:	6461      	str	r1, [r4, #68]	; 0x44
  404e00:	d90a      	bls.n	404e18 <_dtoa_r+0x758>
  404e02:	2201      	movs	r2, #1
  404e04:	2304      	movs	r3, #4
  404e06:	005b      	lsls	r3, r3, #1
  404e08:	f103 0014 	add.w	r0, r3, #20
  404e0c:	4287      	cmp	r7, r0
  404e0e:	4611      	mov	r1, r2
  404e10:	f102 0201 	add.w	r2, r2, #1
  404e14:	d2f7      	bcs.n	404e06 <_dtoa_r+0x746>
  404e16:	6461      	str	r1, [r4, #68]	; 0x44
  404e18:	4620      	mov	r0, r4
  404e1a:	f001 fa33 	bl	406284 <_Balloc>
  404e1e:	2e0e      	cmp	r6, #14
  404e20:	9007      	str	r0, [sp, #28]
  404e22:	6420      	str	r0, [r4, #64]	; 0x40
  404e24:	f63f ad5c 	bhi.w	4048e0 <_dtoa_r+0x220>
  404e28:	2d00      	cmp	r5, #0
  404e2a:	f43f ad59 	beq.w	4048e0 <_dtoa_r+0x220>
  404e2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404e32:	9904      	ldr	r1, [sp, #16]
  404e34:	2900      	cmp	r1, #0
  404e36:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  404e3a:	f340 8221 	ble.w	405280 <_dtoa_r+0xbc0>
  404e3e:	4bb7      	ldr	r3, [pc, #732]	; (40511c <_dtoa_r+0xa5c>)
  404e40:	f001 020f 	and.w	r2, r1, #15
  404e44:	110d      	asrs	r5, r1, #4
  404e46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404e4a:	06e9      	lsls	r1, r5, #27
  404e4c:	e9d3 6700 	ldrd	r6, r7, [r3]
  404e50:	f140 81db 	bpl.w	40520a <_dtoa_r+0xb4a>
  404e54:	4bb2      	ldr	r3, [pc, #712]	; (405120 <_dtoa_r+0xa60>)
  404e56:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  404e5a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404e5e:	f002 fc1f 	bl	4076a0 <__aeabi_ddiv>
  404e62:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404e66:	f005 050f 	and.w	r5, r5, #15
  404e6a:	f04f 0803 	mov.w	r8, #3
  404e6e:	b18d      	cbz	r5, 404e94 <_dtoa_r+0x7d4>
  404e70:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 405120 <_dtoa_r+0xa60>
  404e74:	4630      	mov	r0, r6
  404e76:	4639      	mov	r1, r7
  404e78:	07ea      	lsls	r2, r5, #31
  404e7a:	d505      	bpl.n	404e88 <_dtoa_r+0x7c8>
  404e7c:	e9d9 2300 	ldrd	r2, r3, [r9]
  404e80:	f108 0801 	add.w	r8, r8, #1
  404e84:	f002 fae2 	bl	40744c <__aeabi_dmul>
  404e88:	106d      	asrs	r5, r5, #1
  404e8a:	f109 0908 	add.w	r9, r9, #8
  404e8e:	d1f3      	bne.n	404e78 <_dtoa_r+0x7b8>
  404e90:	4606      	mov	r6, r0
  404e92:	460f      	mov	r7, r1
  404e94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404e98:	4632      	mov	r2, r6
  404e9a:	463b      	mov	r3, r7
  404e9c:	f002 fc00 	bl	4076a0 <__aeabi_ddiv>
  404ea0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404ea4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404ea6:	b143      	cbz	r3, 404eba <_dtoa_r+0x7fa>
  404ea8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404eac:	2200      	movs	r2, #0
  404eae:	4b9d      	ldr	r3, [pc, #628]	; (405124 <_dtoa_r+0xa64>)
  404eb0:	f002 fd3e 	bl	407930 <__aeabi_dcmplt>
  404eb4:	2800      	cmp	r0, #0
  404eb6:	f040 82ac 	bne.w	405412 <_dtoa_r+0xd52>
  404eba:	4640      	mov	r0, r8
  404ebc:	f002 fa60 	bl	407380 <__aeabi_i2d>
  404ec0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404ec4:	f002 fac2 	bl	40744c <__aeabi_dmul>
  404ec8:	4b97      	ldr	r3, [pc, #604]	; (405128 <_dtoa_r+0xa68>)
  404eca:	2200      	movs	r2, #0
  404ecc:	f002 f90c 	bl	4070e8 <__adddf3>
  404ed0:	9b06      	ldr	r3, [sp, #24]
  404ed2:	4606      	mov	r6, r0
  404ed4:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  404ed8:	2b00      	cmp	r3, #0
  404eda:	f000 8162 	beq.w	4051a2 <_dtoa_r+0xae2>
  404ede:	9b04      	ldr	r3, [sp, #16]
  404ee0:	f8dd 9018 	ldr.w	r9, [sp, #24]
  404ee4:	9312      	str	r3, [sp, #72]	; 0x48
  404ee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404ee8:	2b00      	cmp	r3, #0
  404eea:	f000 8221 	beq.w	405330 <_dtoa_r+0xc70>
  404eee:	4b8b      	ldr	r3, [pc, #556]	; (40511c <_dtoa_r+0xa5c>)
  404ef0:	498e      	ldr	r1, [pc, #568]	; (40512c <_dtoa_r+0xa6c>)
  404ef2:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  404ef6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  404efa:	2000      	movs	r0, #0
  404efc:	f002 fbd0 	bl	4076a0 <__aeabi_ddiv>
  404f00:	4632      	mov	r2, r6
  404f02:	463b      	mov	r3, r7
  404f04:	f002 f8ee 	bl	4070e4 <__aeabi_dsub>
  404f08:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  404f0c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  404f10:	4639      	mov	r1, r7
  404f12:	4630      	mov	r0, r6
  404f14:	f002 fd34 	bl	407980 <__aeabi_d2iz>
  404f18:	4605      	mov	r5, r0
  404f1a:	f002 fa31 	bl	407380 <__aeabi_i2d>
  404f1e:	3530      	adds	r5, #48	; 0x30
  404f20:	4602      	mov	r2, r0
  404f22:	460b      	mov	r3, r1
  404f24:	4630      	mov	r0, r6
  404f26:	4639      	mov	r1, r7
  404f28:	f002 f8dc 	bl	4070e4 <__aeabi_dsub>
  404f2c:	fa5f f885 	uxtb.w	r8, r5
  404f30:	9d07      	ldr	r5, [sp, #28]
  404f32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  404f36:	f885 8000 	strb.w	r8, [r5]
  404f3a:	4606      	mov	r6, r0
  404f3c:	460f      	mov	r7, r1
  404f3e:	3501      	adds	r5, #1
  404f40:	f002 fcf6 	bl	407930 <__aeabi_dcmplt>
  404f44:	2800      	cmp	r0, #0
  404f46:	f040 82b2 	bne.w	4054ae <_dtoa_r+0xdee>
  404f4a:	4632      	mov	r2, r6
  404f4c:	463b      	mov	r3, r7
  404f4e:	2000      	movs	r0, #0
  404f50:	4974      	ldr	r1, [pc, #464]	; (405124 <_dtoa_r+0xa64>)
  404f52:	f002 f8c7 	bl	4070e4 <__aeabi_dsub>
  404f56:	4602      	mov	r2, r0
  404f58:	460b      	mov	r3, r1
  404f5a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404f5e:	f002 fd05 	bl	40796c <__aeabi_dcmpgt>
  404f62:	2800      	cmp	r0, #0
  404f64:	f040 82ac 	bne.w	4054c0 <_dtoa_r+0xe00>
  404f68:	f1b9 0f01 	cmp.w	r9, #1
  404f6c:	f340 8138 	ble.w	4051e0 <_dtoa_r+0xb20>
  404f70:	9b07      	ldr	r3, [sp, #28]
  404f72:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  404f76:	f8cd b008 	str.w	fp, [sp, #8]
  404f7a:	4499      	add	r9, r3
  404f7c:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  404f80:	46a0      	mov	r8, r4
  404f82:	e00d      	b.n	404fa0 <_dtoa_r+0x8e0>
  404f84:	2000      	movs	r0, #0
  404f86:	4967      	ldr	r1, [pc, #412]	; (405124 <_dtoa_r+0xa64>)
  404f88:	f002 f8ac 	bl	4070e4 <__aeabi_dsub>
  404f8c:	4652      	mov	r2, sl
  404f8e:	465b      	mov	r3, fp
  404f90:	f002 fcce 	bl	407930 <__aeabi_dcmplt>
  404f94:	2800      	cmp	r0, #0
  404f96:	f040 828e 	bne.w	4054b6 <_dtoa_r+0xdf6>
  404f9a:	454d      	cmp	r5, r9
  404f9c:	f000 811b 	beq.w	4051d6 <_dtoa_r+0xb16>
  404fa0:	4650      	mov	r0, sl
  404fa2:	4659      	mov	r1, fp
  404fa4:	2200      	movs	r2, #0
  404fa6:	4b62      	ldr	r3, [pc, #392]	; (405130 <_dtoa_r+0xa70>)
  404fa8:	f002 fa50 	bl	40744c <__aeabi_dmul>
  404fac:	2200      	movs	r2, #0
  404fae:	4b60      	ldr	r3, [pc, #384]	; (405130 <_dtoa_r+0xa70>)
  404fb0:	4682      	mov	sl, r0
  404fb2:	468b      	mov	fp, r1
  404fb4:	4630      	mov	r0, r6
  404fb6:	4639      	mov	r1, r7
  404fb8:	f002 fa48 	bl	40744c <__aeabi_dmul>
  404fbc:	460f      	mov	r7, r1
  404fbe:	4606      	mov	r6, r0
  404fc0:	f002 fcde 	bl	407980 <__aeabi_d2iz>
  404fc4:	4604      	mov	r4, r0
  404fc6:	f002 f9db 	bl	407380 <__aeabi_i2d>
  404fca:	4602      	mov	r2, r0
  404fcc:	460b      	mov	r3, r1
  404fce:	4630      	mov	r0, r6
  404fd0:	4639      	mov	r1, r7
  404fd2:	f002 f887 	bl	4070e4 <__aeabi_dsub>
  404fd6:	3430      	adds	r4, #48	; 0x30
  404fd8:	b2e4      	uxtb	r4, r4
  404fda:	4652      	mov	r2, sl
  404fdc:	465b      	mov	r3, fp
  404fde:	f805 4b01 	strb.w	r4, [r5], #1
  404fe2:	4606      	mov	r6, r0
  404fe4:	460f      	mov	r7, r1
  404fe6:	f002 fca3 	bl	407930 <__aeabi_dcmplt>
  404fea:	4632      	mov	r2, r6
  404fec:	463b      	mov	r3, r7
  404fee:	2800      	cmp	r0, #0
  404ff0:	d0c8      	beq.n	404f84 <_dtoa_r+0x8c4>
  404ff2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404ff4:	f8dd b008 	ldr.w	fp, [sp, #8]
  404ff8:	9304      	str	r3, [sp, #16]
  404ffa:	4644      	mov	r4, r8
  404ffc:	e533      	b.n	404a66 <_dtoa_r+0x3a6>
  404ffe:	2300      	movs	r3, #0
  405000:	9309      	str	r3, [sp, #36]	; 0x24
  405002:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405004:	9a04      	ldr	r2, [sp, #16]
  405006:	4413      	add	r3, r2
  405008:	930c      	str	r3, [sp, #48]	; 0x30
  40500a:	3301      	adds	r3, #1
  40500c:	2b00      	cmp	r3, #0
  40500e:	9306      	str	r3, [sp, #24]
  405010:	f340 8109 	ble.w	405226 <_dtoa_r+0xb66>
  405014:	9e06      	ldr	r6, [sp, #24]
  405016:	4637      	mov	r7, r6
  405018:	e6ef      	b.n	404dfa <_dtoa_r+0x73a>
  40501a:	2300      	movs	r3, #0
  40501c:	9309      	str	r3, [sp, #36]	; 0x24
  40501e:	e6e4      	b.n	404dea <_dtoa_r+0x72a>
  405020:	9b06      	ldr	r3, [sp, #24]
  405022:	2b00      	cmp	r3, #0
  405024:	f73f ac6d 	bgt.w	404902 <_dtoa_r+0x242>
  405028:	f040 8262 	bne.w	4054f0 <_dtoa_r+0xe30>
  40502c:	4640      	mov	r0, r8
  40502e:	2200      	movs	r2, #0
  405030:	4b40      	ldr	r3, [pc, #256]	; (405134 <_dtoa_r+0xa74>)
  405032:	4649      	mov	r1, r9
  405034:	f002 fa0a 	bl	40744c <__aeabi_dmul>
  405038:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40503c:	f002 fc8c 	bl	407958 <__aeabi_dcmpge>
  405040:	f8dd 8018 	ldr.w	r8, [sp, #24]
  405044:	4646      	mov	r6, r8
  405046:	2800      	cmp	r0, #0
  405048:	f000 808a 	beq.w	405160 <_dtoa_r+0xaa0>
  40504c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40504e:	9d07      	ldr	r5, [sp, #28]
  405050:	43db      	mvns	r3, r3
  405052:	9304      	str	r3, [sp, #16]
  405054:	4641      	mov	r1, r8
  405056:	4620      	mov	r0, r4
  405058:	f001 f93a 	bl	4062d0 <_Bfree>
  40505c:	2e00      	cmp	r6, #0
  40505e:	f47f ae2c 	bne.w	404cba <_dtoa_r+0x5fa>
  405062:	e500      	b.n	404a66 <_dtoa_r+0x3a6>
  405064:	4659      	mov	r1, fp
  405066:	4620      	mov	r0, r4
  405068:	f001 fa70 	bl	40654c <__pow5mult>
  40506c:	4683      	mov	fp, r0
  40506e:	e557      	b.n	404b20 <_dtoa_r+0x460>
  405070:	9b02      	ldr	r3, [sp, #8]
  405072:	2b00      	cmp	r3, #0
  405074:	f47f ad66 	bne.w	404b44 <_dtoa_r+0x484>
  405078:	9b03      	ldr	r3, [sp, #12]
  40507a:	f3c3 0313 	ubfx	r3, r3, #0, #20
  40507e:	2b00      	cmp	r3, #0
  405080:	f47f ad94 	bne.w	404bac <_dtoa_r+0x4ec>
  405084:	9b03      	ldr	r3, [sp, #12]
  405086:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  40508a:	0d3f      	lsrs	r7, r7, #20
  40508c:	053f      	lsls	r7, r7, #20
  40508e:	2f00      	cmp	r7, #0
  405090:	f000 821a 	beq.w	4054c8 <_dtoa_r+0xe08>
  405094:	9b05      	ldr	r3, [sp, #20]
  405096:	3301      	adds	r3, #1
  405098:	9305      	str	r3, [sp, #20]
  40509a:	f10a 0a01 	add.w	sl, sl, #1
  40509e:	f04f 0901 	mov.w	r9, #1
  4050a2:	e585      	b.n	404bb0 <_dtoa_r+0x4f0>
  4050a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4050a6:	2a00      	cmp	r2, #0
  4050a8:	f000 81a5 	beq.w	4053f6 <_dtoa_r+0xd36>
  4050ac:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4050b0:	9f08      	ldr	r7, [sp, #32]
  4050b2:	9d05      	ldr	r5, [sp, #20]
  4050b4:	e4ff      	b.n	404ab6 <_dtoa_r+0x3f6>
  4050b6:	f001 f915 	bl	4062e4 <__multadd>
  4050ba:	4657      	mov	r7, sl
  4050bc:	4606      	mov	r6, r0
  4050be:	4681      	mov	r9, r0
  4050c0:	e631      	b.n	404d26 <_dtoa_r+0x666>
  4050c2:	4601      	mov	r1, r0
  4050c4:	4620      	mov	r0, r4
  4050c6:	f8cd c008 	str.w	ip, [sp, #8]
  4050ca:	f001 f901 	bl	4062d0 <_Bfree>
  4050ce:	2201      	movs	r2, #1
  4050d0:	f8dd c008 	ldr.w	ip, [sp, #8]
  4050d4:	e654      	b.n	404d80 <_dtoa_r+0x6c0>
  4050d6:	4658      	mov	r0, fp
  4050d8:	4641      	mov	r1, r8
  4050da:	f001 fadd 	bl	406698 <__mcmp>
  4050de:	2800      	cmp	r0, #0
  4050e0:	f6bf ad91 	bge.w	404c06 <_dtoa_r+0x546>
  4050e4:	9f04      	ldr	r7, [sp, #16]
  4050e6:	4659      	mov	r1, fp
  4050e8:	2300      	movs	r3, #0
  4050ea:	4620      	mov	r0, r4
  4050ec:	220a      	movs	r2, #10
  4050ee:	3f01      	subs	r7, #1
  4050f0:	9704      	str	r7, [sp, #16]
  4050f2:	f001 f8f7 	bl	4062e4 <__multadd>
  4050f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4050f8:	4683      	mov	fp, r0
  4050fa:	2b00      	cmp	r3, #0
  4050fc:	f47f adf0 	bne.w	404ce0 <_dtoa_r+0x620>
  405100:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405102:	2b00      	cmp	r3, #0
  405104:	f340 81f8 	ble.w	4054f8 <_dtoa_r+0xe38>
  405108:	9306      	str	r3, [sp, #24]
  40510a:	e583      	b.n	404c14 <_dtoa_r+0x554>
  40510c:	9807      	ldr	r0, [sp, #28]
  40510e:	f7ff bb0b 	b.w	404728 <_dtoa_r+0x68>
  405112:	9b02      	ldr	r3, [sp, #8]
  405114:	2b00      	cmp	r3, #0
  405116:	f47f ad49 	bne.w	404bac <_dtoa_r+0x4ec>
  40511a:	e7ad      	b.n	405078 <_dtoa_r+0x9b8>
  40511c:	004087a8 	.word	0x004087a8
  405120:	00408880 	.word	0x00408880
  405124:	3ff00000 	.word	0x3ff00000
  405128:	401c0000 	.word	0x401c0000
  40512c:	3fe00000 	.word	0x3fe00000
  405130:	40240000 	.word	0x40240000
  405134:	40140000 	.word	0x40140000
  405138:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40513a:	2b02      	cmp	r3, #2
  40513c:	f77f ad67 	ble.w	404c0e <_dtoa_r+0x54e>
  405140:	9b06      	ldr	r3, [sp, #24]
  405142:	2b00      	cmp	r3, #0
  405144:	d182      	bne.n	40504c <_dtoa_r+0x98c>
  405146:	4641      	mov	r1, r8
  405148:	2205      	movs	r2, #5
  40514a:	4620      	mov	r0, r4
  40514c:	f001 f8ca 	bl	4062e4 <__multadd>
  405150:	4680      	mov	r8, r0
  405152:	4641      	mov	r1, r8
  405154:	4658      	mov	r0, fp
  405156:	f001 fa9f 	bl	406698 <__mcmp>
  40515a:	2800      	cmp	r0, #0
  40515c:	f77f af76 	ble.w	40504c <_dtoa_r+0x98c>
  405160:	9a04      	ldr	r2, [sp, #16]
  405162:	9907      	ldr	r1, [sp, #28]
  405164:	2331      	movs	r3, #49	; 0x31
  405166:	3201      	adds	r2, #1
  405168:	9204      	str	r2, [sp, #16]
  40516a:	700b      	strb	r3, [r1, #0]
  40516c:	1c4d      	adds	r5, r1, #1
  40516e:	e771      	b.n	405054 <_dtoa_r+0x994>
  405170:	9a04      	ldr	r2, [sp, #16]
  405172:	3201      	adds	r2, #1
  405174:	9204      	str	r2, [sp, #16]
  405176:	9a07      	ldr	r2, [sp, #28]
  405178:	2331      	movs	r3, #49	; 0x31
  40517a:	7013      	strb	r3, [r2, #0]
  40517c:	e58d      	b.n	404c9a <_dtoa_r+0x5da>
  40517e:	f8dd b008 	ldr.w	fp, [sp, #8]
  405182:	9c05      	ldr	r4, [sp, #20]
  405184:	e46f      	b.n	404a66 <_dtoa_r+0x3a6>
  405186:	4640      	mov	r0, r8
  405188:	f002 f8fa 	bl	407380 <__aeabi_i2d>
  40518c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405190:	f002 f95c 	bl	40744c <__aeabi_dmul>
  405194:	2200      	movs	r2, #0
  405196:	4bbc      	ldr	r3, [pc, #752]	; (405488 <_dtoa_r+0xdc8>)
  405198:	f001 ffa6 	bl	4070e8 <__adddf3>
  40519c:	4606      	mov	r6, r0
  40519e:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4051a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4051a6:	2200      	movs	r2, #0
  4051a8:	4bb8      	ldr	r3, [pc, #736]	; (40548c <_dtoa_r+0xdcc>)
  4051aa:	f001 ff9b 	bl	4070e4 <__aeabi_dsub>
  4051ae:	4632      	mov	r2, r6
  4051b0:	463b      	mov	r3, r7
  4051b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4051b6:	f002 fbd9 	bl	40796c <__aeabi_dcmpgt>
  4051ba:	4680      	mov	r8, r0
  4051bc:	2800      	cmp	r0, #0
  4051be:	f040 80b3 	bne.w	405328 <_dtoa_r+0xc68>
  4051c2:	4632      	mov	r2, r6
  4051c4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  4051c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4051cc:	f002 fbb0 	bl	407930 <__aeabi_dcmplt>
  4051d0:	b130      	cbz	r0, 4051e0 <_dtoa_r+0xb20>
  4051d2:	4646      	mov	r6, r8
  4051d4:	e73a      	b.n	40504c <_dtoa_r+0x98c>
  4051d6:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  4051da:	f8dd b008 	ldr.w	fp, [sp, #8]
  4051de:	4644      	mov	r4, r8
  4051e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  4051e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4051e8:	f7ff bb7a 	b.w	4048e0 <_dtoa_r+0x220>
  4051ec:	4659      	mov	r1, fp
  4051ee:	9a08      	ldr	r2, [sp, #32]
  4051f0:	4620      	mov	r0, r4
  4051f2:	f001 f9ab 	bl	40654c <__pow5mult>
  4051f6:	4683      	mov	fp, r0
  4051f8:	e492      	b.n	404b20 <_dtoa_r+0x460>
  4051fa:	9b08      	ldr	r3, [sp, #32]
  4051fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4051fe:	9708      	str	r7, [sp, #32]
  405200:	1afb      	subs	r3, r7, r3
  405202:	441a      	add	r2, r3
  405204:	920a      	str	r2, [sp, #40]	; 0x28
  405206:	2700      	movs	r7, #0
  405208:	e44f      	b.n	404aaa <_dtoa_r+0x3ea>
  40520a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  40520e:	f04f 0802 	mov.w	r8, #2
  405212:	e9cd 2302 	strd	r2, r3, [sp, #8]
  405216:	e62a      	b.n	404e6e <_dtoa_r+0x7ae>
  405218:	2601      	movs	r6, #1
  40521a:	9621      	str	r6, [sp, #132]	; 0x84
  40521c:	960c      	str	r6, [sp, #48]	; 0x30
  40521e:	9606      	str	r6, [sp, #24]
  405220:	2100      	movs	r1, #0
  405222:	6461      	str	r1, [r4, #68]	; 0x44
  405224:	e5f8      	b.n	404e18 <_dtoa_r+0x758>
  405226:	461e      	mov	r6, r3
  405228:	e7fa      	b.n	405220 <_dtoa_r+0xb60>
  40522a:	2a00      	cmp	r2, #0
  40522c:	dd15      	ble.n	40525a <_dtoa_r+0xb9a>
  40522e:	4659      	mov	r1, fp
  405230:	2201      	movs	r2, #1
  405232:	4620      	mov	r0, r4
  405234:	f8cd c008 	str.w	ip, [sp, #8]
  405238:	f001 f9d8 	bl	4065ec <__lshift>
  40523c:	4641      	mov	r1, r8
  40523e:	4683      	mov	fp, r0
  405240:	f001 fa2a 	bl	406698 <__mcmp>
  405244:	2800      	cmp	r0, #0
  405246:	f8dd c008 	ldr.w	ip, [sp, #8]
  40524a:	f340 814a 	ble.w	4054e2 <_dtoa_r+0xe22>
  40524e:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  405252:	f000 8106 	beq.w	405462 <_dtoa_r+0xda2>
  405256:	f10c 0c01 	add.w	ip, ip, #1
  40525a:	46b2      	mov	sl, r6
  40525c:	f887 c000 	strb.w	ip, [r7]
  405260:	1c7d      	adds	r5, r7, #1
  405262:	464e      	mov	r6, r9
  405264:	e519      	b.n	404c9a <_dtoa_r+0x5da>
  405266:	d104      	bne.n	405272 <_dtoa_r+0xbb2>
  405268:	f01c 0f01 	tst.w	ip, #1
  40526c:	d001      	beq.n	405272 <_dtoa_r+0xbb2>
  40526e:	e504      	b.n	404c7a <_dtoa_r+0x5ba>
  405270:	4615      	mov	r5, r2
  405272:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405276:	2b30      	cmp	r3, #48	; 0x30
  405278:	f105 32ff 	add.w	r2, r5, #4294967295
  40527c:	d0f8      	beq.n	405270 <_dtoa_r+0xbb0>
  40527e:	e50c      	b.n	404c9a <_dtoa_r+0x5da>
  405280:	9b04      	ldr	r3, [sp, #16]
  405282:	425d      	negs	r5, r3
  405284:	2d00      	cmp	r5, #0
  405286:	f000 80bd 	beq.w	405404 <_dtoa_r+0xd44>
  40528a:	4b81      	ldr	r3, [pc, #516]	; (405490 <_dtoa_r+0xdd0>)
  40528c:	f005 020f 	and.w	r2, r5, #15
  405290:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405294:	e9d3 2300 	ldrd	r2, r3, [r3]
  405298:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  40529c:	f002 f8d6 	bl	40744c <__aeabi_dmul>
  4052a0:	112d      	asrs	r5, r5, #4
  4052a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4052a6:	f000 812c 	beq.w	405502 <_dtoa_r+0xe42>
  4052aa:	4e7a      	ldr	r6, [pc, #488]	; (405494 <_dtoa_r+0xdd4>)
  4052ac:	f04f 0802 	mov.w	r8, #2
  4052b0:	07eb      	lsls	r3, r5, #31
  4052b2:	d505      	bpl.n	4052c0 <_dtoa_r+0xc00>
  4052b4:	e9d6 2300 	ldrd	r2, r3, [r6]
  4052b8:	f108 0801 	add.w	r8, r8, #1
  4052bc:	f002 f8c6 	bl	40744c <__aeabi_dmul>
  4052c0:	106d      	asrs	r5, r5, #1
  4052c2:	f106 0608 	add.w	r6, r6, #8
  4052c6:	d1f3      	bne.n	4052b0 <_dtoa_r+0xbf0>
  4052c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4052cc:	e5ea      	b.n	404ea4 <_dtoa_r+0x7e4>
  4052ce:	9a04      	ldr	r2, [sp, #16]
  4052d0:	3201      	adds	r2, #1
  4052d2:	9204      	str	r2, [sp, #16]
  4052d4:	9a07      	ldr	r2, [sp, #28]
  4052d6:	2330      	movs	r3, #48	; 0x30
  4052d8:	7013      	strb	r3, [r2, #0]
  4052da:	2331      	movs	r3, #49	; 0x31
  4052dc:	7013      	strb	r3, [r2, #0]
  4052de:	f7ff bbc2 	b.w	404a66 <_dtoa_r+0x3a6>
  4052e2:	6871      	ldr	r1, [r6, #4]
  4052e4:	4620      	mov	r0, r4
  4052e6:	f000 ffcd 	bl	406284 <_Balloc>
  4052ea:	6933      	ldr	r3, [r6, #16]
  4052ec:	1c9a      	adds	r2, r3, #2
  4052ee:	4605      	mov	r5, r0
  4052f0:	0092      	lsls	r2, r2, #2
  4052f2:	f106 010c 	add.w	r1, r6, #12
  4052f6:	300c      	adds	r0, #12
  4052f8:	f000 fec2 	bl	406080 <memcpy>
  4052fc:	4620      	mov	r0, r4
  4052fe:	4629      	mov	r1, r5
  405300:	2201      	movs	r2, #1
  405302:	f001 f973 	bl	4065ec <__lshift>
  405306:	4681      	mov	r9, r0
  405308:	e503      	b.n	404d12 <_dtoa_r+0x652>
  40530a:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40530e:	f000 80a8 	beq.w	405462 <_dtoa_r+0xda2>
  405312:	f10c 0c01 	add.w	ip, ip, #1
  405316:	46b2      	mov	sl, r6
  405318:	f887 c000 	strb.w	ip, [r7]
  40531c:	1c7d      	adds	r5, r7, #1
  40531e:	464e      	mov	r6, r9
  405320:	e4bb      	b.n	404c9a <_dtoa_r+0x5da>
  405322:	46b2      	mov	sl, r6
  405324:	464e      	mov	r6, r9
  405326:	e498      	b.n	404c5a <_dtoa_r+0x59a>
  405328:	f04f 0800 	mov.w	r8, #0
  40532c:	4646      	mov	r6, r8
  40532e:	e717      	b.n	405160 <_dtoa_r+0xaa0>
  405330:	4957      	ldr	r1, [pc, #348]	; (405490 <_dtoa_r+0xdd0>)
  405332:	f109 33ff 	add.w	r3, r9, #4294967295
  405336:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  40533a:	4632      	mov	r2, r6
  40533c:	9313      	str	r3, [sp, #76]	; 0x4c
  40533e:	e9d1 0100 	ldrd	r0, r1, [r1]
  405342:	463b      	mov	r3, r7
  405344:	f002 f882 	bl	40744c <__aeabi_dmul>
  405348:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40534c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  405350:	4639      	mov	r1, r7
  405352:	4630      	mov	r0, r6
  405354:	f002 fb14 	bl	407980 <__aeabi_d2iz>
  405358:	4605      	mov	r5, r0
  40535a:	f002 f811 	bl	407380 <__aeabi_i2d>
  40535e:	4602      	mov	r2, r0
  405360:	460b      	mov	r3, r1
  405362:	4630      	mov	r0, r6
  405364:	4639      	mov	r1, r7
  405366:	f001 febd 	bl	4070e4 <__aeabi_dsub>
  40536a:	9a07      	ldr	r2, [sp, #28]
  40536c:	3530      	adds	r5, #48	; 0x30
  40536e:	f1b9 0f01 	cmp.w	r9, #1
  405372:	7015      	strb	r5, [r2, #0]
  405374:	4606      	mov	r6, r0
  405376:	460f      	mov	r7, r1
  405378:	f102 0501 	add.w	r5, r2, #1
  40537c:	d023      	beq.n	4053c6 <_dtoa_r+0xd06>
  40537e:	9b07      	ldr	r3, [sp, #28]
  405380:	f8cd a008 	str.w	sl, [sp, #8]
  405384:	444b      	add	r3, r9
  405386:	465e      	mov	r6, fp
  405388:	469a      	mov	sl, r3
  40538a:	46ab      	mov	fp, r5
  40538c:	2200      	movs	r2, #0
  40538e:	4b42      	ldr	r3, [pc, #264]	; (405498 <_dtoa_r+0xdd8>)
  405390:	f002 f85c 	bl	40744c <__aeabi_dmul>
  405394:	4689      	mov	r9, r1
  405396:	4680      	mov	r8, r0
  405398:	f002 faf2 	bl	407980 <__aeabi_d2iz>
  40539c:	4607      	mov	r7, r0
  40539e:	f001 ffef 	bl	407380 <__aeabi_i2d>
  4053a2:	3730      	adds	r7, #48	; 0x30
  4053a4:	4602      	mov	r2, r0
  4053a6:	460b      	mov	r3, r1
  4053a8:	4640      	mov	r0, r8
  4053aa:	4649      	mov	r1, r9
  4053ac:	f001 fe9a 	bl	4070e4 <__aeabi_dsub>
  4053b0:	f80b 7b01 	strb.w	r7, [fp], #1
  4053b4:	45d3      	cmp	fp, sl
  4053b6:	d1e9      	bne.n	40538c <_dtoa_r+0xccc>
  4053b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4053ba:	f8dd a008 	ldr.w	sl, [sp, #8]
  4053be:	46b3      	mov	fp, r6
  4053c0:	460f      	mov	r7, r1
  4053c2:	4606      	mov	r6, r0
  4053c4:	441d      	add	r5, r3
  4053c6:	2200      	movs	r2, #0
  4053c8:	4b34      	ldr	r3, [pc, #208]	; (40549c <_dtoa_r+0xddc>)
  4053ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4053ce:	f001 fe8b 	bl	4070e8 <__adddf3>
  4053d2:	4632      	mov	r2, r6
  4053d4:	463b      	mov	r3, r7
  4053d6:	f002 faab 	bl	407930 <__aeabi_dcmplt>
  4053da:	2800      	cmp	r0, #0
  4053dc:	d047      	beq.n	40546e <_dtoa_r+0xdae>
  4053de:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4053e0:	9304      	str	r3, [sp, #16]
  4053e2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4053e6:	f7ff bb2c 	b.w	404a42 <_dtoa_r+0x382>
  4053ea:	9b05      	ldr	r3, [sp, #20]
  4053ec:	9a06      	ldr	r2, [sp, #24]
  4053ee:	1a9d      	subs	r5, r3, r2
  4053f0:	2300      	movs	r3, #0
  4053f2:	f7ff bb60 	b.w	404ab6 <_dtoa_r+0x3f6>
  4053f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4053f8:	9f08      	ldr	r7, [sp, #32]
  4053fa:	9d05      	ldr	r5, [sp, #20]
  4053fc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  405400:	f7ff bb59 	b.w	404ab6 <_dtoa_r+0x3f6>
  405404:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  405408:	f04f 0802 	mov.w	r8, #2
  40540c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  405410:	e548      	b.n	404ea4 <_dtoa_r+0x7e4>
  405412:	9b06      	ldr	r3, [sp, #24]
  405414:	2b00      	cmp	r3, #0
  405416:	f43f aeb6 	beq.w	405186 <_dtoa_r+0xac6>
  40541a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40541c:	2d00      	cmp	r5, #0
  40541e:	f77f aedf 	ble.w	4051e0 <_dtoa_r+0xb20>
  405422:	2200      	movs	r2, #0
  405424:	4b1c      	ldr	r3, [pc, #112]	; (405498 <_dtoa_r+0xdd8>)
  405426:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40542a:	f002 f80f 	bl	40744c <__aeabi_dmul>
  40542e:	4606      	mov	r6, r0
  405430:	460f      	mov	r7, r1
  405432:	f108 0001 	add.w	r0, r8, #1
  405436:	e9cd 6702 	strd	r6, r7, [sp, #8]
  40543a:	f001 ffa1 	bl	407380 <__aeabi_i2d>
  40543e:	4602      	mov	r2, r0
  405440:	460b      	mov	r3, r1
  405442:	4630      	mov	r0, r6
  405444:	4639      	mov	r1, r7
  405446:	f002 f801 	bl	40744c <__aeabi_dmul>
  40544a:	4b0f      	ldr	r3, [pc, #60]	; (405488 <_dtoa_r+0xdc8>)
  40544c:	2200      	movs	r2, #0
  40544e:	f001 fe4b 	bl	4070e8 <__adddf3>
  405452:	9b04      	ldr	r3, [sp, #16]
  405454:	3b01      	subs	r3, #1
  405456:	4606      	mov	r6, r0
  405458:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40545c:	9312      	str	r3, [sp, #72]	; 0x48
  40545e:	46a9      	mov	r9, r5
  405460:	e541      	b.n	404ee6 <_dtoa_r+0x826>
  405462:	2239      	movs	r2, #57	; 0x39
  405464:	46b2      	mov	sl, r6
  405466:	703a      	strb	r2, [r7, #0]
  405468:	464e      	mov	r6, r9
  40546a:	1c7d      	adds	r5, r7, #1
  40546c:	e407      	b.n	404c7e <_dtoa_r+0x5be>
  40546e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405472:	2000      	movs	r0, #0
  405474:	4909      	ldr	r1, [pc, #36]	; (40549c <_dtoa_r+0xddc>)
  405476:	f001 fe35 	bl	4070e4 <__aeabi_dsub>
  40547a:	4632      	mov	r2, r6
  40547c:	463b      	mov	r3, r7
  40547e:	f002 fa75 	bl	40796c <__aeabi_dcmpgt>
  405482:	b970      	cbnz	r0, 4054a2 <_dtoa_r+0xde2>
  405484:	e6ac      	b.n	4051e0 <_dtoa_r+0xb20>
  405486:	bf00      	nop
  405488:	401c0000 	.word	0x401c0000
  40548c:	40140000 	.word	0x40140000
  405490:	004087a8 	.word	0x004087a8
  405494:	00408880 	.word	0x00408880
  405498:	40240000 	.word	0x40240000
  40549c:	3fe00000 	.word	0x3fe00000
  4054a0:	4615      	mov	r5, r2
  4054a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4054a6:	2b30      	cmp	r3, #48	; 0x30
  4054a8:	f105 32ff 	add.w	r2, r5, #4294967295
  4054ac:	d0f8      	beq.n	4054a0 <_dtoa_r+0xde0>
  4054ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4054b0:	9304      	str	r3, [sp, #16]
  4054b2:	f7ff bad8 	b.w	404a66 <_dtoa_r+0x3a6>
  4054b6:	4643      	mov	r3, r8
  4054b8:	f8dd b008 	ldr.w	fp, [sp, #8]
  4054bc:	46a0      	mov	r8, r4
  4054be:	461c      	mov	r4, r3
  4054c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4054c2:	9304      	str	r3, [sp, #16]
  4054c4:	f7ff babd 	b.w	404a42 <_dtoa_r+0x382>
  4054c8:	46b9      	mov	r9, r7
  4054ca:	f7ff bb71 	b.w	404bb0 <_dtoa_r+0x4f0>
  4054ce:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  4054d2:	d0c6      	beq.n	405462 <_dtoa_r+0xda2>
  4054d4:	f1ba 0f00 	cmp.w	sl, #0
  4054d8:	f77f aebf 	ble.w	40525a <_dtoa_r+0xb9a>
  4054dc:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  4054e0:	e6bb      	b.n	40525a <_dtoa_r+0xb9a>
  4054e2:	f47f aeba 	bne.w	40525a <_dtoa_r+0xb9a>
  4054e6:	f01c 0f01 	tst.w	ip, #1
  4054ea:	f43f aeb6 	beq.w	40525a <_dtoa_r+0xb9a>
  4054ee:	e6ae      	b.n	40524e <_dtoa_r+0xb8e>
  4054f0:	f04f 0800 	mov.w	r8, #0
  4054f4:	4646      	mov	r6, r8
  4054f6:	e5a9      	b.n	40504c <_dtoa_r+0x98c>
  4054f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4054fa:	2b02      	cmp	r3, #2
  4054fc:	dc04      	bgt.n	405508 <_dtoa_r+0xe48>
  4054fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405500:	e602      	b.n	405108 <_dtoa_r+0xa48>
  405502:	f04f 0802 	mov.w	r8, #2
  405506:	e4cd      	b.n	404ea4 <_dtoa_r+0x7e4>
  405508:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40550a:	9306      	str	r3, [sp, #24]
  40550c:	e618      	b.n	405140 <_dtoa_r+0xa80>
  40550e:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405510:	2b02      	cmp	r3, #2
  405512:	dcf9      	bgt.n	405508 <_dtoa_r+0xe48>
  405514:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405516:	f7ff bbee 	b.w	404cf6 <_dtoa_r+0x636>
  40551a:	2500      	movs	r5, #0
  40551c:	6465      	str	r5, [r4, #68]	; 0x44
  40551e:	4629      	mov	r1, r5
  405520:	4620      	mov	r0, r4
  405522:	f000 feaf 	bl	406284 <_Balloc>
  405526:	f04f 33ff 	mov.w	r3, #4294967295
  40552a:	9306      	str	r3, [sp, #24]
  40552c:	930c      	str	r3, [sp, #48]	; 0x30
  40552e:	2301      	movs	r3, #1
  405530:	9007      	str	r0, [sp, #28]
  405532:	9521      	str	r5, [sp, #132]	; 0x84
  405534:	6420      	str	r0, [r4, #64]	; 0x40
  405536:	9309      	str	r3, [sp, #36]	; 0x24
  405538:	f7ff b9d2 	b.w	4048e0 <_dtoa_r+0x220>
  40553c:	f43f ab4d 	beq.w	404bda <_dtoa_r+0x51a>
  405540:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  405544:	f7ff bb44 	b.w	404bd0 <_dtoa_r+0x510>
  405548:	2301      	movs	r3, #1
  40554a:	9309      	str	r3, [sp, #36]	; 0x24
  40554c:	e559      	b.n	405002 <_dtoa_r+0x942>
  40554e:	2501      	movs	r5, #1
  405550:	f7ff b990 	b.w	404874 <_dtoa_r+0x1b4>

00405554 <__sflush_r>:
  405554:	898b      	ldrh	r3, [r1, #12]
  405556:	b29a      	uxth	r2, r3
  405558:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40555c:	460d      	mov	r5, r1
  40555e:	0711      	lsls	r1, r2, #28
  405560:	4680      	mov	r8, r0
  405562:	d43c      	bmi.n	4055de <__sflush_r+0x8a>
  405564:	686a      	ldr	r2, [r5, #4]
  405566:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40556a:	2a00      	cmp	r2, #0
  40556c:	81ab      	strh	r3, [r5, #12]
  40556e:	dd65      	ble.n	40563c <__sflush_r+0xe8>
  405570:	6aae      	ldr	r6, [r5, #40]	; 0x28
  405572:	2e00      	cmp	r6, #0
  405574:	d04b      	beq.n	40560e <__sflush_r+0xba>
  405576:	b29b      	uxth	r3, r3
  405578:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40557c:	2100      	movs	r1, #0
  40557e:	b292      	uxth	r2, r2
  405580:	f8d8 4000 	ldr.w	r4, [r8]
  405584:	f8c8 1000 	str.w	r1, [r8]
  405588:	2a00      	cmp	r2, #0
  40558a:	d05b      	beq.n	405644 <__sflush_r+0xf0>
  40558c:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40558e:	075f      	lsls	r7, r3, #29
  405590:	d505      	bpl.n	40559e <__sflush_r+0x4a>
  405592:	6869      	ldr	r1, [r5, #4]
  405594:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405596:	1a52      	subs	r2, r2, r1
  405598:	b10b      	cbz	r3, 40559e <__sflush_r+0x4a>
  40559a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40559c:	1ad2      	subs	r2, r2, r3
  40559e:	4640      	mov	r0, r8
  4055a0:	69e9      	ldr	r1, [r5, #28]
  4055a2:	2300      	movs	r3, #0
  4055a4:	47b0      	blx	r6
  4055a6:	1c46      	adds	r6, r0, #1
  4055a8:	d056      	beq.n	405658 <__sflush_r+0x104>
  4055aa:	89ab      	ldrh	r3, [r5, #12]
  4055ac:	692a      	ldr	r2, [r5, #16]
  4055ae:	602a      	str	r2, [r5, #0]
  4055b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4055b4:	b29b      	uxth	r3, r3
  4055b6:	2200      	movs	r2, #0
  4055b8:	606a      	str	r2, [r5, #4]
  4055ba:	04da      	lsls	r2, r3, #19
  4055bc:	81ab      	strh	r3, [r5, #12]
  4055be:	d43b      	bmi.n	405638 <__sflush_r+0xe4>
  4055c0:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4055c2:	f8c8 4000 	str.w	r4, [r8]
  4055c6:	b311      	cbz	r1, 40560e <__sflush_r+0xba>
  4055c8:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4055cc:	4299      	cmp	r1, r3
  4055ce:	d002      	beq.n	4055d6 <__sflush_r+0x82>
  4055d0:	4640      	mov	r0, r8
  4055d2:	f000 f96b 	bl	4058ac <_free_r>
  4055d6:	2000      	movs	r0, #0
  4055d8:	6328      	str	r0, [r5, #48]	; 0x30
  4055da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055de:	692e      	ldr	r6, [r5, #16]
  4055e0:	b1ae      	cbz	r6, 40560e <__sflush_r+0xba>
  4055e2:	682c      	ldr	r4, [r5, #0]
  4055e4:	602e      	str	r6, [r5, #0]
  4055e6:	0791      	lsls	r1, r2, #30
  4055e8:	bf0c      	ite	eq
  4055ea:	696b      	ldreq	r3, [r5, #20]
  4055ec:	2300      	movne	r3, #0
  4055ee:	1ba4      	subs	r4, r4, r6
  4055f0:	60ab      	str	r3, [r5, #8]
  4055f2:	e00a      	b.n	40560a <__sflush_r+0xb6>
  4055f4:	4632      	mov	r2, r6
  4055f6:	4623      	mov	r3, r4
  4055f8:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4055fa:	69e9      	ldr	r1, [r5, #28]
  4055fc:	4640      	mov	r0, r8
  4055fe:	47b8      	blx	r7
  405600:	2800      	cmp	r0, #0
  405602:	eba4 0400 	sub.w	r4, r4, r0
  405606:	4406      	add	r6, r0
  405608:	dd04      	ble.n	405614 <__sflush_r+0xc0>
  40560a:	2c00      	cmp	r4, #0
  40560c:	dcf2      	bgt.n	4055f4 <__sflush_r+0xa0>
  40560e:	2000      	movs	r0, #0
  405610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405614:	89ab      	ldrh	r3, [r5, #12]
  405616:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40561a:	81ab      	strh	r3, [r5, #12]
  40561c:	f04f 30ff 	mov.w	r0, #4294967295
  405620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405624:	89ab      	ldrh	r3, [r5, #12]
  405626:	692a      	ldr	r2, [r5, #16]
  405628:	6069      	str	r1, [r5, #4]
  40562a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40562e:	b29b      	uxth	r3, r3
  405630:	81ab      	strh	r3, [r5, #12]
  405632:	04db      	lsls	r3, r3, #19
  405634:	602a      	str	r2, [r5, #0]
  405636:	d5c3      	bpl.n	4055c0 <__sflush_r+0x6c>
  405638:	6528      	str	r0, [r5, #80]	; 0x50
  40563a:	e7c1      	b.n	4055c0 <__sflush_r+0x6c>
  40563c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40563e:	2a00      	cmp	r2, #0
  405640:	dc96      	bgt.n	405570 <__sflush_r+0x1c>
  405642:	e7e4      	b.n	40560e <__sflush_r+0xba>
  405644:	2301      	movs	r3, #1
  405646:	4640      	mov	r0, r8
  405648:	69e9      	ldr	r1, [r5, #28]
  40564a:	47b0      	blx	r6
  40564c:	1c43      	adds	r3, r0, #1
  40564e:	4602      	mov	r2, r0
  405650:	d019      	beq.n	405686 <__sflush_r+0x132>
  405652:	89ab      	ldrh	r3, [r5, #12]
  405654:	6aae      	ldr	r6, [r5, #40]	; 0x28
  405656:	e79a      	b.n	40558e <__sflush_r+0x3a>
  405658:	f8d8 1000 	ldr.w	r1, [r8]
  40565c:	2900      	cmp	r1, #0
  40565e:	d0e1      	beq.n	405624 <__sflush_r+0xd0>
  405660:	291d      	cmp	r1, #29
  405662:	d007      	beq.n	405674 <__sflush_r+0x120>
  405664:	2916      	cmp	r1, #22
  405666:	d005      	beq.n	405674 <__sflush_r+0x120>
  405668:	89ab      	ldrh	r3, [r5, #12]
  40566a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40566e:	81ab      	strh	r3, [r5, #12]
  405670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405674:	89ab      	ldrh	r3, [r5, #12]
  405676:	692a      	ldr	r2, [r5, #16]
  405678:	602a      	str	r2, [r5, #0]
  40567a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40567e:	2200      	movs	r2, #0
  405680:	81ab      	strh	r3, [r5, #12]
  405682:	606a      	str	r2, [r5, #4]
  405684:	e79c      	b.n	4055c0 <__sflush_r+0x6c>
  405686:	f8d8 3000 	ldr.w	r3, [r8]
  40568a:	2b00      	cmp	r3, #0
  40568c:	d0e1      	beq.n	405652 <__sflush_r+0xfe>
  40568e:	2b1d      	cmp	r3, #29
  405690:	d007      	beq.n	4056a2 <__sflush_r+0x14e>
  405692:	2b16      	cmp	r3, #22
  405694:	d005      	beq.n	4056a2 <__sflush_r+0x14e>
  405696:	89ab      	ldrh	r3, [r5, #12]
  405698:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40569c:	81ab      	strh	r3, [r5, #12]
  40569e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4056a2:	f8c8 4000 	str.w	r4, [r8]
  4056a6:	e7b2      	b.n	40560e <__sflush_r+0xba>

004056a8 <_fflush_r>:
  4056a8:	b510      	push	{r4, lr}
  4056aa:	4604      	mov	r4, r0
  4056ac:	b082      	sub	sp, #8
  4056ae:	b108      	cbz	r0, 4056b4 <_fflush_r+0xc>
  4056b0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4056b2:	b153      	cbz	r3, 4056ca <_fflush_r+0x22>
  4056b4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4056b8:	b908      	cbnz	r0, 4056be <_fflush_r+0x16>
  4056ba:	b002      	add	sp, #8
  4056bc:	bd10      	pop	{r4, pc}
  4056be:	4620      	mov	r0, r4
  4056c0:	b002      	add	sp, #8
  4056c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4056c6:	f7ff bf45 	b.w	405554 <__sflush_r>
  4056ca:	9101      	str	r1, [sp, #4]
  4056cc:	f000 f880 	bl	4057d0 <__sinit>
  4056d0:	9901      	ldr	r1, [sp, #4]
  4056d2:	e7ef      	b.n	4056b4 <_fflush_r+0xc>

004056d4 <_cleanup_r>:
  4056d4:	4901      	ldr	r1, [pc, #4]	; (4056dc <_cleanup_r+0x8>)
  4056d6:	f000 b9c1 	b.w	405a5c <_fwalk_reent>
  4056da:	bf00      	nop
  4056dc:	00407009 	.word	0x00407009

004056e0 <__sinit.part.1>:
  4056e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4056e4:	4b35      	ldr	r3, [pc, #212]	; (4057bc <__sinit.part.1+0xdc>)
  4056e6:	6845      	ldr	r5, [r0, #4]
  4056e8:	63c3      	str	r3, [r0, #60]	; 0x3c
  4056ea:	2400      	movs	r4, #0
  4056ec:	4607      	mov	r7, r0
  4056ee:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4056f2:	2304      	movs	r3, #4
  4056f4:	2103      	movs	r1, #3
  4056f6:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4056fa:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4056fe:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  405702:	b083      	sub	sp, #12
  405704:	602c      	str	r4, [r5, #0]
  405706:	606c      	str	r4, [r5, #4]
  405708:	60ac      	str	r4, [r5, #8]
  40570a:	666c      	str	r4, [r5, #100]	; 0x64
  40570c:	81ec      	strh	r4, [r5, #14]
  40570e:	612c      	str	r4, [r5, #16]
  405710:	616c      	str	r4, [r5, #20]
  405712:	61ac      	str	r4, [r5, #24]
  405714:	81ab      	strh	r3, [r5, #12]
  405716:	4621      	mov	r1, r4
  405718:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40571c:	2208      	movs	r2, #8
  40571e:	f7fd fbe5 	bl	402eec <memset>
  405722:	68be      	ldr	r6, [r7, #8]
  405724:	f8df b098 	ldr.w	fp, [pc, #152]	; 4057c0 <__sinit.part.1+0xe0>
  405728:	f8df a098 	ldr.w	sl, [pc, #152]	; 4057c4 <__sinit.part.1+0xe4>
  40572c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4057c8 <__sinit.part.1+0xe8>
  405730:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4057cc <__sinit.part.1+0xec>
  405734:	f8c5 b020 	str.w	fp, [r5, #32]
  405738:	2301      	movs	r3, #1
  40573a:	2209      	movs	r2, #9
  40573c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  405740:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  405744:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  405748:	61ed      	str	r5, [r5, #28]
  40574a:	4621      	mov	r1, r4
  40574c:	81f3      	strh	r3, [r6, #14]
  40574e:	81b2      	strh	r2, [r6, #12]
  405750:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  405754:	6034      	str	r4, [r6, #0]
  405756:	6074      	str	r4, [r6, #4]
  405758:	60b4      	str	r4, [r6, #8]
  40575a:	6674      	str	r4, [r6, #100]	; 0x64
  40575c:	6134      	str	r4, [r6, #16]
  40575e:	6174      	str	r4, [r6, #20]
  405760:	61b4      	str	r4, [r6, #24]
  405762:	2208      	movs	r2, #8
  405764:	9301      	str	r3, [sp, #4]
  405766:	f7fd fbc1 	bl	402eec <memset>
  40576a:	68fd      	ldr	r5, [r7, #12]
  40576c:	61f6      	str	r6, [r6, #28]
  40576e:	2012      	movs	r0, #18
  405770:	2202      	movs	r2, #2
  405772:	f8c6 b020 	str.w	fp, [r6, #32]
  405776:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40577a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40577e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  405782:	4621      	mov	r1, r4
  405784:	81a8      	strh	r0, [r5, #12]
  405786:	81ea      	strh	r2, [r5, #14]
  405788:	602c      	str	r4, [r5, #0]
  40578a:	606c      	str	r4, [r5, #4]
  40578c:	60ac      	str	r4, [r5, #8]
  40578e:	666c      	str	r4, [r5, #100]	; 0x64
  405790:	612c      	str	r4, [r5, #16]
  405792:	616c      	str	r4, [r5, #20]
  405794:	61ac      	str	r4, [r5, #24]
  405796:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40579a:	2208      	movs	r2, #8
  40579c:	f7fd fba6 	bl	402eec <memset>
  4057a0:	9b01      	ldr	r3, [sp, #4]
  4057a2:	61ed      	str	r5, [r5, #28]
  4057a4:	f8c5 b020 	str.w	fp, [r5, #32]
  4057a8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4057ac:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4057b0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4057b4:	63bb      	str	r3, [r7, #56]	; 0x38
  4057b6:	b003      	add	sp, #12
  4057b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057bc:	004056d5 	.word	0x004056d5
  4057c0:	00406cd5 	.word	0x00406cd5
  4057c4:	00406cf9 	.word	0x00406cf9
  4057c8:	00406d31 	.word	0x00406d31
  4057cc:	00406d51 	.word	0x00406d51

004057d0 <__sinit>:
  4057d0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4057d2:	b103      	cbz	r3, 4057d6 <__sinit+0x6>
  4057d4:	4770      	bx	lr
  4057d6:	f7ff bf83 	b.w	4056e0 <__sinit.part.1>
  4057da:	bf00      	nop

004057dc <__sfp_lock_acquire>:
  4057dc:	4770      	bx	lr
  4057de:	bf00      	nop

004057e0 <__sfp_lock_release>:
  4057e0:	4770      	bx	lr
  4057e2:	bf00      	nop

004057e4 <__libc_fini_array>:
  4057e4:	b538      	push	{r3, r4, r5, lr}
  4057e6:	4b08      	ldr	r3, [pc, #32]	; (405808 <__libc_fini_array+0x24>)
  4057e8:	4d08      	ldr	r5, [pc, #32]	; (40580c <__libc_fini_array+0x28>)
  4057ea:	1aed      	subs	r5, r5, r3
  4057ec:	10ac      	asrs	r4, r5, #2
  4057ee:	bf18      	it	ne
  4057f0:	18ed      	addne	r5, r5, r3
  4057f2:	d005      	beq.n	405800 <__libc_fini_array+0x1c>
  4057f4:	3c01      	subs	r4, #1
  4057f6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4057fa:	4798      	blx	r3
  4057fc:	2c00      	cmp	r4, #0
  4057fe:	d1f9      	bne.n	4057f4 <__libc_fini_array+0x10>
  405800:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405804:	f003 b85a 	b.w	4088bc <_fini>
  405808:	004088c8 	.word	0x004088c8
  40580c:	004088cc 	.word	0x004088cc

00405810 <_malloc_trim_r>:
  405810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405812:	4f23      	ldr	r7, [pc, #140]	; (4058a0 <_malloc_trim_r+0x90>)
  405814:	460c      	mov	r4, r1
  405816:	4606      	mov	r6, r0
  405818:	f000 fd30 	bl	40627c <__malloc_lock>
  40581c:	68bb      	ldr	r3, [r7, #8]
  40581e:	685d      	ldr	r5, [r3, #4]
  405820:	f025 0503 	bic.w	r5, r5, #3
  405824:	1b29      	subs	r1, r5, r4
  405826:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40582a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40582e:	f021 010f 	bic.w	r1, r1, #15
  405832:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405836:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40583a:	db07      	blt.n	40584c <_malloc_trim_r+0x3c>
  40583c:	4630      	mov	r0, r6
  40583e:	2100      	movs	r1, #0
  405840:	f001 fa36 	bl	406cb0 <_sbrk_r>
  405844:	68bb      	ldr	r3, [r7, #8]
  405846:	442b      	add	r3, r5
  405848:	4298      	cmp	r0, r3
  40584a:	d004      	beq.n	405856 <_malloc_trim_r+0x46>
  40584c:	4630      	mov	r0, r6
  40584e:	f000 fd17 	bl	406280 <__malloc_unlock>
  405852:	2000      	movs	r0, #0
  405854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405856:	4630      	mov	r0, r6
  405858:	4261      	negs	r1, r4
  40585a:	f001 fa29 	bl	406cb0 <_sbrk_r>
  40585e:	3001      	adds	r0, #1
  405860:	d00d      	beq.n	40587e <_malloc_trim_r+0x6e>
  405862:	4b10      	ldr	r3, [pc, #64]	; (4058a4 <_malloc_trim_r+0x94>)
  405864:	68ba      	ldr	r2, [r7, #8]
  405866:	6819      	ldr	r1, [r3, #0]
  405868:	1b2d      	subs	r5, r5, r4
  40586a:	f045 0501 	orr.w	r5, r5, #1
  40586e:	4630      	mov	r0, r6
  405870:	1b09      	subs	r1, r1, r4
  405872:	6055      	str	r5, [r2, #4]
  405874:	6019      	str	r1, [r3, #0]
  405876:	f000 fd03 	bl	406280 <__malloc_unlock>
  40587a:	2001      	movs	r0, #1
  40587c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40587e:	4630      	mov	r0, r6
  405880:	2100      	movs	r1, #0
  405882:	f001 fa15 	bl	406cb0 <_sbrk_r>
  405886:	68ba      	ldr	r2, [r7, #8]
  405888:	1a83      	subs	r3, r0, r2
  40588a:	2b0f      	cmp	r3, #15
  40588c:	ddde      	ble.n	40584c <_malloc_trim_r+0x3c>
  40588e:	4c06      	ldr	r4, [pc, #24]	; (4058a8 <_malloc_trim_r+0x98>)
  405890:	4904      	ldr	r1, [pc, #16]	; (4058a4 <_malloc_trim_r+0x94>)
  405892:	6824      	ldr	r4, [r4, #0]
  405894:	f043 0301 	orr.w	r3, r3, #1
  405898:	1b00      	subs	r0, r0, r4
  40589a:	6053      	str	r3, [r2, #4]
  40589c:	6008      	str	r0, [r1, #0]
  40589e:	e7d5      	b.n	40584c <_malloc_trim_r+0x3c>
  4058a0:	20000474 	.word	0x20000474
  4058a4:	20000cf8 	.word	0x20000cf8
  4058a8:	20000880 	.word	0x20000880

004058ac <_free_r>:
  4058ac:	2900      	cmp	r1, #0
  4058ae:	d04e      	beq.n	40594e <_free_r+0xa2>
  4058b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4058b4:	460c      	mov	r4, r1
  4058b6:	4680      	mov	r8, r0
  4058b8:	f000 fce0 	bl	40627c <__malloc_lock>
  4058bc:	f854 7c04 	ldr.w	r7, [r4, #-4]
  4058c0:	4962      	ldr	r1, [pc, #392]	; (405a4c <_free_r+0x1a0>)
  4058c2:	f027 0201 	bic.w	r2, r7, #1
  4058c6:	f1a4 0508 	sub.w	r5, r4, #8
  4058ca:	18ab      	adds	r3, r5, r2
  4058cc:	688e      	ldr	r6, [r1, #8]
  4058ce:	6858      	ldr	r0, [r3, #4]
  4058d0:	429e      	cmp	r6, r3
  4058d2:	f020 0003 	bic.w	r0, r0, #3
  4058d6:	d05a      	beq.n	40598e <_free_r+0xe2>
  4058d8:	07fe      	lsls	r6, r7, #31
  4058da:	6058      	str	r0, [r3, #4]
  4058dc:	d40b      	bmi.n	4058f6 <_free_r+0x4a>
  4058de:	f854 7c08 	ldr.w	r7, [r4, #-8]
  4058e2:	1bed      	subs	r5, r5, r7
  4058e4:	f101 0e08 	add.w	lr, r1, #8
  4058e8:	68ac      	ldr	r4, [r5, #8]
  4058ea:	4574      	cmp	r4, lr
  4058ec:	443a      	add	r2, r7
  4058ee:	d067      	beq.n	4059c0 <_free_r+0x114>
  4058f0:	68ef      	ldr	r7, [r5, #12]
  4058f2:	60e7      	str	r7, [r4, #12]
  4058f4:	60bc      	str	r4, [r7, #8]
  4058f6:	181c      	adds	r4, r3, r0
  4058f8:	6864      	ldr	r4, [r4, #4]
  4058fa:	07e4      	lsls	r4, r4, #31
  4058fc:	d40c      	bmi.n	405918 <_free_r+0x6c>
  4058fe:	4f54      	ldr	r7, [pc, #336]	; (405a50 <_free_r+0x1a4>)
  405900:	689c      	ldr	r4, [r3, #8]
  405902:	42bc      	cmp	r4, r7
  405904:	4402      	add	r2, r0
  405906:	d07c      	beq.n	405a02 <_free_r+0x156>
  405908:	68d8      	ldr	r0, [r3, #12]
  40590a:	60e0      	str	r0, [r4, #12]
  40590c:	f042 0301 	orr.w	r3, r2, #1
  405910:	6084      	str	r4, [r0, #8]
  405912:	606b      	str	r3, [r5, #4]
  405914:	50aa      	str	r2, [r5, r2]
  405916:	e003      	b.n	405920 <_free_r+0x74>
  405918:	f042 0301 	orr.w	r3, r2, #1
  40591c:	606b      	str	r3, [r5, #4]
  40591e:	50aa      	str	r2, [r5, r2]
  405920:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405924:	d214      	bcs.n	405950 <_free_r+0xa4>
  405926:	08d2      	lsrs	r2, r2, #3
  405928:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  40592c:	6848      	ldr	r0, [r1, #4]
  40592e:	689f      	ldr	r7, [r3, #8]
  405930:	60af      	str	r7, [r5, #8]
  405932:	1092      	asrs	r2, r2, #2
  405934:	2401      	movs	r4, #1
  405936:	fa04 f202 	lsl.w	r2, r4, r2
  40593a:	4310      	orrs	r0, r2
  40593c:	60eb      	str	r3, [r5, #12]
  40593e:	6048      	str	r0, [r1, #4]
  405940:	609d      	str	r5, [r3, #8]
  405942:	60fd      	str	r5, [r7, #12]
  405944:	4640      	mov	r0, r8
  405946:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40594a:	f000 bc99 	b.w	406280 <__malloc_unlock>
  40594e:	4770      	bx	lr
  405950:	0a53      	lsrs	r3, r2, #9
  405952:	2b04      	cmp	r3, #4
  405954:	d847      	bhi.n	4059e6 <_free_r+0x13a>
  405956:	0993      	lsrs	r3, r2, #6
  405958:	f103 0438 	add.w	r4, r3, #56	; 0x38
  40595c:	0060      	lsls	r0, r4, #1
  40595e:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  405962:	493a      	ldr	r1, [pc, #232]	; (405a4c <_free_r+0x1a0>)
  405964:	6883      	ldr	r3, [r0, #8]
  405966:	4283      	cmp	r3, r0
  405968:	d043      	beq.n	4059f2 <_free_r+0x146>
  40596a:	6859      	ldr	r1, [r3, #4]
  40596c:	f021 0103 	bic.w	r1, r1, #3
  405970:	4291      	cmp	r1, r2
  405972:	d902      	bls.n	40597a <_free_r+0xce>
  405974:	689b      	ldr	r3, [r3, #8]
  405976:	4298      	cmp	r0, r3
  405978:	d1f7      	bne.n	40596a <_free_r+0xbe>
  40597a:	68da      	ldr	r2, [r3, #12]
  40597c:	60ea      	str	r2, [r5, #12]
  40597e:	60ab      	str	r3, [r5, #8]
  405980:	4640      	mov	r0, r8
  405982:	6095      	str	r5, [r2, #8]
  405984:	60dd      	str	r5, [r3, #12]
  405986:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40598a:	f000 bc79 	b.w	406280 <__malloc_unlock>
  40598e:	07ff      	lsls	r7, r7, #31
  405990:	4402      	add	r2, r0
  405992:	d407      	bmi.n	4059a4 <_free_r+0xf8>
  405994:	f854 3c08 	ldr.w	r3, [r4, #-8]
  405998:	1aed      	subs	r5, r5, r3
  40599a:	441a      	add	r2, r3
  40599c:	68a8      	ldr	r0, [r5, #8]
  40599e:	68eb      	ldr	r3, [r5, #12]
  4059a0:	60c3      	str	r3, [r0, #12]
  4059a2:	6098      	str	r0, [r3, #8]
  4059a4:	4b2b      	ldr	r3, [pc, #172]	; (405a54 <_free_r+0x1a8>)
  4059a6:	681b      	ldr	r3, [r3, #0]
  4059a8:	f042 0001 	orr.w	r0, r2, #1
  4059ac:	429a      	cmp	r2, r3
  4059ae:	6068      	str	r0, [r5, #4]
  4059b0:	608d      	str	r5, [r1, #8]
  4059b2:	d3c7      	bcc.n	405944 <_free_r+0x98>
  4059b4:	4b28      	ldr	r3, [pc, #160]	; (405a58 <_free_r+0x1ac>)
  4059b6:	4640      	mov	r0, r8
  4059b8:	6819      	ldr	r1, [r3, #0]
  4059ba:	f7ff ff29 	bl	405810 <_malloc_trim_r>
  4059be:	e7c1      	b.n	405944 <_free_r+0x98>
  4059c0:	1819      	adds	r1, r3, r0
  4059c2:	6849      	ldr	r1, [r1, #4]
  4059c4:	07c9      	lsls	r1, r1, #31
  4059c6:	d409      	bmi.n	4059dc <_free_r+0x130>
  4059c8:	68d9      	ldr	r1, [r3, #12]
  4059ca:	689b      	ldr	r3, [r3, #8]
  4059cc:	4402      	add	r2, r0
  4059ce:	f042 0001 	orr.w	r0, r2, #1
  4059d2:	60d9      	str	r1, [r3, #12]
  4059d4:	608b      	str	r3, [r1, #8]
  4059d6:	6068      	str	r0, [r5, #4]
  4059d8:	50aa      	str	r2, [r5, r2]
  4059da:	e7b3      	b.n	405944 <_free_r+0x98>
  4059dc:	f042 0301 	orr.w	r3, r2, #1
  4059e0:	606b      	str	r3, [r5, #4]
  4059e2:	50aa      	str	r2, [r5, r2]
  4059e4:	e7ae      	b.n	405944 <_free_r+0x98>
  4059e6:	2b14      	cmp	r3, #20
  4059e8:	d814      	bhi.n	405a14 <_free_r+0x168>
  4059ea:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  4059ee:	0060      	lsls	r0, r4, #1
  4059f0:	e7b5      	b.n	40595e <_free_r+0xb2>
  4059f2:	684a      	ldr	r2, [r1, #4]
  4059f4:	10a4      	asrs	r4, r4, #2
  4059f6:	2001      	movs	r0, #1
  4059f8:	40a0      	lsls	r0, r4
  4059fa:	4302      	orrs	r2, r0
  4059fc:	604a      	str	r2, [r1, #4]
  4059fe:	461a      	mov	r2, r3
  405a00:	e7bc      	b.n	40597c <_free_r+0xd0>
  405a02:	f042 0301 	orr.w	r3, r2, #1
  405a06:	614d      	str	r5, [r1, #20]
  405a08:	610d      	str	r5, [r1, #16]
  405a0a:	60ec      	str	r4, [r5, #12]
  405a0c:	60ac      	str	r4, [r5, #8]
  405a0e:	606b      	str	r3, [r5, #4]
  405a10:	50aa      	str	r2, [r5, r2]
  405a12:	e797      	b.n	405944 <_free_r+0x98>
  405a14:	2b54      	cmp	r3, #84	; 0x54
  405a16:	d804      	bhi.n	405a22 <_free_r+0x176>
  405a18:	0b13      	lsrs	r3, r2, #12
  405a1a:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  405a1e:	0060      	lsls	r0, r4, #1
  405a20:	e79d      	b.n	40595e <_free_r+0xb2>
  405a22:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  405a26:	d804      	bhi.n	405a32 <_free_r+0x186>
  405a28:	0bd3      	lsrs	r3, r2, #15
  405a2a:	f103 0477 	add.w	r4, r3, #119	; 0x77
  405a2e:	0060      	lsls	r0, r4, #1
  405a30:	e795      	b.n	40595e <_free_r+0xb2>
  405a32:	f240 5054 	movw	r0, #1364	; 0x554
  405a36:	4283      	cmp	r3, r0
  405a38:	d804      	bhi.n	405a44 <_free_r+0x198>
  405a3a:	0c93      	lsrs	r3, r2, #18
  405a3c:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  405a40:	0060      	lsls	r0, r4, #1
  405a42:	e78c      	b.n	40595e <_free_r+0xb2>
  405a44:	20fc      	movs	r0, #252	; 0xfc
  405a46:	247e      	movs	r4, #126	; 0x7e
  405a48:	e789      	b.n	40595e <_free_r+0xb2>
  405a4a:	bf00      	nop
  405a4c:	20000474 	.word	0x20000474
  405a50:	2000047c 	.word	0x2000047c
  405a54:	2000087c 	.word	0x2000087c
  405a58:	20000cf4 	.word	0x20000cf4

00405a5c <_fwalk_reent>:
  405a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405a60:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405a64:	d01f      	beq.n	405aa6 <_fwalk_reent+0x4a>
  405a66:	4688      	mov	r8, r1
  405a68:	4606      	mov	r6, r0
  405a6a:	f04f 0900 	mov.w	r9, #0
  405a6e:	687d      	ldr	r5, [r7, #4]
  405a70:	68bc      	ldr	r4, [r7, #8]
  405a72:	3d01      	subs	r5, #1
  405a74:	d411      	bmi.n	405a9a <_fwalk_reent+0x3e>
  405a76:	89a3      	ldrh	r3, [r4, #12]
  405a78:	2b01      	cmp	r3, #1
  405a7a:	f105 35ff 	add.w	r5, r5, #4294967295
  405a7e:	d908      	bls.n	405a92 <_fwalk_reent+0x36>
  405a80:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405a84:	3301      	adds	r3, #1
  405a86:	4621      	mov	r1, r4
  405a88:	4630      	mov	r0, r6
  405a8a:	d002      	beq.n	405a92 <_fwalk_reent+0x36>
  405a8c:	47c0      	blx	r8
  405a8e:	ea49 0900 	orr.w	r9, r9, r0
  405a92:	1c6b      	adds	r3, r5, #1
  405a94:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405a98:	d1ed      	bne.n	405a76 <_fwalk_reent+0x1a>
  405a9a:	683f      	ldr	r7, [r7, #0]
  405a9c:	2f00      	cmp	r7, #0
  405a9e:	d1e6      	bne.n	405a6e <_fwalk_reent+0x12>
  405aa0:	4648      	mov	r0, r9
  405aa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405aa6:	46b9      	mov	r9, r7
  405aa8:	4648      	mov	r0, r9
  405aaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405aae:	bf00      	nop

00405ab0 <_localeconv_r>:
  405ab0:	4800      	ldr	r0, [pc, #0]	; (405ab4 <_localeconv_r+0x4>)
  405ab2:	4770      	bx	lr
  405ab4:	2000043c 	.word	0x2000043c

00405ab8 <malloc>:
  405ab8:	4b02      	ldr	r3, [pc, #8]	; (405ac4 <malloc+0xc>)
  405aba:	4601      	mov	r1, r0
  405abc:	6818      	ldr	r0, [r3, #0]
  405abe:	f000 b803 	b.w	405ac8 <_malloc_r>
  405ac2:	bf00      	nop
  405ac4:	20000438 	.word	0x20000438

00405ac8 <_malloc_r>:
  405ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405acc:	f101 050b 	add.w	r5, r1, #11
  405ad0:	2d16      	cmp	r5, #22
  405ad2:	b083      	sub	sp, #12
  405ad4:	4606      	mov	r6, r0
  405ad6:	d927      	bls.n	405b28 <_malloc_r+0x60>
  405ad8:	f035 0507 	bics.w	r5, r5, #7
  405adc:	f100 80b6 	bmi.w	405c4c <_malloc_r+0x184>
  405ae0:	42a9      	cmp	r1, r5
  405ae2:	f200 80b3 	bhi.w	405c4c <_malloc_r+0x184>
  405ae6:	f000 fbc9 	bl	40627c <__malloc_lock>
  405aea:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  405aee:	d222      	bcs.n	405b36 <_malloc_r+0x6e>
  405af0:	4fc2      	ldr	r7, [pc, #776]	; (405dfc <_malloc_r+0x334>)
  405af2:	08e8      	lsrs	r0, r5, #3
  405af4:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  405af8:	68dc      	ldr	r4, [r3, #12]
  405afa:	429c      	cmp	r4, r3
  405afc:	f000 81c8 	beq.w	405e90 <_malloc_r+0x3c8>
  405b00:	6863      	ldr	r3, [r4, #4]
  405b02:	68e1      	ldr	r1, [r4, #12]
  405b04:	68a5      	ldr	r5, [r4, #8]
  405b06:	f023 0303 	bic.w	r3, r3, #3
  405b0a:	4423      	add	r3, r4
  405b0c:	4630      	mov	r0, r6
  405b0e:	685a      	ldr	r2, [r3, #4]
  405b10:	60e9      	str	r1, [r5, #12]
  405b12:	f042 0201 	orr.w	r2, r2, #1
  405b16:	608d      	str	r5, [r1, #8]
  405b18:	605a      	str	r2, [r3, #4]
  405b1a:	f000 fbb1 	bl	406280 <__malloc_unlock>
  405b1e:	3408      	adds	r4, #8
  405b20:	4620      	mov	r0, r4
  405b22:	b003      	add	sp, #12
  405b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b28:	2910      	cmp	r1, #16
  405b2a:	f200 808f 	bhi.w	405c4c <_malloc_r+0x184>
  405b2e:	f000 fba5 	bl	40627c <__malloc_lock>
  405b32:	2510      	movs	r5, #16
  405b34:	e7dc      	b.n	405af0 <_malloc_r+0x28>
  405b36:	0a68      	lsrs	r0, r5, #9
  405b38:	f000 808f 	beq.w	405c5a <_malloc_r+0x192>
  405b3c:	2804      	cmp	r0, #4
  405b3e:	f200 8154 	bhi.w	405dea <_malloc_r+0x322>
  405b42:	09a8      	lsrs	r0, r5, #6
  405b44:	3038      	adds	r0, #56	; 0x38
  405b46:	0041      	lsls	r1, r0, #1
  405b48:	4fac      	ldr	r7, [pc, #688]	; (405dfc <_malloc_r+0x334>)
  405b4a:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  405b4e:	68cc      	ldr	r4, [r1, #12]
  405b50:	42a1      	cmp	r1, r4
  405b52:	d106      	bne.n	405b62 <_malloc_r+0x9a>
  405b54:	e00c      	b.n	405b70 <_malloc_r+0xa8>
  405b56:	2a00      	cmp	r2, #0
  405b58:	f280 8082 	bge.w	405c60 <_malloc_r+0x198>
  405b5c:	68e4      	ldr	r4, [r4, #12]
  405b5e:	42a1      	cmp	r1, r4
  405b60:	d006      	beq.n	405b70 <_malloc_r+0xa8>
  405b62:	6863      	ldr	r3, [r4, #4]
  405b64:	f023 0303 	bic.w	r3, r3, #3
  405b68:	1b5a      	subs	r2, r3, r5
  405b6a:	2a0f      	cmp	r2, #15
  405b6c:	ddf3      	ble.n	405b56 <_malloc_r+0x8e>
  405b6e:	3801      	subs	r0, #1
  405b70:	3001      	adds	r0, #1
  405b72:	49a2      	ldr	r1, [pc, #648]	; (405dfc <_malloc_r+0x334>)
  405b74:	693c      	ldr	r4, [r7, #16]
  405b76:	f101 0e08 	add.w	lr, r1, #8
  405b7a:	4574      	cmp	r4, lr
  405b7c:	f000 817d 	beq.w	405e7a <_malloc_r+0x3b2>
  405b80:	6863      	ldr	r3, [r4, #4]
  405b82:	f023 0303 	bic.w	r3, r3, #3
  405b86:	1b5a      	subs	r2, r3, r5
  405b88:	2a0f      	cmp	r2, #15
  405b8a:	f300 8163 	bgt.w	405e54 <_malloc_r+0x38c>
  405b8e:	2a00      	cmp	r2, #0
  405b90:	f8c1 e014 	str.w	lr, [r1, #20]
  405b94:	f8c1 e010 	str.w	lr, [r1, #16]
  405b98:	da73      	bge.n	405c82 <_malloc_r+0x1ba>
  405b9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405b9e:	f080 8139 	bcs.w	405e14 <_malloc_r+0x34c>
  405ba2:	08db      	lsrs	r3, r3, #3
  405ba4:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  405ba8:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  405bac:	684a      	ldr	r2, [r1, #4]
  405bae:	f8d8 9008 	ldr.w	r9, [r8, #8]
  405bb2:	f8c4 9008 	str.w	r9, [r4, #8]
  405bb6:	2301      	movs	r3, #1
  405bb8:	fa03 f30c 	lsl.w	r3, r3, ip
  405bbc:	4313      	orrs	r3, r2
  405bbe:	f8c4 800c 	str.w	r8, [r4, #12]
  405bc2:	604b      	str	r3, [r1, #4]
  405bc4:	f8c8 4008 	str.w	r4, [r8, #8]
  405bc8:	f8c9 400c 	str.w	r4, [r9, #12]
  405bcc:	1082      	asrs	r2, r0, #2
  405bce:	2401      	movs	r4, #1
  405bd0:	4094      	lsls	r4, r2
  405bd2:	429c      	cmp	r4, r3
  405bd4:	d862      	bhi.n	405c9c <_malloc_r+0x1d4>
  405bd6:	4223      	tst	r3, r4
  405bd8:	d106      	bne.n	405be8 <_malloc_r+0x120>
  405bda:	f020 0003 	bic.w	r0, r0, #3
  405bde:	0064      	lsls	r4, r4, #1
  405be0:	4223      	tst	r3, r4
  405be2:	f100 0004 	add.w	r0, r0, #4
  405be6:	d0fa      	beq.n	405bde <_malloc_r+0x116>
  405be8:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  405bec:	46c4      	mov	ip, r8
  405bee:	4681      	mov	r9, r0
  405bf0:	f8dc 300c 	ldr.w	r3, [ip, #12]
  405bf4:	459c      	cmp	ip, r3
  405bf6:	d107      	bne.n	405c08 <_malloc_r+0x140>
  405bf8:	e141      	b.n	405e7e <_malloc_r+0x3b6>
  405bfa:	2900      	cmp	r1, #0
  405bfc:	f280 8151 	bge.w	405ea2 <_malloc_r+0x3da>
  405c00:	68db      	ldr	r3, [r3, #12]
  405c02:	459c      	cmp	ip, r3
  405c04:	f000 813b 	beq.w	405e7e <_malloc_r+0x3b6>
  405c08:	685a      	ldr	r2, [r3, #4]
  405c0a:	f022 0203 	bic.w	r2, r2, #3
  405c0e:	1b51      	subs	r1, r2, r5
  405c10:	290f      	cmp	r1, #15
  405c12:	ddf2      	ble.n	405bfa <_malloc_r+0x132>
  405c14:	461c      	mov	r4, r3
  405c16:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405c1a:	f854 8f08 	ldr.w	r8, [r4, #8]!
  405c1e:	195a      	adds	r2, r3, r5
  405c20:	f045 0901 	orr.w	r9, r5, #1
  405c24:	f041 0501 	orr.w	r5, r1, #1
  405c28:	f8c3 9004 	str.w	r9, [r3, #4]
  405c2c:	4630      	mov	r0, r6
  405c2e:	f8c8 c00c 	str.w	ip, [r8, #12]
  405c32:	f8cc 8008 	str.w	r8, [ip, #8]
  405c36:	617a      	str	r2, [r7, #20]
  405c38:	613a      	str	r2, [r7, #16]
  405c3a:	f8c2 e00c 	str.w	lr, [r2, #12]
  405c3e:	f8c2 e008 	str.w	lr, [r2, #8]
  405c42:	6055      	str	r5, [r2, #4]
  405c44:	5051      	str	r1, [r2, r1]
  405c46:	f000 fb1b 	bl	406280 <__malloc_unlock>
  405c4a:	e769      	b.n	405b20 <_malloc_r+0x58>
  405c4c:	2400      	movs	r4, #0
  405c4e:	230c      	movs	r3, #12
  405c50:	4620      	mov	r0, r4
  405c52:	6033      	str	r3, [r6, #0]
  405c54:	b003      	add	sp, #12
  405c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c5a:	217e      	movs	r1, #126	; 0x7e
  405c5c:	203f      	movs	r0, #63	; 0x3f
  405c5e:	e773      	b.n	405b48 <_malloc_r+0x80>
  405c60:	4423      	add	r3, r4
  405c62:	68e1      	ldr	r1, [r4, #12]
  405c64:	685a      	ldr	r2, [r3, #4]
  405c66:	68a5      	ldr	r5, [r4, #8]
  405c68:	f042 0201 	orr.w	r2, r2, #1
  405c6c:	60e9      	str	r1, [r5, #12]
  405c6e:	4630      	mov	r0, r6
  405c70:	608d      	str	r5, [r1, #8]
  405c72:	605a      	str	r2, [r3, #4]
  405c74:	f000 fb04 	bl	406280 <__malloc_unlock>
  405c78:	3408      	adds	r4, #8
  405c7a:	4620      	mov	r0, r4
  405c7c:	b003      	add	sp, #12
  405c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c82:	4423      	add	r3, r4
  405c84:	4630      	mov	r0, r6
  405c86:	685a      	ldr	r2, [r3, #4]
  405c88:	f042 0201 	orr.w	r2, r2, #1
  405c8c:	605a      	str	r2, [r3, #4]
  405c8e:	f000 faf7 	bl	406280 <__malloc_unlock>
  405c92:	3408      	adds	r4, #8
  405c94:	4620      	mov	r0, r4
  405c96:	b003      	add	sp, #12
  405c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c9c:	68bc      	ldr	r4, [r7, #8]
  405c9e:	6863      	ldr	r3, [r4, #4]
  405ca0:	f023 0803 	bic.w	r8, r3, #3
  405ca4:	4545      	cmp	r5, r8
  405ca6:	d804      	bhi.n	405cb2 <_malloc_r+0x1ea>
  405ca8:	ebc5 0308 	rsb	r3, r5, r8
  405cac:	2b0f      	cmp	r3, #15
  405cae:	f300 808c 	bgt.w	405dca <_malloc_r+0x302>
  405cb2:	4b53      	ldr	r3, [pc, #332]	; (405e00 <_malloc_r+0x338>)
  405cb4:	f8df a158 	ldr.w	sl, [pc, #344]	; 405e10 <_malloc_r+0x348>
  405cb8:	681a      	ldr	r2, [r3, #0]
  405cba:	f8da 3000 	ldr.w	r3, [sl]
  405cbe:	3301      	adds	r3, #1
  405cc0:	442a      	add	r2, r5
  405cc2:	eb04 0b08 	add.w	fp, r4, r8
  405cc6:	f000 8150 	beq.w	405f6a <_malloc_r+0x4a2>
  405cca:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  405cce:	320f      	adds	r2, #15
  405cd0:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  405cd4:	f022 020f 	bic.w	r2, r2, #15
  405cd8:	4611      	mov	r1, r2
  405cda:	4630      	mov	r0, r6
  405cdc:	9201      	str	r2, [sp, #4]
  405cde:	f000 ffe7 	bl	406cb0 <_sbrk_r>
  405ce2:	f1b0 3fff 	cmp.w	r0, #4294967295
  405ce6:	4681      	mov	r9, r0
  405ce8:	9a01      	ldr	r2, [sp, #4]
  405cea:	f000 8147 	beq.w	405f7c <_malloc_r+0x4b4>
  405cee:	4583      	cmp	fp, r0
  405cf0:	f200 80ee 	bhi.w	405ed0 <_malloc_r+0x408>
  405cf4:	4b43      	ldr	r3, [pc, #268]	; (405e04 <_malloc_r+0x33c>)
  405cf6:	6819      	ldr	r1, [r3, #0]
  405cf8:	45cb      	cmp	fp, r9
  405cfa:	4411      	add	r1, r2
  405cfc:	6019      	str	r1, [r3, #0]
  405cfe:	f000 8142 	beq.w	405f86 <_malloc_r+0x4be>
  405d02:	f8da 0000 	ldr.w	r0, [sl]
  405d06:	f8df e108 	ldr.w	lr, [pc, #264]	; 405e10 <_malloc_r+0x348>
  405d0a:	3001      	adds	r0, #1
  405d0c:	bf1b      	ittet	ne
  405d0e:	ebcb 0b09 	rsbne	fp, fp, r9
  405d12:	4459      	addne	r1, fp
  405d14:	f8ce 9000 	streq.w	r9, [lr]
  405d18:	6019      	strne	r1, [r3, #0]
  405d1a:	f019 0107 	ands.w	r1, r9, #7
  405d1e:	f000 8107 	beq.w	405f30 <_malloc_r+0x468>
  405d22:	f1c1 0008 	rsb	r0, r1, #8
  405d26:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  405d2a:	4481      	add	r9, r0
  405d2c:	3108      	adds	r1, #8
  405d2e:	444a      	add	r2, r9
  405d30:	f3c2 020b 	ubfx	r2, r2, #0, #12
  405d34:	ebc2 0a01 	rsb	sl, r2, r1
  405d38:	4651      	mov	r1, sl
  405d3a:	4630      	mov	r0, r6
  405d3c:	9301      	str	r3, [sp, #4]
  405d3e:	f000 ffb7 	bl	406cb0 <_sbrk_r>
  405d42:	1c43      	adds	r3, r0, #1
  405d44:	9b01      	ldr	r3, [sp, #4]
  405d46:	f000 812c 	beq.w	405fa2 <_malloc_r+0x4da>
  405d4a:	ebc9 0200 	rsb	r2, r9, r0
  405d4e:	4452      	add	r2, sl
  405d50:	f042 0201 	orr.w	r2, r2, #1
  405d54:	6819      	ldr	r1, [r3, #0]
  405d56:	f8c7 9008 	str.w	r9, [r7, #8]
  405d5a:	4451      	add	r1, sl
  405d5c:	42bc      	cmp	r4, r7
  405d5e:	f8c9 2004 	str.w	r2, [r9, #4]
  405d62:	6019      	str	r1, [r3, #0]
  405d64:	f8df a09c 	ldr.w	sl, [pc, #156]	; 405e04 <_malloc_r+0x33c>
  405d68:	d016      	beq.n	405d98 <_malloc_r+0x2d0>
  405d6a:	f1b8 0f0f 	cmp.w	r8, #15
  405d6e:	f240 80ee 	bls.w	405f4e <_malloc_r+0x486>
  405d72:	6862      	ldr	r2, [r4, #4]
  405d74:	f1a8 030c 	sub.w	r3, r8, #12
  405d78:	f023 0307 	bic.w	r3, r3, #7
  405d7c:	18e0      	adds	r0, r4, r3
  405d7e:	f002 0201 	and.w	r2, r2, #1
  405d82:	f04f 0e05 	mov.w	lr, #5
  405d86:	431a      	orrs	r2, r3
  405d88:	2b0f      	cmp	r3, #15
  405d8a:	6062      	str	r2, [r4, #4]
  405d8c:	f8c0 e004 	str.w	lr, [r0, #4]
  405d90:	f8c0 e008 	str.w	lr, [r0, #8]
  405d94:	f200 8109 	bhi.w	405faa <_malloc_r+0x4e2>
  405d98:	4b1b      	ldr	r3, [pc, #108]	; (405e08 <_malloc_r+0x340>)
  405d9a:	68bc      	ldr	r4, [r7, #8]
  405d9c:	681a      	ldr	r2, [r3, #0]
  405d9e:	4291      	cmp	r1, r2
  405da0:	bf88      	it	hi
  405da2:	6019      	strhi	r1, [r3, #0]
  405da4:	4b19      	ldr	r3, [pc, #100]	; (405e0c <_malloc_r+0x344>)
  405da6:	681a      	ldr	r2, [r3, #0]
  405da8:	4291      	cmp	r1, r2
  405daa:	6862      	ldr	r2, [r4, #4]
  405dac:	bf88      	it	hi
  405dae:	6019      	strhi	r1, [r3, #0]
  405db0:	f022 0203 	bic.w	r2, r2, #3
  405db4:	4295      	cmp	r5, r2
  405db6:	eba2 0305 	sub.w	r3, r2, r5
  405dba:	d801      	bhi.n	405dc0 <_malloc_r+0x2f8>
  405dbc:	2b0f      	cmp	r3, #15
  405dbe:	dc04      	bgt.n	405dca <_malloc_r+0x302>
  405dc0:	4630      	mov	r0, r6
  405dc2:	f000 fa5d 	bl	406280 <__malloc_unlock>
  405dc6:	2400      	movs	r4, #0
  405dc8:	e6aa      	b.n	405b20 <_malloc_r+0x58>
  405dca:	1962      	adds	r2, r4, r5
  405dcc:	f043 0301 	orr.w	r3, r3, #1
  405dd0:	f045 0501 	orr.w	r5, r5, #1
  405dd4:	6065      	str	r5, [r4, #4]
  405dd6:	4630      	mov	r0, r6
  405dd8:	60ba      	str	r2, [r7, #8]
  405dda:	6053      	str	r3, [r2, #4]
  405ddc:	f000 fa50 	bl	406280 <__malloc_unlock>
  405de0:	3408      	adds	r4, #8
  405de2:	4620      	mov	r0, r4
  405de4:	b003      	add	sp, #12
  405de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405dea:	2814      	cmp	r0, #20
  405dec:	d968      	bls.n	405ec0 <_malloc_r+0x3f8>
  405dee:	2854      	cmp	r0, #84	; 0x54
  405df0:	f200 8097 	bhi.w	405f22 <_malloc_r+0x45a>
  405df4:	0b28      	lsrs	r0, r5, #12
  405df6:	306e      	adds	r0, #110	; 0x6e
  405df8:	0041      	lsls	r1, r0, #1
  405dfa:	e6a5      	b.n	405b48 <_malloc_r+0x80>
  405dfc:	20000474 	.word	0x20000474
  405e00:	20000cf4 	.word	0x20000cf4
  405e04:	20000cf8 	.word	0x20000cf8
  405e08:	20000cf0 	.word	0x20000cf0
  405e0c:	20000cec 	.word	0x20000cec
  405e10:	20000880 	.word	0x20000880
  405e14:	0a5a      	lsrs	r2, r3, #9
  405e16:	2a04      	cmp	r2, #4
  405e18:	d955      	bls.n	405ec6 <_malloc_r+0x3fe>
  405e1a:	2a14      	cmp	r2, #20
  405e1c:	f200 80a7 	bhi.w	405f6e <_malloc_r+0x4a6>
  405e20:	325b      	adds	r2, #91	; 0x5b
  405e22:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  405e26:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  405e2a:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 405fe8 <_malloc_r+0x520>
  405e2e:	f8dc 1008 	ldr.w	r1, [ip, #8]
  405e32:	4561      	cmp	r1, ip
  405e34:	d07f      	beq.n	405f36 <_malloc_r+0x46e>
  405e36:	684a      	ldr	r2, [r1, #4]
  405e38:	f022 0203 	bic.w	r2, r2, #3
  405e3c:	4293      	cmp	r3, r2
  405e3e:	d202      	bcs.n	405e46 <_malloc_r+0x37e>
  405e40:	6889      	ldr	r1, [r1, #8]
  405e42:	458c      	cmp	ip, r1
  405e44:	d1f7      	bne.n	405e36 <_malloc_r+0x36e>
  405e46:	68ca      	ldr	r2, [r1, #12]
  405e48:	687b      	ldr	r3, [r7, #4]
  405e4a:	60e2      	str	r2, [r4, #12]
  405e4c:	60a1      	str	r1, [r4, #8]
  405e4e:	6094      	str	r4, [r2, #8]
  405e50:	60cc      	str	r4, [r1, #12]
  405e52:	e6bb      	b.n	405bcc <_malloc_r+0x104>
  405e54:	1963      	adds	r3, r4, r5
  405e56:	f042 0701 	orr.w	r7, r2, #1
  405e5a:	f045 0501 	orr.w	r5, r5, #1
  405e5e:	6065      	str	r5, [r4, #4]
  405e60:	4630      	mov	r0, r6
  405e62:	614b      	str	r3, [r1, #20]
  405e64:	610b      	str	r3, [r1, #16]
  405e66:	f8c3 e00c 	str.w	lr, [r3, #12]
  405e6a:	f8c3 e008 	str.w	lr, [r3, #8]
  405e6e:	605f      	str	r7, [r3, #4]
  405e70:	509a      	str	r2, [r3, r2]
  405e72:	3408      	adds	r4, #8
  405e74:	f000 fa04 	bl	406280 <__malloc_unlock>
  405e78:	e652      	b.n	405b20 <_malloc_r+0x58>
  405e7a:	684b      	ldr	r3, [r1, #4]
  405e7c:	e6a6      	b.n	405bcc <_malloc_r+0x104>
  405e7e:	f109 0901 	add.w	r9, r9, #1
  405e82:	f019 0f03 	tst.w	r9, #3
  405e86:	f10c 0c08 	add.w	ip, ip, #8
  405e8a:	f47f aeb1 	bne.w	405bf0 <_malloc_r+0x128>
  405e8e:	e02c      	b.n	405eea <_malloc_r+0x422>
  405e90:	f104 0308 	add.w	r3, r4, #8
  405e94:	6964      	ldr	r4, [r4, #20]
  405e96:	42a3      	cmp	r3, r4
  405e98:	bf08      	it	eq
  405e9a:	3002      	addeq	r0, #2
  405e9c:	f43f ae69 	beq.w	405b72 <_malloc_r+0xaa>
  405ea0:	e62e      	b.n	405b00 <_malloc_r+0x38>
  405ea2:	441a      	add	r2, r3
  405ea4:	461c      	mov	r4, r3
  405ea6:	6851      	ldr	r1, [r2, #4]
  405ea8:	68db      	ldr	r3, [r3, #12]
  405eaa:	f854 5f08 	ldr.w	r5, [r4, #8]!
  405eae:	f041 0101 	orr.w	r1, r1, #1
  405eb2:	6051      	str	r1, [r2, #4]
  405eb4:	4630      	mov	r0, r6
  405eb6:	60eb      	str	r3, [r5, #12]
  405eb8:	609d      	str	r5, [r3, #8]
  405eba:	f000 f9e1 	bl	406280 <__malloc_unlock>
  405ebe:	e62f      	b.n	405b20 <_malloc_r+0x58>
  405ec0:	305b      	adds	r0, #91	; 0x5b
  405ec2:	0041      	lsls	r1, r0, #1
  405ec4:	e640      	b.n	405b48 <_malloc_r+0x80>
  405ec6:	099a      	lsrs	r2, r3, #6
  405ec8:	3238      	adds	r2, #56	; 0x38
  405eca:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  405ece:	e7aa      	b.n	405e26 <_malloc_r+0x35e>
  405ed0:	42bc      	cmp	r4, r7
  405ed2:	4b45      	ldr	r3, [pc, #276]	; (405fe8 <_malloc_r+0x520>)
  405ed4:	f43f af0e 	beq.w	405cf4 <_malloc_r+0x22c>
  405ed8:	689c      	ldr	r4, [r3, #8]
  405eda:	6862      	ldr	r2, [r4, #4]
  405edc:	f022 0203 	bic.w	r2, r2, #3
  405ee0:	e768      	b.n	405db4 <_malloc_r+0x2ec>
  405ee2:	f8d8 8000 	ldr.w	r8, [r8]
  405ee6:	4598      	cmp	r8, r3
  405ee8:	d17c      	bne.n	405fe4 <_malloc_r+0x51c>
  405eea:	f010 0f03 	tst.w	r0, #3
  405eee:	f1a8 0308 	sub.w	r3, r8, #8
  405ef2:	f100 30ff 	add.w	r0, r0, #4294967295
  405ef6:	d1f4      	bne.n	405ee2 <_malloc_r+0x41a>
  405ef8:	687b      	ldr	r3, [r7, #4]
  405efa:	ea23 0304 	bic.w	r3, r3, r4
  405efe:	607b      	str	r3, [r7, #4]
  405f00:	0064      	lsls	r4, r4, #1
  405f02:	429c      	cmp	r4, r3
  405f04:	f63f aeca 	bhi.w	405c9c <_malloc_r+0x1d4>
  405f08:	2c00      	cmp	r4, #0
  405f0a:	f43f aec7 	beq.w	405c9c <_malloc_r+0x1d4>
  405f0e:	4223      	tst	r3, r4
  405f10:	4648      	mov	r0, r9
  405f12:	f47f ae69 	bne.w	405be8 <_malloc_r+0x120>
  405f16:	0064      	lsls	r4, r4, #1
  405f18:	4223      	tst	r3, r4
  405f1a:	f100 0004 	add.w	r0, r0, #4
  405f1e:	d0fa      	beq.n	405f16 <_malloc_r+0x44e>
  405f20:	e662      	b.n	405be8 <_malloc_r+0x120>
  405f22:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  405f26:	d818      	bhi.n	405f5a <_malloc_r+0x492>
  405f28:	0be8      	lsrs	r0, r5, #15
  405f2a:	3077      	adds	r0, #119	; 0x77
  405f2c:	0041      	lsls	r1, r0, #1
  405f2e:	e60b      	b.n	405b48 <_malloc_r+0x80>
  405f30:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  405f34:	e6fb      	b.n	405d2e <_malloc_r+0x266>
  405f36:	f8d8 3004 	ldr.w	r3, [r8, #4]
  405f3a:	1092      	asrs	r2, r2, #2
  405f3c:	f04f 0c01 	mov.w	ip, #1
  405f40:	fa0c f202 	lsl.w	r2, ip, r2
  405f44:	4313      	orrs	r3, r2
  405f46:	f8c8 3004 	str.w	r3, [r8, #4]
  405f4a:	460a      	mov	r2, r1
  405f4c:	e77d      	b.n	405e4a <_malloc_r+0x382>
  405f4e:	2301      	movs	r3, #1
  405f50:	f8c9 3004 	str.w	r3, [r9, #4]
  405f54:	464c      	mov	r4, r9
  405f56:	2200      	movs	r2, #0
  405f58:	e72c      	b.n	405db4 <_malloc_r+0x2ec>
  405f5a:	f240 5354 	movw	r3, #1364	; 0x554
  405f5e:	4298      	cmp	r0, r3
  405f60:	d81c      	bhi.n	405f9c <_malloc_r+0x4d4>
  405f62:	0ca8      	lsrs	r0, r5, #18
  405f64:	307c      	adds	r0, #124	; 0x7c
  405f66:	0041      	lsls	r1, r0, #1
  405f68:	e5ee      	b.n	405b48 <_malloc_r+0x80>
  405f6a:	3210      	adds	r2, #16
  405f6c:	e6b4      	b.n	405cd8 <_malloc_r+0x210>
  405f6e:	2a54      	cmp	r2, #84	; 0x54
  405f70:	d823      	bhi.n	405fba <_malloc_r+0x4f2>
  405f72:	0b1a      	lsrs	r2, r3, #12
  405f74:	326e      	adds	r2, #110	; 0x6e
  405f76:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  405f7a:	e754      	b.n	405e26 <_malloc_r+0x35e>
  405f7c:	68bc      	ldr	r4, [r7, #8]
  405f7e:	6862      	ldr	r2, [r4, #4]
  405f80:	f022 0203 	bic.w	r2, r2, #3
  405f84:	e716      	b.n	405db4 <_malloc_r+0x2ec>
  405f86:	f3cb 000b 	ubfx	r0, fp, #0, #12
  405f8a:	2800      	cmp	r0, #0
  405f8c:	f47f aeb9 	bne.w	405d02 <_malloc_r+0x23a>
  405f90:	4442      	add	r2, r8
  405f92:	68bb      	ldr	r3, [r7, #8]
  405f94:	f042 0201 	orr.w	r2, r2, #1
  405f98:	605a      	str	r2, [r3, #4]
  405f9a:	e6fd      	b.n	405d98 <_malloc_r+0x2d0>
  405f9c:	21fc      	movs	r1, #252	; 0xfc
  405f9e:	207e      	movs	r0, #126	; 0x7e
  405fa0:	e5d2      	b.n	405b48 <_malloc_r+0x80>
  405fa2:	2201      	movs	r2, #1
  405fa4:	f04f 0a00 	mov.w	sl, #0
  405fa8:	e6d4      	b.n	405d54 <_malloc_r+0x28c>
  405faa:	f104 0108 	add.w	r1, r4, #8
  405fae:	4630      	mov	r0, r6
  405fb0:	f7ff fc7c 	bl	4058ac <_free_r>
  405fb4:	f8da 1000 	ldr.w	r1, [sl]
  405fb8:	e6ee      	b.n	405d98 <_malloc_r+0x2d0>
  405fba:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405fbe:	d804      	bhi.n	405fca <_malloc_r+0x502>
  405fc0:	0bda      	lsrs	r2, r3, #15
  405fc2:	3277      	adds	r2, #119	; 0x77
  405fc4:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  405fc8:	e72d      	b.n	405e26 <_malloc_r+0x35e>
  405fca:	f240 5154 	movw	r1, #1364	; 0x554
  405fce:	428a      	cmp	r2, r1
  405fd0:	d804      	bhi.n	405fdc <_malloc_r+0x514>
  405fd2:	0c9a      	lsrs	r2, r3, #18
  405fd4:	327c      	adds	r2, #124	; 0x7c
  405fd6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  405fda:	e724      	b.n	405e26 <_malloc_r+0x35e>
  405fdc:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  405fe0:	227e      	movs	r2, #126	; 0x7e
  405fe2:	e720      	b.n	405e26 <_malloc_r+0x35e>
  405fe4:	687b      	ldr	r3, [r7, #4]
  405fe6:	e78b      	b.n	405f00 <_malloc_r+0x438>
  405fe8:	20000474 	.word	0x20000474

00405fec <memchr>:
  405fec:	0783      	lsls	r3, r0, #30
  405fee:	b470      	push	{r4, r5, r6}
  405ff0:	b2c9      	uxtb	r1, r1
  405ff2:	d040      	beq.n	406076 <memchr+0x8a>
  405ff4:	1e54      	subs	r4, r2, #1
  405ff6:	2a00      	cmp	r2, #0
  405ff8:	d03f      	beq.n	40607a <memchr+0x8e>
  405ffa:	7803      	ldrb	r3, [r0, #0]
  405ffc:	428b      	cmp	r3, r1
  405ffe:	bf18      	it	ne
  406000:	1c43      	addne	r3, r0, #1
  406002:	d106      	bne.n	406012 <memchr+0x26>
  406004:	e01d      	b.n	406042 <memchr+0x56>
  406006:	b1f4      	cbz	r4, 406046 <memchr+0x5a>
  406008:	7802      	ldrb	r2, [r0, #0]
  40600a:	428a      	cmp	r2, r1
  40600c:	f104 34ff 	add.w	r4, r4, #4294967295
  406010:	d017      	beq.n	406042 <memchr+0x56>
  406012:	f013 0f03 	tst.w	r3, #3
  406016:	4618      	mov	r0, r3
  406018:	f103 0301 	add.w	r3, r3, #1
  40601c:	d1f3      	bne.n	406006 <memchr+0x1a>
  40601e:	2c03      	cmp	r4, #3
  406020:	d814      	bhi.n	40604c <memchr+0x60>
  406022:	b184      	cbz	r4, 406046 <memchr+0x5a>
  406024:	7803      	ldrb	r3, [r0, #0]
  406026:	428b      	cmp	r3, r1
  406028:	d00b      	beq.n	406042 <memchr+0x56>
  40602a:	1905      	adds	r5, r0, r4
  40602c:	1c43      	adds	r3, r0, #1
  40602e:	e002      	b.n	406036 <memchr+0x4a>
  406030:	7802      	ldrb	r2, [r0, #0]
  406032:	428a      	cmp	r2, r1
  406034:	d005      	beq.n	406042 <memchr+0x56>
  406036:	42ab      	cmp	r3, r5
  406038:	4618      	mov	r0, r3
  40603a:	f103 0301 	add.w	r3, r3, #1
  40603e:	d1f7      	bne.n	406030 <memchr+0x44>
  406040:	2000      	movs	r0, #0
  406042:	bc70      	pop	{r4, r5, r6}
  406044:	4770      	bx	lr
  406046:	4620      	mov	r0, r4
  406048:	bc70      	pop	{r4, r5, r6}
  40604a:	4770      	bx	lr
  40604c:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  406050:	4602      	mov	r2, r0
  406052:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  406056:	4610      	mov	r0, r2
  406058:	3204      	adds	r2, #4
  40605a:	6803      	ldr	r3, [r0, #0]
  40605c:	4073      	eors	r3, r6
  40605e:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  406062:	ea25 0303 	bic.w	r3, r5, r3
  406066:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40606a:	d1da      	bne.n	406022 <memchr+0x36>
  40606c:	3c04      	subs	r4, #4
  40606e:	2c03      	cmp	r4, #3
  406070:	4610      	mov	r0, r2
  406072:	d8f0      	bhi.n	406056 <memchr+0x6a>
  406074:	e7d5      	b.n	406022 <memchr+0x36>
  406076:	4614      	mov	r4, r2
  406078:	e7d1      	b.n	40601e <memchr+0x32>
  40607a:	4610      	mov	r0, r2
  40607c:	e7e1      	b.n	406042 <memchr+0x56>
  40607e:	bf00      	nop

00406080 <memcpy>:
  406080:	4684      	mov	ip, r0
  406082:	ea41 0300 	orr.w	r3, r1, r0
  406086:	f013 0303 	ands.w	r3, r3, #3
  40608a:	d16d      	bne.n	406168 <memcpy+0xe8>
  40608c:	3a40      	subs	r2, #64	; 0x40
  40608e:	d341      	bcc.n	406114 <memcpy+0x94>
  406090:	f851 3b04 	ldr.w	r3, [r1], #4
  406094:	f840 3b04 	str.w	r3, [r0], #4
  406098:	f851 3b04 	ldr.w	r3, [r1], #4
  40609c:	f840 3b04 	str.w	r3, [r0], #4
  4060a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4060a4:	f840 3b04 	str.w	r3, [r0], #4
  4060a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4060ac:	f840 3b04 	str.w	r3, [r0], #4
  4060b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4060b4:	f840 3b04 	str.w	r3, [r0], #4
  4060b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4060bc:	f840 3b04 	str.w	r3, [r0], #4
  4060c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4060c4:	f840 3b04 	str.w	r3, [r0], #4
  4060c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4060cc:	f840 3b04 	str.w	r3, [r0], #4
  4060d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4060d4:	f840 3b04 	str.w	r3, [r0], #4
  4060d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4060dc:	f840 3b04 	str.w	r3, [r0], #4
  4060e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4060e4:	f840 3b04 	str.w	r3, [r0], #4
  4060e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4060ec:	f840 3b04 	str.w	r3, [r0], #4
  4060f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4060f4:	f840 3b04 	str.w	r3, [r0], #4
  4060f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4060fc:	f840 3b04 	str.w	r3, [r0], #4
  406100:	f851 3b04 	ldr.w	r3, [r1], #4
  406104:	f840 3b04 	str.w	r3, [r0], #4
  406108:	f851 3b04 	ldr.w	r3, [r1], #4
  40610c:	f840 3b04 	str.w	r3, [r0], #4
  406110:	3a40      	subs	r2, #64	; 0x40
  406112:	d2bd      	bcs.n	406090 <memcpy+0x10>
  406114:	3230      	adds	r2, #48	; 0x30
  406116:	d311      	bcc.n	40613c <memcpy+0xbc>
  406118:	f851 3b04 	ldr.w	r3, [r1], #4
  40611c:	f840 3b04 	str.w	r3, [r0], #4
  406120:	f851 3b04 	ldr.w	r3, [r1], #4
  406124:	f840 3b04 	str.w	r3, [r0], #4
  406128:	f851 3b04 	ldr.w	r3, [r1], #4
  40612c:	f840 3b04 	str.w	r3, [r0], #4
  406130:	f851 3b04 	ldr.w	r3, [r1], #4
  406134:	f840 3b04 	str.w	r3, [r0], #4
  406138:	3a10      	subs	r2, #16
  40613a:	d2ed      	bcs.n	406118 <memcpy+0x98>
  40613c:	320c      	adds	r2, #12
  40613e:	d305      	bcc.n	40614c <memcpy+0xcc>
  406140:	f851 3b04 	ldr.w	r3, [r1], #4
  406144:	f840 3b04 	str.w	r3, [r0], #4
  406148:	3a04      	subs	r2, #4
  40614a:	d2f9      	bcs.n	406140 <memcpy+0xc0>
  40614c:	3204      	adds	r2, #4
  40614e:	d008      	beq.n	406162 <memcpy+0xe2>
  406150:	07d2      	lsls	r2, r2, #31
  406152:	bf1c      	itt	ne
  406154:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406158:	f800 3b01 	strbne.w	r3, [r0], #1
  40615c:	d301      	bcc.n	406162 <memcpy+0xe2>
  40615e:	880b      	ldrh	r3, [r1, #0]
  406160:	8003      	strh	r3, [r0, #0]
  406162:	4660      	mov	r0, ip
  406164:	4770      	bx	lr
  406166:	bf00      	nop
  406168:	2a08      	cmp	r2, #8
  40616a:	d313      	bcc.n	406194 <memcpy+0x114>
  40616c:	078b      	lsls	r3, r1, #30
  40616e:	d08d      	beq.n	40608c <memcpy+0xc>
  406170:	f010 0303 	ands.w	r3, r0, #3
  406174:	d08a      	beq.n	40608c <memcpy+0xc>
  406176:	f1c3 0304 	rsb	r3, r3, #4
  40617a:	1ad2      	subs	r2, r2, r3
  40617c:	07db      	lsls	r3, r3, #31
  40617e:	bf1c      	itt	ne
  406180:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406184:	f800 3b01 	strbne.w	r3, [r0], #1
  406188:	d380      	bcc.n	40608c <memcpy+0xc>
  40618a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40618e:	f820 3b02 	strh.w	r3, [r0], #2
  406192:	e77b      	b.n	40608c <memcpy+0xc>
  406194:	3a04      	subs	r2, #4
  406196:	d3d9      	bcc.n	40614c <memcpy+0xcc>
  406198:	3a01      	subs	r2, #1
  40619a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40619e:	f800 3b01 	strb.w	r3, [r0], #1
  4061a2:	d2f9      	bcs.n	406198 <memcpy+0x118>
  4061a4:	780b      	ldrb	r3, [r1, #0]
  4061a6:	7003      	strb	r3, [r0, #0]
  4061a8:	784b      	ldrb	r3, [r1, #1]
  4061aa:	7043      	strb	r3, [r0, #1]
  4061ac:	788b      	ldrb	r3, [r1, #2]
  4061ae:	7083      	strb	r3, [r0, #2]
  4061b0:	4660      	mov	r0, ip
  4061b2:	4770      	bx	lr

004061b4 <memmove>:
  4061b4:	4288      	cmp	r0, r1
  4061b6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4061b8:	d90d      	bls.n	4061d6 <memmove+0x22>
  4061ba:	188b      	adds	r3, r1, r2
  4061bc:	4298      	cmp	r0, r3
  4061be:	d20a      	bcs.n	4061d6 <memmove+0x22>
  4061c0:	1881      	adds	r1, r0, r2
  4061c2:	2a00      	cmp	r2, #0
  4061c4:	d054      	beq.n	406270 <memmove+0xbc>
  4061c6:	1a9a      	subs	r2, r3, r2
  4061c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4061cc:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4061d0:	4293      	cmp	r3, r2
  4061d2:	d1f9      	bne.n	4061c8 <memmove+0x14>
  4061d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4061d6:	2a0f      	cmp	r2, #15
  4061d8:	d948      	bls.n	40626c <memmove+0xb8>
  4061da:	ea40 0301 	orr.w	r3, r0, r1
  4061de:	079b      	lsls	r3, r3, #30
  4061e0:	d147      	bne.n	406272 <memmove+0xbe>
  4061e2:	f100 0410 	add.w	r4, r0, #16
  4061e6:	f101 0310 	add.w	r3, r1, #16
  4061ea:	4615      	mov	r5, r2
  4061ec:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4061f0:	f844 6c10 	str.w	r6, [r4, #-16]
  4061f4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4061f8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4061fc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406200:	f844 6c08 	str.w	r6, [r4, #-8]
  406204:	3d10      	subs	r5, #16
  406206:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40620a:	f844 6c04 	str.w	r6, [r4, #-4]
  40620e:	2d0f      	cmp	r5, #15
  406210:	f103 0310 	add.w	r3, r3, #16
  406214:	f104 0410 	add.w	r4, r4, #16
  406218:	d8e8      	bhi.n	4061ec <memmove+0x38>
  40621a:	f1a2 0310 	sub.w	r3, r2, #16
  40621e:	f023 030f 	bic.w	r3, r3, #15
  406222:	f002 0e0f 	and.w	lr, r2, #15
  406226:	3310      	adds	r3, #16
  406228:	f1be 0f03 	cmp.w	lr, #3
  40622c:	4419      	add	r1, r3
  40622e:	4403      	add	r3, r0
  406230:	d921      	bls.n	406276 <memmove+0xc2>
  406232:	1f1e      	subs	r6, r3, #4
  406234:	460d      	mov	r5, r1
  406236:	4674      	mov	r4, lr
  406238:	3c04      	subs	r4, #4
  40623a:	f855 7b04 	ldr.w	r7, [r5], #4
  40623e:	f846 7f04 	str.w	r7, [r6, #4]!
  406242:	2c03      	cmp	r4, #3
  406244:	d8f8      	bhi.n	406238 <memmove+0x84>
  406246:	f1ae 0404 	sub.w	r4, lr, #4
  40624a:	f024 0403 	bic.w	r4, r4, #3
  40624e:	3404      	adds	r4, #4
  406250:	4423      	add	r3, r4
  406252:	4421      	add	r1, r4
  406254:	f002 0203 	and.w	r2, r2, #3
  406258:	b152      	cbz	r2, 406270 <memmove+0xbc>
  40625a:	3b01      	subs	r3, #1
  40625c:	440a      	add	r2, r1
  40625e:	f811 4b01 	ldrb.w	r4, [r1], #1
  406262:	f803 4f01 	strb.w	r4, [r3, #1]!
  406266:	4291      	cmp	r1, r2
  406268:	d1f9      	bne.n	40625e <memmove+0xaa>
  40626a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40626c:	4603      	mov	r3, r0
  40626e:	e7f3      	b.n	406258 <memmove+0xa4>
  406270:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406272:	4603      	mov	r3, r0
  406274:	e7f1      	b.n	40625a <memmove+0xa6>
  406276:	4672      	mov	r2, lr
  406278:	e7ee      	b.n	406258 <memmove+0xa4>
  40627a:	bf00      	nop

0040627c <__malloc_lock>:
  40627c:	4770      	bx	lr
  40627e:	bf00      	nop

00406280 <__malloc_unlock>:
  406280:	4770      	bx	lr
  406282:	bf00      	nop

00406284 <_Balloc>:
  406284:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406286:	b570      	push	{r4, r5, r6, lr}
  406288:	4605      	mov	r5, r0
  40628a:	460c      	mov	r4, r1
  40628c:	b14b      	cbz	r3, 4062a2 <_Balloc+0x1e>
  40628e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406292:	b180      	cbz	r0, 4062b6 <_Balloc+0x32>
  406294:	6802      	ldr	r2, [r0, #0]
  406296:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40629a:	2300      	movs	r3, #0
  40629c:	6103      	str	r3, [r0, #16]
  40629e:	60c3      	str	r3, [r0, #12]
  4062a0:	bd70      	pop	{r4, r5, r6, pc}
  4062a2:	2104      	movs	r1, #4
  4062a4:	2221      	movs	r2, #33	; 0x21
  4062a6:	f000 fe6d 	bl	406f84 <_calloc_r>
  4062aa:	64e8      	str	r0, [r5, #76]	; 0x4c
  4062ac:	4603      	mov	r3, r0
  4062ae:	2800      	cmp	r0, #0
  4062b0:	d1ed      	bne.n	40628e <_Balloc+0xa>
  4062b2:	2000      	movs	r0, #0
  4062b4:	bd70      	pop	{r4, r5, r6, pc}
  4062b6:	2101      	movs	r1, #1
  4062b8:	fa01 f604 	lsl.w	r6, r1, r4
  4062bc:	1d72      	adds	r2, r6, #5
  4062be:	4628      	mov	r0, r5
  4062c0:	0092      	lsls	r2, r2, #2
  4062c2:	f000 fe5f 	bl	406f84 <_calloc_r>
  4062c6:	2800      	cmp	r0, #0
  4062c8:	d0f3      	beq.n	4062b2 <_Balloc+0x2e>
  4062ca:	6044      	str	r4, [r0, #4]
  4062cc:	6086      	str	r6, [r0, #8]
  4062ce:	e7e4      	b.n	40629a <_Balloc+0x16>

004062d0 <_Bfree>:
  4062d0:	b131      	cbz	r1, 4062e0 <_Bfree+0x10>
  4062d2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4062d4:	684a      	ldr	r2, [r1, #4]
  4062d6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4062da:	6008      	str	r0, [r1, #0]
  4062dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4062e0:	4770      	bx	lr
  4062e2:	bf00      	nop

004062e4 <__multadd>:
  4062e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4062e6:	690c      	ldr	r4, [r1, #16]
  4062e8:	b083      	sub	sp, #12
  4062ea:	460d      	mov	r5, r1
  4062ec:	4606      	mov	r6, r0
  4062ee:	f101 0e14 	add.w	lr, r1, #20
  4062f2:	2700      	movs	r7, #0
  4062f4:	f8de 1000 	ldr.w	r1, [lr]
  4062f8:	b288      	uxth	r0, r1
  4062fa:	0c09      	lsrs	r1, r1, #16
  4062fc:	fb02 3300 	mla	r3, r2, r0, r3
  406300:	fb02 f101 	mul.w	r1, r2, r1
  406304:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406308:	3701      	adds	r7, #1
  40630a:	b29b      	uxth	r3, r3
  40630c:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406310:	42bc      	cmp	r4, r7
  406312:	f84e 3b04 	str.w	r3, [lr], #4
  406316:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40631a:	dceb      	bgt.n	4062f4 <__multadd+0x10>
  40631c:	b13b      	cbz	r3, 40632e <__multadd+0x4a>
  40631e:	68aa      	ldr	r2, [r5, #8]
  406320:	4294      	cmp	r4, r2
  406322:	da07      	bge.n	406334 <__multadd+0x50>
  406324:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406328:	3401      	adds	r4, #1
  40632a:	6153      	str	r3, [r2, #20]
  40632c:	612c      	str	r4, [r5, #16]
  40632e:	4628      	mov	r0, r5
  406330:	b003      	add	sp, #12
  406332:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406334:	6869      	ldr	r1, [r5, #4]
  406336:	9301      	str	r3, [sp, #4]
  406338:	3101      	adds	r1, #1
  40633a:	4630      	mov	r0, r6
  40633c:	f7ff ffa2 	bl	406284 <_Balloc>
  406340:	692a      	ldr	r2, [r5, #16]
  406342:	3202      	adds	r2, #2
  406344:	f105 010c 	add.w	r1, r5, #12
  406348:	4607      	mov	r7, r0
  40634a:	0092      	lsls	r2, r2, #2
  40634c:	300c      	adds	r0, #12
  40634e:	f7ff fe97 	bl	406080 <memcpy>
  406352:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406354:	6869      	ldr	r1, [r5, #4]
  406356:	9b01      	ldr	r3, [sp, #4]
  406358:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40635c:	6028      	str	r0, [r5, #0]
  40635e:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406362:	463d      	mov	r5, r7
  406364:	e7de      	b.n	406324 <__multadd+0x40>
  406366:	bf00      	nop

00406368 <__hi0bits>:
  406368:	0c03      	lsrs	r3, r0, #16
  40636a:	041b      	lsls	r3, r3, #16
  40636c:	b9b3      	cbnz	r3, 40639c <__hi0bits+0x34>
  40636e:	0400      	lsls	r0, r0, #16
  406370:	2310      	movs	r3, #16
  406372:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  406376:	bf04      	itt	eq
  406378:	0200      	lsleq	r0, r0, #8
  40637a:	3308      	addeq	r3, #8
  40637c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  406380:	bf04      	itt	eq
  406382:	0100      	lsleq	r0, r0, #4
  406384:	3304      	addeq	r3, #4
  406386:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  40638a:	bf04      	itt	eq
  40638c:	0080      	lsleq	r0, r0, #2
  40638e:	3302      	addeq	r3, #2
  406390:	2800      	cmp	r0, #0
  406392:	db07      	blt.n	4063a4 <__hi0bits+0x3c>
  406394:	0042      	lsls	r2, r0, #1
  406396:	d403      	bmi.n	4063a0 <__hi0bits+0x38>
  406398:	2020      	movs	r0, #32
  40639a:	4770      	bx	lr
  40639c:	2300      	movs	r3, #0
  40639e:	e7e8      	b.n	406372 <__hi0bits+0xa>
  4063a0:	1c58      	adds	r0, r3, #1
  4063a2:	4770      	bx	lr
  4063a4:	4618      	mov	r0, r3
  4063a6:	4770      	bx	lr

004063a8 <__lo0bits>:
  4063a8:	6803      	ldr	r3, [r0, #0]
  4063aa:	f013 0207 	ands.w	r2, r3, #7
  4063ae:	d007      	beq.n	4063c0 <__lo0bits+0x18>
  4063b0:	07d9      	lsls	r1, r3, #31
  4063b2:	d420      	bmi.n	4063f6 <__lo0bits+0x4e>
  4063b4:	079a      	lsls	r2, r3, #30
  4063b6:	d420      	bmi.n	4063fa <__lo0bits+0x52>
  4063b8:	089b      	lsrs	r3, r3, #2
  4063ba:	6003      	str	r3, [r0, #0]
  4063bc:	2002      	movs	r0, #2
  4063be:	4770      	bx	lr
  4063c0:	b299      	uxth	r1, r3
  4063c2:	b909      	cbnz	r1, 4063c8 <__lo0bits+0x20>
  4063c4:	0c1b      	lsrs	r3, r3, #16
  4063c6:	2210      	movs	r2, #16
  4063c8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4063cc:	bf04      	itt	eq
  4063ce:	0a1b      	lsreq	r3, r3, #8
  4063d0:	3208      	addeq	r2, #8
  4063d2:	0719      	lsls	r1, r3, #28
  4063d4:	bf04      	itt	eq
  4063d6:	091b      	lsreq	r3, r3, #4
  4063d8:	3204      	addeq	r2, #4
  4063da:	0799      	lsls	r1, r3, #30
  4063dc:	bf04      	itt	eq
  4063de:	089b      	lsreq	r3, r3, #2
  4063e0:	3202      	addeq	r2, #2
  4063e2:	07d9      	lsls	r1, r3, #31
  4063e4:	d404      	bmi.n	4063f0 <__lo0bits+0x48>
  4063e6:	085b      	lsrs	r3, r3, #1
  4063e8:	d101      	bne.n	4063ee <__lo0bits+0x46>
  4063ea:	2020      	movs	r0, #32
  4063ec:	4770      	bx	lr
  4063ee:	3201      	adds	r2, #1
  4063f0:	6003      	str	r3, [r0, #0]
  4063f2:	4610      	mov	r0, r2
  4063f4:	4770      	bx	lr
  4063f6:	2000      	movs	r0, #0
  4063f8:	4770      	bx	lr
  4063fa:	085b      	lsrs	r3, r3, #1
  4063fc:	6003      	str	r3, [r0, #0]
  4063fe:	2001      	movs	r0, #1
  406400:	4770      	bx	lr
  406402:	bf00      	nop

00406404 <__i2b>:
  406404:	b510      	push	{r4, lr}
  406406:	460c      	mov	r4, r1
  406408:	2101      	movs	r1, #1
  40640a:	f7ff ff3b 	bl	406284 <_Balloc>
  40640e:	2201      	movs	r2, #1
  406410:	6144      	str	r4, [r0, #20]
  406412:	6102      	str	r2, [r0, #16]
  406414:	bd10      	pop	{r4, pc}
  406416:	bf00      	nop

00406418 <__multiply>:
  406418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40641c:	690f      	ldr	r7, [r1, #16]
  40641e:	6916      	ldr	r6, [r2, #16]
  406420:	42b7      	cmp	r7, r6
  406422:	b083      	sub	sp, #12
  406424:	460d      	mov	r5, r1
  406426:	4614      	mov	r4, r2
  406428:	f2c0 808d 	blt.w	406546 <__multiply+0x12e>
  40642c:	4633      	mov	r3, r6
  40642e:	463e      	mov	r6, r7
  406430:	461f      	mov	r7, r3
  406432:	68ab      	ldr	r3, [r5, #8]
  406434:	6869      	ldr	r1, [r5, #4]
  406436:	eb06 0807 	add.w	r8, r6, r7
  40643a:	4598      	cmp	r8, r3
  40643c:	bfc8      	it	gt
  40643e:	3101      	addgt	r1, #1
  406440:	f7ff ff20 	bl	406284 <_Balloc>
  406444:	f100 0c14 	add.w	ip, r0, #20
  406448:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  40644c:	45cc      	cmp	ip, r9
  40644e:	9000      	str	r0, [sp, #0]
  406450:	d205      	bcs.n	40645e <__multiply+0x46>
  406452:	4663      	mov	r3, ip
  406454:	2100      	movs	r1, #0
  406456:	f843 1b04 	str.w	r1, [r3], #4
  40645a:	4599      	cmp	r9, r3
  40645c:	d8fb      	bhi.n	406456 <__multiply+0x3e>
  40645e:	f104 0214 	add.w	r2, r4, #20
  406462:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  406466:	f105 0314 	add.w	r3, r5, #20
  40646a:	4552      	cmp	r2, sl
  40646c:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  406470:	d254      	bcs.n	40651c <__multiply+0x104>
  406472:	f8cd 9004 	str.w	r9, [sp, #4]
  406476:	4699      	mov	r9, r3
  406478:	f852 3b04 	ldr.w	r3, [r2], #4
  40647c:	fa1f fb83 	uxth.w	fp, r3
  406480:	f1bb 0f00 	cmp.w	fp, #0
  406484:	d020      	beq.n	4064c8 <__multiply+0xb0>
  406486:	2000      	movs	r0, #0
  406488:	464f      	mov	r7, r9
  40648a:	4666      	mov	r6, ip
  40648c:	4605      	mov	r5, r0
  40648e:	e000      	b.n	406492 <__multiply+0x7a>
  406490:	461e      	mov	r6, r3
  406492:	f857 4b04 	ldr.w	r4, [r7], #4
  406496:	6830      	ldr	r0, [r6, #0]
  406498:	b2a1      	uxth	r1, r4
  40649a:	b283      	uxth	r3, r0
  40649c:	fb0b 3101 	mla	r1, fp, r1, r3
  4064a0:	0c24      	lsrs	r4, r4, #16
  4064a2:	0c00      	lsrs	r0, r0, #16
  4064a4:	194b      	adds	r3, r1, r5
  4064a6:	fb0b 0004 	mla	r0, fp, r4, r0
  4064aa:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  4064ae:	b299      	uxth	r1, r3
  4064b0:	4633      	mov	r3, r6
  4064b2:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  4064b6:	45be      	cmp	lr, r7
  4064b8:	ea4f 4510 	mov.w	r5, r0, lsr #16
  4064bc:	f843 1b04 	str.w	r1, [r3], #4
  4064c0:	d8e6      	bhi.n	406490 <__multiply+0x78>
  4064c2:	6075      	str	r5, [r6, #4]
  4064c4:	f852 3c04 	ldr.w	r3, [r2, #-4]
  4064c8:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  4064cc:	d020      	beq.n	406510 <__multiply+0xf8>
  4064ce:	f8dc 3000 	ldr.w	r3, [ip]
  4064d2:	4667      	mov	r7, ip
  4064d4:	4618      	mov	r0, r3
  4064d6:	464d      	mov	r5, r9
  4064d8:	2100      	movs	r1, #0
  4064da:	e000      	b.n	4064de <__multiply+0xc6>
  4064dc:	4637      	mov	r7, r6
  4064de:	882c      	ldrh	r4, [r5, #0]
  4064e0:	0c00      	lsrs	r0, r0, #16
  4064e2:	fb0b 0004 	mla	r0, fp, r4, r0
  4064e6:	4401      	add	r1, r0
  4064e8:	b29c      	uxth	r4, r3
  4064ea:	463e      	mov	r6, r7
  4064ec:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  4064f0:	f846 3b04 	str.w	r3, [r6], #4
  4064f4:	6878      	ldr	r0, [r7, #4]
  4064f6:	f855 4b04 	ldr.w	r4, [r5], #4
  4064fa:	b283      	uxth	r3, r0
  4064fc:	0c24      	lsrs	r4, r4, #16
  4064fe:	fb0b 3404 	mla	r4, fp, r4, r3
  406502:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  406506:	45ae      	cmp	lr, r5
  406508:	ea4f 4113 	mov.w	r1, r3, lsr #16
  40650c:	d8e6      	bhi.n	4064dc <__multiply+0xc4>
  40650e:	607b      	str	r3, [r7, #4]
  406510:	4592      	cmp	sl, r2
  406512:	f10c 0c04 	add.w	ip, ip, #4
  406516:	d8af      	bhi.n	406478 <__multiply+0x60>
  406518:	f8dd 9004 	ldr.w	r9, [sp, #4]
  40651c:	f1b8 0f00 	cmp.w	r8, #0
  406520:	dd0b      	ble.n	40653a <__multiply+0x122>
  406522:	f859 3c04 	ldr.w	r3, [r9, #-4]
  406526:	f1a9 0904 	sub.w	r9, r9, #4
  40652a:	b11b      	cbz	r3, 406534 <__multiply+0x11c>
  40652c:	e005      	b.n	40653a <__multiply+0x122>
  40652e:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  406532:	b913      	cbnz	r3, 40653a <__multiply+0x122>
  406534:	f1b8 0801 	subs.w	r8, r8, #1
  406538:	d1f9      	bne.n	40652e <__multiply+0x116>
  40653a:	9800      	ldr	r0, [sp, #0]
  40653c:	f8c0 8010 	str.w	r8, [r0, #16]
  406540:	b003      	add	sp, #12
  406542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406546:	4615      	mov	r5, r2
  406548:	460c      	mov	r4, r1
  40654a:	e772      	b.n	406432 <__multiply+0x1a>

0040654c <__pow5mult>:
  40654c:	f012 0303 	ands.w	r3, r2, #3
  406550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406554:	4614      	mov	r4, r2
  406556:	4607      	mov	r7, r0
  406558:	460e      	mov	r6, r1
  40655a:	d12d      	bne.n	4065b8 <__pow5mult+0x6c>
  40655c:	10a4      	asrs	r4, r4, #2
  40655e:	d01c      	beq.n	40659a <__pow5mult+0x4e>
  406560:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  406562:	b395      	cbz	r5, 4065ca <__pow5mult+0x7e>
  406564:	07e3      	lsls	r3, r4, #31
  406566:	f04f 0800 	mov.w	r8, #0
  40656a:	d406      	bmi.n	40657a <__pow5mult+0x2e>
  40656c:	1064      	asrs	r4, r4, #1
  40656e:	d014      	beq.n	40659a <__pow5mult+0x4e>
  406570:	6828      	ldr	r0, [r5, #0]
  406572:	b1a8      	cbz	r0, 4065a0 <__pow5mult+0x54>
  406574:	4605      	mov	r5, r0
  406576:	07e3      	lsls	r3, r4, #31
  406578:	d5f8      	bpl.n	40656c <__pow5mult+0x20>
  40657a:	4638      	mov	r0, r7
  40657c:	4631      	mov	r1, r6
  40657e:	462a      	mov	r2, r5
  406580:	f7ff ff4a 	bl	406418 <__multiply>
  406584:	b1b6      	cbz	r6, 4065b4 <__pow5mult+0x68>
  406586:	6872      	ldr	r2, [r6, #4]
  406588:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40658a:	1064      	asrs	r4, r4, #1
  40658c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406590:	6031      	str	r1, [r6, #0]
  406592:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406596:	4606      	mov	r6, r0
  406598:	d1ea      	bne.n	406570 <__pow5mult+0x24>
  40659a:	4630      	mov	r0, r6
  40659c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4065a0:	4629      	mov	r1, r5
  4065a2:	462a      	mov	r2, r5
  4065a4:	4638      	mov	r0, r7
  4065a6:	f7ff ff37 	bl	406418 <__multiply>
  4065aa:	6028      	str	r0, [r5, #0]
  4065ac:	f8c0 8000 	str.w	r8, [r0]
  4065b0:	4605      	mov	r5, r0
  4065b2:	e7e0      	b.n	406576 <__pow5mult+0x2a>
  4065b4:	4606      	mov	r6, r0
  4065b6:	e7d9      	b.n	40656c <__pow5mult+0x20>
  4065b8:	1e5a      	subs	r2, r3, #1
  4065ba:	4d0b      	ldr	r5, [pc, #44]	; (4065e8 <__pow5mult+0x9c>)
  4065bc:	2300      	movs	r3, #0
  4065be:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4065c2:	f7ff fe8f 	bl	4062e4 <__multadd>
  4065c6:	4606      	mov	r6, r0
  4065c8:	e7c8      	b.n	40655c <__pow5mult+0x10>
  4065ca:	2101      	movs	r1, #1
  4065cc:	4638      	mov	r0, r7
  4065ce:	f7ff fe59 	bl	406284 <_Balloc>
  4065d2:	f240 2171 	movw	r1, #625	; 0x271
  4065d6:	2201      	movs	r2, #1
  4065d8:	2300      	movs	r3, #0
  4065da:	6141      	str	r1, [r0, #20]
  4065dc:	6102      	str	r2, [r0, #16]
  4065de:	4605      	mov	r5, r0
  4065e0:	64b8      	str	r0, [r7, #72]	; 0x48
  4065e2:	6003      	str	r3, [r0, #0]
  4065e4:	e7be      	b.n	406564 <__pow5mult+0x18>
  4065e6:	bf00      	nop
  4065e8:	00408870 	.word	0x00408870

004065ec <__lshift>:
  4065ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4065f0:	690f      	ldr	r7, [r1, #16]
  4065f2:	688b      	ldr	r3, [r1, #8]
  4065f4:	ea4f 1962 	mov.w	r9, r2, asr #5
  4065f8:	444f      	add	r7, r9
  4065fa:	1c7d      	adds	r5, r7, #1
  4065fc:	429d      	cmp	r5, r3
  4065fe:	460e      	mov	r6, r1
  406600:	4614      	mov	r4, r2
  406602:	6849      	ldr	r1, [r1, #4]
  406604:	4680      	mov	r8, r0
  406606:	dd04      	ble.n	406612 <__lshift+0x26>
  406608:	005b      	lsls	r3, r3, #1
  40660a:	429d      	cmp	r5, r3
  40660c:	f101 0101 	add.w	r1, r1, #1
  406610:	dcfa      	bgt.n	406608 <__lshift+0x1c>
  406612:	4640      	mov	r0, r8
  406614:	f7ff fe36 	bl	406284 <_Balloc>
  406618:	f1b9 0f00 	cmp.w	r9, #0
  40661c:	f100 0114 	add.w	r1, r0, #20
  406620:	dd09      	ble.n	406636 <__lshift+0x4a>
  406622:	2300      	movs	r3, #0
  406624:	469e      	mov	lr, r3
  406626:	460a      	mov	r2, r1
  406628:	3301      	adds	r3, #1
  40662a:	454b      	cmp	r3, r9
  40662c:	f842 eb04 	str.w	lr, [r2], #4
  406630:	d1fa      	bne.n	406628 <__lshift+0x3c>
  406632:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  406636:	6932      	ldr	r2, [r6, #16]
  406638:	f106 0314 	add.w	r3, r6, #20
  40663c:	f014 0c1f 	ands.w	ip, r4, #31
  406640:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  406644:	d01f      	beq.n	406686 <__lshift+0x9a>
  406646:	f1cc 0920 	rsb	r9, ip, #32
  40664a:	2200      	movs	r2, #0
  40664c:	681c      	ldr	r4, [r3, #0]
  40664e:	fa04 f40c 	lsl.w	r4, r4, ip
  406652:	4314      	orrs	r4, r2
  406654:	468a      	mov	sl, r1
  406656:	f841 4b04 	str.w	r4, [r1], #4
  40665a:	f853 4b04 	ldr.w	r4, [r3], #4
  40665e:	459e      	cmp	lr, r3
  406660:	fa24 f209 	lsr.w	r2, r4, r9
  406664:	d8f2      	bhi.n	40664c <__lshift+0x60>
  406666:	f8ca 2004 	str.w	r2, [sl, #4]
  40666a:	b102      	cbz	r2, 40666e <__lshift+0x82>
  40666c:	1cbd      	adds	r5, r7, #2
  40666e:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  406672:	6872      	ldr	r2, [r6, #4]
  406674:	3d01      	subs	r5, #1
  406676:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40667a:	6105      	str	r5, [r0, #16]
  40667c:	6031      	str	r1, [r6, #0]
  40667e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406686:	3904      	subs	r1, #4
  406688:	f853 2b04 	ldr.w	r2, [r3], #4
  40668c:	f841 2f04 	str.w	r2, [r1, #4]!
  406690:	459e      	cmp	lr, r3
  406692:	d8f9      	bhi.n	406688 <__lshift+0x9c>
  406694:	e7eb      	b.n	40666e <__lshift+0x82>
  406696:	bf00      	nop

00406698 <__mcmp>:
  406698:	6902      	ldr	r2, [r0, #16]
  40669a:	690b      	ldr	r3, [r1, #16]
  40669c:	1ad2      	subs	r2, r2, r3
  40669e:	d113      	bne.n	4066c8 <__mcmp+0x30>
  4066a0:	009b      	lsls	r3, r3, #2
  4066a2:	3014      	adds	r0, #20
  4066a4:	3114      	adds	r1, #20
  4066a6:	4419      	add	r1, r3
  4066a8:	b410      	push	{r4}
  4066aa:	4403      	add	r3, r0
  4066ac:	e001      	b.n	4066b2 <__mcmp+0x1a>
  4066ae:	4298      	cmp	r0, r3
  4066b0:	d20c      	bcs.n	4066cc <__mcmp+0x34>
  4066b2:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4066b6:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4066ba:	4294      	cmp	r4, r2
  4066bc:	d0f7      	beq.n	4066ae <__mcmp+0x16>
  4066be:	d309      	bcc.n	4066d4 <__mcmp+0x3c>
  4066c0:	2001      	movs	r0, #1
  4066c2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4066c6:	4770      	bx	lr
  4066c8:	4610      	mov	r0, r2
  4066ca:	4770      	bx	lr
  4066cc:	2000      	movs	r0, #0
  4066ce:	f85d 4b04 	ldr.w	r4, [sp], #4
  4066d2:	4770      	bx	lr
  4066d4:	f04f 30ff 	mov.w	r0, #4294967295
  4066d8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4066dc:	4770      	bx	lr
  4066de:	bf00      	nop

004066e0 <__mdiff>:
  4066e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4066e4:	460e      	mov	r6, r1
  4066e6:	4605      	mov	r5, r0
  4066e8:	4611      	mov	r1, r2
  4066ea:	4630      	mov	r0, r6
  4066ec:	4614      	mov	r4, r2
  4066ee:	f7ff ffd3 	bl	406698 <__mcmp>
  4066f2:	1e07      	subs	r7, r0, #0
  4066f4:	d054      	beq.n	4067a0 <__mdiff+0xc0>
  4066f6:	db4d      	blt.n	406794 <__mdiff+0xb4>
  4066f8:	f04f 0800 	mov.w	r8, #0
  4066fc:	6871      	ldr	r1, [r6, #4]
  4066fe:	4628      	mov	r0, r5
  406700:	f7ff fdc0 	bl	406284 <_Balloc>
  406704:	6937      	ldr	r7, [r6, #16]
  406706:	6923      	ldr	r3, [r4, #16]
  406708:	f8c0 800c 	str.w	r8, [r0, #12]
  40670c:	3614      	adds	r6, #20
  40670e:	f104 0214 	add.w	r2, r4, #20
  406712:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  406716:	f100 0514 	add.w	r5, r0, #20
  40671a:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  40671e:	2300      	movs	r3, #0
  406720:	f856 8b04 	ldr.w	r8, [r6], #4
  406724:	f852 4b04 	ldr.w	r4, [r2], #4
  406728:	fa13 f388 	uxtah	r3, r3, r8
  40672c:	b2a1      	uxth	r1, r4
  40672e:	0c24      	lsrs	r4, r4, #16
  406730:	1a59      	subs	r1, r3, r1
  406732:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  406736:	eb03 4321 	add.w	r3, r3, r1, asr #16
  40673a:	b289      	uxth	r1, r1
  40673c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  406740:	4594      	cmp	ip, r2
  406742:	f845 1b04 	str.w	r1, [r5], #4
  406746:	ea4f 4323 	mov.w	r3, r3, asr #16
  40674a:	4634      	mov	r4, r6
  40674c:	d8e8      	bhi.n	406720 <__mdiff+0x40>
  40674e:	45b6      	cmp	lr, r6
  406750:	46ac      	mov	ip, r5
  406752:	d915      	bls.n	406780 <__mdiff+0xa0>
  406754:	f854 2b04 	ldr.w	r2, [r4], #4
  406758:	fa13 f182 	uxtah	r1, r3, r2
  40675c:	0c13      	lsrs	r3, r2, #16
  40675e:	eb03 4321 	add.w	r3, r3, r1, asr #16
  406762:	b289      	uxth	r1, r1
  406764:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  406768:	45a6      	cmp	lr, r4
  40676a:	f845 1b04 	str.w	r1, [r5], #4
  40676e:	ea4f 4323 	mov.w	r3, r3, asr #16
  406772:	d8ef      	bhi.n	406754 <__mdiff+0x74>
  406774:	43f6      	mvns	r6, r6
  406776:	4476      	add	r6, lr
  406778:	f026 0503 	bic.w	r5, r6, #3
  40677c:	3504      	adds	r5, #4
  40677e:	4465      	add	r5, ip
  406780:	3d04      	subs	r5, #4
  406782:	b921      	cbnz	r1, 40678e <__mdiff+0xae>
  406784:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  406788:	3f01      	subs	r7, #1
  40678a:	2b00      	cmp	r3, #0
  40678c:	d0fa      	beq.n	406784 <__mdiff+0xa4>
  40678e:	6107      	str	r7, [r0, #16]
  406790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406794:	4633      	mov	r3, r6
  406796:	f04f 0801 	mov.w	r8, #1
  40679a:	4626      	mov	r6, r4
  40679c:	461c      	mov	r4, r3
  40679e:	e7ad      	b.n	4066fc <__mdiff+0x1c>
  4067a0:	4628      	mov	r0, r5
  4067a2:	4639      	mov	r1, r7
  4067a4:	f7ff fd6e 	bl	406284 <_Balloc>
  4067a8:	2301      	movs	r3, #1
  4067aa:	6147      	str	r7, [r0, #20]
  4067ac:	6103      	str	r3, [r0, #16]
  4067ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4067b2:	bf00      	nop

004067b4 <__d2b>:
  4067b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4067b8:	b082      	sub	sp, #8
  4067ba:	2101      	movs	r1, #1
  4067bc:	461c      	mov	r4, r3
  4067be:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4067c2:	4615      	mov	r5, r2
  4067c4:	9e08      	ldr	r6, [sp, #32]
  4067c6:	f7ff fd5d 	bl	406284 <_Balloc>
  4067ca:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4067ce:	4680      	mov	r8, r0
  4067d0:	b10f      	cbz	r7, 4067d6 <__d2b+0x22>
  4067d2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4067d6:	9401      	str	r4, [sp, #4]
  4067d8:	b31d      	cbz	r5, 406822 <__d2b+0x6e>
  4067da:	a802      	add	r0, sp, #8
  4067dc:	f840 5d08 	str.w	r5, [r0, #-8]!
  4067e0:	f7ff fde2 	bl	4063a8 <__lo0bits>
  4067e4:	2800      	cmp	r0, #0
  4067e6:	d134      	bne.n	406852 <__d2b+0x9e>
  4067e8:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4067ec:	f8c8 2014 	str.w	r2, [r8, #20]
  4067f0:	2b00      	cmp	r3, #0
  4067f2:	bf14      	ite	ne
  4067f4:	2402      	movne	r4, #2
  4067f6:	2401      	moveq	r4, #1
  4067f8:	f8c8 3018 	str.w	r3, [r8, #24]
  4067fc:	f8c8 4010 	str.w	r4, [r8, #16]
  406800:	b9df      	cbnz	r7, 40683a <__d2b+0x86>
  406802:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  406806:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40680a:	6030      	str	r0, [r6, #0]
  40680c:	6918      	ldr	r0, [r3, #16]
  40680e:	f7ff fdab 	bl	406368 <__hi0bits>
  406812:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406814:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  406818:	6018      	str	r0, [r3, #0]
  40681a:	4640      	mov	r0, r8
  40681c:	b002      	add	sp, #8
  40681e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406822:	a801      	add	r0, sp, #4
  406824:	f7ff fdc0 	bl	4063a8 <__lo0bits>
  406828:	2401      	movs	r4, #1
  40682a:	9b01      	ldr	r3, [sp, #4]
  40682c:	f8c8 3014 	str.w	r3, [r8, #20]
  406830:	3020      	adds	r0, #32
  406832:	f8c8 4010 	str.w	r4, [r8, #16]
  406836:	2f00      	cmp	r7, #0
  406838:	d0e3      	beq.n	406802 <__d2b+0x4e>
  40683a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40683c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406840:	4407      	add	r7, r0
  406842:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406846:	6037      	str	r7, [r6, #0]
  406848:	6018      	str	r0, [r3, #0]
  40684a:	4640      	mov	r0, r8
  40684c:	b002      	add	sp, #8
  40684e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406852:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406856:	f1c0 0120 	rsb	r1, r0, #32
  40685a:	fa03 f101 	lsl.w	r1, r3, r1
  40685e:	430a      	orrs	r2, r1
  406860:	40c3      	lsrs	r3, r0
  406862:	9301      	str	r3, [sp, #4]
  406864:	f8c8 2014 	str.w	r2, [r8, #20]
  406868:	e7c2      	b.n	4067f0 <__d2b+0x3c>
  40686a:	bf00      	nop

0040686c <_realloc_r>:
  40686c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406870:	4617      	mov	r7, r2
  406872:	b083      	sub	sp, #12
  406874:	460e      	mov	r6, r1
  406876:	2900      	cmp	r1, #0
  406878:	f000 80e7 	beq.w	406a4a <_realloc_r+0x1de>
  40687c:	4681      	mov	r9, r0
  40687e:	f107 050b 	add.w	r5, r7, #11
  406882:	f7ff fcfb 	bl	40627c <__malloc_lock>
  406886:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40688a:	2d16      	cmp	r5, #22
  40688c:	f023 0403 	bic.w	r4, r3, #3
  406890:	f1a6 0808 	sub.w	r8, r6, #8
  406894:	d84c      	bhi.n	406930 <_realloc_r+0xc4>
  406896:	2210      	movs	r2, #16
  406898:	4615      	mov	r5, r2
  40689a:	42af      	cmp	r7, r5
  40689c:	d84d      	bhi.n	40693a <_realloc_r+0xce>
  40689e:	4294      	cmp	r4, r2
  4068a0:	f280 8084 	bge.w	4069ac <_realloc_r+0x140>
  4068a4:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 406c54 <_realloc_r+0x3e8>
  4068a8:	f8db 0008 	ldr.w	r0, [fp, #8]
  4068ac:	eb08 0104 	add.w	r1, r8, r4
  4068b0:	4288      	cmp	r0, r1
  4068b2:	f000 80d6 	beq.w	406a62 <_realloc_r+0x1f6>
  4068b6:	6848      	ldr	r0, [r1, #4]
  4068b8:	f020 0e01 	bic.w	lr, r0, #1
  4068bc:	448e      	add	lr, r1
  4068be:	f8de e004 	ldr.w	lr, [lr, #4]
  4068c2:	f01e 0f01 	tst.w	lr, #1
  4068c6:	d13f      	bne.n	406948 <_realloc_r+0xdc>
  4068c8:	f020 0003 	bic.w	r0, r0, #3
  4068cc:	4420      	add	r0, r4
  4068ce:	4290      	cmp	r0, r2
  4068d0:	f280 80c1 	bge.w	406a56 <_realloc_r+0x1ea>
  4068d4:	07db      	lsls	r3, r3, #31
  4068d6:	f100 808f 	bmi.w	4069f8 <_realloc_r+0x18c>
  4068da:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4068de:	ebc3 0a08 	rsb	sl, r3, r8
  4068e2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4068e6:	f023 0303 	bic.w	r3, r3, #3
  4068ea:	eb00 0e03 	add.w	lr, r0, r3
  4068ee:	4596      	cmp	lr, r2
  4068f0:	db34      	blt.n	40695c <_realloc_r+0xf0>
  4068f2:	68cb      	ldr	r3, [r1, #12]
  4068f4:	688a      	ldr	r2, [r1, #8]
  4068f6:	4657      	mov	r7, sl
  4068f8:	60d3      	str	r3, [r2, #12]
  4068fa:	609a      	str	r2, [r3, #8]
  4068fc:	f857 1f08 	ldr.w	r1, [r7, #8]!
  406900:	f8da 300c 	ldr.w	r3, [sl, #12]
  406904:	60cb      	str	r3, [r1, #12]
  406906:	1f22      	subs	r2, r4, #4
  406908:	2a24      	cmp	r2, #36	; 0x24
  40690a:	6099      	str	r1, [r3, #8]
  40690c:	f200 8136 	bhi.w	406b7c <_realloc_r+0x310>
  406910:	2a13      	cmp	r2, #19
  406912:	f240 80fd 	bls.w	406b10 <_realloc_r+0x2a4>
  406916:	6833      	ldr	r3, [r6, #0]
  406918:	f8ca 3008 	str.w	r3, [sl, #8]
  40691c:	6873      	ldr	r3, [r6, #4]
  40691e:	f8ca 300c 	str.w	r3, [sl, #12]
  406922:	2a1b      	cmp	r2, #27
  406924:	f200 8140 	bhi.w	406ba8 <_realloc_r+0x33c>
  406928:	3608      	adds	r6, #8
  40692a:	f10a 0310 	add.w	r3, sl, #16
  40692e:	e0f0      	b.n	406b12 <_realloc_r+0x2a6>
  406930:	f025 0507 	bic.w	r5, r5, #7
  406934:	2d00      	cmp	r5, #0
  406936:	462a      	mov	r2, r5
  406938:	daaf      	bge.n	40689a <_realloc_r+0x2e>
  40693a:	230c      	movs	r3, #12
  40693c:	2000      	movs	r0, #0
  40693e:	f8c9 3000 	str.w	r3, [r9]
  406942:	b003      	add	sp, #12
  406944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406948:	07d9      	lsls	r1, r3, #31
  40694a:	d455      	bmi.n	4069f8 <_realloc_r+0x18c>
  40694c:	f856 3c08 	ldr.w	r3, [r6, #-8]
  406950:	ebc3 0a08 	rsb	sl, r3, r8
  406954:	f8da 3004 	ldr.w	r3, [sl, #4]
  406958:	f023 0303 	bic.w	r3, r3, #3
  40695c:	4423      	add	r3, r4
  40695e:	4293      	cmp	r3, r2
  406960:	db4a      	blt.n	4069f8 <_realloc_r+0x18c>
  406962:	4657      	mov	r7, sl
  406964:	f8da 100c 	ldr.w	r1, [sl, #12]
  406968:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40696c:	1f22      	subs	r2, r4, #4
  40696e:	2a24      	cmp	r2, #36	; 0x24
  406970:	60c1      	str	r1, [r0, #12]
  406972:	6088      	str	r0, [r1, #8]
  406974:	f200 810e 	bhi.w	406b94 <_realloc_r+0x328>
  406978:	2a13      	cmp	r2, #19
  40697a:	f240 8109 	bls.w	406b90 <_realloc_r+0x324>
  40697e:	6831      	ldr	r1, [r6, #0]
  406980:	f8ca 1008 	str.w	r1, [sl, #8]
  406984:	6871      	ldr	r1, [r6, #4]
  406986:	f8ca 100c 	str.w	r1, [sl, #12]
  40698a:	2a1b      	cmp	r2, #27
  40698c:	f200 8121 	bhi.w	406bd2 <_realloc_r+0x366>
  406990:	3608      	adds	r6, #8
  406992:	f10a 0210 	add.w	r2, sl, #16
  406996:	6831      	ldr	r1, [r6, #0]
  406998:	6011      	str	r1, [r2, #0]
  40699a:	6871      	ldr	r1, [r6, #4]
  40699c:	6051      	str	r1, [r2, #4]
  40699e:	68b1      	ldr	r1, [r6, #8]
  4069a0:	6091      	str	r1, [r2, #8]
  4069a2:	461c      	mov	r4, r3
  4069a4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4069a8:	463e      	mov	r6, r7
  4069aa:	46d0      	mov	r8, sl
  4069ac:	1b62      	subs	r2, r4, r5
  4069ae:	2a0f      	cmp	r2, #15
  4069b0:	f003 0301 	and.w	r3, r3, #1
  4069b4:	d80e      	bhi.n	4069d4 <_realloc_r+0x168>
  4069b6:	4323      	orrs	r3, r4
  4069b8:	4444      	add	r4, r8
  4069ba:	f8c8 3004 	str.w	r3, [r8, #4]
  4069be:	6863      	ldr	r3, [r4, #4]
  4069c0:	f043 0301 	orr.w	r3, r3, #1
  4069c4:	6063      	str	r3, [r4, #4]
  4069c6:	4648      	mov	r0, r9
  4069c8:	f7ff fc5a 	bl	406280 <__malloc_unlock>
  4069cc:	4630      	mov	r0, r6
  4069ce:	b003      	add	sp, #12
  4069d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4069d4:	eb08 0105 	add.w	r1, r8, r5
  4069d8:	431d      	orrs	r5, r3
  4069da:	f042 0301 	orr.w	r3, r2, #1
  4069de:	440a      	add	r2, r1
  4069e0:	f8c8 5004 	str.w	r5, [r8, #4]
  4069e4:	604b      	str	r3, [r1, #4]
  4069e6:	6853      	ldr	r3, [r2, #4]
  4069e8:	f043 0301 	orr.w	r3, r3, #1
  4069ec:	3108      	adds	r1, #8
  4069ee:	6053      	str	r3, [r2, #4]
  4069f0:	4648      	mov	r0, r9
  4069f2:	f7fe ff5b 	bl	4058ac <_free_r>
  4069f6:	e7e6      	b.n	4069c6 <_realloc_r+0x15a>
  4069f8:	4639      	mov	r1, r7
  4069fa:	4648      	mov	r0, r9
  4069fc:	f7ff f864 	bl	405ac8 <_malloc_r>
  406a00:	4607      	mov	r7, r0
  406a02:	b1d8      	cbz	r0, 406a3c <_realloc_r+0x1d0>
  406a04:	f856 3c04 	ldr.w	r3, [r6, #-4]
  406a08:	f023 0201 	bic.w	r2, r3, #1
  406a0c:	4442      	add	r2, r8
  406a0e:	f1a0 0108 	sub.w	r1, r0, #8
  406a12:	4291      	cmp	r1, r2
  406a14:	f000 80ac 	beq.w	406b70 <_realloc_r+0x304>
  406a18:	1f22      	subs	r2, r4, #4
  406a1a:	2a24      	cmp	r2, #36	; 0x24
  406a1c:	f200 8099 	bhi.w	406b52 <_realloc_r+0x2e6>
  406a20:	2a13      	cmp	r2, #19
  406a22:	d86a      	bhi.n	406afa <_realloc_r+0x28e>
  406a24:	4603      	mov	r3, r0
  406a26:	4632      	mov	r2, r6
  406a28:	6811      	ldr	r1, [r2, #0]
  406a2a:	6019      	str	r1, [r3, #0]
  406a2c:	6851      	ldr	r1, [r2, #4]
  406a2e:	6059      	str	r1, [r3, #4]
  406a30:	6892      	ldr	r2, [r2, #8]
  406a32:	609a      	str	r2, [r3, #8]
  406a34:	4631      	mov	r1, r6
  406a36:	4648      	mov	r0, r9
  406a38:	f7fe ff38 	bl	4058ac <_free_r>
  406a3c:	4648      	mov	r0, r9
  406a3e:	f7ff fc1f 	bl	406280 <__malloc_unlock>
  406a42:	4638      	mov	r0, r7
  406a44:	b003      	add	sp, #12
  406a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406a4a:	4611      	mov	r1, r2
  406a4c:	b003      	add	sp, #12
  406a4e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406a52:	f7ff b839 	b.w	405ac8 <_malloc_r>
  406a56:	68ca      	ldr	r2, [r1, #12]
  406a58:	6889      	ldr	r1, [r1, #8]
  406a5a:	4604      	mov	r4, r0
  406a5c:	60ca      	str	r2, [r1, #12]
  406a5e:	6091      	str	r1, [r2, #8]
  406a60:	e7a4      	b.n	4069ac <_realloc_r+0x140>
  406a62:	6841      	ldr	r1, [r0, #4]
  406a64:	f021 0103 	bic.w	r1, r1, #3
  406a68:	4421      	add	r1, r4
  406a6a:	f105 0010 	add.w	r0, r5, #16
  406a6e:	4281      	cmp	r1, r0
  406a70:	da5b      	bge.n	406b2a <_realloc_r+0x2be>
  406a72:	07db      	lsls	r3, r3, #31
  406a74:	d4c0      	bmi.n	4069f8 <_realloc_r+0x18c>
  406a76:	f856 3c08 	ldr.w	r3, [r6, #-8]
  406a7a:	ebc3 0a08 	rsb	sl, r3, r8
  406a7e:	f8da 3004 	ldr.w	r3, [sl, #4]
  406a82:	f023 0303 	bic.w	r3, r3, #3
  406a86:	eb01 0c03 	add.w	ip, r1, r3
  406a8a:	4560      	cmp	r0, ip
  406a8c:	f73f af66 	bgt.w	40695c <_realloc_r+0xf0>
  406a90:	4657      	mov	r7, sl
  406a92:	f8da 300c 	ldr.w	r3, [sl, #12]
  406a96:	f857 1f08 	ldr.w	r1, [r7, #8]!
  406a9a:	1f22      	subs	r2, r4, #4
  406a9c:	2a24      	cmp	r2, #36	; 0x24
  406a9e:	60cb      	str	r3, [r1, #12]
  406aa0:	6099      	str	r1, [r3, #8]
  406aa2:	f200 80b8 	bhi.w	406c16 <_realloc_r+0x3aa>
  406aa6:	2a13      	cmp	r2, #19
  406aa8:	f240 80a9 	bls.w	406bfe <_realloc_r+0x392>
  406aac:	6833      	ldr	r3, [r6, #0]
  406aae:	f8ca 3008 	str.w	r3, [sl, #8]
  406ab2:	6873      	ldr	r3, [r6, #4]
  406ab4:	f8ca 300c 	str.w	r3, [sl, #12]
  406ab8:	2a1b      	cmp	r2, #27
  406aba:	f200 80b5 	bhi.w	406c28 <_realloc_r+0x3bc>
  406abe:	3608      	adds	r6, #8
  406ac0:	f10a 0310 	add.w	r3, sl, #16
  406ac4:	6832      	ldr	r2, [r6, #0]
  406ac6:	601a      	str	r2, [r3, #0]
  406ac8:	6872      	ldr	r2, [r6, #4]
  406aca:	605a      	str	r2, [r3, #4]
  406acc:	68b2      	ldr	r2, [r6, #8]
  406ace:	609a      	str	r2, [r3, #8]
  406ad0:	eb0a 0205 	add.w	r2, sl, r5
  406ad4:	ebc5 030c 	rsb	r3, r5, ip
  406ad8:	f043 0301 	orr.w	r3, r3, #1
  406adc:	f8cb 2008 	str.w	r2, [fp, #8]
  406ae0:	6053      	str	r3, [r2, #4]
  406ae2:	f8da 3004 	ldr.w	r3, [sl, #4]
  406ae6:	f003 0301 	and.w	r3, r3, #1
  406aea:	431d      	orrs	r5, r3
  406aec:	4648      	mov	r0, r9
  406aee:	f8ca 5004 	str.w	r5, [sl, #4]
  406af2:	f7ff fbc5 	bl	406280 <__malloc_unlock>
  406af6:	4638      	mov	r0, r7
  406af8:	e769      	b.n	4069ce <_realloc_r+0x162>
  406afa:	6833      	ldr	r3, [r6, #0]
  406afc:	6003      	str	r3, [r0, #0]
  406afe:	6873      	ldr	r3, [r6, #4]
  406b00:	6043      	str	r3, [r0, #4]
  406b02:	2a1b      	cmp	r2, #27
  406b04:	d829      	bhi.n	406b5a <_realloc_r+0x2ee>
  406b06:	f100 0308 	add.w	r3, r0, #8
  406b0a:	f106 0208 	add.w	r2, r6, #8
  406b0e:	e78b      	b.n	406a28 <_realloc_r+0x1bc>
  406b10:	463b      	mov	r3, r7
  406b12:	6832      	ldr	r2, [r6, #0]
  406b14:	601a      	str	r2, [r3, #0]
  406b16:	6872      	ldr	r2, [r6, #4]
  406b18:	605a      	str	r2, [r3, #4]
  406b1a:	68b2      	ldr	r2, [r6, #8]
  406b1c:	609a      	str	r2, [r3, #8]
  406b1e:	463e      	mov	r6, r7
  406b20:	4674      	mov	r4, lr
  406b22:	f8da 3004 	ldr.w	r3, [sl, #4]
  406b26:	46d0      	mov	r8, sl
  406b28:	e740      	b.n	4069ac <_realloc_r+0x140>
  406b2a:	eb08 0205 	add.w	r2, r8, r5
  406b2e:	1b4b      	subs	r3, r1, r5
  406b30:	f043 0301 	orr.w	r3, r3, #1
  406b34:	f8cb 2008 	str.w	r2, [fp, #8]
  406b38:	6053      	str	r3, [r2, #4]
  406b3a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  406b3e:	f003 0301 	and.w	r3, r3, #1
  406b42:	431d      	orrs	r5, r3
  406b44:	4648      	mov	r0, r9
  406b46:	f846 5c04 	str.w	r5, [r6, #-4]
  406b4a:	f7ff fb99 	bl	406280 <__malloc_unlock>
  406b4e:	4630      	mov	r0, r6
  406b50:	e73d      	b.n	4069ce <_realloc_r+0x162>
  406b52:	4631      	mov	r1, r6
  406b54:	f7ff fb2e 	bl	4061b4 <memmove>
  406b58:	e76c      	b.n	406a34 <_realloc_r+0x1c8>
  406b5a:	68b3      	ldr	r3, [r6, #8]
  406b5c:	6083      	str	r3, [r0, #8]
  406b5e:	68f3      	ldr	r3, [r6, #12]
  406b60:	60c3      	str	r3, [r0, #12]
  406b62:	2a24      	cmp	r2, #36	; 0x24
  406b64:	d02c      	beq.n	406bc0 <_realloc_r+0x354>
  406b66:	f100 0310 	add.w	r3, r0, #16
  406b6a:	f106 0210 	add.w	r2, r6, #16
  406b6e:	e75b      	b.n	406a28 <_realloc_r+0x1bc>
  406b70:	f850 2c04 	ldr.w	r2, [r0, #-4]
  406b74:	f022 0203 	bic.w	r2, r2, #3
  406b78:	4414      	add	r4, r2
  406b7a:	e717      	b.n	4069ac <_realloc_r+0x140>
  406b7c:	4631      	mov	r1, r6
  406b7e:	4638      	mov	r0, r7
  406b80:	4674      	mov	r4, lr
  406b82:	463e      	mov	r6, r7
  406b84:	f7ff fb16 	bl	4061b4 <memmove>
  406b88:	46d0      	mov	r8, sl
  406b8a:	f8da 3004 	ldr.w	r3, [sl, #4]
  406b8e:	e70d      	b.n	4069ac <_realloc_r+0x140>
  406b90:	463a      	mov	r2, r7
  406b92:	e700      	b.n	406996 <_realloc_r+0x12a>
  406b94:	4631      	mov	r1, r6
  406b96:	4638      	mov	r0, r7
  406b98:	461c      	mov	r4, r3
  406b9a:	463e      	mov	r6, r7
  406b9c:	f7ff fb0a 	bl	4061b4 <memmove>
  406ba0:	46d0      	mov	r8, sl
  406ba2:	f8da 3004 	ldr.w	r3, [sl, #4]
  406ba6:	e701      	b.n	4069ac <_realloc_r+0x140>
  406ba8:	68b3      	ldr	r3, [r6, #8]
  406baa:	f8ca 3010 	str.w	r3, [sl, #16]
  406bae:	68f3      	ldr	r3, [r6, #12]
  406bb0:	f8ca 3014 	str.w	r3, [sl, #20]
  406bb4:	2a24      	cmp	r2, #36	; 0x24
  406bb6:	d018      	beq.n	406bea <_realloc_r+0x37e>
  406bb8:	3610      	adds	r6, #16
  406bba:	f10a 0318 	add.w	r3, sl, #24
  406bbe:	e7a8      	b.n	406b12 <_realloc_r+0x2a6>
  406bc0:	6933      	ldr	r3, [r6, #16]
  406bc2:	6103      	str	r3, [r0, #16]
  406bc4:	6973      	ldr	r3, [r6, #20]
  406bc6:	6143      	str	r3, [r0, #20]
  406bc8:	f106 0218 	add.w	r2, r6, #24
  406bcc:	f100 0318 	add.w	r3, r0, #24
  406bd0:	e72a      	b.n	406a28 <_realloc_r+0x1bc>
  406bd2:	68b1      	ldr	r1, [r6, #8]
  406bd4:	f8ca 1010 	str.w	r1, [sl, #16]
  406bd8:	68f1      	ldr	r1, [r6, #12]
  406bda:	f8ca 1014 	str.w	r1, [sl, #20]
  406bde:	2a24      	cmp	r2, #36	; 0x24
  406be0:	d00f      	beq.n	406c02 <_realloc_r+0x396>
  406be2:	3610      	adds	r6, #16
  406be4:	f10a 0218 	add.w	r2, sl, #24
  406be8:	e6d5      	b.n	406996 <_realloc_r+0x12a>
  406bea:	6933      	ldr	r3, [r6, #16]
  406bec:	f8ca 3018 	str.w	r3, [sl, #24]
  406bf0:	6973      	ldr	r3, [r6, #20]
  406bf2:	f8ca 301c 	str.w	r3, [sl, #28]
  406bf6:	3618      	adds	r6, #24
  406bf8:	f10a 0320 	add.w	r3, sl, #32
  406bfc:	e789      	b.n	406b12 <_realloc_r+0x2a6>
  406bfe:	463b      	mov	r3, r7
  406c00:	e760      	b.n	406ac4 <_realloc_r+0x258>
  406c02:	6932      	ldr	r2, [r6, #16]
  406c04:	f8ca 2018 	str.w	r2, [sl, #24]
  406c08:	6972      	ldr	r2, [r6, #20]
  406c0a:	f8ca 201c 	str.w	r2, [sl, #28]
  406c0e:	3618      	adds	r6, #24
  406c10:	f10a 0220 	add.w	r2, sl, #32
  406c14:	e6bf      	b.n	406996 <_realloc_r+0x12a>
  406c16:	4631      	mov	r1, r6
  406c18:	4638      	mov	r0, r7
  406c1a:	f8cd c004 	str.w	ip, [sp, #4]
  406c1e:	f7ff fac9 	bl	4061b4 <memmove>
  406c22:	f8dd c004 	ldr.w	ip, [sp, #4]
  406c26:	e753      	b.n	406ad0 <_realloc_r+0x264>
  406c28:	68b3      	ldr	r3, [r6, #8]
  406c2a:	f8ca 3010 	str.w	r3, [sl, #16]
  406c2e:	68f3      	ldr	r3, [r6, #12]
  406c30:	f8ca 3014 	str.w	r3, [sl, #20]
  406c34:	2a24      	cmp	r2, #36	; 0x24
  406c36:	d003      	beq.n	406c40 <_realloc_r+0x3d4>
  406c38:	3610      	adds	r6, #16
  406c3a:	f10a 0318 	add.w	r3, sl, #24
  406c3e:	e741      	b.n	406ac4 <_realloc_r+0x258>
  406c40:	6933      	ldr	r3, [r6, #16]
  406c42:	f8ca 3018 	str.w	r3, [sl, #24]
  406c46:	6973      	ldr	r3, [r6, #20]
  406c48:	f8ca 301c 	str.w	r3, [sl, #28]
  406c4c:	3618      	adds	r6, #24
  406c4e:	f10a 0320 	add.w	r3, sl, #32
  406c52:	e737      	b.n	406ac4 <_realloc_r+0x258>
  406c54:	20000474 	.word	0x20000474

00406c58 <__fpclassifyd>:
  406c58:	b410      	push	{r4}
  406c5a:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  406c5e:	d008      	beq.n	406c72 <__fpclassifyd+0x1a>
  406c60:	4b11      	ldr	r3, [pc, #68]	; (406ca8 <__fpclassifyd+0x50>)
  406c62:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  406c66:	429a      	cmp	r2, r3
  406c68:	d808      	bhi.n	406c7c <__fpclassifyd+0x24>
  406c6a:	2004      	movs	r0, #4
  406c6c:	f85d 4b04 	ldr.w	r4, [sp], #4
  406c70:	4770      	bx	lr
  406c72:	b918      	cbnz	r0, 406c7c <__fpclassifyd+0x24>
  406c74:	2002      	movs	r0, #2
  406c76:	f85d 4b04 	ldr.w	r4, [sp], #4
  406c7a:	4770      	bx	lr
  406c7c:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  406c80:	4b09      	ldr	r3, [pc, #36]	; (406ca8 <__fpclassifyd+0x50>)
  406c82:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  406c86:	4299      	cmp	r1, r3
  406c88:	d9ef      	bls.n	406c6a <__fpclassifyd+0x12>
  406c8a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  406c8e:	d201      	bcs.n	406c94 <__fpclassifyd+0x3c>
  406c90:	2003      	movs	r0, #3
  406c92:	e7eb      	b.n	406c6c <__fpclassifyd+0x14>
  406c94:	4b05      	ldr	r3, [pc, #20]	; (406cac <__fpclassifyd+0x54>)
  406c96:	429c      	cmp	r4, r3
  406c98:	d001      	beq.n	406c9e <__fpclassifyd+0x46>
  406c9a:	2000      	movs	r0, #0
  406c9c:	e7e6      	b.n	406c6c <__fpclassifyd+0x14>
  406c9e:	fab0 f080 	clz	r0, r0
  406ca2:	0940      	lsrs	r0, r0, #5
  406ca4:	e7e2      	b.n	406c6c <__fpclassifyd+0x14>
  406ca6:	bf00      	nop
  406ca8:	7fdfffff 	.word	0x7fdfffff
  406cac:	7ff00000 	.word	0x7ff00000

00406cb0 <_sbrk_r>:
  406cb0:	b538      	push	{r3, r4, r5, lr}
  406cb2:	4c07      	ldr	r4, [pc, #28]	; (406cd0 <_sbrk_r+0x20>)
  406cb4:	2300      	movs	r3, #0
  406cb6:	4605      	mov	r5, r0
  406cb8:	4608      	mov	r0, r1
  406cba:	6023      	str	r3, [r4, #0]
  406cbc:	f7fb fc78 	bl	4025b0 <_sbrk>
  406cc0:	1c43      	adds	r3, r0, #1
  406cc2:	d000      	beq.n	406cc6 <_sbrk_r+0x16>
  406cc4:	bd38      	pop	{r3, r4, r5, pc}
  406cc6:	6823      	ldr	r3, [r4, #0]
  406cc8:	2b00      	cmp	r3, #0
  406cca:	d0fb      	beq.n	406cc4 <_sbrk_r+0x14>
  406ccc:	602b      	str	r3, [r5, #0]
  406cce:	bd38      	pop	{r3, r4, r5, pc}
  406cd0:	20000de0 	.word	0x20000de0

00406cd4 <__sread>:
  406cd4:	b510      	push	{r4, lr}
  406cd6:	460c      	mov	r4, r1
  406cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406cdc:	f000 f9ea 	bl	4070b4 <_read_r>
  406ce0:	2800      	cmp	r0, #0
  406ce2:	db03      	blt.n	406cec <__sread+0x18>
  406ce4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406ce6:	4403      	add	r3, r0
  406ce8:	6523      	str	r3, [r4, #80]	; 0x50
  406cea:	bd10      	pop	{r4, pc}
  406cec:	89a3      	ldrh	r3, [r4, #12]
  406cee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406cf2:	81a3      	strh	r3, [r4, #12]
  406cf4:	bd10      	pop	{r4, pc}
  406cf6:	bf00      	nop

00406cf8 <__swrite>:
  406cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406cfc:	4616      	mov	r6, r2
  406cfe:	898a      	ldrh	r2, [r1, #12]
  406d00:	461d      	mov	r5, r3
  406d02:	05d3      	lsls	r3, r2, #23
  406d04:	460c      	mov	r4, r1
  406d06:	4607      	mov	r7, r0
  406d08:	d506      	bpl.n	406d18 <__swrite+0x20>
  406d0a:	2200      	movs	r2, #0
  406d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406d10:	2302      	movs	r3, #2
  406d12:	f000 f9bb 	bl	40708c <_lseek_r>
  406d16:	89a2      	ldrh	r2, [r4, #12]
  406d18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406d1c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406d20:	81a2      	strh	r2, [r4, #12]
  406d22:	4638      	mov	r0, r7
  406d24:	4632      	mov	r2, r6
  406d26:	462b      	mov	r3, r5
  406d28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406d2c:	f000 b8c4 	b.w	406eb8 <_write_r>

00406d30 <__sseek>:
  406d30:	b510      	push	{r4, lr}
  406d32:	460c      	mov	r4, r1
  406d34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406d38:	f000 f9a8 	bl	40708c <_lseek_r>
  406d3c:	89a3      	ldrh	r3, [r4, #12]
  406d3e:	1c42      	adds	r2, r0, #1
  406d40:	bf0e      	itee	eq
  406d42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  406d46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  406d4a:	6520      	strne	r0, [r4, #80]	; 0x50
  406d4c:	81a3      	strh	r3, [r4, #12]
  406d4e:	bd10      	pop	{r4, pc}

00406d50 <__sclose>:
  406d50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406d54:	f000 b946 	b.w	406fe4 <_close_r>

00406d58 <strlen>:
  406d58:	f020 0103 	bic.w	r1, r0, #3
  406d5c:	f010 0003 	ands.w	r0, r0, #3
  406d60:	f1c0 0000 	rsb	r0, r0, #0
  406d64:	f851 3b04 	ldr.w	r3, [r1], #4
  406d68:	f100 0c04 	add.w	ip, r0, #4
  406d6c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  406d70:	f06f 0200 	mvn.w	r2, #0
  406d74:	bf1c      	itt	ne
  406d76:	fa22 f20c 	lsrne.w	r2, r2, ip
  406d7a:	4313      	orrne	r3, r2
  406d7c:	f04f 0c01 	mov.w	ip, #1
  406d80:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  406d84:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  406d88:	eba3 020c 	sub.w	r2, r3, ip
  406d8c:	ea22 0203 	bic.w	r2, r2, r3
  406d90:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  406d94:	bf04      	itt	eq
  406d96:	f851 3b04 	ldreq.w	r3, [r1], #4
  406d9a:	3004      	addeq	r0, #4
  406d9c:	d0f4      	beq.n	406d88 <strlen+0x30>
  406d9e:	f1c2 0100 	rsb	r1, r2, #0
  406da2:	ea02 0201 	and.w	r2, r2, r1
  406da6:	fab2 f282 	clz	r2, r2
  406daa:	f1c2 021f 	rsb	r2, r2, #31
  406dae:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  406db2:	4770      	bx	lr

00406db4 <__ssprint_r>:
  406db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406db8:	6893      	ldr	r3, [r2, #8]
  406dba:	f8d2 8000 	ldr.w	r8, [r2]
  406dbe:	b083      	sub	sp, #12
  406dc0:	4691      	mov	r9, r2
  406dc2:	2b00      	cmp	r3, #0
  406dc4:	d072      	beq.n	406eac <__ssprint_r+0xf8>
  406dc6:	4607      	mov	r7, r0
  406dc8:	f04f 0b00 	mov.w	fp, #0
  406dcc:	6808      	ldr	r0, [r1, #0]
  406dce:	688b      	ldr	r3, [r1, #8]
  406dd0:	460d      	mov	r5, r1
  406dd2:	465c      	mov	r4, fp
  406dd4:	2c00      	cmp	r4, #0
  406dd6:	d045      	beq.n	406e64 <__ssprint_r+0xb0>
  406dd8:	429c      	cmp	r4, r3
  406dda:	461e      	mov	r6, r3
  406ddc:	469a      	mov	sl, r3
  406dde:	d348      	bcc.n	406e72 <__ssprint_r+0xbe>
  406de0:	89ab      	ldrh	r3, [r5, #12]
  406de2:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406de6:	d02d      	beq.n	406e44 <__ssprint_r+0x90>
  406de8:	696e      	ldr	r6, [r5, #20]
  406dea:	6929      	ldr	r1, [r5, #16]
  406dec:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  406df0:	ebc1 0a00 	rsb	sl, r1, r0
  406df4:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  406df8:	1c60      	adds	r0, r4, #1
  406dfa:	1076      	asrs	r6, r6, #1
  406dfc:	4450      	add	r0, sl
  406dfe:	4286      	cmp	r6, r0
  406e00:	4632      	mov	r2, r6
  406e02:	bf3c      	itt	cc
  406e04:	4606      	movcc	r6, r0
  406e06:	4632      	movcc	r2, r6
  406e08:	055b      	lsls	r3, r3, #21
  406e0a:	d535      	bpl.n	406e78 <__ssprint_r+0xc4>
  406e0c:	4611      	mov	r1, r2
  406e0e:	4638      	mov	r0, r7
  406e10:	f7fe fe5a 	bl	405ac8 <_malloc_r>
  406e14:	2800      	cmp	r0, #0
  406e16:	d039      	beq.n	406e8c <__ssprint_r+0xd8>
  406e18:	4652      	mov	r2, sl
  406e1a:	6929      	ldr	r1, [r5, #16]
  406e1c:	9001      	str	r0, [sp, #4]
  406e1e:	f7ff f92f 	bl	406080 <memcpy>
  406e22:	89aa      	ldrh	r2, [r5, #12]
  406e24:	9b01      	ldr	r3, [sp, #4]
  406e26:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406e2a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406e2e:	81aa      	strh	r2, [r5, #12]
  406e30:	ebca 0206 	rsb	r2, sl, r6
  406e34:	eb03 000a 	add.w	r0, r3, sl
  406e38:	616e      	str	r6, [r5, #20]
  406e3a:	612b      	str	r3, [r5, #16]
  406e3c:	6028      	str	r0, [r5, #0]
  406e3e:	60aa      	str	r2, [r5, #8]
  406e40:	4626      	mov	r6, r4
  406e42:	46a2      	mov	sl, r4
  406e44:	4652      	mov	r2, sl
  406e46:	4659      	mov	r1, fp
  406e48:	f7ff f9b4 	bl	4061b4 <memmove>
  406e4c:	f8d9 2008 	ldr.w	r2, [r9, #8]
  406e50:	68ab      	ldr	r3, [r5, #8]
  406e52:	6828      	ldr	r0, [r5, #0]
  406e54:	1b9b      	subs	r3, r3, r6
  406e56:	4450      	add	r0, sl
  406e58:	1b14      	subs	r4, r2, r4
  406e5a:	60ab      	str	r3, [r5, #8]
  406e5c:	6028      	str	r0, [r5, #0]
  406e5e:	f8c9 4008 	str.w	r4, [r9, #8]
  406e62:	b31c      	cbz	r4, 406eac <__ssprint_r+0xf8>
  406e64:	f8d8 b000 	ldr.w	fp, [r8]
  406e68:	f8d8 4004 	ldr.w	r4, [r8, #4]
  406e6c:	f108 0808 	add.w	r8, r8, #8
  406e70:	e7b0      	b.n	406dd4 <__ssprint_r+0x20>
  406e72:	4626      	mov	r6, r4
  406e74:	46a2      	mov	sl, r4
  406e76:	e7e5      	b.n	406e44 <__ssprint_r+0x90>
  406e78:	4638      	mov	r0, r7
  406e7a:	f7ff fcf7 	bl	40686c <_realloc_r>
  406e7e:	4603      	mov	r3, r0
  406e80:	2800      	cmp	r0, #0
  406e82:	d1d5      	bne.n	406e30 <__ssprint_r+0x7c>
  406e84:	4638      	mov	r0, r7
  406e86:	6929      	ldr	r1, [r5, #16]
  406e88:	f7fe fd10 	bl	4058ac <_free_r>
  406e8c:	230c      	movs	r3, #12
  406e8e:	603b      	str	r3, [r7, #0]
  406e90:	89ab      	ldrh	r3, [r5, #12]
  406e92:	2200      	movs	r2, #0
  406e94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406e98:	f04f 30ff 	mov.w	r0, #4294967295
  406e9c:	81ab      	strh	r3, [r5, #12]
  406e9e:	f8c9 2008 	str.w	r2, [r9, #8]
  406ea2:	f8c9 2004 	str.w	r2, [r9, #4]
  406ea6:	b003      	add	sp, #12
  406ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406eac:	2000      	movs	r0, #0
  406eae:	f8c9 0004 	str.w	r0, [r9, #4]
  406eb2:	b003      	add	sp, #12
  406eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406eb8 <_write_r>:
  406eb8:	b570      	push	{r4, r5, r6, lr}
  406eba:	4c08      	ldr	r4, [pc, #32]	; (406edc <_write_r+0x24>)
  406ebc:	4606      	mov	r6, r0
  406ebe:	2500      	movs	r5, #0
  406ec0:	4608      	mov	r0, r1
  406ec2:	4611      	mov	r1, r2
  406ec4:	461a      	mov	r2, r3
  406ec6:	6025      	str	r5, [r4, #0]
  406ec8:	f7f9 fb64 	bl	400594 <_write>
  406ecc:	1c43      	adds	r3, r0, #1
  406ece:	d000      	beq.n	406ed2 <_write_r+0x1a>
  406ed0:	bd70      	pop	{r4, r5, r6, pc}
  406ed2:	6823      	ldr	r3, [r4, #0]
  406ed4:	2b00      	cmp	r3, #0
  406ed6:	d0fb      	beq.n	406ed0 <_write_r+0x18>
  406ed8:	6033      	str	r3, [r6, #0]
  406eda:	bd70      	pop	{r4, r5, r6, pc}
  406edc:	20000de0 	.word	0x20000de0

00406ee0 <__register_exitproc>:
  406ee0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406ee4:	4c25      	ldr	r4, [pc, #148]	; (406f7c <__register_exitproc+0x9c>)
  406ee6:	6825      	ldr	r5, [r4, #0]
  406ee8:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  406eec:	4606      	mov	r6, r0
  406eee:	4688      	mov	r8, r1
  406ef0:	4692      	mov	sl, r2
  406ef2:	4699      	mov	r9, r3
  406ef4:	b3cc      	cbz	r4, 406f6a <__register_exitproc+0x8a>
  406ef6:	6860      	ldr	r0, [r4, #4]
  406ef8:	281f      	cmp	r0, #31
  406efa:	dc18      	bgt.n	406f2e <__register_exitproc+0x4e>
  406efc:	1c43      	adds	r3, r0, #1
  406efe:	b17e      	cbz	r6, 406f20 <__register_exitproc+0x40>
  406f00:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  406f04:	2101      	movs	r1, #1
  406f06:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  406f0a:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  406f0e:	fa01 f200 	lsl.w	r2, r1, r0
  406f12:	4317      	orrs	r7, r2
  406f14:	2e02      	cmp	r6, #2
  406f16:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  406f1a:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  406f1e:	d01e      	beq.n	406f5e <__register_exitproc+0x7e>
  406f20:	3002      	adds	r0, #2
  406f22:	6063      	str	r3, [r4, #4]
  406f24:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  406f28:	2000      	movs	r0, #0
  406f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406f2e:	4b14      	ldr	r3, [pc, #80]	; (406f80 <__register_exitproc+0xa0>)
  406f30:	b303      	cbz	r3, 406f74 <__register_exitproc+0x94>
  406f32:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406f36:	f7fe fdbf 	bl	405ab8 <malloc>
  406f3a:	4604      	mov	r4, r0
  406f3c:	b1d0      	cbz	r0, 406f74 <__register_exitproc+0x94>
  406f3e:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  406f42:	2700      	movs	r7, #0
  406f44:	e880 0088 	stmia.w	r0, {r3, r7}
  406f48:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  406f4c:	4638      	mov	r0, r7
  406f4e:	2301      	movs	r3, #1
  406f50:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  406f54:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  406f58:	2e00      	cmp	r6, #0
  406f5a:	d0e1      	beq.n	406f20 <__register_exitproc+0x40>
  406f5c:	e7d0      	b.n	406f00 <__register_exitproc+0x20>
  406f5e:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  406f62:	430a      	orrs	r2, r1
  406f64:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  406f68:	e7da      	b.n	406f20 <__register_exitproc+0x40>
  406f6a:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  406f6e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  406f72:	e7c0      	b.n	406ef6 <__register_exitproc+0x16>
  406f74:	f04f 30ff 	mov.w	r0, #4294967295
  406f78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406f7c:	00408724 	.word	0x00408724
  406f80:	00405ab9 	.word	0x00405ab9

00406f84 <_calloc_r>:
  406f84:	b510      	push	{r4, lr}
  406f86:	fb02 f101 	mul.w	r1, r2, r1
  406f8a:	f7fe fd9d 	bl	405ac8 <_malloc_r>
  406f8e:	4604      	mov	r4, r0
  406f90:	b168      	cbz	r0, 406fae <_calloc_r+0x2a>
  406f92:	f850 2c04 	ldr.w	r2, [r0, #-4]
  406f96:	f022 0203 	bic.w	r2, r2, #3
  406f9a:	3a04      	subs	r2, #4
  406f9c:	2a24      	cmp	r2, #36	; 0x24
  406f9e:	d818      	bhi.n	406fd2 <_calloc_r+0x4e>
  406fa0:	2a13      	cmp	r2, #19
  406fa2:	d806      	bhi.n	406fb2 <_calloc_r+0x2e>
  406fa4:	4603      	mov	r3, r0
  406fa6:	2200      	movs	r2, #0
  406fa8:	601a      	str	r2, [r3, #0]
  406faa:	605a      	str	r2, [r3, #4]
  406fac:	609a      	str	r2, [r3, #8]
  406fae:	4620      	mov	r0, r4
  406fb0:	bd10      	pop	{r4, pc}
  406fb2:	2300      	movs	r3, #0
  406fb4:	2a1b      	cmp	r2, #27
  406fb6:	6003      	str	r3, [r0, #0]
  406fb8:	6043      	str	r3, [r0, #4]
  406fba:	d90f      	bls.n	406fdc <_calloc_r+0x58>
  406fbc:	2a24      	cmp	r2, #36	; 0x24
  406fbe:	6083      	str	r3, [r0, #8]
  406fc0:	60c3      	str	r3, [r0, #12]
  406fc2:	bf05      	ittet	eq
  406fc4:	6103      	streq	r3, [r0, #16]
  406fc6:	6143      	streq	r3, [r0, #20]
  406fc8:	f100 0310 	addne.w	r3, r0, #16
  406fcc:	f100 0318 	addeq.w	r3, r0, #24
  406fd0:	e7e9      	b.n	406fa6 <_calloc_r+0x22>
  406fd2:	2100      	movs	r1, #0
  406fd4:	f7fb ff8a 	bl	402eec <memset>
  406fd8:	4620      	mov	r0, r4
  406fda:	bd10      	pop	{r4, pc}
  406fdc:	f100 0308 	add.w	r3, r0, #8
  406fe0:	e7e1      	b.n	406fa6 <_calloc_r+0x22>
  406fe2:	bf00      	nop

00406fe4 <_close_r>:
  406fe4:	b538      	push	{r3, r4, r5, lr}
  406fe6:	4c07      	ldr	r4, [pc, #28]	; (407004 <_close_r+0x20>)
  406fe8:	2300      	movs	r3, #0
  406fea:	4605      	mov	r5, r0
  406fec:	4608      	mov	r0, r1
  406fee:	6023      	str	r3, [r4, #0]
  406ff0:	f7fb fb0a 	bl	402608 <_close>
  406ff4:	1c43      	adds	r3, r0, #1
  406ff6:	d000      	beq.n	406ffa <_close_r+0x16>
  406ff8:	bd38      	pop	{r3, r4, r5, pc}
  406ffa:	6823      	ldr	r3, [r4, #0]
  406ffc:	2b00      	cmp	r3, #0
  406ffe:	d0fb      	beq.n	406ff8 <_close_r+0x14>
  407000:	602b      	str	r3, [r5, #0]
  407002:	bd38      	pop	{r3, r4, r5, pc}
  407004:	20000de0 	.word	0x20000de0

00407008 <_fclose_r>:
  407008:	2900      	cmp	r1, #0
  40700a:	d03d      	beq.n	407088 <_fclose_r+0x80>
  40700c:	b570      	push	{r4, r5, r6, lr}
  40700e:	4605      	mov	r5, r0
  407010:	460c      	mov	r4, r1
  407012:	b108      	cbz	r0, 407018 <_fclose_r+0x10>
  407014:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407016:	b37b      	cbz	r3, 407078 <_fclose_r+0x70>
  407018:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40701c:	b90b      	cbnz	r3, 407022 <_fclose_r+0x1a>
  40701e:	2000      	movs	r0, #0
  407020:	bd70      	pop	{r4, r5, r6, pc}
  407022:	4628      	mov	r0, r5
  407024:	4621      	mov	r1, r4
  407026:	f7fe fa95 	bl	405554 <__sflush_r>
  40702a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40702c:	4606      	mov	r6, r0
  40702e:	b133      	cbz	r3, 40703e <_fclose_r+0x36>
  407030:	4628      	mov	r0, r5
  407032:	69e1      	ldr	r1, [r4, #28]
  407034:	4798      	blx	r3
  407036:	2800      	cmp	r0, #0
  407038:	bfb8      	it	lt
  40703a:	f04f 36ff 	movlt.w	r6, #4294967295
  40703e:	89a3      	ldrh	r3, [r4, #12]
  407040:	061b      	lsls	r3, r3, #24
  407042:	d41c      	bmi.n	40707e <_fclose_r+0x76>
  407044:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407046:	b141      	cbz	r1, 40705a <_fclose_r+0x52>
  407048:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40704c:	4299      	cmp	r1, r3
  40704e:	d002      	beq.n	407056 <_fclose_r+0x4e>
  407050:	4628      	mov	r0, r5
  407052:	f7fe fc2b 	bl	4058ac <_free_r>
  407056:	2300      	movs	r3, #0
  407058:	6323      	str	r3, [r4, #48]	; 0x30
  40705a:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40705c:	b121      	cbz	r1, 407068 <_fclose_r+0x60>
  40705e:	4628      	mov	r0, r5
  407060:	f7fe fc24 	bl	4058ac <_free_r>
  407064:	2300      	movs	r3, #0
  407066:	6463      	str	r3, [r4, #68]	; 0x44
  407068:	f7fe fbb8 	bl	4057dc <__sfp_lock_acquire>
  40706c:	2300      	movs	r3, #0
  40706e:	81a3      	strh	r3, [r4, #12]
  407070:	f7fe fbb6 	bl	4057e0 <__sfp_lock_release>
  407074:	4630      	mov	r0, r6
  407076:	bd70      	pop	{r4, r5, r6, pc}
  407078:	f7fe fbaa 	bl	4057d0 <__sinit>
  40707c:	e7cc      	b.n	407018 <_fclose_r+0x10>
  40707e:	4628      	mov	r0, r5
  407080:	6921      	ldr	r1, [r4, #16]
  407082:	f7fe fc13 	bl	4058ac <_free_r>
  407086:	e7dd      	b.n	407044 <_fclose_r+0x3c>
  407088:	2000      	movs	r0, #0
  40708a:	4770      	bx	lr

0040708c <_lseek_r>:
  40708c:	b570      	push	{r4, r5, r6, lr}
  40708e:	4c08      	ldr	r4, [pc, #32]	; (4070b0 <_lseek_r+0x24>)
  407090:	4606      	mov	r6, r0
  407092:	2500      	movs	r5, #0
  407094:	4608      	mov	r0, r1
  407096:	4611      	mov	r1, r2
  407098:	461a      	mov	r2, r3
  40709a:	6025      	str	r5, [r4, #0]
  40709c:	f7fb fac0 	bl	402620 <_lseek>
  4070a0:	1c43      	adds	r3, r0, #1
  4070a2:	d000      	beq.n	4070a6 <_lseek_r+0x1a>
  4070a4:	bd70      	pop	{r4, r5, r6, pc}
  4070a6:	6823      	ldr	r3, [r4, #0]
  4070a8:	2b00      	cmp	r3, #0
  4070aa:	d0fb      	beq.n	4070a4 <_lseek_r+0x18>
  4070ac:	6033      	str	r3, [r6, #0]
  4070ae:	bd70      	pop	{r4, r5, r6, pc}
  4070b0:	20000de0 	.word	0x20000de0

004070b4 <_read_r>:
  4070b4:	b570      	push	{r4, r5, r6, lr}
  4070b6:	4c08      	ldr	r4, [pc, #32]	; (4070d8 <_read_r+0x24>)
  4070b8:	4606      	mov	r6, r0
  4070ba:	2500      	movs	r5, #0
  4070bc:	4608      	mov	r0, r1
  4070be:	4611      	mov	r1, r2
  4070c0:	461a      	mov	r2, r3
  4070c2:	6025      	str	r5, [r4, #0]
  4070c4:	f7f9 fa3a 	bl	40053c <_read>
  4070c8:	1c43      	adds	r3, r0, #1
  4070ca:	d000      	beq.n	4070ce <_read_r+0x1a>
  4070cc:	bd70      	pop	{r4, r5, r6, pc}
  4070ce:	6823      	ldr	r3, [r4, #0]
  4070d0:	2b00      	cmp	r3, #0
  4070d2:	d0fb      	beq.n	4070cc <_read_r+0x18>
  4070d4:	6033      	str	r3, [r6, #0]
  4070d6:	bd70      	pop	{r4, r5, r6, pc}
  4070d8:	20000de0 	.word	0x20000de0

004070dc <__aeabi_drsub>:
  4070dc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4070e0:	e002      	b.n	4070e8 <__adddf3>
  4070e2:	bf00      	nop

004070e4 <__aeabi_dsub>:
  4070e4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004070e8 <__adddf3>:
  4070e8:	b530      	push	{r4, r5, lr}
  4070ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4070ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4070f2:	ea94 0f05 	teq	r4, r5
  4070f6:	bf08      	it	eq
  4070f8:	ea90 0f02 	teqeq	r0, r2
  4070fc:	bf1f      	itttt	ne
  4070fe:	ea54 0c00 	orrsne.w	ip, r4, r0
  407102:	ea55 0c02 	orrsne.w	ip, r5, r2
  407106:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40710a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40710e:	f000 80e2 	beq.w	4072d6 <__adddf3+0x1ee>
  407112:	ea4f 5454 	mov.w	r4, r4, lsr #21
  407116:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40711a:	bfb8      	it	lt
  40711c:	426d      	neglt	r5, r5
  40711e:	dd0c      	ble.n	40713a <__adddf3+0x52>
  407120:	442c      	add	r4, r5
  407122:	ea80 0202 	eor.w	r2, r0, r2
  407126:	ea81 0303 	eor.w	r3, r1, r3
  40712a:	ea82 0000 	eor.w	r0, r2, r0
  40712e:	ea83 0101 	eor.w	r1, r3, r1
  407132:	ea80 0202 	eor.w	r2, r0, r2
  407136:	ea81 0303 	eor.w	r3, r1, r3
  40713a:	2d36      	cmp	r5, #54	; 0x36
  40713c:	bf88      	it	hi
  40713e:	bd30      	pophi	{r4, r5, pc}
  407140:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407144:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407148:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40714c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407150:	d002      	beq.n	407158 <__adddf3+0x70>
  407152:	4240      	negs	r0, r0
  407154:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407158:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40715c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407160:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407164:	d002      	beq.n	40716c <__adddf3+0x84>
  407166:	4252      	negs	r2, r2
  407168:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40716c:	ea94 0f05 	teq	r4, r5
  407170:	f000 80a7 	beq.w	4072c2 <__adddf3+0x1da>
  407174:	f1a4 0401 	sub.w	r4, r4, #1
  407178:	f1d5 0e20 	rsbs	lr, r5, #32
  40717c:	db0d      	blt.n	40719a <__adddf3+0xb2>
  40717e:	fa02 fc0e 	lsl.w	ip, r2, lr
  407182:	fa22 f205 	lsr.w	r2, r2, r5
  407186:	1880      	adds	r0, r0, r2
  407188:	f141 0100 	adc.w	r1, r1, #0
  40718c:	fa03 f20e 	lsl.w	r2, r3, lr
  407190:	1880      	adds	r0, r0, r2
  407192:	fa43 f305 	asr.w	r3, r3, r5
  407196:	4159      	adcs	r1, r3
  407198:	e00e      	b.n	4071b8 <__adddf3+0xd0>
  40719a:	f1a5 0520 	sub.w	r5, r5, #32
  40719e:	f10e 0e20 	add.w	lr, lr, #32
  4071a2:	2a01      	cmp	r2, #1
  4071a4:	fa03 fc0e 	lsl.w	ip, r3, lr
  4071a8:	bf28      	it	cs
  4071aa:	f04c 0c02 	orrcs.w	ip, ip, #2
  4071ae:	fa43 f305 	asr.w	r3, r3, r5
  4071b2:	18c0      	adds	r0, r0, r3
  4071b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4071b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4071bc:	d507      	bpl.n	4071ce <__adddf3+0xe6>
  4071be:	f04f 0e00 	mov.w	lr, #0
  4071c2:	f1dc 0c00 	rsbs	ip, ip, #0
  4071c6:	eb7e 0000 	sbcs.w	r0, lr, r0
  4071ca:	eb6e 0101 	sbc.w	r1, lr, r1
  4071ce:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4071d2:	d31b      	bcc.n	40720c <__adddf3+0x124>
  4071d4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4071d8:	d30c      	bcc.n	4071f4 <__adddf3+0x10c>
  4071da:	0849      	lsrs	r1, r1, #1
  4071dc:	ea5f 0030 	movs.w	r0, r0, rrx
  4071e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4071e4:	f104 0401 	add.w	r4, r4, #1
  4071e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4071ec:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4071f0:	f080 809a 	bcs.w	407328 <__adddf3+0x240>
  4071f4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4071f8:	bf08      	it	eq
  4071fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4071fe:	f150 0000 	adcs.w	r0, r0, #0
  407202:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407206:	ea41 0105 	orr.w	r1, r1, r5
  40720a:	bd30      	pop	{r4, r5, pc}
  40720c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407210:	4140      	adcs	r0, r0
  407212:	eb41 0101 	adc.w	r1, r1, r1
  407216:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40721a:	f1a4 0401 	sub.w	r4, r4, #1
  40721e:	d1e9      	bne.n	4071f4 <__adddf3+0x10c>
  407220:	f091 0f00 	teq	r1, #0
  407224:	bf04      	itt	eq
  407226:	4601      	moveq	r1, r0
  407228:	2000      	moveq	r0, #0
  40722a:	fab1 f381 	clz	r3, r1
  40722e:	bf08      	it	eq
  407230:	3320      	addeq	r3, #32
  407232:	f1a3 030b 	sub.w	r3, r3, #11
  407236:	f1b3 0220 	subs.w	r2, r3, #32
  40723a:	da0c      	bge.n	407256 <__adddf3+0x16e>
  40723c:	320c      	adds	r2, #12
  40723e:	dd08      	ble.n	407252 <__adddf3+0x16a>
  407240:	f102 0c14 	add.w	ip, r2, #20
  407244:	f1c2 020c 	rsb	r2, r2, #12
  407248:	fa01 f00c 	lsl.w	r0, r1, ip
  40724c:	fa21 f102 	lsr.w	r1, r1, r2
  407250:	e00c      	b.n	40726c <__adddf3+0x184>
  407252:	f102 0214 	add.w	r2, r2, #20
  407256:	bfd8      	it	le
  407258:	f1c2 0c20 	rsble	ip, r2, #32
  40725c:	fa01 f102 	lsl.w	r1, r1, r2
  407260:	fa20 fc0c 	lsr.w	ip, r0, ip
  407264:	bfdc      	itt	le
  407266:	ea41 010c 	orrle.w	r1, r1, ip
  40726a:	4090      	lslle	r0, r2
  40726c:	1ae4      	subs	r4, r4, r3
  40726e:	bfa2      	ittt	ge
  407270:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407274:	4329      	orrge	r1, r5
  407276:	bd30      	popge	{r4, r5, pc}
  407278:	ea6f 0404 	mvn.w	r4, r4
  40727c:	3c1f      	subs	r4, #31
  40727e:	da1c      	bge.n	4072ba <__adddf3+0x1d2>
  407280:	340c      	adds	r4, #12
  407282:	dc0e      	bgt.n	4072a2 <__adddf3+0x1ba>
  407284:	f104 0414 	add.w	r4, r4, #20
  407288:	f1c4 0220 	rsb	r2, r4, #32
  40728c:	fa20 f004 	lsr.w	r0, r0, r4
  407290:	fa01 f302 	lsl.w	r3, r1, r2
  407294:	ea40 0003 	orr.w	r0, r0, r3
  407298:	fa21 f304 	lsr.w	r3, r1, r4
  40729c:	ea45 0103 	orr.w	r1, r5, r3
  4072a0:	bd30      	pop	{r4, r5, pc}
  4072a2:	f1c4 040c 	rsb	r4, r4, #12
  4072a6:	f1c4 0220 	rsb	r2, r4, #32
  4072aa:	fa20 f002 	lsr.w	r0, r0, r2
  4072ae:	fa01 f304 	lsl.w	r3, r1, r4
  4072b2:	ea40 0003 	orr.w	r0, r0, r3
  4072b6:	4629      	mov	r1, r5
  4072b8:	bd30      	pop	{r4, r5, pc}
  4072ba:	fa21 f004 	lsr.w	r0, r1, r4
  4072be:	4629      	mov	r1, r5
  4072c0:	bd30      	pop	{r4, r5, pc}
  4072c2:	f094 0f00 	teq	r4, #0
  4072c6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4072ca:	bf06      	itte	eq
  4072cc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4072d0:	3401      	addeq	r4, #1
  4072d2:	3d01      	subne	r5, #1
  4072d4:	e74e      	b.n	407174 <__adddf3+0x8c>
  4072d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4072da:	bf18      	it	ne
  4072dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4072e0:	d029      	beq.n	407336 <__adddf3+0x24e>
  4072e2:	ea94 0f05 	teq	r4, r5
  4072e6:	bf08      	it	eq
  4072e8:	ea90 0f02 	teqeq	r0, r2
  4072ec:	d005      	beq.n	4072fa <__adddf3+0x212>
  4072ee:	ea54 0c00 	orrs.w	ip, r4, r0
  4072f2:	bf04      	itt	eq
  4072f4:	4619      	moveq	r1, r3
  4072f6:	4610      	moveq	r0, r2
  4072f8:	bd30      	pop	{r4, r5, pc}
  4072fa:	ea91 0f03 	teq	r1, r3
  4072fe:	bf1e      	ittt	ne
  407300:	2100      	movne	r1, #0
  407302:	2000      	movne	r0, #0
  407304:	bd30      	popne	{r4, r5, pc}
  407306:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40730a:	d105      	bne.n	407318 <__adddf3+0x230>
  40730c:	0040      	lsls	r0, r0, #1
  40730e:	4149      	adcs	r1, r1
  407310:	bf28      	it	cs
  407312:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407316:	bd30      	pop	{r4, r5, pc}
  407318:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40731c:	bf3c      	itt	cc
  40731e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407322:	bd30      	popcc	{r4, r5, pc}
  407324:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407328:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40732c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407330:	f04f 0000 	mov.w	r0, #0
  407334:	bd30      	pop	{r4, r5, pc}
  407336:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40733a:	bf1a      	itte	ne
  40733c:	4619      	movne	r1, r3
  40733e:	4610      	movne	r0, r2
  407340:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407344:	bf1c      	itt	ne
  407346:	460b      	movne	r3, r1
  407348:	4602      	movne	r2, r0
  40734a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40734e:	bf06      	itte	eq
  407350:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407354:	ea91 0f03 	teqeq	r1, r3
  407358:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40735c:	bd30      	pop	{r4, r5, pc}
  40735e:	bf00      	nop

00407360 <__aeabi_ui2d>:
  407360:	f090 0f00 	teq	r0, #0
  407364:	bf04      	itt	eq
  407366:	2100      	moveq	r1, #0
  407368:	4770      	bxeq	lr
  40736a:	b530      	push	{r4, r5, lr}
  40736c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407370:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407374:	f04f 0500 	mov.w	r5, #0
  407378:	f04f 0100 	mov.w	r1, #0
  40737c:	e750      	b.n	407220 <__adddf3+0x138>
  40737e:	bf00      	nop

00407380 <__aeabi_i2d>:
  407380:	f090 0f00 	teq	r0, #0
  407384:	bf04      	itt	eq
  407386:	2100      	moveq	r1, #0
  407388:	4770      	bxeq	lr
  40738a:	b530      	push	{r4, r5, lr}
  40738c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407390:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407394:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407398:	bf48      	it	mi
  40739a:	4240      	negmi	r0, r0
  40739c:	f04f 0100 	mov.w	r1, #0
  4073a0:	e73e      	b.n	407220 <__adddf3+0x138>
  4073a2:	bf00      	nop

004073a4 <__aeabi_f2d>:
  4073a4:	0042      	lsls	r2, r0, #1
  4073a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4073aa:	ea4f 0131 	mov.w	r1, r1, rrx
  4073ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4073b2:	bf1f      	itttt	ne
  4073b4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4073b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4073bc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4073c0:	4770      	bxne	lr
  4073c2:	f092 0f00 	teq	r2, #0
  4073c6:	bf14      	ite	ne
  4073c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4073cc:	4770      	bxeq	lr
  4073ce:	b530      	push	{r4, r5, lr}
  4073d0:	f44f 7460 	mov.w	r4, #896	; 0x380
  4073d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4073d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4073dc:	e720      	b.n	407220 <__adddf3+0x138>
  4073de:	bf00      	nop

004073e0 <__aeabi_ul2d>:
  4073e0:	ea50 0201 	orrs.w	r2, r0, r1
  4073e4:	bf08      	it	eq
  4073e6:	4770      	bxeq	lr
  4073e8:	b530      	push	{r4, r5, lr}
  4073ea:	f04f 0500 	mov.w	r5, #0
  4073ee:	e00a      	b.n	407406 <__aeabi_l2d+0x16>

004073f0 <__aeabi_l2d>:
  4073f0:	ea50 0201 	orrs.w	r2, r0, r1
  4073f4:	bf08      	it	eq
  4073f6:	4770      	bxeq	lr
  4073f8:	b530      	push	{r4, r5, lr}
  4073fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4073fe:	d502      	bpl.n	407406 <__aeabi_l2d+0x16>
  407400:	4240      	negs	r0, r0
  407402:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407406:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40740a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40740e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  407412:	f43f aedc 	beq.w	4071ce <__adddf3+0xe6>
  407416:	f04f 0203 	mov.w	r2, #3
  40741a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40741e:	bf18      	it	ne
  407420:	3203      	addne	r2, #3
  407422:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407426:	bf18      	it	ne
  407428:	3203      	addne	r2, #3
  40742a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40742e:	f1c2 0320 	rsb	r3, r2, #32
  407432:	fa00 fc03 	lsl.w	ip, r0, r3
  407436:	fa20 f002 	lsr.w	r0, r0, r2
  40743a:	fa01 fe03 	lsl.w	lr, r1, r3
  40743e:	ea40 000e 	orr.w	r0, r0, lr
  407442:	fa21 f102 	lsr.w	r1, r1, r2
  407446:	4414      	add	r4, r2
  407448:	e6c1      	b.n	4071ce <__adddf3+0xe6>
  40744a:	bf00      	nop

0040744c <__aeabi_dmul>:
  40744c:	b570      	push	{r4, r5, r6, lr}
  40744e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407452:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407456:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40745a:	bf1d      	ittte	ne
  40745c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407460:	ea94 0f0c 	teqne	r4, ip
  407464:	ea95 0f0c 	teqne	r5, ip
  407468:	f000 f8de 	bleq	407628 <__aeabi_dmul+0x1dc>
  40746c:	442c      	add	r4, r5
  40746e:	ea81 0603 	eor.w	r6, r1, r3
  407472:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  407476:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40747a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40747e:	bf18      	it	ne
  407480:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  407484:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407488:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40748c:	d038      	beq.n	407500 <__aeabi_dmul+0xb4>
  40748e:	fba0 ce02 	umull	ip, lr, r0, r2
  407492:	f04f 0500 	mov.w	r5, #0
  407496:	fbe1 e502 	umlal	lr, r5, r1, r2
  40749a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40749e:	fbe0 e503 	umlal	lr, r5, r0, r3
  4074a2:	f04f 0600 	mov.w	r6, #0
  4074a6:	fbe1 5603 	umlal	r5, r6, r1, r3
  4074aa:	f09c 0f00 	teq	ip, #0
  4074ae:	bf18      	it	ne
  4074b0:	f04e 0e01 	orrne.w	lr, lr, #1
  4074b4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4074b8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4074bc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4074c0:	d204      	bcs.n	4074cc <__aeabi_dmul+0x80>
  4074c2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4074c6:	416d      	adcs	r5, r5
  4074c8:	eb46 0606 	adc.w	r6, r6, r6
  4074cc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4074d0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4074d4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4074d8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4074dc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4074e0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4074e4:	bf88      	it	hi
  4074e6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4074ea:	d81e      	bhi.n	40752a <__aeabi_dmul+0xde>
  4074ec:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4074f0:	bf08      	it	eq
  4074f2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4074f6:	f150 0000 	adcs.w	r0, r0, #0
  4074fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4074fe:	bd70      	pop	{r4, r5, r6, pc}
  407500:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  407504:	ea46 0101 	orr.w	r1, r6, r1
  407508:	ea40 0002 	orr.w	r0, r0, r2
  40750c:	ea81 0103 	eor.w	r1, r1, r3
  407510:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407514:	bfc2      	ittt	gt
  407516:	ebd4 050c 	rsbsgt	r5, r4, ip
  40751a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40751e:	bd70      	popgt	{r4, r5, r6, pc}
  407520:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407524:	f04f 0e00 	mov.w	lr, #0
  407528:	3c01      	subs	r4, #1
  40752a:	f300 80ab 	bgt.w	407684 <__aeabi_dmul+0x238>
  40752e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407532:	bfde      	ittt	le
  407534:	2000      	movle	r0, #0
  407536:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40753a:	bd70      	pople	{r4, r5, r6, pc}
  40753c:	f1c4 0400 	rsb	r4, r4, #0
  407540:	3c20      	subs	r4, #32
  407542:	da35      	bge.n	4075b0 <__aeabi_dmul+0x164>
  407544:	340c      	adds	r4, #12
  407546:	dc1b      	bgt.n	407580 <__aeabi_dmul+0x134>
  407548:	f104 0414 	add.w	r4, r4, #20
  40754c:	f1c4 0520 	rsb	r5, r4, #32
  407550:	fa00 f305 	lsl.w	r3, r0, r5
  407554:	fa20 f004 	lsr.w	r0, r0, r4
  407558:	fa01 f205 	lsl.w	r2, r1, r5
  40755c:	ea40 0002 	orr.w	r0, r0, r2
  407560:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407564:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407568:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40756c:	fa21 f604 	lsr.w	r6, r1, r4
  407570:	eb42 0106 	adc.w	r1, r2, r6
  407574:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407578:	bf08      	it	eq
  40757a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40757e:	bd70      	pop	{r4, r5, r6, pc}
  407580:	f1c4 040c 	rsb	r4, r4, #12
  407584:	f1c4 0520 	rsb	r5, r4, #32
  407588:	fa00 f304 	lsl.w	r3, r0, r4
  40758c:	fa20 f005 	lsr.w	r0, r0, r5
  407590:	fa01 f204 	lsl.w	r2, r1, r4
  407594:	ea40 0002 	orr.w	r0, r0, r2
  407598:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40759c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4075a0:	f141 0100 	adc.w	r1, r1, #0
  4075a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4075a8:	bf08      	it	eq
  4075aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4075ae:	bd70      	pop	{r4, r5, r6, pc}
  4075b0:	f1c4 0520 	rsb	r5, r4, #32
  4075b4:	fa00 f205 	lsl.w	r2, r0, r5
  4075b8:	ea4e 0e02 	orr.w	lr, lr, r2
  4075bc:	fa20 f304 	lsr.w	r3, r0, r4
  4075c0:	fa01 f205 	lsl.w	r2, r1, r5
  4075c4:	ea43 0302 	orr.w	r3, r3, r2
  4075c8:	fa21 f004 	lsr.w	r0, r1, r4
  4075cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4075d0:	fa21 f204 	lsr.w	r2, r1, r4
  4075d4:	ea20 0002 	bic.w	r0, r0, r2
  4075d8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4075dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4075e0:	bf08      	it	eq
  4075e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4075e6:	bd70      	pop	{r4, r5, r6, pc}
  4075e8:	f094 0f00 	teq	r4, #0
  4075ec:	d10f      	bne.n	40760e <__aeabi_dmul+0x1c2>
  4075ee:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4075f2:	0040      	lsls	r0, r0, #1
  4075f4:	eb41 0101 	adc.w	r1, r1, r1
  4075f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4075fc:	bf08      	it	eq
  4075fe:	3c01      	subeq	r4, #1
  407600:	d0f7      	beq.n	4075f2 <__aeabi_dmul+0x1a6>
  407602:	ea41 0106 	orr.w	r1, r1, r6
  407606:	f095 0f00 	teq	r5, #0
  40760a:	bf18      	it	ne
  40760c:	4770      	bxne	lr
  40760e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  407612:	0052      	lsls	r2, r2, #1
  407614:	eb43 0303 	adc.w	r3, r3, r3
  407618:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40761c:	bf08      	it	eq
  40761e:	3d01      	subeq	r5, #1
  407620:	d0f7      	beq.n	407612 <__aeabi_dmul+0x1c6>
  407622:	ea43 0306 	orr.w	r3, r3, r6
  407626:	4770      	bx	lr
  407628:	ea94 0f0c 	teq	r4, ip
  40762c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407630:	bf18      	it	ne
  407632:	ea95 0f0c 	teqne	r5, ip
  407636:	d00c      	beq.n	407652 <__aeabi_dmul+0x206>
  407638:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40763c:	bf18      	it	ne
  40763e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407642:	d1d1      	bne.n	4075e8 <__aeabi_dmul+0x19c>
  407644:	ea81 0103 	eor.w	r1, r1, r3
  407648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40764c:	f04f 0000 	mov.w	r0, #0
  407650:	bd70      	pop	{r4, r5, r6, pc}
  407652:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407656:	bf06      	itte	eq
  407658:	4610      	moveq	r0, r2
  40765a:	4619      	moveq	r1, r3
  40765c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407660:	d019      	beq.n	407696 <__aeabi_dmul+0x24a>
  407662:	ea94 0f0c 	teq	r4, ip
  407666:	d102      	bne.n	40766e <__aeabi_dmul+0x222>
  407668:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40766c:	d113      	bne.n	407696 <__aeabi_dmul+0x24a>
  40766e:	ea95 0f0c 	teq	r5, ip
  407672:	d105      	bne.n	407680 <__aeabi_dmul+0x234>
  407674:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407678:	bf1c      	itt	ne
  40767a:	4610      	movne	r0, r2
  40767c:	4619      	movne	r1, r3
  40767e:	d10a      	bne.n	407696 <__aeabi_dmul+0x24a>
  407680:	ea81 0103 	eor.w	r1, r1, r3
  407684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407688:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40768c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407690:	f04f 0000 	mov.w	r0, #0
  407694:	bd70      	pop	{r4, r5, r6, pc}
  407696:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40769a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40769e:	bd70      	pop	{r4, r5, r6, pc}

004076a0 <__aeabi_ddiv>:
  4076a0:	b570      	push	{r4, r5, r6, lr}
  4076a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4076a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4076aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4076ae:	bf1d      	ittte	ne
  4076b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4076b4:	ea94 0f0c 	teqne	r4, ip
  4076b8:	ea95 0f0c 	teqne	r5, ip
  4076bc:	f000 f8a7 	bleq	40780e <__aeabi_ddiv+0x16e>
  4076c0:	eba4 0405 	sub.w	r4, r4, r5
  4076c4:	ea81 0e03 	eor.w	lr, r1, r3
  4076c8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4076cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4076d0:	f000 8088 	beq.w	4077e4 <__aeabi_ddiv+0x144>
  4076d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4076d8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4076dc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4076e0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4076e4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4076e8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4076ec:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4076f0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4076f4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4076f8:	429d      	cmp	r5, r3
  4076fa:	bf08      	it	eq
  4076fc:	4296      	cmpeq	r6, r2
  4076fe:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  407702:	f504 7440 	add.w	r4, r4, #768	; 0x300
  407706:	d202      	bcs.n	40770e <__aeabi_ddiv+0x6e>
  407708:	085b      	lsrs	r3, r3, #1
  40770a:	ea4f 0232 	mov.w	r2, r2, rrx
  40770e:	1ab6      	subs	r6, r6, r2
  407710:	eb65 0503 	sbc.w	r5, r5, r3
  407714:	085b      	lsrs	r3, r3, #1
  407716:	ea4f 0232 	mov.w	r2, r2, rrx
  40771a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40771e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  407722:	ebb6 0e02 	subs.w	lr, r6, r2
  407726:	eb75 0e03 	sbcs.w	lr, r5, r3
  40772a:	bf22      	ittt	cs
  40772c:	1ab6      	subcs	r6, r6, r2
  40772e:	4675      	movcs	r5, lr
  407730:	ea40 000c 	orrcs.w	r0, r0, ip
  407734:	085b      	lsrs	r3, r3, #1
  407736:	ea4f 0232 	mov.w	r2, r2, rrx
  40773a:	ebb6 0e02 	subs.w	lr, r6, r2
  40773e:	eb75 0e03 	sbcs.w	lr, r5, r3
  407742:	bf22      	ittt	cs
  407744:	1ab6      	subcs	r6, r6, r2
  407746:	4675      	movcs	r5, lr
  407748:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40774c:	085b      	lsrs	r3, r3, #1
  40774e:	ea4f 0232 	mov.w	r2, r2, rrx
  407752:	ebb6 0e02 	subs.w	lr, r6, r2
  407756:	eb75 0e03 	sbcs.w	lr, r5, r3
  40775a:	bf22      	ittt	cs
  40775c:	1ab6      	subcs	r6, r6, r2
  40775e:	4675      	movcs	r5, lr
  407760:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  407764:	085b      	lsrs	r3, r3, #1
  407766:	ea4f 0232 	mov.w	r2, r2, rrx
  40776a:	ebb6 0e02 	subs.w	lr, r6, r2
  40776e:	eb75 0e03 	sbcs.w	lr, r5, r3
  407772:	bf22      	ittt	cs
  407774:	1ab6      	subcs	r6, r6, r2
  407776:	4675      	movcs	r5, lr
  407778:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40777c:	ea55 0e06 	orrs.w	lr, r5, r6
  407780:	d018      	beq.n	4077b4 <__aeabi_ddiv+0x114>
  407782:	ea4f 1505 	mov.w	r5, r5, lsl #4
  407786:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40778a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40778e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  407792:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  407796:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40779a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40779e:	d1c0      	bne.n	407722 <__aeabi_ddiv+0x82>
  4077a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4077a4:	d10b      	bne.n	4077be <__aeabi_ddiv+0x11e>
  4077a6:	ea41 0100 	orr.w	r1, r1, r0
  4077aa:	f04f 0000 	mov.w	r0, #0
  4077ae:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4077b2:	e7b6      	b.n	407722 <__aeabi_ddiv+0x82>
  4077b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4077b8:	bf04      	itt	eq
  4077ba:	4301      	orreq	r1, r0
  4077bc:	2000      	moveq	r0, #0
  4077be:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4077c2:	bf88      	it	hi
  4077c4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4077c8:	f63f aeaf 	bhi.w	40752a <__aeabi_dmul+0xde>
  4077cc:	ebb5 0c03 	subs.w	ip, r5, r3
  4077d0:	bf04      	itt	eq
  4077d2:	ebb6 0c02 	subseq.w	ip, r6, r2
  4077d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4077da:	f150 0000 	adcs.w	r0, r0, #0
  4077de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4077e2:	bd70      	pop	{r4, r5, r6, pc}
  4077e4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4077e8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4077ec:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4077f0:	bfc2      	ittt	gt
  4077f2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4077f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4077fa:	bd70      	popgt	{r4, r5, r6, pc}
  4077fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407800:	f04f 0e00 	mov.w	lr, #0
  407804:	3c01      	subs	r4, #1
  407806:	e690      	b.n	40752a <__aeabi_dmul+0xde>
  407808:	ea45 0e06 	orr.w	lr, r5, r6
  40780c:	e68d      	b.n	40752a <__aeabi_dmul+0xde>
  40780e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407812:	ea94 0f0c 	teq	r4, ip
  407816:	bf08      	it	eq
  407818:	ea95 0f0c 	teqeq	r5, ip
  40781c:	f43f af3b 	beq.w	407696 <__aeabi_dmul+0x24a>
  407820:	ea94 0f0c 	teq	r4, ip
  407824:	d10a      	bne.n	40783c <__aeabi_ddiv+0x19c>
  407826:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40782a:	f47f af34 	bne.w	407696 <__aeabi_dmul+0x24a>
  40782e:	ea95 0f0c 	teq	r5, ip
  407832:	f47f af25 	bne.w	407680 <__aeabi_dmul+0x234>
  407836:	4610      	mov	r0, r2
  407838:	4619      	mov	r1, r3
  40783a:	e72c      	b.n	407696 <__aeabi_dmul+0x24a>
  40783c:	ea95 0f0c 	teq	r5, ip
  407840:	d106      	bne.n	407850 <__aeabi_ddiv+0x1b0>
  407842:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407846:	f43f aefd 	beq.w	407644 <__aeabi_dmul+0x1f8>
  40784a:	4610      	mov	r0, r2
  40784c:	4619      	mov	r1, r3
  40784e:	e722      	b.n	407696 <__aeabi_dmul+0x24a>
  407850:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407854:	bf18      	it	ne
  407856:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40785a:	f47f aec5 	bne.w	4075e8 <__aeabi_dmul+0x19c>
  40785e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  407862:	f47f af0d 	bne.w	407680 <__aeabi_dmul+0x234>
  407866:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40786a:	f47f aeeb 	bne.w	407644 <__aeabi_dmul+0x1f8>
  40786e:	e712      	b.n	407696 <__aeabi_dmul+0x24a>

00407870 <__gedf2>:
  407870:	f04f 3cff 	mov.w	ip, #4294967295
  407874:	e006      	b.n	407884 <__cmpdf2+0x4>
  407876:	bf00      	nop

00407878 <__ledf2>:
  407878:	f04f 0c01 	mov.w	ip, #1
  40787c:	e002      	b.n	407884 <__cmpdf2+0x4>
  40787e:	bf00      	nop

00407880 <__cmpdf2>:
  407880:	f04f 0c01 	mov.w	ip, #1
  407884:	f84d cd04 	str.w	ip, [sp, #-4]!
  407888:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40788c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407890:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407894:	bf18      	it	ne
  407896:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40789a:	d01b      	beq.n	4078d4 <__cmpdf2+0x54>
  40789c:	b001      	add	sp, #4
  40789e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4078a2:	bf0c      	ite	eq
  4078a4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4078a8:	ea91 0f03 	teqne	r1, r3
  4078ac:	bf02      	ittt	eq
  4078ae:	ea90 0f02 	teqeq	r0, r2
  4078b2:	2000      	moveq	r0, #0
  4078b4:	4770      	bxeq	lr
  4078b6:	f110 0f00 	cmn.w	r0, #0
  4078ba:	ea91 0f03 	teq	r1, r3
  4078be:	bf58      	it	pl
  4078c0:	4299      	cmppl	r1, r3
  4078c2:	bf08      	it	eq
  4078c4:	4290      	cmpeq	r0, r2
  4078c6:	bf2c      	ite	cs
  4078c8:	17d8      	asrcs	r0, r3, #31
  4078ca:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4078ce:	f040 0001 	orr.w	r0, r0, #1
  4078d2:	4770      	bx	lr
  4078d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4078d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4078dc:	d102      	bne.n	4078e4 <__cmpdf2+0x64>
  4078de:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4078e2:	d107      	bne.n	4078f4 <__cmpdf2+0x74>
  4078e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4078e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4078ec:	d1d6      	bne.n	40789c <__cmpdf2+0x1c>
  4078ee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4078f2:	d0d3      	beq.n	40789c <__cmpdf2+0x1c>
  4078f4:	f85d 0b04 	ldr.w	r0, [sp], #4
  4078f8:	4770      	bx	lr
  4078fa:	bf00      	nop

004078fc <__aeabi_cdrcmple>:
  4078fc:	4684      	mov	ip, r0
  4078fe:	4610      	mov	r0, r2
  407900:	4662      	mov	r2, ip
  407902:	468c      	mov	ip, r1
  407904:	4619      	mov	r1, r3
  407906:	4663      	mov	r3, ip
  407908:	e000      	b.n	40790c <__aeabi_cdcmpeq>
  40790a:	bf00      	nop

0040790c <__aeabi_cdcmpeq>:
  40790c:	b501      	push	{r0, lr}
  40790e:	f7ff ffb7 	bl	407880 <__cmpdf2>
  407912:	2800      	cmp	r0, #0
  407914:	bf48      	it	mi
  407916:	f110 0f00 	cmnmi.w	r0, #0
  40791a:	bd01      	pop	{r0, pc}

0040791c <__aeabi_dcmpeq>:
  40791c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407920:	f7ff fff4 	bl	40790c <__aeabi_cdcmpeq>
  407924:	bf0c      	ite	eq
  407926:	2001      	moveq	r0, #1
  407928:	2000      	movne	r0, #0
  40792a:	f85d fb08 	ldr.w	pc, [sp], #8
  40792e:	bf00      	nop

00407930 <__aeabi_dcmplt>:
  407930:	f84d ed08 	str.w	lr, [sp, #-8]!
  407934:	f7ff ffea 	bl	40790c <__aeabi_cdcmpeq>
  407938:	bf34      	ite	cc
  40793a:	2001      	movcc	r0, #1
  40793c:	2000      	movcs	r0, #0
  40793e:	f85d fb08 	ldr.w	pc, [sp], #8
  407942:	bf00      	nop

00407944 <__aeabi_dcmple>:
  407944:	f84d ed08 	str.w	lr, [sp, #-8]!
  407948:	f7ff ffe0 	bl	40790c <__aeabi_cdcmpeq>
  40794c:	bf94      	ite	ls
  40794e:	2001      	movls	r0, #1
  407950:	2000      	movhi	r0, #0
  407952:	f85d fb08 	ldr.w	pc, [sp], #8
  407956:	bf00      	nop

00407958 <__aeabi_dcmpge>:
  407958:	f84d ed08 	str.w	lr, [sp, #-8]!
  40795c:	f7ff ffce 	bl	4078fc <__aeabi_cdrcmple>
  407960:	bf94      	ite	ls
  407962:	2001      	movls	r0, #1
  407964:	2000      	movhi	r0, #0
  407966:	f85d fb08 	ldr.w	pc, [sp], #8
  40796a:	bf00      	nop

0040796c <__aeabi_dcmpgt>:
  40796c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407970:	f7ff ffc4 	bl	4078fc <__aeabi_cdrcmple>
  407974:	bf34      	ite	cc
  407976:	2001      	movcc	r0, #1
  407978:	2000      	movcs	r0, #0
  40797a:	f85d fb08 	ldr.w	pc, [sp], #8
  40797e:	bf00      	nop

00407980 <__aeabi_d2iz>:
  407980:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407984:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407988:	d215      	bcs.n	4079b6 <__aeabi_d2iz+0x36>
  40798a:	d511      	bpl.n	4079b0 <__aeabi_d2iz+0x30>
  40798c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407990:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407994:	d912      	bls.n	4079bc <__aeabi_d2iz+0x3c>
  407996:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40799a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40799e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4079a2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4079a6:	fa23 f002 	lsr.w	r0, r3, r2
  4079aa:	bf18      	it	ne
  4079ac:	4240      	negne	r0, r0
  4079ae:	4770      	bx	lr
  4079b0:	f04f 0000 	mov.w	r0, #0
  4079b4:	4770      	bx	lr
  4079b6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4079ba:	d105      	bne.n	4079c8 <__aeabi_d2iz+0x48>
  4079bc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4079c0:	bf08      	it	eq
  4079c2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4079c6:	4770      	bx	lr
  4079c8:	f04f 0000 	mov.w	r0, #0
  4079cc:	4770      	bx	lr
  4079ce:	bf00      	nop

004079d0 <__aeabi_uldivmod>:
  4079d0:	b953      	cbnz	r3, 4079e8 <__aeabi_uldivmod+0x18>
  4079d2:	b94a      	cbnz	r2, 4079e8 <__aeabi_uldivmod+0x18>
  4079d4:	2900      	cmp	r1, #0
  4079d6:	bf08      	it	eq
  4079d8:	2800      	cmpeq	r0, #0
  4079da:	bf1c      	itt	ne
  4079dc:	f04f 31ff 	movne.w	r1, #4294967295
  4079e0:	f04f 30ff 	movne.w	r0, #4294967295
  4079e4:	f000 b83c 	b.w	407a60 <__aeabi_idiv0>
  4079e8:	b082      	sub	sp, #8
  4079ea:	46ec      	mov	ip, sp
  4079ec:	e92d 5000 	stmdb	sp!, {ip, lr}
  4079f0:	f000 f81e 	bl	407a30 <__gnu_uldivmod_helper>
  4079f4:	f8dd e004 	ldr.w	lr, [sp, #4]
  4079f8:	b002      	add	sp, #8
  4079fa:	bc0c      	pop	{r2, r3}
  4079fc:	4770      	bx	lr
  4079fe:	bf00      	nop

00407a00 <__gnu_ldivmod_helper>:
  407a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407a04:	9c06      	ldr	r4, [sp, #24]
  407a06:	4615      	mov	r5, r2
  407a08:	4606      	mov	r6, r0
  407a0a:	460f      	mov	r7, r1
  407a0c:	4698      	mov	r8, r3
  407a0e:	f000 f829 	bl	407a64 <__divdi3>
  407a12:	fb05 f301 	mul.w	r3, r5, r1
  407a16:	fb00 3808 	mla	r8, r0, r8, r3
  407a1a:	fba5 2300 	umull	r2, r3, r5, r0
  407a1e:	1ab2      	subs	r2, r6, r2
  407a20:	4443      	add	r3, r8
  407a22:	eb67 0303 	sbc.w	r3, r7, r3
  407a26:	e9c4 2300 	strd	r2, r3, [r4]
  407a2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407a2e:	bf00      	nop

00407a30 <__gnu_uldivmod_helper>:
  407a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407a34:	9c06      	ldr	r4, [sp, #24]
  407a36:	4690      	mov	r8, r2
  407a38:	4606      	mov	r6, r0
  407a3a:	460f      	mov	r7, r1
  407a3c:	461d      	mov	r5, r3
  407a3e:	f000 f95f 	bl	407d00 <__udivdi3>
  407a42:	fb00 f505 	mul.w	r5, r0, r5
  407a46:	fba0 2308 	umull	r2, r3, r0, r8
  407a4a:	fb08 5501 	mla	r5, r8, r1, r5
  407a4e:	1ab2      	subs	r2, r6, r2
  407a50:	442b      	add	r3, r5
  407a52:	eb67 0303 	sbc.w	r3, r7, r3
  407a56:	e9c4 2300 	strd	r2, r3, [r4]
  407a5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407a5e:	bf00      	nop

00407a60 <__aeabi_idiv0>:
  407a60:	4770      	bx	lr
  407a62:	bf00      	nop

00407a64 <__divdi3>:
  407a64:	2900      	cmp	r1, #0
  407a66:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  407a6a:	f2c0 80a6 	blt.w	407bba <__divdi3+0x156>
  407a6e:	2600      	movs	r6, #0
  407a70:	2b00      	cmp	r3, #0
  407a72:	f2c0 809c 	blt.w	407bae <__divdi3+0x14a>
  407a76:	4688      	mov	r8, r1
  407a78:	4694      	mov	ip, r2
  407a7a:	469e      	mov	lr, r3
  407a7c:	4615      	mov	r5, r2
  407a7e:	4604      	mov	r4, r0
  407a80:	460f      	mov	r7, r1
  407a82:	2b00      	cmp	r3, #0
  407a84:	d13d      	bne.n	407b02 <__divdi3+0x9e>
  407a86:	428a      	cmp	r2, r1
  407a88:	d959      	bls.n	407b3e <__divdi3+0xda>
  407a8a:	fab2 f382 	clz	r3, r2
  407a8e:	b13b      	cbz	r3, 407aa0 <__divdi3+0x3c>
  407a90:	f1c3 0220 	rsb	r2, r3, #32
  407a94:	409f      	lsls	r7, r3
  407a96:	fa20 f202 	lsr.w	r2, r0, r2
  407a9a:	409d      	lsls	r5, r3
  407a9c:	4317      	orrs	r7, r2
  407a9e:	409c      	lsls	r4, r3
  407aa0:	0c29      	lsrs	r1, r5, #16
  407aa2:	0c22      	lsrs	r2, r4, #16
  407aa4:	fbb7 fef1 	udiv	lr, r7, r1
  407aa8:	b2a8      	uxth	r0, r5
  407aaa:	fb01 771e 	mls	r7, r1, lr, r7
  407aae:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  407ab2:	fb00 f30e 	mul.w	r3, r0, lr
  407ab6:	42bb      	cmp	r3, r7
  407ab8:	d90a      	bls.n	407ad0 <__divdi3+0x6c>
  407aba:	197f      	adds	r7, r7, r5
  407abc:	f10e 32ff 	add.w	r2, lr, #4294967295
  407ac0:	f080 8105 	bcs.w	407cce <__divdi3+0x26a>
  407ac4:	42bb      	cmp	r3, r7
  407ac6:	f240 8102 	bls.w	407cce <__divdi3+0x26a>
  407aca:	f1ae 0e02 	sub.w	lr, lr, #2
  407ace:	442f      	add	r7, r5
  407ad0:	1aff      	subs	r7, r7, r3
  407ad2:	b2a4      	uxth	r4, r4
  407ad4:	fbb7 f3f1 	udiv	r3, r7, r1
  407ad8:	fb01 7713 	mls	r7, r1, r3, r7
  407adc:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  407ae0:	fb00 f003 	mul.w	r0, r0, r3
  407ae4:	42b8      	cmp	r0, r7
  407ae6:	d908      	bls.n	407afa <__divdi3+0x96>
  407ae8:	197f      	adds	r7, r7, r5
  407aea:	f103 32ff 	add.w	r2, r3, #4294967295
  407aee:	f080 80f0 	bcs.w	407cd2 <__divdi3+0x26e>
  407af2:	42b8      	cmp	r0, r7
  407af4:	f240 80ed 	bls.w	407cd2 <__divdi3+0x26e>
  407af8:	3b02      	subs	r3, #2
  407afa:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  407afe:	2200      	movs	r2, #0
  407b00:	e003      	b.n	407b0a <__divdi3+0xa6>
  407b02:	428b      	cmp	r3, r1
  407b04:	d90f      	bls.n	407b26 <__divdi3+0xc2>
  407b06:	2200      	movs	r2, #0
  407b08:	4613      	mov	r3, r2
  407b0a:	1c34      	adds	r4, r6, #0
  407b0c:	bf18      	it	ne
  407b0e:	2401      	movne	r4, #1
  407b10:	4260      	negs	r0, r4
  407b12:	f04f 0500 	mov.w	r5, #0
  407b16:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  407b1a:	4058      	eors	r0, r3
  407b1c:	4051      	eors	r1, r2
  407b1e:	1900      	adds	r0, r0, r4
  407b20:	4169      	adcs	r1, r5
  407b22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407b26:	fab3 f283 	clz	r2, r3
  407b2a:	2a00      	cmp	r2, #0
  407b2c:	f040 8086 	bne.w	407c3c <__divdi3+0x1d8>
  407b30:	428b      	cmp	r3, r1
  407b32:	d302      	bcc.n	407b3a <__divdi3+0xd6>
  407b34:	4584      	cmp	ip, r0
  407b36:	f200 80db 	bhi.w	407cf0 <__divdi3+0x28c>
  407b3a:	2301      	movs	r3, #1
  407b3c:	e7e5      	b.n	407b0a <__divdi3+0xa6>
  407b3e:	b912      	cbnz	r2, 407b46 <__divdi3+0xe2>
  407b40:	2301      	movs	r3, #1
  407b42:	fbb3 f5f2 	udiv	r5, r3, r2
  407b46:	fab5 f085 	clz	r0, r5
  407b4a:	2800      	cmp	r0, #0
  407b4c:	d13b      	bne.n	407bc6 <__divdi3+0x162>
  407b4e:	1b78      	subs	r0, r7, r5
  407b50:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407b54:	fa1f fc85 	uxth.w	ip, r5
  407b58:	2201      	movs	r2, #1
  407b5a:	fbb0 f8fe 	udiv	r8, r0, lr
  407b5e:	0c21      	lsrs	r1, r4, #16
  407b60:	fb0e 0718 	mls	r7, lr, r8, r0
  407b64:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  407b68:	fb0c f308 	mul.w	r3, ip, r8
  407b6c:	42bb      	cmp	r3, r7
  407b6e:	d907      	bls.n	407b80 <__divdi3+0x11c>
  407b70:	197f      	adds	r7, r7, r5
  407b72:	f108 31ff 	add.w	r1, r8, #4294967295
  407b76:	d202      	bcs.n	407b7e <__divdi3+0x11a>
  407b78:	42bb      	cmp	r3, r7
  407b7a:	f200 80bd 	bhi.w	407cf8 <__divdi3+0x294>
  407b7e:	4688      	mov	r8, r1
  407b80:	1aff      	subs	r7, r7, r3
  407b82:	b2a4      	uxth	r4, r4
  407b84:	fbb7 f3fe 	udiv	r3, r7, lr
  407b88:	fb0e 7713 	mls	r7, lr, r3, r7
  407b8c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  407b90:	fb0c fc03 	mul.w	ip, ip, r3
  407b94:	45bc      	cmp	ip, r7
  407b96:	d907      	bls.n	407ba8 <__divdi3+0x144>
  407b98:	197f      	adds	r7, r7, r5
  407b9a:	f103 31ff 	add.w	r1, r3, #4294967295
  407b9e:	d202      	bcs.n	407ba6 <__divdi3+0x142>
  407ba0:	45bc      	cmp	ip, r7
  407ba2:	f200 80a7 	bhi.w	407cf4 <__divdi3+0x290>
  407ba6:	460b      	mov	r3, r1
  407ba8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  407bac:	e7ad      	b.n	407b0a <__divdi3+0xa6>
  407bae:	4252      	negs	r2, r2
  407bb0:	ea6f 0606 	mvn.w	r6, r6
  407bb4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407bb8:	e75d      	b.n	407a76 <__divdi3+0x12>
  407bba:	4240      	negs	r0, r0
  407bbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407bc0:	f04f 36ff 	mov.w	r6, #4294967295
  407bc4:	e754      	b.n	407a70 <__divdi3+0xc>
  407bc6:	f1c0 0220 	rsb	r2, r0, #32
  407bca:	fa24 f102 	lsr.w	r1, r4, r2
  407bce:	fa07 f300 	lsl.w	r3, r7, r0
  407bd2:	4085      	lsls	r5, r0
  407bd4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407bd8:	40d7      	lsrs	r7, r2
  407bda:	4319      	orrs	r1, r3
  407bdc:	fbb7 f2fe 	udiv	r2, r7, lr
  407be0:	0c0b      	lsrs	r3, r1, #16
  407be2:	fb0e 7712 	mls	r7, lr, r2, r7
  407be6:	fa1f fc85 	uxth.w	ip, r5
  407bea:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  407bee:	fb0c f702 	mul.w	r7, ip, r2
  407bf2:	429f      	cmp	r7, r3
  407bf4:	fa04 f400 	lsl.w	r4, r4, r0
  407bf8:	d907      	bls.n	407c0a <__divdi3+0x1a6>
  407bfa:	195b      	adds	r3, r3, r5
  407bfc:	f102 30ff 	add.w	r0, r2, #4294967295
  407c00:	d274      	bcs.n	407cec <__divdi3+0x288>
  407c02:	429f      	cmp	r7, r3
  407c04:	d972      	bls.n	407cec <__divdi3+0x288>
  407c06:	3a02      	subs	r2, #2
  407c08:	442b      	add	r3, r5
  407c0a:	1bdf      	subs	r7, r3, r7
  407c0c:	b289      	uxth	r1, r1
  407c0e:	fbb7 f8fe 	udiv	r8, r7, lr
  407c12:	fb0e 7318 	mls	r3, lr, r8, r7
  407c16:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  407c1a:	fb0c f708 	mul.w	r7, ip, r8
  407c1e:	429f      	cmp	r7, r3
  407c20:	d908      	bls.n	407c34 <__divdi3+0x1d0>
  407c22:	195b      	adds	r3, r3, r5
  407c24:	f108 31ff 	add.w	r1, r8, #4294967295
  407c28:	d25c      	bcs.n	407ce4 <__divdi3+0x280>
  407c2a:	429f      	cmp	r7, r3
  407c2c:	d95a      	bls.n	407ce4 <__divdi3+0x280>
  407c2e:	f1a8 0802 	sub.w	r8, r8, #2
  407c32:	442b      	add	r3, r5
  407c34:	1bd8      	subs	r0, r3, r7
  407c36:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  407c3a:	e78e      	b.n	407b5a <__divdi3+0xf6>
  407c3c:	f1c2 0320 	rsb	r3, r2, #32
  407c40:	fa2c f103 	lsr.w	r1, ip, r3
  407c44:	fa0e fe02 	lsl.w	lr, lr, r2
  407c48:	fa20 f703 	lsr.w	r7, r0, r3
  407c4c:	ea41 0e0e 	orr.w	lr, r1, lr
  407c50:	fa08 f002 	lsl.w	r0, r8, r2
  407c54:	fa28 f103 	lsr.w	r1, r8, r3
  407c58:	ea4f 451e 	mov.w	r5, lr, lsr #16
  407c5c:	4338      	orrs	r0, r7
  407c5e:	fbb1 f8f5 	udiv	r8, r1, r5
  407c62:	0c03      	lsrs	r3, r0, #16
  407c64:	fb05 1118 	mls	r1, r5, r8, r1
  407c68:	fa1f f78e 	uxth.w	r7, lr
  407c6c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  407c70:	fb07 f308 	mul.w	r3, r7, r8
  407c74:	428b      	cmp	r3, r1
  407c76:	fa0c fc02 	lsl.w	ip, ip, r2
  407c7a:	d909      	bls.n	407c90 <__divdi3+0x22c>
  407c7c:	eb11 010e 	adds.w	r1, r1, lr
  407c80:	f108 39ff 	add.w	r9, r8, #4294967295
  407c84:	d230      	bcs.n	407ce8 <__divdi3+0x284>
  407c86:	428b      	cmp	r3, r1
  407c88:	d92e      	bls.n	407ce8 <__divdi3+0x284>
  407c8a:	f1a8 0802 	sub.w	r8, r8, #2
  407c8e:	4471      	add	r1, lr
  407c90:	1ac9      	subs	r1, r1, r3
  407c92:	b280      	uxth	r0, r0
  407c94:	fbb1 f3f5 	udiv	r3, r1, r5
  407c98:	fb05 1113 	mls	r1, r5, r3, r1
  407c9c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407ca0:	fb07 f703 	mul.w	r7, r7, r3
  407ca4:	428f      	cmp	r7, r1
  407ca6:	d908      	bls.n	407cba <__divdi3+0x256>
  407ca8:	eb11 010e 	adds.w	r1, r1, lr
  407cac:	f103 30ff 	add.w	r0, r3, #4294967295
  407cb0:	d216      	bcs.n	407ce0 <__divdi3+0x27c>
  407cb2:	428f      	cmp	r7, r1
  407cb4:	d914      	bls.n	407ce0 <__divdi3+0x27c>
  407cb6:	3b02      	subs	r3, #2
  407cb8:	4471      	add	r1, lr
  407cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  407cbe:	1bc9      	subs	r1, r1, r7
  407cc0:	fba3 890c 	umull	r8, r9, r3, ip
  407cc4:	4549      	cmp	r1, r9
  407cc6:	d309      	bcc.n	407cdc <__divdi3+0x278>
  407cc8:	d005      	beq.n	407cd6 <__divdi3+0x272>
  407cca:	2200      	movs	r2, #0
  407ccc:	e71d      	b.n	407b0a <__divdi3+0xa6>
  407cce:	4696      	mov	lr, r2
  407cd0:	e6fe      	b.n	407ad0 <__divdi3+0x6c>
  407cd2:	4613      	mov	r3, r2
  407cd4:	e711      	b.n	407afa <__divdi3+0x96>
  407cd6:	4094      	lsls	r4, r2
  407cd8:	4544      	cmp	r4, r8
  407cda:	d2f6      	bcs.n	407cca <__divdi3+0x266>
  407cdc:	3b01      	subs	r3, #1
  407cde:	e7f4      	b.n	407cca <__divdi3+0x266>
  407ce0:	4603      	mov	r3, r0
  407ce2:	e7ea      	b.n	407cba <__divdi3+0x256>
  407ce4:	4688      	mov	r8, r1
  407ce6:	e7a5      	b.n	407c34 <__divdi3+0x1d0>
  407ce8:	46c8      	mov	r8, r9
  407cea:	e7d1      	b.n	407c90 <__divdi3+0x22c>
  407cec:	4602      	mov	r2, r0
  407cee:	e78c      	b.n	407c0a <__divdi3+0x1a6>
  407cf0:	4613      	mov	r3, r2
  407cf2:	e70a      	b.n	407b0a <__divdi3+0xa6>
  407cf4:	3b02      	subs	r3, #2
  407cf6:	e757      	b.n	407ba8 <__divdi3+0x144>
  407cf8:	f1a8 0802 	sub.w	r8, r8, #2
  407cfc:	442f      	add	r7, r5
  407cfe:	e73f      	b.n	407b80 <__divdi3+0x11c>

00407d00 <__udivdi3>:
  407d00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407d04:	2b00      	cmp	r3, #0
  407d06:	d144      	bne.n	407d92 <__udivdi3+0x92>
  407d08:	428a      	cmp	r2, r1
  407d0a:	4615      	mov	r5, r2
  407d0c:	4604      	mov	r4, r0
  407d0e:	d94f      	bls.n	407db0 <__udivdi3+0xb0>
  407d10:	fab2 f782 	clz	r7, r2
  407d14:	460e      	mov	r6, r1
  407d16:	b14f      	cbz	r7, 407d2c <__udivdi3+0x2c>
  407d18:	f1c7 0320 	rsb	r3, r7, #32
  407d1c:	40b9      	lsls	r1, r7
  407d1e:	fa20 f603 	lsr.w	r6, r0, r3
  407d22:	fa02 f507 	lsl.w	r5, r2, r7
  407d26:	430e      	orrs	r6, r1
  407d28:	fa00 f407 	lsl.w	r4, r0, r7
  407d2c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407d30:	0c23      	lsrs	r3, r4, #16
  407d32:	fbb6 f0fe 	udiv	r0, r6, lr
  407d36:	b2af      	uxth	r7, r5
  407d38:	fb0e 6110 	mls	r1, lr, r0, r6
  407d3c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407d40:	fb07 f100 	mul.w	r1, r7, r0
  407d44:	4299      	cmp	r1, r3
  407d46:	d909      	bls.n	407d5c <__udivdi3+0x5c>
  407d48:	195b      	adds	r3, r3, r5
  407d4a:	f100 32ff 	add.w	r2, r0, #4294967295
  407d4e:	f080 80ec 	bcs.w	407f2a <__udivdi3+0x22a>
  407d52:	4299      	cmp	r1, r3
  407d54:	f240 80e9 	bls.w	407f2a <__udivdi3+0x22a>
  407d58:	3802      	subs	r0, #2
  407d5a:	442b      	add	r3, r5
  407d5c:	1a5a      	subs	r2, r3, r1
  407d5e:	b2a4      	uxth	r4, r4
  407d60:	fbb2 f3fe 	udiv	r3, r2, lr
  407d64:	fb0e 2213 	mls	r2, lr, r3, r2
  407d68:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  407d6c:	fb07 f703 	mul.w	r7, r7, r3
  407d70:	4297      	cmp	r7, r2
  407d72:	d908      	bls.n	407d86 <__udivdi3+0x86>
  407d74:	1952      	adds	r2, r2, r5
  407d76:	f103 31ff 	add.w	r1, r3, #4294967295
  407d7a:	f080 80d8 	bcs.w	407f2e <__udivdi3+0x22e>
  407d7e:	4297      	cmp	r7, r2
  407d80:	f240 80d5 	bls.w	407f2e <__udivdi3+0x22e>
  407d84:	3b02      	subs	r3, #2
  407d86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  407d8a:	2600      	movs	r6, #0
  407d8c:	4631      	mov	r1, r6
  407d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d92:	428b      	cmp	r3, r1
  407d94:	d847      	bhi.n	407e26 <__udivdi3+0x126>
  407d96:	fab3 f683 	clz	r6, r3
  407d9a:	2e00      	cmp	r6, #0
  407d9c:	d148      	bne.n	407e30 <__udivdi3+0x130>
  407d9e:	428b      	cmp	r3, r1
  407da0:	d302      	bcc.n	407da8 <__udivdi3+0xa8>
  407da2:	4282      	cmp	r2, r0
  407da4:	f200 80cd 	bhi.w	407f42 <__udivdi3+0x242>
  407da8:	2001      	movs	r0, #1
  407daa:	4631      	mov	r1, r6
  407dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407db0:	b912      	cbnz	r2, 407db8 <__udivdi3+0xb8>
  407db2:	2501      	movs	r5, #1
  407db4:	fbb5 f5f2 	udiv	r5, r5, r2
  407db8:	fab5 f885 	clz	r8, r5
  407dbc:	f1b8 0f00 	cmp.w	r8, #0
  407dc0:	d177      	bne.n	407eb2 <__udivdi3+0x1b2>
  407dc2:	1b4a      	subs	r2, r1, r5
  407dc4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407dc8:	b2af      	uxth	r7, r5
  407dca:	2601      	movs	r6, #1
  407dcc:	fbb2 f0fe 	udiv	r0, r2, lr
  407dd0:	0c23      	lsrs	r3, r4, #16
  407dd2:	fb0e 2110 	mls	r1, lr, r0, r2
  407dd6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  407dda:	fb07 f300 	mul.w	r3, r7, r0
  407dde:	428b      	cmp	r3, r1
  407de0:	d907      	bls.n	407df2 <__udivdi3+0xf2>
  407de2:	1949      	adds	r1, r1, r5
  407de4:	f100 32ff 	add.w	r2, r0, #4294967295
  407de8:	d202      	bcs.n	407df0 <__udivdi3+0xf0>
  407dea:	428b      	cmp	r3, r1
  407dec:	f200 80ba 	bhi.w	407f64 <__udivdi3+0x264>
  407df0:	4610      	mov	r0, r2
  407df2:	1ac9      	subs	r1, r1, r3
  407df4:	b2a4      	uxth	r4, r4
  407df6:	fbb1 f3fe 	udiv	r3, r1, lr
  407dfa:	fb0e 1113 	mls	r1, lr, r3, r1
  407dfe:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  407e02:	fb07 f703 	mul.w	r7, r7, r3
  407e06:	42a7      	cmp	r7, r4
  407e08:	d908      	bls.n	407e1c <__udivdi3+0x11c>
  407e0a:	1964      	adds	r4, r4, r5
  407e0c:	f103 32ff 	add.w	r2, r3, #4294967295
  407e10:	f080 808f 	bcs.w	407f32 <__udivdi3+0x232>
  407e14:	42a7      	cmp	r7, r4
  407e16:	f240 808c 	bls.w	407f32 <__udivdi3+0x232>
  407e1a:	3b02      	subs	r3, #2
  407e1c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  407e20:	4631      	mov	r1, r6
  407e22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407e26:	2600      	movs	r6, #0
  407e28:	4630      	mov	r0, r6
  407e2a:	4631      	mov	r1, r6
  407e2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407e30:	f1c6 0420 	rsb	r4, r6, #32
  407e34:	fa22 f504 	lsr.w	r5, r2, r4
  407e38:	40b3      	lsls	r3, r6
  407e3a:	432b      	orrs	r3, r5
  407e3c:	fa20 fc04 	lsr.w	ip, r0, r4
  407e40:	fa01 f706 	lsl.w	r7, r1, r6
  407e44:	fa21 f504 	lsr.w	r5, r1, r4
  407e48:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  407e4c:	ea4c 0707 	orr.w	r7, ip, r7
  407e50:	fbb5 f8fe 	udiv	r8, r5, lr
  407e54:	0c39      	lsrs	r1, r7, #16
  407e56:	fb0e 5518 	mls	r5, lr, r8, r5
  407e5a:	fa1f fc83 	uxth.w	ip, r3
  407e5e:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  407e62:	fb0c f108 	mul.w	r1, ip, r8
  407e66:	42a9      	cmp	r1, r5
  407e68:	fa02 f206 	lsl.w	r2, r2, r6
  407e6c:	d904      	bls.n	407e78 <__udivdi3+0x178>
  407e6e:	18ed      	adds	r5, r5, r3
  407e70:	f108 34ff 	add.w	r4, r8, #4294967295
  407e74:	d367      	bcc.n	407f46 <__udivdi3+0x246>
  407e76:	46a0      	mov	r8, r4
  407e78:	1a6d      	subs	r5, r5, r1
  407e7a:	b2bf      	uxth	r7, r7
  407e7c:	fbb5 f4fe 	udiv	r4, r5, lr
  407e80:	fb0e 5514 	mls	r5, lr, r4, r5
  407e84:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  407e88:	fb0c fc04 	mul.w	ip, ip, r4
  407e8c:	458c      	cmp	ip, r1
  407e8e:	d904      	bls.n	407e9a <__udivdi3+0x19a>
  407e90:	18c9      	adds	r1, r1, r3
  407e92:	f104 35ff 	add.w	r5, r4, #4294967295
  407e96:	d35c      	bcc.n	407f52 <__udivdi3+0x252>
  407e98:	462c      	mov	r4, r5
  407e9a:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  407e9e:	ebcc 0101 	rsb	r1, ip, r1
  407ea2:	fba4 2302 	umull	r2, r3, r4, r2
  407ea6:	4299      	cmp	r1, r3
  407ea8:	d348      	bcc.n	407f3c <__udivdi3+0x23c>
  407eaa:	d044      	beq.n	407f36 <__udivdi3+0x236>
  407eac:	4620      	mov	r0, r4
  407eae:	2600      	movs	r6, #0
  407eb0:	e76c      	b.n	407d8c <__udivdi3+0x8c>
  407eb2:	f1c8 0420 	rsb	r4, r8, #32
  407eb6:	fa01 f308 	lsl.w	r3, r1, r8
  407eba:	fa05 f508 	lsl.w	r5, r5, r8
  407ebe:	fa20 f704 	lsr.w	r7, r0, r4
  407ec2:	40e1      	lsrs	r1, r4
  407ec4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407ec8:	431f      	orrs	r7, r3
  407eca:	fbb1 f6fe 	udiv	r6, r1, lr
  407ece:	0c3a      	lsrs	r2, r7, #16
  407ed0:	fb0e 1116 	mls	r1, lr, r6, r1
  407ed4:	fa1f fc85 	uxth.w	ip, r5
  407ed8:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  407edc:	fb0c f206 	mul.w	r2, ip, r6
  407ee0:	429a      	cmp	r2, r3
  407ee2:	fa00 f408 	lsl.w	r4, r0, r8
  407ee6:	d907      	bls.n	407ef8 <__udivdi3+0x1f8>
  407ee8:	195b      	adds	r3, r3, r5
  407eea:	f106 31ff 	add.w	r1, r6, #4294967295
  407eee:	d237      	bcs.n	407f60 <__udivdi3+0x260>
  407ef0:	429a      	cmp	r2, r3
  407ef2:	d935      	bls.n	407f60 <__udivdi3+0x260>
  407ef4:	3e02      	subs	r6, #2
  407ef6:	442b      	add	r3, r5
  407ef8:	1a9b      	subs	r3, r3, r2
  407efa:	b2bf      	uxth	r7, r7
  407efc:	fbb3 f0fe 	udiv	r0, r3, lr
  407f00:	fb0e 3310 	mls	r3, lr, r0, r3
  407f04:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  407f08:	fb0c f100 	mul.w	r1, ip, r0
  407f0c:	4299      	cmp	r1, r3
  407f0e:	d907      	bls.n	407f20 <__udivdi3+0x220>
  407f10:	195b      	adds	r3, r3, r5
  407f12:	f100 32ff 	add.w	r2, r0, #4294967295
  407f16:	d221      	bcs.n	407f5c <__udivdi3+0x25c>
  407f18:	4299      	cmp	r1, r3
  407f1a:	d91f      	bls.n	407f5c <__udivdi3+0x25c>
  407f1c:	3802      	subs	r0, #2
  407f1e:	442b      	add	r3, r5
  407f20:	1a5a      	subs	r2, r3, r1
  407f22:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  407f26:	4667      	mov	r7, ip
  407f28:	e750      	b.n	407dcc <__udivdi3+0xcc>
  407f2a:	4610      	mov	r0, r2
  407f2c:	e716      	b.n	407d5c <__udivdi3+0x5c>
  407f2e:	460b      	mov	r3, r1
  407f30:	e729      	b.n	407d86 <__udivdi3+0x86>
  407f32:	4613      	mov	r3, r2
  407f34:	e772      	b.n	407e1c <__udivdi3+0x11c>
  407f36:	40b0      	lsls	r0, r6
  407f38:	4290      	cmp	r0, r2
  407f3a:	d2b7      	bcs.n	407eac <__udivdi3+0x1ac>
  407f3c:	1e60      	subs	r0, r4, #1
  407f3e:	2600      	movs	r6, #0
  407f40:	e724      	b.n	407d8c <__udivdi3+0x8c>
  407f42:	4630      	mov	r0, r6
  407f44:	e722      	b.n	407d8c <__udivdi3+0x8c>
  407f46:	42a9      	cmp	r1, r5
  407f48:	d995      	bls.n	407e76 <__udivdi3+0x176>
  407f4a:	f1a8 0802 	sub.w	r8, r8, #2
  407f4e:	441d      	add	r5, r3
  407f50:	e792      	b.n	407e78 <__udivdi3+0x178>
  407f52:	458c      	cmp	ip, r1
  407f54:	d9a0      	bls.n	407e98 <__udivdi3+0x198>
  407f56:	3c02      	subs	r4, #2
  407f58:	4419      	add	r1, r3
  407f5a:	e79e      	b.n	407e9a <__udivdi3+0x19a>
  407f5c:	4610      	mov	r0, r2
  407f5e:	e7df      	b.n	407f20 <__udivdi3+0x220>
  407f60:	460e      	mov	r6, r1
  407f62:	e7c9      	b.n	407ef8 <__udivdi3+0x1f8>
  407f64:	3802      	subs	r0, #2
  407f66:	4429      	add	r1, r5
  407f68:	e743      	b.n	407df2 <__udivdi3+0xf2>
  407f6a:	bf00      	nop

00407f6c <p_uc_charset10x14>:
	...
  407f88:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  407f98:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  407fa8:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  407fb8:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  407fc8:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  407fd8:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  407fe8:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  407ff8:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  408010:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  408020:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  408030:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  408040:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  408050:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  408060:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  408070:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  408080:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  408098:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  4080a8:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  4080b8:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  4080c8:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  4080d8:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  4080e8:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  4080f8:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  408108:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  408118:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  408128:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  408138:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  408148:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  408158:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  408168:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  408178:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  408188:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  408198:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  4081a8:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  4081b8:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  4081c8:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  4081d8:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  4081e8:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  4081f8:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  408208:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  408218:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  408228:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408238:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  408248:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  408258:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  408268:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  408278:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  408288:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  408298:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4082a8:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  4082b8:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  4082c8:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  4082d8:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  4082e8:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  4082f8:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  408308:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  408318:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408328:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  408338:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  408348:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  408358:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  408368:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  408378:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  408388:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  408398:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  4083a8:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  4083b8:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  4083c8:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  4083d8:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  4083e8:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  4083f8:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  408408:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  408418:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  408428:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  408438:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  408448:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  408458:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  408468:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  408478:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  408488:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  408498:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  4084a8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4084b8:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  4084c8:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  4084d8:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  4084e8:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  4084f8:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  408508:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  408518:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  408528:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  408538:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  408548:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  408558:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  408568:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  408578:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  408588:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  408598:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4085a8:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  4085b8:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  4085c8:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  4085d8:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  4085e8:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  4085f8:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  408608:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  408618:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  408628:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  408638:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  408648:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  408658:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  408668:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  408678:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  408688:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  408698:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  4086a8:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  4086b8:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  4086c8:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  4086d8:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  4086e8:	fcff fcff 6f43 746e 6461 726f 203a 6925     ....Contador: %i
  4086f8:	0000 0000 6554 706d 3a6f 2520 0069 0000     ....Tempo: %i...
  408708:	6956 7463 726f 0000 614b 6f69 0000 0000     Victor..Kaio....
  408718:	6152 6166 6c65 0000 0043 0000               Rafael..C...

00408724 <_global_impure_ptr>:
  408724:	0010 2000                                   ... 

00408728 <zeroes.6911>:
  408728:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00408738 <blanks.6910>:
  408738:	2020 2020 2020 2020 2020 2020 2020 2020                     
  408748:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  408758:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  408768:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  408778:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  408788:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
  408798:	614e 004e 4f50 4953 0058 0000 002e 0000     NaN.POSIX.......

004087a8 <__mprec_tens>:
  4087a8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  4087b8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  4087c8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  4087d8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4087e8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4087f8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  408808:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  408818:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  408828:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  408838:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  408848:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  408858:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  408868:	9db4 79d9 7843 44ea                         ...yCx.D

00408870 <p05.5302>:
  408870:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00408880 <__mprec_bigtens>:
  408880:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  408890:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  4088a0:	bf3c 7f73 4fdd 7515                         <.s..O.u

004088a8 <_init>:
  4088a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4088aa:	bf00      	nop
  4088ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4088ae:	bc08      	pop	{r3}
  4088b0:	469e      	mov	lr, r3
  4088b2:	4770      	bx	lr

004088b4 <__init_array_start>:
  4088b4:	00404571 	.word	0x00404571

004088b8 <__frame_dummy_init_array_entry>:
  4088b8:	004000f1                                ..@.

004088bc <_fini>:
  4088bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4088be:	bf00      	nop
  4088c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4088c2:	bc08      	pop	{r3}
  4088c4:	469e      	mov	lr, r3
  4088c6:	4770      	bx	lr

004088c8 <__fini_array_start>:
  4088c8:	004000cd 	.word	0x004000cd
