<!DOCTYPE html>
<!--[if IE 8]>			<html class="ie ie8"> <![endif]-->
<!--[if IE 9]>			<html class="ie ie9"> <![endif]-->
<!--[if gt IE 9]><!-->
<html xmlns="http://www.w3.org/1999/html" xmlns="http://www.w3.org/1999/html" xmlns="http://www.w3.org/1999/html"
      xmlns="http://www.w3.org/1999/html"> <!--<![endif]-->
<head>
    <meta charset="utf-8" />
    <title>Chip Scale Review</title>
    <meta name="keywords" content="Chip Scale Review Magazine, Device test, Wafer-Level Test, wafer Assembly, wafer Packaging, High-density Interconnection, Microelectronic, IC, 3D packages, MEMS, MOEMS, RF/Wireless, Optoelectronic, semiconductor, wafer manufacturing, wafer fabrication" />
    <meta name="description" content="" />
    <meta name="Author" content="" />

    <!-- mobile settings -->
    <meta name="viewport" content="width=device-width, maximum-scale=1, initial-scale=1, user-scalable=0" />

    <!-- WEB FONTS -->
    <link href="https://fonts.googleapis.com/css?family=Open+Sans:300,400,700,800&amp;subset=latin,latin-ext" rel="stylesheet" type="text/css" />

    <%- data.css %>
</head>

<body class="smoothscroll boxed pattern11 printable">

<div id="wrapper">
    <%- data.header %>

    <div class="container">

        <div class="slider">

            <div class="layerslider" style="width:100%;height:400px;">
                <!-- SLIDE -->
                 <div class="ls-slide" data-ls="slidedelay:5000;transition2d:1;">
                    <img class="ls-l" style="top:0px;left:0px;width:100%;height:100%;white-space: nowrap;" data-ls="offsetxin:false;durationin:1000;fadeInUp:500;easeOutQuad;rotatein:false;scalexin:false;fadeInUp:25;offsetxout:0;durationout:500;rotateout:360;scalexout:2;scaleyout:2;" src="assets/images/1x1.png" data-src="assets/images/cover/cover-2018-12-l.jpg" alt="">
                    <h5 class="ls-l" style="top:33px;left:100px; font-weight: normal;font-size:30px;color:#fff;white-space: nowrap;" data-ls="delayin:1000;offsetxin:false;easingin:easeOutBack;fadeInRight;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:450;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2018/#12" ONCLICK="VSLT('read_issue_nov-dec_2018_pg10')" target="1811-12"> <span style="font-weight:bold;text-shadow:5px 5px 30px #000;">Collective D2W bonding for heterogeneous integration</span></a>
                        
                    </h5>
                    <h5 class="ls-l" style="top:73px;left:100px; font-weight: normal;font-size:20px;color:#fff;white-space: nowrap;" data-ls="delayin:1000;offsetxin:false;easingin:easeOutBack;fadeInRight;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:450;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        Page 10
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:120px;left:100px;color:#ffffff;background:transparent;border-radius:0px;white-space: nowrap;" data-ls="delayin:1500;offsetxin:0;durationin:650;easingin:easeOutQuint;rotatein:90;scalexin:0.5;scaleyin:0.5;offsetxout:0;durationout:750;rotateout:90;scalexout:0.5;scaleyout:0.5;"></i>
                    <h5 class="ls-l" style="top:110px;left:128px; font-weight: normal;font-size:24px;color:#fff;white-space: nowrap;" data-ls="delayin:1500;offsetxin:left;easingin:easeOutBack;fadein:false;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:950;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2018/#24" ONCLICK="VSLT('read_issue_nov-dec_2018_pg24')" target="1811-24" > <span style="text-shadow:3px 3px 8px #000;">Integration madness</span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:160px;left:100px;color:#ffffff;background:transparent;border-radius:0px;white-space: nowrap;" data-ls="delayin:1700;offsetxin:0;durationin:650;easingin:easeOutQuint;rotatein:90;scalexin:0.5;scaleyin:0.5;offsetxout:0;durationout:750;rotateout:90;scalexout:0.5;scaleyout:0.5;"></i>
                    <h5 class="ls-l" style="top:150px;left:128px; font-weight: normal;font-size:24px;color:#fff;white-space: nowrap;" data-ls="delayin:1700;offsetxin:left;easingin:easeOutBack;fadein:false;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:950;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2018/#41" ONCLICK="VSLT('read_issue_nov-dec_2018_pg41')" target="1811-41"> <span style="text-shadow:3px 3px 5px #000;">Package assembly design kits</span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:200px;left:100px;color:#ffffff;background:transparent;border-radius:0px;white-space: nowrap;" data-ls="delayin:1900;offsetxin:0;durationin:650;easingin:easeOutQuint;rotatein:90;scalexin:0.5;scaleyin:0.5;offsetxout:0;durationout:750;rotateout:90;scalexout:0.5;scaleyout:0.5;"></i>
                    <h5 class="ls-l" style="top:190px;left:128px; font-weight: normal;font-size:24px;color:#fff;white-space: nowrap;" data-ls="delayin:1900;offsetxin:left;easingin:easeOutBack;fadein:false;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:950;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2018/#16" ONCLICK="VSLT('read_issue_nov-dec_2018_pg16')" target="1811-16"> <span style="text-shadow:3px 3px 5px #000;">High temperature survivability</span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:240px;left:100px;color:#ffffff;background:transparent;border-radius:0px;white-space: nowrap;" data-ls="delayin:2100;offsetxin:0;durationin:650;easingin:easeOutQuint;rotatein:90;scalexin:0.5;scaleyin:0.5;offsetxout:0;durationout:750;rotateout:90;scalexout:0.5;scaleyout:0.5;"></i>
                    <h5 class="ls-l" style="top:230px;left:128px; font-weight: normal;font-size:24px;color:#fff;white-space: nowrap;" data-ls="delayin:2100;offsetxin:left;easingin:easeOutBack;fadein:false;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:950;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2018/#32" ONCLICK="VSLT('read_issue_nov-dec_2018_pg8')" target="1811-32"> <span style="text-shadow:3px 3px 5px #000;">Slimmer electronics using microLEDs</span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:280px;left:100px;color:#ffffff;background:transparent;border-radius:0px;white-space: nowrap;" data-ls="delayin:2300;offsetxin:0;durationin:650;easingin:easeOutQuint;rotatein:90;scalexin:0.5;scaleyin:0.5;offsetxout:0;durationout:750;rotateout:90;scalexout:0.5;scaleyout:0.5;"></i>
                    <h5 class="ls-l" style="top:270px;left:128px; font-weight: normal;font-size:24px;color:#fff;white-space: nowrap;" data-ls="delayin:2300;offsetxin:left;easingin:easeOutBack;fadein:false;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:950;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2018/#37" ONCLICK="VSLT('read_issue_nov-dec_2018_pg37')" target="1811-37"> <span style="text-shadow:3px 3px 5px #000;">Advanced eWLB solutions for mmWave applications</span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:320px;left:100px;color:#ffffff;background:transparent;border-radius:0px;white-space: nowrap;" data-ls="delayin:2500;offsetxin:0;durationin:650;easingin:easeOutQuint;rotatein:90;scalexin:0.5;scaleyin:0.5;offsetxout:0;durationout:750;rotateout:90;scalexout:0.5;scaleyout:0.5;"></i>
                    <h5 class="ls-l" style="top:310px;left:128px; font-weight: normal;font-size:24px;color:#fff;white-space: nowrap;" data-ls="delayin:2500;offsetxin:left;easingin:easeOutBack;fadein:false;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:950;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2018/#32" ONCLICK="VSLT('read_issue_nov-dec_2018_pg32')" target="1811-32"> <span style="text-shadow:5px 3px 5px #000;">Cost-effective cooling solution for high performance</span></a>
                    </h5>

                    <h5 class="ls-l" style="top:350px;left:100px; font-weight: normal;font-size:24px;color:#fff;white-space: nowrap;" data-ls="delayin:2700;offsetxin:left;easingin:easeOutBack;fadein:false;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:950;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2018/#20" ONCLICK="VSLT('read_issue_nov-dec_2018_pg20')" target="1811-20"> <span style="text-shadow:5px 5px 30px #000;">International Directory of Bonding Equipment for 2.5D and 3D Assembly</span></a>
                    </h5>

                
             
                </div>
            </div>
             
            <script type="text/javascript">
                var layer_options = {
                    pauseOnHover:false,
                    animateFirstSlide:true,
                    twoWaySlideshow:true,
                    navStartStop:false,
                    navButtons:false,
                    showCircleTimer:false,
                    thumbnailNavigation:'disabled',
                    autoPlayVideos:false,
                    lazyLoad:false,
                    cbInit:function(element){},
                    cbStart:function(data){},
                    cbStop:function(data){},
                    cbPause:function(data){},
                    cbAnimStart:function(data){},
                    cbAnimStop:function(data){},
                    cbPrev:function(data){},
                    cbNext:function(data){},
                    responsive: 		false,
                    responsiveUnder: 	1031,
                    layersContainer: 	1031,
                    skin:'borderlessdark',
                    skinsPath: 			'assets/plugins/layerslider/skins/'
                }
            </script>

        </div>

    </div>

    <!-- POPULAR -->
    <section>
        <div class="container">
            <div class="row">
                <div class="col-md-9">
                    <h3><strong>Current </strong> Issue </h3>

                    <span style="float: right; position: absolute; left: 200px; top :3px;">
                              <a href="subscription" class="myButton">Subscribe Now</a>
                     </span>

                    <div class="row">
                        <div class="col-md-12">

                                    <h4>  November • December 2018; Volume 22, Number 6  </h4>

                                    <strong>   Cover  <a name="cover photo"></a>Photo</strong><br>        <br>

                                    <img class="pull-left" src="assets/images/cover/cover-2018-12-s.png" width="120" alt="">
                                     <p style="text-indent:0px;">
                                        Collective die-to-wafer bonding enables heterogeneous integration of dies from different sources through the use of fusion/hybrid, adhesive or thermocompression bonding by a die carrier. The photo shows a group of compound semiconductor dies after successful transfer to a 300mm silicon wafer for further processing.
                                        <p>&nbsp;</p>
                                        <p style="text-indent:0px;font-size: 10px;line-height: 16px;"> 
                                            <i>Cover image courtesy of EV Group</i>
                                        </p>
                                         <br/>
                                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2018" ONCLICK="VSLT('read_issue_nov-dec_2018')" target="new"><i class="fa fa-book"></i>&nbsp;<span><strong>Read the issue</strong></span></a>&nbsp;&nbsp;&nbsp;&nbsp;
                                        <a href="issue/1812/ChipScale_Nov-Dec_2018.pdf" ONCLICK="VSLT('download_pdf_nov_dec_2018')" target="new"><i class="fa fa-cloud-download"></i> <span><strong>Download PDF</strong></span></a>&nbsp;&nbsp;&nbsp;&nbsp;
                                        <a href="subscription"><i class="fa fa-rss-square"></i> <span><strong>Subscribe</strong></span></a>

                        </div>

                    </div>


<!--
                    <div class="divider" ></div>

                    <h3><strong>Industry</strong> News </h3>

                    <img class="pull-left" src="assets/images/logo/ECTC.png" width="229" height="84" alt=""/>
                    <h4> 
                        <a href="http://www.ectc.net/authors/files/69callforpapers.pdf">
                            <b>Call for Papers</b>
                        </a>
                         <b>is now open for the 2019  IEEE Electronic Components and Technology Conference (ECTC 2019), to be held May 28 –May 31, 2019, at The Cosmopolitan of Las Vegas, Nevada, USA. 2019</b>
                    </h4>
                    <h6>
                        <b>ECTC Abstract Submission Deadline is October 8</b>
                    </h6>
                    This premier international conference, sponsored by the IEEE Electronics Packaging Society (IEEE EPS), covers a wide spectrum of electronic packaging technology topics, including components, materials, assembly, interconnect design, device and system packaging, wafer level packaging, Si photonics, LED and IoT, optoelectronics, 2.5D and 3D integration technology, and reliability.
                    <a href="news1809.html#1809-01" >...&gt;&gt;</a>

                    <hr class="quarter-margins">

                    <img class="pull-left" src="assets/images/logo/indium-logo.png" width="120" alt=""/>
                    <h4> 
                        <a href="news1808.html#1808-01">
                            Indium Corporation Announces Partnership with MELSS
                        </a>
                    </h4>
                    <b>Clinton, NY USA - July 26, 2018 - </b>Indium Corporation and MEL Systems and Services Ltd. (MELSS) have formed a strategic partnership to expand accessibility to Indium Corporation soldering materials throughout India. MELSS will be selling all of Indium Corporation’s soldering materials, such as low-voiding solder paste and solder preforms for bottom termination components, solder wire for hand and robotic soldering, and rework fluxes.
                    <a href="news1808.html#1808-01" >...&gt;&gt;</a>

                    <hr class="quarter-margins">

                    <img class="pull-left" src="assets/images/logo/amkor-logo.jpg" width="120" alt=""/>
                    <h4> 
                        <a href="news1808.html#1808-02">
                        <b>Amkor Delivers Industry's First Package Assembly Design Kit to Support Mentor's High-Density Advanced Packaging Tools</b>
                        <b><i><span style="margin-right:30px;font-size: x-small;float: right;">Amkor's SmartPackage™ Speeds Accurate Design and Verification of Heterogeneous Integration Package Solutions</span></i></b>
                        </a>
                    </h4><br/>
                    <b>Tempe, AZ USA - July 18, 2018 - </b>Amkor Technology announced today it has partnered with Mentor to release Amkor's SmartPackage&trade; Package Assembly Design Kit (PADK), the first in the industry to support Mentor's High-Density Advanced Packaging (HDAP) design process and tools. Amkor's award-winning High-Density Fan Out (HDFO) process can now be used in conjunction with Mentor's software to deliver early, rapid and accurate verification results of advanced packages required for Internet-of-Things, automotive, high-speed communications, computing and artificial intelligence applications.
                    <a href="news1808.html#1808-02" >...&gt;&gt;</a>

                    <hr class="quarter-margins">

                    <img class="pull-left" src="assets/images/logo/alpha-logo.png" width="120" alt=""/>
                    <h4> 
                        <a href="news1805.html#1805-01">
                            Alpha Assembly Solutions Acquires HiTech Korea CO., LTD
                        </a>
                    </h4>
                    <b> Somerset, NJ – May 9th, 2018 – </b>Alpha Assembly Solutions, a world leader in the production of electronic soldering and bonding materials, has recently announced their acquisition of HiTech Korea Co., LTD (HiTech), a premier electronics assembly polymer and epoxy-based materials supplier, with its primary operational facility in Korea.


                    <a href="news1805.html#1805-01" >...&gt;&gt;</a>

                    <hr class="quarter-margins">


                    <img class="pull-left" src="assets/images/logo/chou-logo.png" width="120" alt=""/>
                    <h4> 
                        <a href="news1805.html#1805-02">
                             Cohu to acquire Xcerra
                        </a>
                        
                    </h4>

                    <b>Poway, CA., & Norwood, MA - May 8, 2018 - </b>Cohu, Inc. (NASDAQ:COHU) and Xcerra Corporation (NASDAQ:XCRA) announced they have entered into a definitive merger agreement pursuant to which Cohu will acquire Xcerra for a combination of cash and stock. The acquisition is expected to make Cohu a global leader in semiconductor test, with combined sales for Cohu and Xcerra in excess of $800 million for the last twelve months. 


                    <a href="news1805.html#1805-02" >...&gt;&gt;</a>

                    <hr class="quarter-margins">


                    <img class="pull-left" src="assets/images/logo/EVG-logo.jpg" width="120" alt=""/>
                    <h4> 
                        <a href="news1805.html#1805-03" >
                            EV Group begins construction of new manufacturing III building to expand production capacity
                        </a>    
                    </h4>
                    <b>St. Florian, Austria, May 2, 2018 - </b>EV Group (EVG) announced that it has started construction work for the next expansion phase of its corporate headquarters. The new, state-of-the-art building will house EVG's "Manufacturing III" facility, which will more than double the floor space for the final assembly of EVG's systems.

                    <a href="news1805.html#1805-03" >...&gt;&gt;</a> 

                    <hr class="quarter-margins">

                    <img class="pull-left" src="assets/images/logo/ase-logo.png" width="120" alt=""/>
                    <h4> 
                        <a href="news1805.html#1805-04" >
                            ASE Industrial Holding, Co., Ltd. completes equity exchange on the Taiwan (TWSE) and New York (NYSE) Stock Exchanges
                        </a>    
                    </h4>

                    <b>April 30, 2018 Kaohsiung City, Taiwan - </b>ASE Industrial Holding Co., Ltd. is jointly established by the combination of Advanced Semiconductor Engineering, Inc. and Siliconware Precision Industries Co., Ltd (SPIL). ASE Industrial Holding will enhance research and development capability, expand global market footprint, contribute advanced technical support for next-generation applications, and provide miniaturized, high-quality, highly integrated, and fast time-to-market services to all customers. 

                 
                    <a href="news1805.html#1805-04" >...&gt;&gt;</a> 
                    <hr class="quarter-margins">


                    <img class="pull-left" src="assets/images/logo/ASMPacificTechnology-logo.png" width="220" alt=""/>
                    <h4> 
                        <a href="news1805.html#1805-05" >
                            ASM Pacific Technology Ltd. completes acquisition of AMICRA Microtechnologies GmbH
                        </a>    
                    </h4>
                    <b>Singapore and Hong Kong, April 3rd, 2018 - </b>ASM Pacific Technology Ltd. (“ASMPT”) announced that it has completed its acquisition of 100% of the shares of AMICRA Microtechnologies GmbH (“Amicra”). Amicra is a leading supplier of high-precision die bonders for the photonics and advanced packaging markets. The transaction, which completed on April 4, 2018 will bring about a strengthened business, well-placed to serve not only the fast growing silicon photonics assembly equipment market, but also the wider high-precision flip-chip and die bonding markets.

                    <a href="news1805.html#1805-05" >...&gt;&gt;</a> 

                    <hr class="quarter-margins">
                    <img class="pull-left" src="assets/images/logo/ASMPacificTechnology-logo.png" width="220" alt=""/>
                    <h4> 
                        <a href="news1805.html#1805-06" >
                            ASM Pacific Technology Ltd. signs agreement to acquire TEL NEXX, Inc.
                        </a>    
                    </h4>
                    <b>Singapore and Hong Kong, April 3rd, 2018 - </b>ASM Pacific Technology Ltd. (ASMPT) announced that it has signed a definitive agreement with Tokyo Electron Limited (TEL) to acquire TEL NEXX, Inc. (NEXX). The deal is expected to close when approvals from the authorities have been received. The acquisition is another major step by the Group in pursuing its growth strategy of tapping into new high-growth markets and expanding their product offerings to the semiconductor advanced packaging market.

                    <a href="news1805.html#1805-06" >...&gt;&gt;</a>
                

                    <div class="divider" ></div>
                    <h3> <strong>Industry</strong> Events </h3>

                    <img class="pull-left" src="assets/images/logo/IWLPC2018-Logo.png" width="220" height="60" alt="" />

                    <h4>
                        <a href="event1809.html#1809-01" >
                            The fan-out panel option: where is the sweet spot?
                        </a>
                    </h4>
                    <p>
                        <b>San Jose – October 23-25, 2018</b> – Fan-out wafer-level packaging (FOWLP) has expanded to many applications in a variety of formats and structures. The FOWLP market can be divided into three segments: high-density round carrier, standard-density round carrier, and large-area panel. With continued price pressure for integrated circuit (IC) package as-sembly, FOWLP is no exception. <a href="event1809.html#1809-01">...&gt;&gt;</a>
                    </p>
                -->
                            <div class="divider" ></div>
                            <h3> <strong>Industry</strong> Events </h3>
                            <h4><strong>December </strong> 2018</h4>  <br>
            
                                  <a name="1809-01">  </a>
            
                                    <!-- <div class="row">
                                        <div class="col-md-12"> -->
            
                                        <img class="pull-left" src="assets/images/logo/IWLPC2018-Logo.png" width="220" alt="" />
                                        <h4>
                                          <b>
                                            The fan-out panel option: where is the sweet spot?
                                          </b>
                                        </h4>
                                        
                                        <p>&nbsp;</p><p>&nbsp;</p>
            
                                        <span class="col-md-6" style="float:right; padding-left: 0px; padding-top: 10px">
                                            <span class="box-content thumbnail text-center"
                                                 style="display: inline; margin-bottom:0px;">
                                                <img  src="assets/images/news/2018-12/IMG_001.jpg" alt="">
                                            </span>
                                            <span>&nbsp;</span>
                                            <span class="box-content thumbnail text-center"
                                                 style="display: inline; margin-bottom:0px;">
                                                <img  src="assets/images/news/2018-12/IMG_002.jpg" alt="">
                                            </span>
                                        </span>
                                        <p>
                                            <b>San Jose – October 23-25, 2018</b> – Fan-out wafer-level packaging (FOWLP) has expanded to many applications in a variety of formats and structures. The FOWLP market can be divided into three segments: high-density round carrier, standard-density round carrier, and large-area panel. With continued price pressure for integrated circuit (IC) package as-sembly, FOWLP is no exception. This drive for a lower cost assembly method has driven the development of large-area panel processing. There are many challenges to panel-level fan-out production.  Many of these challenges are being addressed in consortia activities. But where does the panel fit and what types of packages make sense for large-area panel production? This was one of the topics discussed in the panel session that concluded IWLPC 2018 held in October in San Jose, California.
                                        </p>
            
            
                                        <p>
                                            The panel discussion, entitled “What is the Sweet Spot for Large Area (Panel) Packaging?” was moderated by Jan Vardaman of TechSearch International and Tanja Braun of Fraunhofer IZM. Panel members included Richard Bae from Samsung Electro-Mechanics (SEMCO), Tim Olson of Deca Technologies, Markus Leitgeb of AT&S, Thomas DeBonis of Intel, and John Hunt of ASE.
                                        </p>
            
                                        <p>
                                            <b>Where do the companies stand?</b>
                                        </p>
            
                                        <p>
                                            Below is a summary of the various companies’ positions on the panel topics.
                                        </p>
            
                                        <span class="col-md-4" style="float:left; padding-left: 10px; padding-top: 0px">
                                            <span class="box-content thumbnail text-center"
                                                 style="display: inline; margin-bottom:0px;">
                                                <img  src="assets/images/news/2018-12/IMG_003.jpg" alt="">
                                            </span>
                                        </span>
            
                                        <p>
                                            SEMCO believes the definition of embedded die vs. FOPLP is determined by the use of a RDL. If RDL is used, then it is considered FO. The company started production of embedded passives and activities in 2010. For example, Galaxy Watch uses FO with the panel process. The application processor is placed next to the PMIC, which is in the bottom package, using SEMCO’s FOPLP process. Backside RDL on package thereby enabling SEMCO to stack a standard memory, creating a package-on-package (PoP). In this example, RDL is used instead of packages such as molded core embedded package (MCeP) and sub-strate-like PCB (SLP). Intel started embedding capacitors and inductors a long time ago and noted that the use of RDL is what allows the package technology to be called FO. The difference is the L/S requirement: an L/S >15/15 could be con-sidered embedded die, while a finer pitch of &lt;15/15 would be described as FO.
                                        </p>
            
                                        <span class="col-md-4" style="float:right; padding-left: 0px; padding-top: 10px">
                                            <span class="box-content thumbnail text-center"
                                                 style="display: inline; margin-bottom:0px;">
                                                <img  src="assets/images/news/2018-12/IMG_004.jpg" alt="">
                                            </span>
                                        </span>
            
                                        <p>
                                            The panel also responded to the question regarding major applications for panel FO (FO in general). Deca believes there are three classes of FO applications: 1) Single-die package, which is happening today: e.g., Infineon’s eWLB is an early example still in volume production; 2) Multi-die system-in-package (SiP), and there are several such multi-die products. 3) Heterogeneous integration, greatest of all, has to use sub-1µm features. SEMCO noted that future 2020 DDR5 and GDDR6 power integrity and signal integrity will be driving new packages. Mean-while, the memory package will need to deal with more power. Future applica-tions include application processor plus memory.
                                        </p>
            
                                        <p>
                                            According to AT&S, the RF market is a good candidate for panel FO, as well as multi-die packages and large body sizes. ASE noted that its first products with its  M-Series FOWLP on a 300mm line will be PMIC and Audio CODEC, followed by RF. ASE has 300mm FOCoS for 2µm feature RDL. The next versions of FOCoS will be for high-bandwidth memory (HBM) and logic.
                                        </p>
            
                                        <p>
                                            For its part, Intel noted that it builds and sells final product. With larger products, they lose more space around the edge of the die—such as when large product is within a SiP. It makes sense to integrate a big chip into a larger size panel.
                                        </p>
                                   
                                        <p>
                                            The panel did not agree on an optimal panel size. Intel favors 510 x 515mm, oth-ers say 600mm x 600mm. ASE and Deca prefer 600mm x 600mm, but they did note that there is no reason to go to a panel option until 2020 when there is suffi-cient demand. It was noted that it is possible to cut the panel in four quarters and use 300mm tools. Meanwhile, SEMCO is looking at artificial intelligence (AI), servers, edge computing, etc., for panel applications. Edge computing may need large packages around >30mm, 50mm, or even 75mm.
                                        </p>
            
                                        <span class="col-md-6" style="float:right; padding-left: 0px; padding-top: 10px">
                                            <span class="box-content thumbnail text-center"
                                                 style="display: inline; margin-bottom:0px;">
                                                <img  src="assets/images/news/2018-12/IMG_005.jpg" alt="">
                                            </span>
                                        </span>
            
                                        <p>
                                            The panel members agreed that yield is critical and that panel processes must have the same process yields as the round FOWLP process (i.e., 99.5% and above). One issue mentioned by ASE is that many panel tools are for PCB oper-ations and designed for operation in a Class 10,000 clean room. The FO process on panel requires class 100 designed equipment. Handling is a concern because panels cannot be handled manually. SEMCO is in mass production with high yield.
                                        </p>
            
                                        <p>
                                            For the last question—How many panel lines are needed and what packages will move into production next?—stay tuned for more answers during next year’s IWLPC to be held again in San Jose, October 22-24, 2019.
                                        </p>
                                        
                        
                                    <hr class="quarter-margins">                      

                                  <!-- pagination -->
                                  <div class="text-center">
            
                                      <ul class="pagination">
                                          <li class="disabled hidden"><a href="#">&laquo; Previous</a></li>
                                          <li><a href="event1808.html#1808-01">&raquo; Next</a></li>
                                      </ul>
                                  </div>
            
                                  <!-- /pagination -->

                </div>
                <div class="col-md-3">

                    <%- data.ads %>

                    <hr class="half-margins invisible" />

                </div>
            </div>


</div>
    </section>
    <!-- /POPULAR -->

    <!-- FOOTER -->

    <%- data.footer %>
    <!-- /FOOTER -->

    <a href="#" id="toTop"></a>

</div><!-- /#wrapper -->
<%- data.scripts %>
</body>
</html>
