git clone --depth 1 --no-tags https://github.com/caoyuzheng/FPGA_Huffman.git f:/verilog_sva_gh_scraper/data/full_repos/139036123
git clone --depth 1 --no-tags https://github.com/haykp/AXI_Lite.git f:/verilog_sva_gh_scraper/data/full_repos/139225418
git clone --depth 1 --no-tags https://github.com/develone/catzip.git f:/verilog_sva_gh_scraper/data/full_repos/140618334
git clone --depth 1 --no-tags https://github.com/rrsmitto/FloatingPointALU.git f:/verilog_sva_gh_scraper/data/full_repos/143196933
git clone --depth 1 --no-tags https://github.com/ParsaHejabi/ComputerArchitecture-ManoCPU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/138473269
git clone --depth 1 --no-tags https://github.com/Nanoblender/iceSN76849.git f:/verilog_sva_gh_scraper/data/full_repos/135180949
git clone --depth 1 --no-tags https://github.com/ellisgl/addressable-debouncer-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/135109538
git clone --depth 1 --no-tags https://github.com/jeongukjae/microprocessor-assignments.git f:/verilog_sva_gh_scraper/data/full_repos/135532481
git clone --depth 1 --no-tags https://github.com/SDsupun/ipcore.git f:/verilog_sva_gh_scraper/data/full_repos/140518949
git clone --depth 1 --no-tags https://github.com/Yuandi-Sherry/multiCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/139041979
git clone --depth 1 --no-tags https://github.com/chenf99/CPU_single.git f:/verilog_sva_gh_scraper/data/full_repos/136773916
git clone --depth 1 --no-tags https://github.com/yzt000000/scr1_sp_tcm.git f:/verilog_sva_gh_scraper/data/full_repos/137195912
git clone --depth 1 --no-tags https://github.com/RahulMarathe94/L1-Cache-SImulator-using-MESI-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/135099330
git clone --depth 1 --no-tags https://github.com/jubayer0175/RSA.git f:/verilog_sva_gh_scraper/data/full_repos/135251704
git clone --depth 1 --no-tags https://github.com/chensm9/MultiCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/137641080
git clone --depth 1 --no-tags https://github.com/arnab100395/LDPC-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/137813716
git clone --depth 1 --no-tags https://github.com/hangryusprime/DES_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/138736143
git clone --depth 1 --no-tags https://github.com/christian-krieg/argon2.git f:/verilog_sva_gh_scraper/data/full_repos/137031933
git clone --depth 1 --no-tags https://github.com/zhouqilin1993/MipsCPU.git f:/verilog_sva_gh_scraper/data/full_repos/137317945
git clone --depth 1 --no-tags https://github.com/hangryusprime/Basic_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/138735138
git clone --depth 1 --no-tags https://github.com/tiger-yu7/FPGA-Stacker-Game.git f:/verilog_sva_gh_scraper/data/full_repos/138672007
git clone --depth 1 --no-tags https://github.com/796F/pcie.git f:/verilog_sva_gh_scraper/data/full_repos/143325930
git clone --depth 1 --no-tags https://github.com/lizhihao6/Oscilloscope.git f:/verilog_sva_gh_scraper/data/full_repos/142185187
git clone --depth 1 --no-tags https://github.com/buwanmei/FPGA-Control-SDRAM.git f:/verilog_sva_gh_scraper/data/full_repos/143105643
git clone --depth 1 --no-tags https://github.com/yangbyangb/Hard-CNN.git f:/verilog_sva_gh_scraper/data/full_repos/140388777
git clone --depth 1 --no-tags https://github.com/jeffreylu1/Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/141753280
git clone --depth 1 --no-tags https://github.com/willianzocolau/cpu-raiden.git f:/verilog_sva_gh_scraper/data/full_repos/136855442
git clone --depth 1 --no-tags https://github.com/ZhenlyChen/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/137508520
git clone --depth 1 --no-tags https://github.com/Verdvana/3_8_Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/140952912
git clone --depth 1 --no-tags https://github.com/Edragon/fpga_max10.git f:/verilog_sva_gh_scraper/data/full_repos/136657595
git clone --depth 1 --no-tags https://github.com/JianYiheng/Ultrasonic-Intelligent-Vehicle.git f:/verilog_sva_gh_scraper/data/full_repos/136476128
git clone --depth 1 --no-tags https://github.com/VitorCBSB/TestesCircuitosEvoluidos.git f:/verilog_sva_gh_scraper/data/full_repos/135871218
git clone --depth 1 --no-tags https://github.com/jmpham/Adaptive-NVMe-CPLD.git f:/verilog_sva_gh_scraper/data/full_repos/140023530
git clone --depth 1 --no-tags https://github.com/skatanik/LCD-OLinuXino-7-framebuffer-linux-driver.git f:/verilog_sva_gh_scraper/data/full_repos/140941041
git clone --depth 1 --no-tags https://github.com/HuangDave/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/134987412
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-PegaLadrao.git f:/verilog_sva_gh_scraper/data/full_repos/136877543
git clone --depth 1 --no-tags https://github.com/powlib/hdl.git f:/verilog_sva_gh_scraper/data/full_repos/138961980
git clone --depth 1 --no-tags https://github.com/ref-humbold/SoundMixer.git f:/verilog_sva_gh_scraper/data/full_repos/139881681
git clone --depth 1 --no-tags https://github.com/hadisfr/VGA-Controller-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/140270414
git clone --depth 1 --no-tags https://github.com/hadisfr/Digital-Oscilloscope-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/140270272
git clone --depth 1 --no-tags https://github.com/hanliutong/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/141001989
git clone --depth 1 --no-tags https://github.com/chen-hao-chao/IIR-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/141319022
git clone --depth 1 --no-tags https://github.com/hongzicong/SingleCycleCPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/135022321
git clone --depth 1 --no-tags https://github.com/gbraad/tf328.git f:/verilog_sva_gh_scraper/data/full_repos/139476920
git clone --depth 1 --no-tags https://github.com/varaste/Logical-Circuits-And-Digital-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/140679836
git clone --depth 1 --no-tags https://github.com/ortegaalfredo/tesis-optocrypt.git f:/verilog_sva_gh_scraper/data/full_repos/140881685
git clone --depth 1 --no-tags https://github.com/kuangpanda/FPGA-game.git f:/verilog_sva_gh_scraper/data/full_repos/136603341
git clone --depth 1 --no-tags https://github.com/ljgibbslf/common_repo.git f:/verilog_sva_gh_scraper/data/full_repos/136942784
git clone --depth 1 --no-tags https://github.com/joshjiejie/SGDMF.git f:/verilog_sva_gh_scraper/data/full_repos/141059322
git clone --depth 1 --no-tags https://github.com/emorain3/Verilog-Egg-Timer.git f:/verilog_sva_gh_scraper/data/full_repos/137921039
git clone --depth 1 --no-tags https://github.com/Bucknalla/chip_8_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/139003111
git clone --depth 1 --no-tags https://github.com/nmarcopo/alteraLaser.git f:/verilog_sva_gh_scraper/data/full_repos/139914524
git clone --depth 1 --no-tags https://github.com/tejasatreya/Forensic-Speech-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/142117440
git clone --depth 1 --no-tags https://github.com/brunopasseti/PegaLadrao.git f:/verilog_sva_gh_scraper/data/full_repos/136393653
git clone --depth 1 --no-tags https://github.com/aht360/Clappy-Bird-Agr-vai.git f:/verilog_sva_gh_scraper/data/full_repos/136060242
git clone --depth 1 --no-tags https://github.com/mattvenn/6-bit-vga.git f:/verilog_sva_gh_scraper/data/full_repos/135729876
git clone --depth 1 --no-tags https://github.com/JamesCipparrone/RowanMIPS16bit.git f:/verilog_sva_gh_scraper/data/full_repos/137547257
git clone --depth 1 --no-tags https://github.com/FantisticFiveCPU/cpu1.1.git f:/verilog_sva_gh_scraper/data/full_repos/140505835
git clone --depth 1 --no-tags https://github.com/conangit/fpga_verilog_legend.git f:/verilog_sva_gh_scraper/data/full_repos/141302113
git clone --depth 1 --no-tags https://github.com/BlazeCode2/ABRUTECH_cache.git f:/verilog_sva_gh_scraper/data/full_repos/141783388
git clone --depth 1 --no-tags https://github.com/ksa1t6/I2C_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/141863005
git clone --depth 1 --no-tags https://github.com/AhmedAkram96/Fire-Fighting-Robot.git f:/verilog_sva_gh_scraper/data/full_repos/143022866
git clone --depth 1 --no-tags https://github.com/Melissa-Struys/SocLab.git f:/verilog_sva_gh_scraper/data/full_repos/135144629
git clone --depth 1 --no-tags https://github.com/nikblack3/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/135141453
git clone --depth 1 --no-tags https://github.com/andrew-waugh/VPA.git f:/verilog_sva_gh_scraper/data/full_repos/135953544
git clone --depth 1 --no-tags https://github.com/mangakoji/CHR_GEN.git f:/verilog_sva_gh_scraper/data/full_repos/138440337
git clone --depth 1 --no-tags https://github.com/ashishgopal1993/VerilogHDL-PulseWidthModulation.git f:/verilog_sva_gh_scraper/data/full_repos/138493812
git clone --depth 1 --no-tags https://github.com/Mike-Scarlet/Manchester.git f:/verilog_sva_gh_scraper/data/full_repos/138712241
git clone --depth 1 --no-tags https://github.com/ashishgopal1993/VerilogHDL-SequenceDetector.git f:/verilog_sva_gh_scraper/data/full_repos/138493187
git clone --depth 1 --no-tags https://github.com/ikanoano/cld-mips.git f:/verilog_sva_gh_scraper/data/full_repos/135891973
git clone --depth 1 --no-tags https://github.com/dm7h/picozsoc.git f:/verilog_sva_gh_scraper/data/full_repos/137341263
git clone --depth 1 --no-tags https://github.com/nikok94/gray_cnt_v3.git f:/verilog_sva_gh_scraper/data/full_repos/136705959
git clone --depth 1 --no-tags https://github.com/FlavianSP/VGA.git f:/verilog_sva_gh_scraper/data/full_repos/137878922
git clone --depth 1 --no-tags https://github.com/rnagai-hpbsc/CommTest_2ADC_dev.git f:/verilog_sva_gh_scraper/data/full_repos/137730447
git clone --depth 1 --no-tags https://github.com/nobel861017/dsdl.git f:/verilog_sva_gh_scraper/data/full_repos/141510146
git clone --depth 1 --no-tags https://github.com/yunzhil/Computer-Architecture-Lab-Project.git f:/verilog_sva_gh_scraper/data/full_repos/142733230
git clone --depth 1 --no-tags https://github.com/anpucal/Actividades.git f:/verilog_sva_gh_scraper/data/full_repos/141127666
git clone --depth 1 --no-tags https://github.com/WilliamSun98/rocket_man.git f:/verilog_sva_gh_scraper/data/full_repos/141396890
git clone --depth 1 --no-tags https://github.com/doppel63/ctrl_obfs.git f:/verilog_sva_gh_scraper/data/full_repos/136938073
git clone --depth 1 --no-tags https://github.com/ric96/verilog-fun.git f:/verilog_sva_gh_scraper/data/full_repos/134939108
git clone --depth 1 --no-tags https://github.com/veryjimmy/verilog_lab8.git f:/verilog_sva_gh_scraper/data/full_repos/140264556
git clone --depth 1 --no-tags https://github.com/veryjimmy/verilog_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/140262571
git clone --depth 1 --no-tags https://github.com/kuanforml/DIC_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/139251621
git clone --depth 1 --no-tags https://github.com/SalvadorCG98/Examen-2.git f:/verilog_sva_gh_scraper/data/full_repos/139640918
git clone --depth 1 --no-tags https://github.com/Tinsmore/FPGA-Pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/136794488
git clone --depth 1 --no-tags https://github.com/angerCoke/weizhi_uart8bit.git f:/verilog_sva_gh_scraper/data/full_repos/136172266
git clone --depth 1 --no-tags https://github.com/RadhikaChawla/I2C-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/136341992
git clone --depth 1 --no-tags https://github.com/xigh/hdl-blinking-led.git f:/verilog_sva_gh_scraper/data/full_repos/137595696
git clone --depth 1 --no-tags https://github.com/ParkerMactavish/Logic_Design_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/137662294
git clone --depth 1 --no-tags https://github.com/dleung1/Single-Input-Change.git f:/verilog_sva_gh_scraper/data/full_repos/137791274
git clone --depth 1 --no-tags https://github.com/FatemehFathi/digital-oscilloscope.git f:/verilog_sva_gh_scraper/data/full_repos/137574039
git clone --depth 1 --no-tags https://github.com/Harinlen/Reaction-Timer.git f:/verilog_sva_gh_scraper/data/full_repos/138240853
git clone --depth 1 --no-tags https://github.com/zhujuqing/innovata-fpga-pr015.git f:/verilog_sva_gh_scraper/data/full_repos/138838333
git clone --depth 1 --no-tags https://github.com/zamaliphe/spartan3.git f:/verilog_sva_gh_scraper/data/full_repos/138904426
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Schematic_for_LAN8810i.git f:/verilog_sva_gh_scraper/data/full_repos/138119682
git clone --depth 1 --no-tags https://github.com/asdsdlgl/ComputerOrganiztion_-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/139658720
git clone --depth 1 --no-tags https://github.com/powlib/tcf.git f:/verilog_sva_gh_scraper/data/full_repos/138962343
git clone --depth 1 --no-tags https://github.com/guilhermelowa/MI_SD_P2.git f:/verilog_sva_gh_scraper/data/full_repos/138546487
git clone --depth 1 --no-tags https://github.com/Digilent/Cora-Z7-10-Pi-Estimator-VGA.git f:/verilog_sva_gh_scraper/data/full_repos/140493787
git clone --depth 1 --no-tags https://github.com/dagrende/tacho_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/141916239
