[2025-09-18 00:32:40] START suite=cs trace=cassandra_phase0_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 5129815 heartbeat IPC: 1.949 cumulative IPC: 1.949 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 8785862 heartbeat IPC: 2.735 cumulative IPC: 2.276 (Simulation time: 00 hr 01 min 40 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 8785862 cumulative IPC: 2.276 (Simulation time: 00 hr 01 min 40 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 8785862 cumulative IPC: 2.276 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 23077983 heartbeat IPC: 0.6997 cumulative IPC: 0.6997 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 37507474 heartbeat IPC: 0.693 cumulative IPC: 0.6963 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 52186539 heartbeat IPC: 0.6812 cumulative IPC: 0.6912 (Simulation time: 00 hr 06 min 14 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 67225081 heartbeat IPC: 0.665 cumulative IPC: 0.6845 (Simulation time: 00 hr 07 min 49 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 82071735 heartbeat IPC: 0.6736 cumulative IPC: 0.6823 (Simulation time: 00 hr 09 min 14 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 98650429 heartbeat IPC: 0.6032 cumulative IPC: 0.6677 (Simulation time: 00 hr 10 min 48 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 114875668 heartbeat IPC: 0.6163 cumulative IPC: 0.6598 (Simulation time: 00 hr 12 min 11 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 132450898 heartbeat IPC: 0.569 cumulative IPC: 0.6469 (Simulation time: 00 hr 13 min 44 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 148671365 heartbeat IPC: 0.6165 cumulative IPC: 0.6434 (Simulation time: 00 hr 15 min 13 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 156619190 cumulative IPC: 0.6385 (Simulation time: 00 hr 16 min 46 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 156619190 cumulative IPC: 0.6385 (Simulation time: 00 hr 16 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6385 instructions: 100000002 cycles: 156619190
CPU 0 Branch Prediction Accuracy: 99.1% MPKI: 0.02497 Average ROB Occupancy at Mispredict: 1.766e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00319
BRANCH_INDIRECT: 0.0207
BRANCH_CONDITIONAL: 0.00108
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 6108094
LQ_STALL: 184514
SQ_STALL: 321845


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 142.55727
REPLAY_LOAD: 85.31051
NON_REPLAY_LOAD: 29.190882

== Total ==
ADDR_TRANS: 2226602
REPLAY_LOAD: 2809019
NON_REPLAY_LOAD: 1072473

== Counts ==
ADDR_TRANS: 15619
REPLAY_LOAD: 32927
NON_REPLAY_LOAD: 36740

cpu0->cpu0_STLB TOTAL        ACCESS:     632298 HIT:     405666 MISS:     226632 MSHR_MERGE:         11
cpu0->cpu0_STLB LOAD         ACCESS:     632298 HIT:     405666 MISS:     226632 MSHR_MERGE:         11
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 273.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2277747 HIT:     886548 MISS:    1391199 MSHR_MERGE:     108305
cpu0->cpu0_L2C LOAD         ACCESS:     969363 HIT:     327448 MISS:     641915 MSHR_MERGE:      19272
cpu0->cpu0_L2C RFO          ACCESS:      85878 HIT:      32060 MISS:      53818 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:     528531 HIT:     219610 MISS:     308921 MSHR_MERGE:      89030
cpu0->cpu0_L2C WRITE        ACCESS:     246456 HIT:     246136 MISS:        320 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     447519 HIT:      61294 MISS:     386225 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     379543 ISSUED:     379543 USEFUL:     131875 USELESS:       7739
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 104.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2755172 HIT:    2326496 MISS:     428676 MSHR_MERGE:     140595
cpu0->cpu0_L1I LOAD         ACCESS:    2755172 HIT:    2326496 MISS:     428676 MSHR_MERGE:     140595
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 56.15 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14268187 HIT:   12383416 MISS:    1884771 MSHR_MERGE:     521022
cpu0->cpu0_L1D LOAD         ACCESS:    9468091 HIT:    8602584 MISS:     865507 MSHR_MERGE:     184224
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     716225 HIT:     495833 MISS:     220392 MSHR_MERGE:      71324
cpu0->cpu0_L1D WRITE        ACCESS:    3561290 HIT:    3217725 MISS:     343565 MSHR_MERGE:     257686
cpu0->cpu0_L1D TRANSLATION  ACCESS:     522581 HIT:      67274 MISS:     455307 MSHR_MERGE:       7788
cpu0->cpu0_L1D PREFETCH REQUESTED:     847112 ISSUED:     716225 USEFUL:     127525 USELESS:       5500
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 92.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2257450 HIT:    2153058 MISS:     104392 MSHR_MERGE:      57430
cpu0->cpu0_ITLB LOAD         ACCESS:    2257450 HIT:    2153058 MISS:     104392 MSHR_MERGE:      57430
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 78.22 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12802010 HIT:   12116717 MISS:     685293 MSHR_MERGE:      99957
cpu0->cpu0_DTLB LOAD         ACCESS:   12802010 HIT:   12116717 MISS:     685293 MSHR_MERGE:      99957
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 103.8 cycles
cpu0->LLC TOTAL        ACCESS:    1482961 HIT:     399756 MISS:    1083205 MSHR_MERGE:       3533
cpu0->LLC LOAD         ACCESS:     622643 HIT:     117437 MISS:     505206 MSHR_MERGE:         80
cpu0->LLC RFO          ACCESS:      53815 HIT:      21448 MISS:      32367 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     219891 HIT:       3126 MISS:     216765 MSHR_MERGE:       3453
cpu0->LLC WRITE        ACCESS:     200387 HIT:     200134 MISS:        253 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     386225 HIT:      57611 MISS:     328614 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.62 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      28338
  ROW_BUFFER_MISS:    1051044
  AVG DBUS CONGESTED CYCLE: 8.345
Channel 0 WQ ROW_BUFFER_HIT:      64532
  ROW_BUFFER_MISS:     108634
  FULL:          0
Channel 0 REFRESHES ISSUED:      13051

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       211334        57277        25911        73468
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1444        10251         7183       119477
  STLB miss resolved @ L2C                0         1622         8163        11888        87019
  STLB miss resolved @ LLC                0          935        11538        17978        43456
  STLB miss resolved @ MEM                0         1753        24442        24201       299553

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              13709         1508        31537         9286        10249
---------------------------------------------------------------
  STLB miss resolved @ L1D              124           76          555         2301         2963
  STLB miss resolved @ L2C              225           93          733         1448         1381
  STLB miss resolved @ LLC              385           95          927         6913         2708
  STLB miss resolved @ MEM              250          128         1063         6463        14629
[2025-09-18 00:49:27] END   suite=cs trace=cassandra_phase0_core2 (rc=0)
