#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 18 11:33:10 2025
# Process ID: 17604
# Current directory: C:/Users/ZLL/Desktop/fpga-24su/multiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12928 C:\Users\ZLL\Desktop\fpga-24su\multiplier\multiplier.xpr
# Log file: C:/Users/ZLL/Desktop/fpga-24su/multiplier/vivado.log
# Journal file: C:/Users/ZLL/Desktop/fpga-24su/multiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZLL/Desktop/fpga-24su/multiplier/multiplier.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 789.621 ; gain = 132.328
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/multiplier/multiplier.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/multiplier/multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/multiplier/multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/multiplier/multiplier.srcs/sim_1/new/multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_tb
"xvhdl --incr --relax -prj multiplier_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/multiplier/multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a20b0f6f41444eba8c6d1a3dfe4717d6 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/multiplier/multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_tb_behav -key {Behavioral:sim_1:Functional:multiplier_tb} -tclbatch {multiplier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test           1: a= 36, b=129, c= 4644
Test           2: a=  9, b= 99, c=  891
Test           3: a= 13, b=141, c= 1833
Test           4: a=101, b= 18, c= 1818
Test           5: a=  1, b= 13, c=   13
Test           6: a=118, b= 61, c= 7198
Test           7: a=237, b=140, c=33180
Test           8: a=249, b=198, c=49302
Test           9: a=197, b=170, c=33490
Test          10: a=229, b=119, c=27251
Test          11: a= 18, b=143, c= 2574
Test          12: a=242, b=206, c=49852
Test          13: a=232, b=197, c=45704
Test          14: a= 92, b=189, c=17388
Test          15: a= 45, b=101, c= 4545
Test          16: a= 99, b= 10, c=  990
Test          17: a=128, b= 32, c= 4096
Test          18: a=170, b=157, c=26690
Test          19: a=150, b= 19, c= 2850
Test          20: a= 13, b= 83, c= 1079
Test          21: a=107, b=213, c=22791
Test          22: a=  2, b=174, c=  348
Test          23: a= 29, b=207, c= 6003
Test          24: a= 35, b= 10, c=  350
Test          25: a=202, b= 60, c=12120
Test          26: a=242, b=138, c=33396
Test          27: a= 65, b=216, c=14040
Test          28: a=120, b=137, c=16440
Test          29: a=235, b=182, c=42770
Test          30: a=198, b=174, c=34452
Test          31: a=188, b= 42, c= 7896
Test          32: a= 11, b=113, c= 1243
Test          33: a=133, b= 79, c=10507
Test          34: a= 59, b= 58, c= 3422
Test          35: a=126, b= 21, c= 2646
Test          36: a=241, b=217, c=52297
Test          37: a= 98, b= 76, c= 7448
Test          38: a=159, b=143, c=22737
Test          39: a=248, b=183, c=45384
Test          40: a=159, b= 92, c=14628
Test          41: a= 91, b=137, c=12467
Test          42: a= 73, b=208, c=15184
Test          43: a=215, b= 81, c=17415
Test          44: a=150, b= 12, c= 1800
Test          45: a=194, b=200, c=38800
Test          46: a=119, b= 61, c= 7259
Test          47: a= 18, b=126, c= 2268
Test          48: a=109, b= 57, c= 6213
Test          49: a= 31, b=211, c= 6541
Test          50: a=133, b=120, c=15960
Test          51: a= 91, b= 73, c= 6643
Test          52: a= 63, b= 42, c= 2646
Test          53: a= 88, b=134, c=11792
Test          54: a=142, b=156, c=22152
Test          55: a=250, b= 38, c= 9500
Test          56: a=115, b=163, c=18745
Test          57: a= 47, b=179, c= 8413
Test          58: a= 95, b= 68, c= 6460
Test          59: a=247, b=203, c=50141
Test          60: a=230, b= 90, c=20700
Test          61: a= 41, b=237, c= 9717
Test          62: a=218, b=101, c=22018
Test          63: a=181, b=223, c=40363
Test          64: a=121, b= 68, c= 8228
Test          65: a=208, b= 42, c= 8736
Test          66: a=171, b= 14, c= 2394
Test          67: a=220, b=154, c=33880
Test          68: a=253, b=195, c=49335
Test          69: a= 86, b= 78, c= 6708
Test          70: a=103, b= 10, c= 1030
Test          71: a=182, b= 56, c=10192
Test          72: a=121, b=184, c=22264
Test          73: a=148, b=147, c=21756
Test          74: a=  4, b= 89, c=  356
Test          75: a=219, b= 77, c=16863
Test          76: a=217, b=109, c=23653
Test          77: a=118, b=202, c=23836
Test          78: a=182, b=149, c=27118
Test          79: a= 70, b=  4, c=  280
Test          80: a=247, b=105, c=25935
Test          81: a=180, b=136, c=24480
Test          82: a= 40, b= 45, c= 1800
Test          83: a=199, b= 46, c= 9154
Test          84: a=  8, b= 28, c=  224
Test          85: a=253, b= 41, c=10373
Test          86: a= 28, b=134, c= 3752
Test          87: a=218, b= 61, c=13298
Test          88: a=102, b=112, c=11424
Test          89: a=115, b=186, c=21390
Test          90: a= 94, b=250, c=23500
Test          91: a=213, b= 26, c= 5538
Test          92: a=185, b= 55, c=10175
Test          93: a=150, b=192, c=28800
Test          94: a= 38, b=182, c= 6916
Test          95: a=125, b=220, c=27500
Test          96: a=134, b=120, c=16080
Test          97: a=126, b=219, c=27594
Test          98: a=207, b=121, c=25047
Test          99: a=250, b= 97, c=24250
Test         100: a= 23, b=161, c= 3703
Simulation finished. Data written to results.txt.
$finish called at time : 1 us : File "C:/Users/ZLL/Desktop/fpga-24su/multiplier/multiplier.srcs/sim_1/new/multiplier_tb.v" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 923.238 ; gain = 71.801
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/multiplier/multiplier.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/multiplier/multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/multiplier/multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/multiplier/multiplier.srcs/sim_1/new/multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_tb
"xvhdl --incr --relax -prj multiplier_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/multiplier/multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a20b0f6f41444eba8c6d1a3dfe4717d6 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/multiplier/multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_tb_behav -key {Behavioral:sim_1:Functional:multiplier_tb} -tclbatch {multiplier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test           1: a= 36, b=129, c= 4644
Test           2: a=  9, b= 99, c=  891
Test           3: a= 13, b=141, c= 1833
Test           4: a=101, b= 18, c= 1818
Test           5: a=  1, b= 13, c=   13
Test           6: a=118, b= 61, c= 7198
Test           7: a=237, b=140, c=33180
Test           8: a=249, b=198, c=49302
Test           9: a=197, b=170, c=33490
Test          10: a=229, b=119, c=27251
Test          11: a= 18, b=143, c= 2574
Test          12: a=242, b=206, c=49852
Test          13: a=232, b=197, c=45704
Test          14: a= 92, b=189, c=17388
Test          15: a= 45, b=101, c= 4545
Test          16: a= 99, b= 10, c=  990
Test          17: a=128, b= 32, c= 4096
Test          18: a=170, b=157, c=26690
Test          19: a=150, b= 19, c= 2850
Test          20: a= 13, b= 83, c= 1079
Test          21: a=107, b=213, c=22791
Test          22: a=  2, b=174, c=  348
Test          23: a= 29, b=207, c= 6003
Test          24: a= 35, b= 10, c=  350
Test          25: a=202, b= 60, c=12120
Test          26: a=242, b=138, c=33396
Test          27: a= 65, b=216, c=14040
Test          28: a=120, b=137, c=16440
Test          29: a=235, b=182, c=42770
Test          30: a=198, b=174, c=34452
Test          31: a=188, b= 42, c= 7896
Test          32: a= 11, b=113, c= 1243
Test          33: a=133, b= 79, c=10507
Test          34: a= 59, b= 58, c= 3422
Test          35: a=126, b= 21, c= 2646
Test          36: a=241, b=217, c=52297
Test          37: a= 98, b= 76, c= 7448
Test          38: a=159, b=143, c=22737
Test          39: a=248, b=183, c=45384
Test          40: a=159, b= 92, c=14628
Test          41: a= 91, b=137, c=12467
Test          42: a= 73, b=208, c=15184
Test          43: a=215, b= 81, c=17415
Test          44: a=150, b= 12, c= 1800
Test          45: a=194, b=200, c=38800
Test          46: a=119, b= 61, c= 7259
Test          47: a= 18, b=126, c= 2268
Test          48: a=109, b= 57, c= 6213
Test          49: a= 31, b=211, c= 6541
Test          50: a=133, b=120, c=15960
Test          51: a= 91, b= 73, c= 6643
Test          52: a= 63, b= 42, c= 2646
Test          53: a= 88, b=134, c=11792
Test          54: a=142, b=156, c=22152
Test          55: a=250, b= 38, c= 9500
Test          56: a=115, b=163, c=18745
Test          57: a= 47, b=179, c= 8413
Test          58: a= 95, b= 68, c= 6460
Test          59: a=247, b=203, c=50141
Test          60: a=230, b= 90, c=20700
Test          61: a= 41, b=237, c= 9717
Test          62: a=218, b=101, c=22018
Test          63: a=181, b=223, c=40363
Test          64: a=121, b= 68, c= 8228
Test          65: a=208, b= 42, c= 8736
Test          66: a=171, b= 14, c= 2394
Test          67: a=220, b=154, c=33880
Test          68: a=253, b=195, c=49335
Test          69: a= 86, b= 78, c= 6708
Test          70: a=103, b= 10, c= 1030
Test          71: a=182, b= 56, c=10192
Test          72: a=121, b=184, c=22264
Test          73: a=148, b=147, c=21756
Test          74: a=  4, b= 89, c=  356
Test          75: a=219, b= 77, c=16863
Test          76: a=217, b=109, c=23653
Test          77: a=118, b=202, c=23836
Test          78: a=182, b=149, c=27118
Test          79: a= 70, b=  4, c=  280
Test          80: a=247, b=105, c=25935
Test          81: a=180, b=136, c=24480
Test          82: a= 40, b= 45, c= 1800
Test          83: a=199, b= 46, c= 9154
Test          84: a=  8, b= 28, c=  224
Test          85: a=253, b= 41, c=10373
Test          86: a= 28, b=134, c= 3752
Test          87: a=218, b= 61, c=13298
Test          88: a=102, b=112, c=11424
Test          89: a=115, b=186, c=21390
Test          90: a= 94, b=250, c=23500
Test          91: a=213, b= 26, c= 5538
Test          92: a=185, b= 55, c=10175
Test          93: a=150, b=192, c=28800
Test          94: a= 38, b=182, c= 6916
Test          95: a=125, b=220, c=27500
Test          96: a=134, b=120, c=16080
Test          97: a=126, b=219, c=27594
Test          98: a=207, b=121, c=25047
Test          99: a=250, b= 97, c=24250
Test         100: a= 23, b=161, c= 3703
Simulation finished. Data written to results.txt.
$finish called at time : 1 us : File "C:/Users/ZLL/Desktop/fpga-24su/multiplier/multiplier.srcs/sim_1/new/multiplier_tb.v" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 923.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project divider C:/Users/ZLL/Desktop/fpga-24su/divider -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_0 -dir c:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip
set_property -dict [list CONFIG.divisor_width {8} CONFIG.remainder_type {Remainder} CONFIG.fractional_width {8} CONFIG.latency {20}] [get_ips div_gen_0]
generate_target {instantiation_template} [get_files c:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
catch { config_ip_cache -export [get_ips -all div_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
launch_runs -jobs 16 div_gen_0_synth_1
[Fri Jul 18 11:46:54 2025] Launched div_gen_0_synth_1...
Run output will be captured here: C:/Users/ZLL/Desktop/fpga-24su/divider/divider.runs/div_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/Users/ZLL/Desktop/fpga-24su/divider/divider.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ZLL/Desktop/fpga-24su/divider/divider.ip_user_files -ipstatic_source_dir C:/Users/ZLL/Desktop/fpga-24su/divider/divider.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ZLL/Desktop/fpga-24su/divider/divider.cache/compile_simlib/modelsim} {questa=C:/Users/ZLL/Desktop/fpga-24su/divider/divider.cache/compile_simlib/questa} {riviera=C:/Users/ZLL/Desktop/fpga-24su/divider/divider.cache/compile_simlib/riviera} {activehdl=C:/Users/ZLL/Desktop/fpga-24su/divider/divider.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v w ]
add_files -fileset sim_1 C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3148] binding vhdl entity 'div_gen_0_default' does not have port 'aresetn' [C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.divider_tb
WARNING: [XSIM 43-3373] "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim/xsim.dir/divider_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 18 11:57:54 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1009.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file results/inputdata.txt could not be opened
Phase 1 Complete: Generated inputdata.txt
WARNING: file resultes/inputdata.txt could not be opened
WARNING: file results/result.txt could not be opened
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1009.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Phase 1 Complete: Generated inputdata.txt
WARNING: file resultes/inputdata.txt could not be opened
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1078.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Phase 1 Complete: Generated inputdata.txt
WARNING: file resultes/inputdata.txt could not be opened
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
ERROR: File descriptor (0) passed to $feof in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 89 is not valid.
ERROR: File descriptor (0) passed to $fscanf in file C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v at line 90 is not valid.
Input: a= 2327, b=161. Output: c=232. Done.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1078.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.divider_tb
WARNING: [XSIM 43-3373] "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Phase 1 Complete: Generated inputdata.txt
Test           1: Input: a=13604, b=129. Output: c=149. Done.
Test           2: Input: a=54793, b= 99. Output: c=149. Done.
Test           3: Input: a=31501, b=141. Output: c=149. Done.
Test           4: Input: a=33893, b= 18. Output: c=149. Done.
Test           5: Input: a=58113, b= 13. Output: c=149. Done.
Test           6: Input: a=61814, b= 61. Output: c=149. Done.
Test           7: Input: a=22509, b=140. Output: c=148. Done.
Test           8: Input: a=59897, b=198. Output: c=239. Done.
Test           9: Input: a=33989, b=170. Output: c= 35. Done.
Test          10: Input: a=63461, b=119. Output: c=197. Done.
Test          11: Input: a=54802, b=143. Output: c=195. Done.
Test          12: Input: a=27122, b=206. Output: c= 62. Done.
Test          13: Input: a=31464, b=197. Output: c= 97. Done.
Test          14: Input: a=18780, b=189. Output: c=110. Done.
Test          15: Input: a=22573, b=101. Output: c=239. Done.
Test          16: Input: a=25187, b= 10. Output: c= 94. Done.
Test          17: Input: a= 8832, b= 32. Output: c=226. Done.
Test          18: Input: a=17834, b=157. Output: c=235. Done.
Test          19: Input: a=16022, b= 19. Output: c=232. Done.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1078.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Phase 1 Complete: Generated inputdata.txt
Test           1: Input: a=13604, b=129. Output: c=149. Done.
Test           2: Input: a=54793, b= 99. Output: c=149. Done.
Test           3: Input: a=31501, b=141. Output: c=149. Done.
Test           4: Input: a=33893, b= 18. Output: c=149. Done.
Test           5: Input: a=58113, b= 13. Output: c=149. Done.
Test           6: Input: a=61814, b= 61. Output: c=149. Done.
Test           7: Input: a=22509, b=140. Output: c=148. Done.
Test           8: Input: a=59897, b=198. Output: c=239. Done.
Test           9: Input: a=33989, b=170. Output: c= 35. Done.
Test          10: Input: a=63461, b=119. Output: c=197. Done.
Test          11: Input: a=54802, b=143. Output: c=195. Done.
Test          12: Input: a=27122, b=206. Output: c= 62. Done.
Test          13: Input: a=31464, b=197. Output: c= 97. Done.
Test          14: Input: a=18780, b=189. Output: c=110. Done.
Test          15: Input: a=22573, b=101. Output: c=239. Done.
Test          16: Input: a=25187, b= 10. Output: c= 94. Done.
Test          17: Input: a= 8832, b= 32. Output: c=226. Done.
Test          18: Input: a=17834, b=157. Output: c=235. Done.
Test          19: Input: a=16022, b= 19. Output: c=232. Done.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1078.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.divider_tb
WARNING: [XSIM 43-3373] "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 62. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Phase 1 Complete: Generated results/inputdata.txt
Test           1: Input: a=13604, b=129. Output: c=149. Done.
Test           2: Input: a=54793, b= 99. Output: c=148. Done.
Test           3: Input: a=31501, b=141. Output: c=239. Done.
Test           4: Input: a=33893, b= 18. Output: c= 35. Done.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1078.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Phase 1 Complete: Generated results/inputdata.txt
Test           1: Input: a=13604, b=129. Output: c=149. Done.
Test           2: Input: a=54793, b= 99. Output: c=148. Done.
Test           3: Input: a=31501, b=141. Output: c=239. Done.
Test           4: Input: a=33893, b= 18. Output: c= 35. Done.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1080.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Phase 1 Complete: Generated results/inputdata.txt
Test           1: Input: a=13604, b=129. Output: c=149. Done.
Test           2: Input: a=54793, b= 99. Output: c=148. Done.
Test           3: Input: a=31501, b=141. Output: c=239. Done.
Test           4: Input: a=33893, b= 18. Output: c= 35. Done.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1081.961 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.divider_tb
WARNING: [XSIM 43-3373] "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Phase 1 Complete: Generated results/inputdata.txt
Test           1: Input: a=13604, b=129. Output: c= 15.
Test           2: Input: a=54793, b= 99. Output: c=205.
Test           3: Input: a=31501, b=141. Output: c=106.
Test           4: Input: a=33893, b= 18. Output: c=239.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1081.961 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.divider_tb
WARNING: [XSIM 43-3373] "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Phase 1 Complete: Generated results/inputdata.txt
---------------------------------
Starting test           1...
...Read data: a=13604, b=129
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  15
...End of test           1.
---------------------------------
Starting test           2...
...Read data: a=54793, b= 99
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 205
...End of test           2.
---------------------------------
Starting test           3...
...Read data: a=31501, b=141
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 106
...End of test           3.
---------------------------------
Starting test           4...
...Read data: a=33893, b= 18
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 239
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1081.961 ; gain = 0.000
run 20 ms
...End of test           4.
---------------------------------
Starting test           5...
...Read data: a=58113, b= 13
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   0
...End of test           5.
---------------------------------
Starting test           6...
...Read data: a=61814, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 255
...End of test           6.
---------------------------------
Starting test           7...
...Read data: a=22509, b=140
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   5
...End of test           7.
---------------------------------
Starting test           8...
...Read data: a=59897, b=198
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 243
...End of test           8.
---------------------------------
Starting test           9...
...Read data: a=33989, b=170
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 185
...End of test           9.
---------------------------------
Starting test          10...
...Read data: a=63461, b=119
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 204
...End of test          10.
---------------------------------
Starting test          11...
...Read data: a=54802, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 144
...End of test          11.
---------------------------------
Starting test          12...
...Read data: a=27122, b=206
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  22
...End of test          12.
---------------------------------
Starting test          13...
...Read data: a=31464, b=197
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  17
...End of test          13.
---------------------------------
Starting test          14...
...Read data: a=18780, b=189
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  20
...End of test          14.
---------------------------------
Starting test          15...
...Read data: a=22573, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  50
...End of test          15.
---------------------------------
Starting test          16...
...Read data: a=25187, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   7
...End of test          16.
---------------------------------
Starting test          17...
...Read data: a= 8832, b= 32
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   0
...End of test          17.
---------------------------------
Starting test          18...
...Read data: a=17834, b=157
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  14
...End of test          18.
---------------------------------
Starting test          19...
...Read data: a=16022, b= 19
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   5
...End of test          19.
---------------------------------
Starting test          20...
...Read data: a=14349, b= 83
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  73
...End of test          20.
---------------------------------
Starting test          21...
...Read data: a=56683, b=213
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 218
...End of test          21.
---------------------------------
Starting test          22...
...Read data: a=18946, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   4
...End of test          22.
---------------------------------
Starting test          23...
...Read data: a=59677, b=207
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 228
...End of test          23.
---------------------------------
Starting test          24...
...Read data: a=18723, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   3
...End of test          24.
---------------------------------
Starting test          25...
...Read data: a= 2762, b= 60
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   2
...End of test          25.
---------------------------------
Starting test          26...
...Read data: a=48626, b=138
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 220
...End of test          26.
---------------------------------
Starting test          27...
...Read data: a=45889, b=216
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 249
...End of test          27.
---------------------------------
Starting test          28...
...Read data: a=62328, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 142
...End of test          28.
---------------------------------
Starting test          29...
...Read data: a= 3563, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  11
...End of test          29.
---------------------------------
Starting test          30...
...Read data: a=63942, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 220
...End of test          30.
---------------------------------
Starting test          31...
...Read data: a=  700, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  28
...End of test          31.
---------------------------------
Starting test          32...
...Read data: a=39435, b=113
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 145
...End of test          32.
---------------------------------
Starting test          33...
...Read data: a=16773, b= 79
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  25
...End of test          33.
---------------------------------
Starting test          34...
...Read data: a=24635, b= 58
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  43
...End of test          34.
---------------------------------
Starting test          35...
...Read data: a=12926, b= 21
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  11
...End of test          35.
---------------------------------
Starting test          36...
...Read data: a=39921, b=217
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 225
...End of test          36.
---------------------------------
Starting test          37...
...Read data: a= 1890, b= 76
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  66
...End of test          37.
---------------------------------
Starting test          38...
...Read data: a=21919, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 110
...End of test          38.
---------------------------------
Starting test          39...
...Read data: a=43512, b=183
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 205
...End of test          39.
---------------------------------
Starting test          40...
...Read data: a=22175, b= 92
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   3
...End of test          40.
---------------------------------
Starting test          41...
...Read data: a=49243, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 147
...End of test          41.
---------------------------------
Starting test          42...
...Read data: a=12873, b=208
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   9
...End of test          42.
---------------------------------
Starting test          43...
...Read data: a=49367, b= 81
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 206
...End of test          43.
---------------------------------
Starting test          44...
...Read data: a=12182, b= 12
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   2
...End of test          44.
---------------------------------
Starting test          45...
...Read data: a=52930, b=200
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 250
...End of test          45.
---------------------------------
Starting test          46...
...Read data: a=23159, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  40
...End of test          46.
---------------------------------
Starting test          47...
...Read data: a=56082, b=126
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 252
...End of test          47.
---------------------------------
Starting test          48...
...Read data: a=33133, b= 57
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 229
...End of test          48.
---------------------------------
Starting test          49...
...Read data: a=36639, b=211
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 249
...End of test          49.
---------------------------------
Starting test          50...
...Read data: a=12165, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  45
...End of test          50.
---------------------------------
Starting test          51...
...Read data: a=22875, b= 73
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  26
...End of test          51.
---------------------------------
Starting test          52...
...Read data: a=44607, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 243
...End of test          52.
---------------------------------
Starting test          53...
...Read data: a=25432, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  56
...End of test          53.
---------------------------------
Starting test          54...
...Read data: a= 3214, b=156
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  14
...End of test          54.
---------------------------------
Starting test          55...
...Read data: a=39418, b= 38
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 244
...End of test          55.
---------------------------------
Starting test          56...
...Read data: a= 6003, b=163
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  51
...End of test          56.
---------------------------------
Starting test          57...
...Read data: a=43055, b=179
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 182
...End of test          57.
---------------------------------
Starting test          58...
...Read data: a=22111, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  11
...End of test          58.
---------------------------------
Starting test          59...
...Read data: a=65015, b=203
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 212
...End of test          59.
---------------------------------
Starting test          60...
...Read data: a= 6886, b= 90
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  46
...End of test          60.
---------------------------------
Starting test          61...
...Read data: a=49449, b=237
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 243
...End of test          61.
---------------------------------
Starting test          62...
...Read data: a=27866, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  91
...End of test          62.
---------------------------------
Starting test          63...
...Read data: a=58037, b=223
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 248
...End of test          63.
---------------------------------
Starting test          64...
...Read data: a= 6521, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  61
...End of test          64.
---------------------------------
Starting test          65...
...Read data: a= 3280, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   4
...End of test          65.
---------------------------------
Starting test          66...
...Read data: a=44459, b= 14
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 249
...End of test          66.
---------------------------------
Starting test          67...
...Read data: a=44508, b=154
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 240
...End of test          67.
---------------------------------
Starting test          68...
...Read data: a=29437, b=195
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  35
...End of test          68.
---------------------------------
Starting test          69...
...Read data: a=60758, b= 78
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 236
...End of test          69.
---------------------------------
Starting test          70...
...Read data: a=30311, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   1
...End of test          70.
---------------------------------
Starting test          71...
...Read data: a=47542, b= 56
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 238
...End of test          71.
---------------------------------
Starting test          72...
...Read data: a=34681, b=184
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 217
...End of test          72.
---------------------------------
Starting test          73...
...Read data: a=49044, b=147
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 223
...End of test          73.
---------------------------------
Starting test          74...
...Read data: a=11268, b= 89
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  54
...End of test          74.
---------------------------------
Starting test          75...
...Read data: a=27099, b= 77
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  72
...End of test          75.
---------------------------------
Starting test          76...
...Read data: a=47065, b=109
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 206
...End of test          76.
---------------------------------
Starting test          77...
...Read data: a=57974, b=202
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 254
...End of test          77.
---------------------------------
Starting test          78...
...Read data: a=11702, b=149
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  39
...End of test          78.
---------------------------------
Starting test          79...
...Read data: a= 6726, b=  4
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   2
...End of test          79.
---------------------------------
Starting test          80...
...Read data: a=25079, b=105
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  89
...End of test          80.
---------------------------------
Starting test          81...
...Read data: a=47796, b=136
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 156
...End of test          81.
---------------------------------
Starting test          82...
...Read data: a=55592, b= 45
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 212
...End of test          82.
---------------------------------
Starting test          83...
...Read data: a=12487, b= 46
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  21
...End of test          83.
---------------------------------
Starting test          84...
...Read data: a=58376, b= 28
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 236
...End of test          84.
---------------------------------
Starting test          85...
...Read data: a=42749, b= 41
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 224
...End of test          85.
---------------------------------
Starting test          86...
...Read data: a=36892, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 160
...End of test          86.
---------------------------------
Starting test          87...
...Read data: a= 2266, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   9
...End of test          87.
---------------------------------
Starting test          88...
...Read data: a=42854, b=112
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 198
...End of test          88.
---------------------------------
Starting test          89...
...Read data: a= 1139, b=186
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  19
...End of test          89.
---------------------------------
Starting test          90...
...Read data: a=45918, b=250
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 252
...End of test          90.
---------------------------------
Starting test          91...
...Read data: a= 1493, b= 26
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  11
...End of test          91.
---------------------------------
Starting test          92...
...Read data: a=  185, b= 55
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  20
...End of test          92.
---------------------------------
Starting test          93...
...Read data: a=14230, b=192
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  22
...End of test          93.
---------------------------------
Starting test          94...
...Read data: a=40742, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 252
...End of test          94.
---------------------------------
Starting test          95...
...Read data: a=33661, b=220
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 241
...End of test          95.
---------------------------------
Starting test          96...
...Read data: a=22406, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  86
...End of test          96.
---------------------------------
Starting test          97...
...Read data: a=39806, b=219
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 241
...End of test          97.
---------------------------------
Starting test          98...
...Read data: a=46799, b=121
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 153
...End of test          98.
---------------------------------
Starting test          99...
...Read data: a=58618, b= 97
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 225
...End of test          99.
---------------------------------
Starting test         100...
...Read data: a= 2327, b=161
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  47
...End of test         100.
Phase 2 Complete: Simulation finished.
$finish called at time : 24045 ns : File "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 104
set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Phase 1 Complete: Generated results/inputdata.txt
---------------------------------
Starting test           1...
...Read data: a=13604, b=129
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  15
...End of test           1.
---------------------------------
Starting test           2...
...Read data: a=54793, b= 99
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 205
...End of test           2.
---------------------------------
Starting test           3...
...Read data: a=31501, b=141
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 106
...End of test           3.
---------------------------------
Starting test           4...
...Read data: a=33893, b= 18
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 239
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Phase 1 Complete: Generated results/inputdata.txt
---------------------------------
Starting test           1...
...Read data: a=13604, b=129
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  15
...End of test           1.
---------------------------------
Starting test           2...
...Read data: a=54793, b= 99
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 205
...End of test           2.
---------------------------------
Starting test           3...
...Read data: a=31501, b=141
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 106
...End of test           3.
---------------------------------
Starting test           4...
...Read data: a=33893, b= 18
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 239
...End of test           4.
---------------------------------
Starting test           5...
...Read data: a=58113, b= 13
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   0
...End of test           5.
---------------------------------
Starting test           6...
...Read data: a=61814, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 255
...End of test           6.
---------------------------------
Starting test           7...
...Read data: a=22509, b=140
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   5
...End of test           7.
---------------------------------
Starting test           8...
...Read data: a=59897, b=198
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 243
...End of test           8.
---------------------------------
Starting test           9...
...Read data: a=33989, b=170
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 185
...End of test           9.
---------------------------------
Starting test          10...
...Read data: a=63461, b=119
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 204
...End of test          10.
---------------------------------
Starting test          11...
...Read data: a=54802, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 144
...End of test          11.
---------------------------------
Starting test          12...
...Read data: a=27122, b=206
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  22
...End of test          12.
---------------------------------
Starting test          13...
...Read data: a=31464, b=197
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  17
...End of test          13.
---------------------------------
Starting test          14...
...Read data: a=18780, b=189
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  20
...End of test          14.
---------------------------------
Starting test          15...
...Read data: a=22573, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  50
...End of test          15.
---------------------------------
Starting test          16...
...Read data: a=25187, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   7
...End of test          16.
---------------------------------
Starting test          17...
...Read data: a= 8832, b= 32
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   0
...End of test          17.
---------------------------------
Starting test          18...
...Read data: a=17834, b=157
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  14
...End of test          18.
---------------------------------
Starting test          19...
...Read data: a=16022, b= 19
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   5
...End of test          19.
---------------------------------
Starting test          20...
...Read data: a=14349, b= 83
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  73
...End of test          20.
---------------------------------
Starting test          21...
...Read data: a=56683, b=213
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 218
...End of test          21.
---------------------------------
Starting test          22...
...Read data: a=18946, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   4
...End of test          22.
---------------------------------
Starting test          23...
...Read data: a=59677, b=207
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 228
...End of test          23.
---------------------------------
Starting test          24...
...Read data: a=18723, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   3
...End of test          24.
---------------------------------
Starting test          25...
...Read data: a= 2762, b= 60
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   2
...End of test          25.
---------------------------------
Starting test          26...
...Read data: a=48626, b=138
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 220
...End of test          26.
---------------------------------
Starting test          27...
...Read data: a=45889, b=216
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 249
...End of test          27.
---------------------------------
Starting test          28...
...Read data: a=62328, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 142
...End of test          28.
---------------------------------
Starting test          29...
...Read data: a= 3563, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  11
...End of test          29.
---------------------------------
Starting test          30...
...Read data: a=63942, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 220
...End of test          30.
---------------------------------
Starting test          31...
...Read data: a=  700, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  28
...End of test          31.
---------------------------------
Starting test          32...
...Read data: a=39435, b=113
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 145
...End of test          32.
---------------------------------
Starting test          33...
...Read data: a=16773, b= 79
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  25
...End of test          33.
---------------------------------
Starting test          34...
...Read data: a=24635, b= 58
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  43
...End of test          34.
---------------------------------
Starting test          35...
...Read data: a=12926, b= 21
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  11
...End of test          35.
---------------------------------
Starting test          36...
...Read data: a=39921, b=217
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 225
...End of test          36.
---------------------------------
Starting test          37...
...Read data: a= 1890, b= 76
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  66
...End of test          37.
---------------------------------
Starting test          38...
...Read data: a=21919, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 110
...End of test          38.
---------------------------------
Starting test          39...
...Read data: a=43512, b=183
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 205
...End of test          39.
---------------------------------
Starting test          40...
...Read data: a=22175, b= 92
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   3
...End of test          40.
---------------------------------
Starting test          41...
...Read data: a=49243, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 147
...End of test          41.
---------------------------------
Starting test          42...
...Read data: a=12873, b=208
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   9
...End of test          42.
---------------------------------
Starting test          43...
...Read data: a=49367, b= 81
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 206
...End of test          43.
---------------------------------
Starting test          44...
...Read data: a=12182, b= 12
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   2
...End of test          44.
---------------------------------
Starting test          45...
...Read data: a=52930, b=200
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 250
...End of test          45.
---------------------------------
Starting test          46...
...Read data: a=23159, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  40
...End of test          46.
---------------------------------
Starting test          47...
...Read data: a=56082, b=126
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 252
...End of test          47.
---------------------------------
Starting test          48...
...Read data: a=33133, b= 57
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 229
...End of test          48.
---------------------------------
Starting test          49...
...Read data: a=36639, b=211
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 249
...End of test          49.
---------------------------------
Starting test          50...
...Read data: a=12165, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  45
...End of test          50.
---------------------------------
Starting test          51...
...Read data: a=22875, b= 73
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  26
...End of test          51.
---------------------------------
Starting test          52...
...Read data: a=44607, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 243
...End of test          52.
---------------------------------
Starting test          53...
...Read data: a=25432, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  56
...End of test          53.
---------------------------------
Starting test          54...
...Read data: a= 3214, b=156
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  14
...End of test          54.
---------------------------------
Starting test          55...
...Read data: a=39418, b= 38
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 244
...End of test          55.
---------------------------------
Starting test          56...
...Read data: a= 6003, b=163
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  51
...End of test          56.
---------------------------------
Starting test          57...
...Read data: a=43055, b=179
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 182
...End of test          57.
---------------------------------
Starting test          58...
...Read data: a=22111, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  11
...End of test          58.
---------------------------------
Starting test          59...
...Read data: a=65015, b=203
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 212
...End of test          59.
---------------------------------
Starting test          60...
...Read data: a= 6886, b= 90
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  46
...End of test          60.
---------------------------------
Starting test          61...
...Read data: a=49449, b=237
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 243
...End of test          61.
---------------------------------
Starting test          62...
...Read data: a=27866, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  91
...End of test          62.
---------------------------------
Starting test          63...
...Read data: a=58037, b=223
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 248
...End of test          63.
---------------------------------
Starting test          64...
...Read data: a= 6521, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  61
...End of test          64.
---------------------------------
Starting test          65...
...Read data: a= 3280, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   4
...End of test          65.
---------------------------------
Starting test          66...
...Read data: a=44459, b= 14
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 249
...End of test          66.
---------------------------------
Starting test          67...
...Read data: a=44508, b=154
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 240
...End of test          67.
---------------------------------
Starting test          68...
...Read data: a=29437, b=195
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  35
...End of test          68.
---------------------------------
Starting test          69...
...Read data: a=60758, b= 78
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 236
...End of test          69.
---------------------------------
Starting test          70...
...Read data: a=30311, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   1
...End of test          70.
---------------------------------
Starting test          71...
...Read data: a=47542, b= 56
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 238
...End of test          71.
---------------------------------
Starting test          72...
...Read data: a=34681, b=184
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 217
...End of test          72.
---------------------------------
Starting test          73...
...Read data: a=49044, b=147
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 223
...End of test          73.
---------------------------------
Starting test          74...
...Read data: a=11268, b= 89
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  54
...End of test          74.
---------------------------------
Starting test          75...
...Read data: a=27099, b= 77
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  72
...End of test          75.
---------------------------------
Starting test          76...
...Read data: a=47065, b=109
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 206
...End of test          76.
---------------------------------
Starting test          77...
...Read data: a=57974, b=202
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 254
...End of test          77.
---------------------------------
Starting test          78...
...Read data: a=11702, b=149
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  39
...End of test          78.
---------------------------------
Starting test          79...
...Read data: a= 6726, b=  4
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   2
...End of test          79.
---------------------------------
Starting test          80...
...Read data: a=25079, b=105
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  89
...End of test          80.
---------------------------------
Starting test          81...
...Read data: a=47796, b=136
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 156
...End of test          81.
---------------------------------
Starting test          82...
...Read data: a=55592, b= 45
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 212
...End of test          82.
---------------------------------
Starting test          83...
...Read data: a=12487, b= 46
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  21
...End of test          83.
---------------------------------
Starting test          84...
...Read data: a=58376, b= 28
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 236
...End of test          84.
---------------------------------
Starting test          85...
...Read data: a=42749, b= 41
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 224
...End of test          85.
---------------------------------
Starting test          86...
...Read data: a=36892, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 160
...End of test          86.
---------------------------------
Starting test          87...
...Read data: a= 2266, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   9
...End of test          87.
---------------------------------
Starting test          88...
...Read data: a=42854, b=112
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 198
...End of test          88.
---------------------------------
Starting test          89...
...Read data: a= 1139, b=186
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  19
...End of test          89.
---------------------------------
Starting test          90...
...Read data: a=45918, b=250
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 252
...End of test          90.
---------------------------------
Starting test          91...
...Read data: a= 1493, b= 26
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  11
...End of test          91.
---------------------------------
Starting test          92...
...Read data: a=  185, b= 55
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  20
...End of test          92.
---------------------------------
Starting test          93...
...Read data: a=14230, b=192
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  22
...End of test          93.
---------------------------------
Starting test          94...
...Read data: a=40742, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 252
...End of test          94.
---------------------------------
Starting test          95...
...Read data: a=33661, b=220
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 241
...End of test          95.
---------------------------------
Starting test          96...
...Read data: a=22406, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  86
...End of test          96.
---------------------------------
Starting test          97...
...Read data: a=39806, b=219
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 241
...End of test          97.
---------------------------------
Starting test          98...
...Read data: a=46799, b=121
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 153
...End of test          98.
---------------------------------
Starting test          99...
...Read data: a=58618, b= 97
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 225
...End of test          99.
---------------------------------
Starting test         100...
...Read data: a= 2327, b=161
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  47
...End of test         100.
Phase 2 Complete: Simulation finished.
$finish called at time : 24045 ns : File "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.238 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Phase 1 Complete: Generated results/inputdata.txt
---------------------------------
Starting test           1...
...Read data: a=13604, b=129
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  15
...End of test           1.
---------------------------------
Starting test           2...
...Read data: a=54793, b= 99
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 205
...End of test           2.
---------------------------------
Starting test           3...
...Read data: a=31501, b=141
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 106
...End of test           3.
---------------------------------
Starting test           4...
...Read data: a=33893, b= 18
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 239
...End of test           4.
---------------------------------
Starting test           5...
...Read data: a=58113, b= 13
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   0
...End of test           5.
---------------------------------
Starting test           6...
...Read data: a=61814, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 255
...End of test           6.
---------------------------------
Starting test           7...
...Read data: a=22509, b=140
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   5
...End of test           7.
---------------------------------
Starting test           8...
...Read data: a=59897, b=198
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 243
...End of test           8.
---------------------------------
Starting test           9...
...Read data: a=33989, b=170
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 185
...End of test           9.
---------------------------------
Starting test          10...
...Read data: a=63461, b=119
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 204
...End of test          10.
---------------------------------
Starting test          11...
...Read data: a=54802, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 144
...End of test          11.
---------------------------------
Starting test          12...
...Read data: a=27122, b=206
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  22
...End of test          12.
---------------------------------
Starting test          13...
...Read data: a=31464, b=197
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  17
...End of test          13.
---------------------------------
Starting test          14...
...Read data: a=18780, b=189
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  20
...End of test          14.
---------------------------------
Starting test          15...
...Read data: a=22573, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  50
...End of test          15.
---------------------------------
Starting test          16...
...Read data: a=25187, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   7
...End of test          16.
---------------------------------
Starting test          17...
...Read data: a= 8832, b= 32
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   0
...End of test          17.
---------------------------------
Starting test          18...
...Read data: a=17834, b=157
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  14
...End of test          18.
---------------------------------
Starting test          19...
...Read data: a=16022, b= 19
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   5
...End of test          19.
---------------------------------
Starting test          20...
...Read data: a=14349, b= 83
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  73
...End of test          20.
---------------------------------
Starting test          21...
...Read data: a=56683, b=213
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 218
...End of test          21.
---------------------------------
Starting test          22...
...Read data: a=18946, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   4
...End of test          22.
---------------------------------
Starting test          23...
...Read data: a=59677, b=207
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 228
...End of test          23.
---------------------------------
Starting test          24...
...Read data: a=18723, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   3
...End of test          24.
---------------------------------
Starting test          25...
...Read data: a= 2762, b= 60
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   2
...End of test          25.
---------------------------------
Starting test          26...
...Read data: a=48626, b=138
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 220
...End of test          26.
---------------------------------
Starting test          27...
...Read data: a=45889, b=216
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 249
...End of test          27.
---------------------------------
Starting test          28...
...Read data: a=62328, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 142
...End of test          28.
---------------------------------
Starting test          29...
...Read data: a= 3563, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  11
...End of test          29.
---------------------------------
Starting test          30...
...Read data: a=63942, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 220
...End of test          30.
---------------------------------
Starting test          31...
...Read data: a=  700, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  28
...End of test          31.
---------------------------------
Starting test          32...
...Read data: a=39435, b=113
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 145
...End of test          32.
---------------------------------
Starting test          33...
...Read data: a=16773, b= 79
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  25
...End of test          33.
---------------------------------
Starting test          34...
...Read data: a=24635, b= 58
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  43
...End of test          34.
---------------------------------
Starting test          35...
...Read data: a=12926, b= 21
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  11
...End of test          35.
---------------------------------
Starting test          36...
...Read data: a=39921, b=217
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 225
...End of test          36.
---------------------------------
Starting test          37...
...Read data: a= 1890, b= 76
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  66
...End of test          37.
---------------------------------
Starting test          38...
...Read data: a=21919, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 110
...End of test          38.
---------------------------------
Starting test          39...
...Read data: a=43512, b=183
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 205
...End of test          39.
---------------------------------
Starting test          40...
...Read data: a=22175, b= 92
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   3
...End of test          40.
---------------------------------
Starting test          41...
...Read data: a=49243, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 147
...End of test          41.
---------------------------------
Starting test          42...
...Read data: a=12873, b=208
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   9
...End of test          42.
---------------------------------
Starting test          43...
...Read data: a=49367, b= 81
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 206
...End of test          43.
---------------------------------
Starting test          44...
...Read data: a=12182, b= 12
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   2
...End of test          44.
---------------------------------
Starting test          45...
...Read data: a=52930, b=200
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 250
...End of test          45.
---------------------------------
Starting test          46...
...Read data: a=23159, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  40
...End of test          46.
---------------------------------
Starting test          47...
...Read data: a=56082, b=126
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 252
...End of test          47.
---------------------------------
Starting test          48...
...Read data: a=33133, b= 57
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 229
...End of test          48.
---------------------------------
Starting test          49...
...Read data: a=36639, b=211
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 249
...End of test          49.
---------------------------------
Starting test          50...
...Read data: a=12165, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  45
...End of test          50.
---------------------------------
Starting test          51...
...Read data: a=22875, b= 73
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  26
...End of test          51.
---------------------------------
Starting test          52...
...Read data: a=44607, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 243
...End of test          52.
---------------------------------
Starting test          53...
...Read data: a=25432, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  56
...End of test          53.
---------------------------------
Starting test          54...
...Read data: a= 3214, b=156
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  14
...End of test          54.
---------------------------------
Starting test          55...
...Read data: a=39418, b= 38
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 244
...End of test          55.
---------------------------------
Starting test          56...
...Read data: a= 6003, b=163
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  51
...End of test          56.
---------------------------------
Starting test          57...
...Read data: a=43055, b=179
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 182
...End of test          57.
---------------------------------
Starting test          58...
...Read data: a=22111, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  11
...End of test          58.
---------------------------------
Starting test          59...
...Read data: a=65015, b=203
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 212
...End of test          59.
---------------------------------
Starting test          60...
...Read data: a= 6886, b= 90
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  46
...End of test          60.
---------------------------------
Starting test          61...
...Read data: a=49449, b=237
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 243
...End of test          61.
---------------------------------
Starting test          62...
...Read data: a=27866, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  91
...End of test          62.
---------------------------------
Starting test          63...
...Read data: a=58037, b=223
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 248
...End of test          63.
---------------------------------
Starting test          64...
...Read data: a= 6521, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  61
...End of test          64.
---------------------------------
Starting test          65...
...Read data: a= 3280, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   4
...End of test          65.
---------------------------------
Starting test          66...
...Read data: a=44459, b= 14
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 249
...End of test          66.
---------------------------------
Starting test          67...
...Read data: a=44508, b=154
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 240
...End of test          67.
---------------------------------
Starting test          68...
...Read data: a=29437, b=195
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  35
...End of test          68.
---------------------------------
Starting test          69...
...Read data: a=60758, b= 78
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 236
...End of test          69.
---------------------------------
Starting test          70...
...Read data: a=30311, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   1
...End of test          70.
---------------------------------
Starting test          71...
...Read data: a=47542, b= 56
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 238
...End of test          71.
---------------------------------
Starting test          72...
...Read data: a=34681, b=184
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 217
...End of test          72.
---------------------------------
Starting test          73...
...Read data: a=49044, b=147
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 223
...End of test          73.
---------------------------------
Starting test          74...
...Read data: a=11268, b= 89
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  54
...End of test          74.
---------------------------------
Starting test          75...
...Read data: a=27099, b= 77
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  72
...End of test          75.
---------------------------------
Starting test          76...
...Read data: a=47065, b=109
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 206
...End of test          76.
---------------------------------
Starting test          77...
...Read data: a=57974, b=202
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 254
...End of test          77.
---------------------------------
Starting test          78...
...Read data: a=11702, b=149
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  39
...End of test          78.
---------------------------------
Starting test          79...
...Read data: a= 6726, b=  4
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   2
...End of test          79.
---------------------------------
Starting test          80...
...Read data: a=25079, b=105
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  89
...End of test          80.
---------------------------------
Starting test          81...
...Read data: a=47796, b=136
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 156
...End of test          81.
---------------------------------
Starting test          82...
...Read data: a=55592, b= 45
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 212
...End of test          82.
---------------------------------
Starting test          83...
...Read data: a=12487, b= 46
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  21
...End of test          83.
---------------------------------
Starting test          84...
...Read data: a=58376, b= 28
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 236
...End of test          84.
---------------------------------
Starting test          85...
...Read data: a=42749, b= 41
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 224
...End of test          85.
---------------------------------
Starting test          86...
...Read data: a=36892, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 160
...End of test          86.
---------------------------------
Starting test          87...
...Read data: a= 2266, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   9
...End of test          87.
---------------------------------
Starting test          88...
...Read data: a=42854, b=112
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 198
...End of test          88.
---------------------------------
Starting test          89...
...Read data: a= 1139, b=186
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  19
...End of test          89.
---------------------------------
Starting test          90...
...Read data: a=45918, b=250
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 252
...End of test          90.
---------------------------------
Starting test          91...
...Read data: a= 1493, b= 26
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  11
...End of test          91.
---------------------------------
Starting test          92...
...Read data: a=  185, b= 55
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  20
...End of test          92.
---------------------------------
Starting test          93...
...Read data: a=14230, b=192
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  22
...End of test          93.
---------------------------------
Starting test          94...
...Read data: a=40742, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 252
...End of test          94.
---------------------------------
Starting test          95...
...Read data: a=33661, b=220
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 241
...End of test          95.
---------------------------------
Starting test          96...
...Read data: a=22406, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  86
...End of test          96.
---------------------------------
Starting test          97...
...Read data: a=39806, b=219
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 241
...End of test          97.
---------------------------------
Starting test          98...
...Read data: a=46799, b=121
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 153
...End of test          98.
---------------------------------
Starting test          99...
...Read data: a=58618, b= 97
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 225
...End of test          99.
---------------------------------
Starting test         100...
...Read data: a= 2327, b=161
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  47
...End of test         100.
Phase 2 Complete: Simulation finished.
$finish called at time : 24045 ns : File "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.238 ; gain = 0.000
run 20 us
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.divider_tb
WARNING: [XSIM 43-3373] "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Phase 1 Complete: Generated results/inputdata.txt
---------------------------------
Starting test           1...
...Read data: a=13604, b=129
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 149
...End of test           1.
---------------------------------
Starting test           2...
...Read data: a=54793, b= 99
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 148
...End of test           2.
---------------------------------
Starting test           3...
...Read data: a=31501, b=141
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 239
...End of test           3.
---------------------------------
Starting test           4...
...Read data: a=33893, b= 18
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  35
...End of test           4.
---------------------------------
Starting test           5...
...Read data: a=58113, b= 13
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 197
...End of test           5.
---------------------------------
Starting test           6...
...Read data: a=61814, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 195
...End of test           6.
---------------------------------
Starting test           7...
...Read data: a=22509, b=140
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  62
...End of test           7.
---------------------------------
Starting test           8...
...Read data: a=59897, b=198
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  97
...End of test           8.
---------------------------------
Starting test           9...
...Read data: a=33989, b=170
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 110
...End of test           9.
---------------------------------
Starting test          10...
...Read data: a=63461, b=119
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 239
...End of test          10.
---------------------------------
Starting test          11...
...Read data: a=54802, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  94
...End of test          11.
---------------------------------
Starting test          12...
...Read data: a=27122, b=206
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 226
...End of test          12.
---------------------------------
Starting test          13...
...Read data: a=31464, b=197
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 235
...End of test          13.
---------------------------------
Starting test          14...
...Read data: a=18780, b=189
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 232
...End of test          14.
---------------------------------
Starting test          15...
...Read data: a=22573, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 223
...End of test          15.
---------------------------------
Starting test          16...
...Read data: a=25187, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 214
...End of test          16.
---------------------------------
Starting test          17...
...Read data: a= 8832, b= 32
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  20
...End of test          17.
---------------------------------
Starting test          18...
...Read data: a=17834, b=157
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  76
...End of test          18.
---------------------------------
Starting test          19...
...Read data: a=16022, b= 19
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  75
...End of test          19.
---------------------------------
Starting test          20...
...Read data: a=14349, b= 83
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 172
...End of test          20.
---------------------------------
Starting test          21...
...Read data: a=56683, b=213
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 205
...End of test          21.
---------------------------------
Starting test          22...
...Read data: a=18946, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  25
...End of test          22.
---------------------------------
Starting test          23...
...Read data: a=59677, b=207
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 119
...End of test          23.
---------------------------------
Starting test          24...
...Read data: a=18723, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  80
...End of test          24.
---------------------------------
Starting test          25...
...Read data: a= 2762, b= 60
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  46
...End of test          25.
---------------------------------
Starting test          26...
...Read data: a=48626, b=138
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 143
...End of test          26.
---------------------------------
Starting test          27...
...Read data: a=45889, b=216
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 235
...End of test          27.
---------------------------------
Starting test          28...
...Read data: a=62328, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  26
...End of test          28.
---------------------------------
Starting test          29...
...Read data: a= 3563, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 208
...End of test          29.
---------------------------------
Starting test          30...
...Read data: a=63942, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  19
...End of test          30.
---------------------------------
Starting test          31...
...Read data: a=  700, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  16
...End of test          31.
---------------------------------
Starting test          32...
...Read data: a=39435, b=113
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  26
...End of test          32.
---------------------------------
Starting test          33...
...Read data: a=16773, b= 79
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 212
...End of test          33.
---------------------------------
Starting test          34...
...Read data: a=24635, b= 58
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 168
...End of test          34.
---------------------------------
Starting test          35...
...Read data: a=12926, b= 21
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 103
...End of test          35.
---------------------------------
Starting test          36...
...Read data: a=39921, b=217
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 144
...End of test          36.
---------------------------------
Starting test          37...
...Read data: a= 1890, b= 76
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  24
...End of test          37.
---------------------------------
Starting test          38...
...Read data: a=21919, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  63
...End of test          38.
---------------------------------
Starting test          39...
...Read data: a=43512, b=183
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  45
...End of test          39.
---------------------------------
Starting test          40...
...Read data: a=22175, b= 92
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 241
...End of test          40.
---------------------------------
Starting test          41...
...Read data: a=49243, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 136
...End of test          41.
---------------------------------
Starting test          42...
...Read data: a=12873, b=208
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 244
...End of test          42.
---------------------------------
Starting test          43...
...Read data: a=49367, b= 81
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  57
...End of test          43.
---------------------------------
Starting test          44...
...Read data: a=12182, b= 12
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 247
...End of test          44.
---------------------------------
Starting test          45...
...Read data: a=52930, b=200
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 225
...End of test          45.
---------------------------------
Starting test          46...
...Read data: a=23159, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 123
...End of test          46.
---------------------------------
Starting test          47...
...Read data: a=56082, b=126
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 181
...End of test          47.
---------------------------------
Starting test          48...
...Read data: a=33133, b= 57
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 200
...End of test          48.
---------------------------------
Starting test          49...
...Read data: a=36639, b=211
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 130
...End of test          49.
---------------------------------
Starting test          50...
...Read data: a=12165, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 101
...End of test          50.
---------------------------------
Starting test          51...
...Read data: a=22875, b= 73
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  57
...End of test          51.
---------------------------------
Starting test          52...
...Read data: a=44607, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  14
...End of test          52.
---------------------------------
Starting test          53...
...Read data: a=25432, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  48
...End of test          53.
---------------------------------
Starting test          54...
...Read data: a= 3214, b=156
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 224
...End of test          54.
---------------------------------
Starting test          55...
...Read data: a=39418, b= 38
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  81
...End of test          55.
---------------------------------
Starting test          56...
...Read data: a= 6003, b=163
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 192
...End of test          56.
---------------------------------
Starting test          57...
...Read data: a=43055, b=179
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  35
...End of test          57.
---------------------------------
Starting test          58...
...Read data: a=22111, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  69
...End of test          58.
---------------------------------
Starting test          59...
...Read data: a=65015, b=203
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   9
...End of test          59.
---------------------------------
Starting test          60...
...Read data: a= 6886, b= 90
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  76
...End of test          60.
---------------------------------
Starting test          61...
...Read data: a=49449, b=237
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  78
...End of test          61.
---------------------------------
Starting test          62...
...Read data: a=27866, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  19
...End of test          62.
---------------------------------
Starting test          63...
...Read data: a=58037, b=223
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 227
...End of test          63.
---------------------------------
Starting test          64...
...Read data: a= 6521, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  95
...End of test          64.
---------------------------------
Starting test          65...
...Read data: a= 3280, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  78
...End of test          65.
---------------------------------
Starting test          66...
...Read data: a=44459, b= 14
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  31
...End of test          66.
---------------------------------
Starting test          67...
...Read data: a=44508, b=154
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 206
...End of test          67.
---------------------------------
Starting test          68...
...Read data: a=29437, b=195
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  30
...End of test          68.
---------------------------------
Starting test          69...
...Read data: a=60758, b= 78
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 195
...End of test          69.
---------------------------------
Starting test          70...
...Read data: a=30311, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 215
...End of test          70.
---------------------------------
Starting test          71...
...Read data: a=47542, b= 56
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 191
...End of test          71.
---------------------------------
Starting test          72...
...Read data: a=34681, b=184
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 172
...End of test          72.
---------------------------------
Starting test          73...
...Read data: a=49044, b=147
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 151
...End of test          73.
---------------------------------
Starting test          74...
...Read data: a=11268, b= 89
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 126
...End of test          74.
---------------------------------
Starting test          75...
...Read data: a=27099, b= 77
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  95
...End of test          75.
---------------------------------
Starting test          76...
...Read data: a=47065, b=109
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  87
...End of test          76.
---------------------------------
Starting test          77...
...Read data: a=57974, b=202
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 140
...End of test          77.
---------------------------------
Starting test          78...
...Read data: a=11702, b=149
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 147
...End of test          78.
---------------------------------
Starting test          79...
...Read data: a= 6726, b=  4
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 145
...End of test          79.
---------------------------------
Starting test          80...
...Read data: a=25079, b=105
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 238
...End of test          80.
---------------------------------
Starting test          81...
...Read data: a=47796, b=136
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 147
...End of test          81.
---------------------------------
Starting test          82...
...Read data: a=55592, b= 45
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  36
...End of test          82.
---------------------------------
Starting test          83...
...Read data: a=12487, b= 46
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  15
...End of test          83.
---------------------------------
Starting test          84...
...Read data: a=58376, b= 28
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   1
...End of test          84.
---------------------------------
Starting test          85...
...Read data: a=42749, b= 41
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 213
...End of test          85.
---------------------------------
Starting test          86...
...Read data: a=36892, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 234
...End of test          86.
---------------------------------
Starting test          87...
...Read data: a= 2266, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  37
...End of test          87.
---------------------------------
Starting test          88...
...Read data: a=42854, b=112
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  54
...End of test          88.
---------------------------------
Starting test          89...
...Read data: a= 1139, b=186
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 240
...End of test          89.
---------------------------------
Starting test          90...
...Read data: a=45918, b=250
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 197
...End of test          90.
---------------------------------
Starting test          91...
...Read data: a= 1493, b= 26
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  57
...End of test          91.
---------------------------------
Starting test          92...
...Read data: a=  185, b= 55
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   3
...End of test          92.
---------------------------------
Starting test          93...
...Read data: a=14230, b=192
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  34
...End of test          93.
---------------------------------
Starting test          94...
...Read data: a=40742, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  79
...End of test          94.
---------------------------------
Starting test          95...
...Read data: a=33661, b=220
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 117
...End of test          95.
---------------------------------
Starting test          96...
...Read data: a=22406, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 186
...End of test          96.
---------------------------------
Starting test          97...
...Read data: a=39806, b=219
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 183
...End of test          97.
---------------------------------
Starting test          98...
...Read data: a=46799, b=121
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 102
...End of test          98.
---------------------------------
Starting test          99...
...Read data: a=58618, b= 97
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 185
...End of test          99.
---------------------------------
Starting test         100...
...Read data: a= 2327, b=161
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 232
...End of test         100.
Phase 2 Complete: Simulation finished.
$finish called at time : 24045 ns : File "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1136.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.divider_tb
WARNING: [XSIM 43-3373] "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Phase 1 Complete: Generated results/inputdata.txt
---------------------------------
Starting test           1...
...Read data: a=13604, b=129
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65429
...End of test           1.
---------------------------------
Starting test           2...
...Read data: a=54793, b= 99
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65428
...End of test           2.
---------------------------------
Starting test           3...
...Read data: a=31501, b=141
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65263
...End of test           3.
---------------------------------
Starting test           4...
...Read data: a=33893, b= 18
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 63779
...End of test           4.
---------------------------------
Starting test           5...
...Read data: a=58113, b= 13
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 64965
...End of test           5.
---------------------------------
Starting test           6...
...Read data: a=61814, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65475
...End of test           6.
---------------------------------
Starting test           7...
...Read data: a=22509, b=140
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65342
...End of test           7.
---------------------------------
Starting test           8...
...Read data: a=59897, b=198
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    97
...End of test           8.
---------------------------------
Starting test           9...
...Read data: a=33989, b=170
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   366
...End of test           9.
---------------------------------
Starting test          10...
...Read data: a=63461, b=119
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65519
...End of test          10.
---------------------------------
Starting test          11...
...Read data: a=54802, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    94
...End of test          11.
---------------------------------
Starting test          12...
...Read data: a=27122, b=206
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 64994
...End of test          12.
---------------------------------
Starting test          13...
...Read data: a=31464, b=197
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65003
...End of test          13.
---------------------------------
Starting test          14...
...Read data: a=18780, b=189
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65256
...End of test          14.
---------------------------------
Starting test          15...
...Read data: a=22573, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   223
...End of test          15.
---------------------------------
Starting test          16...
...Read data: a=25187, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  2518
...End of test          16.
---------------------------------
Starting test          17...
...Read data: a= 8832, b= 32
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   276
...End of test          17.
---------------------------------
Starting test          18...
...Read data: a=17834, b=157
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65356
...End of test          18.
---------------------------------
Starting test          19...
...Read data: a=16022, b= 19
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   843
...End of test          19.
---------------------------------
Starting test          20...
...Read data: a=14349, b= 83
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   172
...End of test          20.
---------------------------------
Starting test          21...
...Read data: a=56683, b=213
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   205
...End of test          21.
---------------------------------
Starting test          22...
...Read data: a=18946, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65305
...End of test          22.
---------------------------------
Starting test          23...
...Read data: a=59677, b=207
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   119
...End of test          23.
---------------------------------
Starting test          24...
...Read data: a=18723, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  1872
...End of test          24.
---------------------------------
Starting test          25...
...Read data: a= 2762, b= 60
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    46
...End of test          25.
---------------------------------
Starting test          26...
...Read data: a=48626, b=138
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   143
...End of test          26.
---------------------------------
Starting test          27...
...Read data: a=45889, b=216
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   491
...End of test          27.
---------------------------------
Starting test          28...
...Read data: a=62328, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    26
...End of test          28.
---------------------------------
Starting test          29...
...Read data: a= 3563, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65488
...End of test          29.
---------------------------------
Starting test          30...
...Read data: a=63942, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    19
...End of test          30.
---------------------------------
Starting test          31...
...Read data: a=  700, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    16
...End of test          31.
---------------------------------
Starting test          32...
...Read data: a=39435, b=113
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65306
...End of test          32.
---------------------------------
Starting test          33...
...Read data: a=16773, b= 79
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   212
...End of test          33.
---------------------------------
Starting test          34...
...Read data: a=24635, b= 58
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   424
...End of test          34.
---------------------------------
Starting test          35...
...Read data: a=12926, b= 21
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   615
...End of test          35.
---------------------------------
Starting test          36...
...Read data: a=39921, b=217
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   656
...End of test          36.
---------------------------------
Starting test          37...
...Read data: a= 1890, b= 76
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    24
...End of test          37.
---------------------------------
Starting test          38...
...Read data: a=21919, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65343
...End of test          38.
---------------------------------
Starting test          39...
...Read data: a=43512, b=183
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   301
...End of test          39.
---------------------------------
Starting test          40...
...Read data: a=22175, b= 92
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   241
...End of test          40.
---------------------------------
Starting test          41...
...Read data: a=49243, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   136
...End of test          41.
---------------------------------
Starting test          42...
...Read data: a=12873, b=208
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65268
...End of test          42.
---------------------------------
Starting test          43...
...Read data: a=49367, b= 81
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65337
...End of test          43.
---------------------------------
Starting test          44...
...Read data: a=12182, b= 12
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  1015
...End of test          44.
---------------------------------
Starting test          45...
...Read data: a=52930, b=200
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   225
...End of test          45.
---------------------------------
Starting test          46...
...Read data: a=23159, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   379
...End of test          46.
---------------------------------
Starting test          47...
...Read data: a=56082, b=126
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65461
...End of test          47.
---------------------------------
Starting test          48...
...Read data: a=33133, b= 57
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 64968
...End of test          48.
---------------------------------
Starting test          49...
...Read data: a=36639, b=211
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   642
...End of test          49.
---------------------------------
Starting test          50...
...Read data: a=12165, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   101
...End of test          50.
---------------------------------
Starting test          51...
...Read data: a=22875, b= 73
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   313
...End of test          51.
---------------------------------
Starting test          52...
...Read data: a=44607, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65038
...End of test          52.
---------------------------------
Starting test          53...
...Read data: a=25432, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65328
...End of test          53.
---------------------------------
Starting test          54...
...Read data: a= 3214, b=156
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65504
...End of test          54.
---------------------------------
Starting test          55...
...Read data: a=39418, b= 38
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 64849
...End of test          55.
---------------------------------
Starting test          56...
...Read data: a= 6003, b=163
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65472
...End of test          56.
---------------------------------
Starting test          57...
...Read data: a=43055, b=179
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   291
...End of test          57.
---------------------------------
Starting test          58...
...Read data: a=22111, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   325
...End of test          58.
---------------------------------
Starting test          59...
...Read data: a=65015, b=203
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =     9
...End of test          59.
---------------------------------
Starting test          60...
...Read data: a= 6886, b= 90
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    76
...End of test          60.
---------------------------------
Starting test          61...
...Read data: a=49449, b=237
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   846
...End of test          61.
---------------------------------
Starting test          62...
...Read data: a=27866, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   275
...End of test          62.
---------------------------------
Starting test          63...
...Read data: a=58037, b=223
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   227
...End of test          63.
---------------------------------
Starting test          64...
...Read data: a= 6521, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    95
...End of test          64.
---------------------------------
Starting test          65...
...Read data: a= 3280, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    78
...End of test          65.
---------------------------------
Starting test          66...
...Read data: a=44459, b= 14
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 64031
...End of test          66.
---------------------------------
Starting test          67...
...Read data: a=44508, b=154
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   206
...End of test          67.
---------------------------------
Starting test          68...
...Read data: a=29437, b=195
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65054
...End of test          68.
---------------------------------
Starting test          69...
...Read data: a=60758, b= 78
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65475
...End of test          69.
---------------------------------
Starting test          70...
...Read data: a=30311, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  3031
...End of test          70.
---------------------------------
Starting test          71...
...Read data: a=47542, b= 56
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65215
...End of test          71.
---------------------------------
Starting test          72...
...Read data: a=34681, b=184
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   428
...End of test          72.
---------------------------------
Starting test          73...
...Read data: a=49044, b=147
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   151
...End of test          73.
---------------------------------
Starting test          74...
...Read data: a=11268, b= 89
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   126
...End of test          74.
---------------------------------
Starting test          75...
...Read data: a=27099, b= 77
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   351
...End of test          75.
---------------------------------
Starting test          76...
...Read data: a=47065, b=109
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65367
...End of test          76.
---------------------------------
Starting test          77...
...Read data: a=57974, b=202
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   140
...End of test          77.
---------------------------------
Starting test          78...
...Read data: a=11702, b=149
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65427
...End of test          78.
---------------------------------
Starting test          79...
...Read data: a= 6726, b=  4
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  1681
...End of test          79.
---------------------------------
Starting test          80...
...Read data: a=25079, b=105
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   238
...End of test          80.
---------------------------------
Starting test          81...
...Read data: a=47796, b=136
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   147
...End of test          81.
---------------------------------
Starting test          82...
...Read data: a=55592, b= 45
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65316
...End of test          82.
---------------------------------
Starting test          83...
...Read data: a=12487, b= 46
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   271
...End of test          83.
---------------------------------
Starting test          84...
...Read data: a=58376, b= 28
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65281
...End of test          84.
---------------------------------
Starting test          85...
...Read data: a=42749, b= 41
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 64981
...End of test          85.
---------------------------------
Starting test          86...
...Read data: a=36892, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   234
...End of test          86.
---------------------------------
Starting test          87...
...Read data: a= 2266, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    37
...End of test          87.
---------------------------------
Starting test          88...
...Read data: a=42854, b=112
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65334
...End of test          88.
---------------------------------
Starting test          89...
...Read data: a= 1139, b=186
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65520
...End of test          89.
---------------------------------
Starting test          90...
...Read data: a=45918, b=250
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  3269
...End of test          90.
---------------------------------
Starting test          91...
...Read data: a= 1493, b= 26
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    57
...End of test          91.
---------------------------------
Starting test          92...
...Read data: a=  185, b= 55
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =     3
...End of test          92.
---------------------------------
Starting test          93...
...Read data: a=14230, b=192
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65314
...End of test          93.
---------------------------------
Starting test          94...
...Read data: a=40742, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   335
...End of test          94.
---------------------------------
Starting test          95...
...Read data: a=33661, b=220
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   885
...End of test          95.
---------------------------------
Starting test          96...
...Read data: a=22406, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   186
...End of test          96.
---------------------------------
Starting test          97...
...Read data: a=39806, b=219
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   695
...End of test          97.
---------------------------------
Starting test          98...
...Read data: a=46799, b=121
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65382
...End of test          98.
---------------------------------
Starting test          99...
...Read data: a=58618, b= 97
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65465
...End of test          99.
---------------------------------
Starting test         100...
...Read data: a= 2327, b=161
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65512
...End of test         100.
Phase 2 Complete: Simulation finished.
$finish called at time : 24045 ns : File "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1136.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Phase 1 Complete: Generated results/inputdata.txt
---------------------------------
Starting test           1...
...Read data: a=13604, b=129
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65429
...End of test           1.
---------------------------------
Starting test           2...
...Read data: a=54793, b= 99
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65428
...End of test           2.
---------------------------------
Starting test           3...
...Read data: a=31501, b=141
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65263
...End of test           3.
---------------------------------
Starting test           4...
...Read data: a=33893, b= 18
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 63779
...End of test           4.
---------------------------------
Starting test           5...
...Read data: a=58113, b= 13
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 64965
...End of test           5.
---------------------------------
Starting test           6...
...Read data: a=61814, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65475
...End of test           6.
---------------------------------
Starting test           7...
...Read data: a=22509, b=140
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65342
...End of test           7.
---------------------------------
Starting test           8...
...Read data: a=59897, b=198
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    97
...End of test           8.
---------------------------------
Starting test           9...
...Read data: a=33989, b=170
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   366
...End of test           9.
---------------------------------
Starting test          10...
...Read data: a=63461, b=119
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65519
...End of test          10.
---------------------------------
Starting test          11...
...Read data: a=54802, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    94
...End of test          11.
---------------------------------
Starting test          12...
...Read data: a=27122, b=206
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 64994
...End of test          12.
---------------------------------
Starting test          13...
...Read data: a=31464, b=197
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65003
...End of test          13.
---------------------------------
Starting test          14...
...Read data: a=18780, b=189
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65256
...End of test          14.
---------------------------------
Starting test          15...
...Read data: a=22573, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   223
...End of test          15.
---------------------------------
Starting test          16...
...Read data: a=25187, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  2518
...End of test          16.
---------------------------------
Starting test          17...
...Read data: a= 8832, b= 32
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   276
...End of test          17.
---------------------------------
Starting test          18...
...Read data: a=17834, b=157
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65356
...End of test          18.
---------------------------------
Starting test          19...
...Read data: a=16022, b= 19
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   843
...End of test          19.
---------------------------------
Starting test          20...
...Read data: a=14349, b= 83
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   172
...End of test          20.
---------------------------------
Starting test          21...
...Read data: a=56683, b=213
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   205
...End of test          21.
---------------------------------
Starting test          22...
...Read data: a=18946, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65305
...End of test          22.
---------------------------------
Starting test          23...
...Read data: a=59677, b=207
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   119
...End of test          23.
---------------------------------
Starting test          24...
...Read data: a=18723, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  1872
...End of test          24.
---------------------------------
Starting test          25...
...Read data: a= 2762, b= 60
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    46
...End of test          25.
---------------------------------
Starting test          26...
...Read data: a=48626, b=138
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   143
...End of test          26.
---------------------------------
Starting test          27...
...Read data: a=45889, b=216
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   491
...End of test          27.
---------------------------------
Starting test          28...
...Read data: a=62328, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    26
...End of test          28.
---------------------------------
Starting test          29...
...Read data: a= 3563, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65488
...End of test          29.
---------------------------------
Starting test          30...
...Read data: a=63942, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    19
...End of test          30.
---------------------------------
Starting test          31...
...Read data: a=  700, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    16
...End of test          31.
---------------------------------
Starting test          32...
...Read data: a=39435, b=113
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65306
...End of test          32.
---------------------------------
Starting test          33...
...Read data: a=16773, b= 79
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   212
...End of test          33.
---------------------------------
Starting test          34...
...Read data: a=24635, b= 58
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   424
...End of test          34.
---------------------------------
Starting test          35...
...Read data: a=12926, b= 21
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   615
...End of test          35.
---------------------------------
Starting test          36...
...Read data: a=39921, b=217
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   656
...End of test          36.
---------------------------------
Starting test          37...
...Read data: a= 1890, b= 76
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    24
...End of test          37.
---------------------------------
Starting test          38...
...Read data: a=21919, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65343
...End of test          38.
---------------------------------
Starting test          39...
...Read data: a=43512, b=183
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   301
...End of test          39.
---------------------------------
Starting test          40...
...Read data: a=22175, b= 92
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   241
...End of test          40.
---------------------------------
Starting test          41...
...Read data: a=49243, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   136
...End of test          41.
---------------------------------
Starting test          42...
...Read data: a=12873, b=208
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65268
...End of test          42.
---------------------------------
Starting test          43...
...Read data: a=49367, b= 81
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65337
...End of test          43.
---------------------------------
Starting test          44...
...Read data: a=12182, b= 12
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  1015
...End of test          44.
---------------------------------
Starting test          45...
...Read data: a=52930, b=200
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   225
...End of test          45.
---------------------------------
Starting test          46...
...Read data: a=23159, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   379
...End of test          46.
---------------------------------
Starting test          47...
...Read data: a=56082, b=126
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65461
...End of test          47.
---------------------------------
Starting test          48...
...Read data: a=33133, b= 57
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 64968
...End of test          48.
---------------------------------
Starting test          49...
...Read data: a=36639, b=211
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   642
...End of test          49.
---------------------------------
Starting test          50...
...Read data: a=12165, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   101
...End of test          50.
---------------------------------
Starting test          51...
...Read data: a=22875, b= 73
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   313
...End of test          51.
---------------------------------
Starting test          52...
...Read data: a=44607, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65038
...End of test          52.
---------------------------------
Starting test          53...
...Read data: a=25432, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65328
...End of test          53.
---------------------------------
Starting test          54...
...Read data: a= 3214, b=156
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65504
...End of test          54.
---------------------------------
Starting test          55...
...Read data: a=39418, b= 38
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 64849
...End of test          55.
---------------------------------
Starting test          56...
...Read data: a= 6003, b=163
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65472
...End of test          56.
---------------------------------
Starting test          57...
...Read data: a=43055, b=179
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   291
...End of test          57.
---------------------------------
Starting test          58...
...Read data: a=22111, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   325
...End of test          58.
---------------------------------
Starting test          59...
...Read data: a=65015, b=203
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =     9
...End of test          59.
---------------------------------
Starting test          60...
...Read data: a= 6886, b= 90
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    76
...End of test          60.
---------------------------------
Starting test          61...
...Read data: a=49449, b=237
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   846
...End of test          61.
---------------------------------
Starting test          62...
...Read data: a=27866, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   275
...End of test          62.
---------------------------------
Starting test          63...
...Read data: a=58037, b=223
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   227
...End of test          63.
---------------------------------
Starting test          64...
...Read data: a= 6521, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    95
...End of test          64.
---------------------------------
Starting test          65...
...Read data: a= 3280, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    78
...End of test          65.
---------------------------------
Starting test          66...
...Read data: a=44459, b= 14
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 64031
...End of test          66.
---------------------------------
Starting test          67...
...Read data: a=44508, b=154
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   206
...End of test          67.
---------------------------------
Starting test          68...
...Read data: a=29437, b=195
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65054
...End of test          68.
---------------------------------
Starting test          69...
...Read data: a=60758, b= 78
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65475
...End of test          69.
---------------------------------
Starting test          70...
...Read data: a=30311, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  3031
...End of test          70.
---------------------------------
Starting test          71...
...Read data: a=47542, b= 56
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65215
...End of test          71.
---------------------------------
Starting test          72...
...Read data: a=34681, b=184
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   428
...End of test          72.
---------------------------------
Starting test          73...
...Read data: a=49044, b=147
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   151
...End of test          73.
---------------------------------
Starting test          74...
...Read data: a=11268, b= 89
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   126
...End of test          74.
---------------------------------
Starting test          75...
...Read data: a=27099, b= 77
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   351
...End of test          75.
---------------------------------
Starting test          76...
...Read data: a=47065, b=109
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65367
...End of test          76.
---------------------------------
Starting test          77...
...Read data: a=57974, b=202
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   140
...End of test          77.
---------------------------------
Starting test          78...
...Read data: a=11702, b=149
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65427
...End of test          78.
---------------------------------
Starting test          79...
...Read data: a= 6726, b=  4
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  1681
...End of test          79.
---------------------------------
Starting test          80...
...Read data: a=25079, b=105
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   238
...End of test          80.
---------------------------------
Starting test          81...
...Read data: a=47796, b=136
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   147
...End of test          81.
---------------------------------
Starting test          82...
...Read data: a=55592, b= 45
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65316
...End of test          82.
---------------------------------
Starting test          83...
...Read data: a=12487, b= 46
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   271
...End of test          83.
---------------------------------
Starting test          84...
...Read data: a=58376, b= 28
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65281
...End of test          84.
---------------------------------
Starting test          85...
...Read data: a=42749, b= 41
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 64981
...End of test          85.
---------------------------------
Starting test          86...
...Read data: a=36892, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   234
...End of test          86.
---------------------------------
Starting test          87...
...Read data: a= 2266, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    37
...End of test          87.
---------------------------------
Starting test          88...
...Read data: a=42854, b=112
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65334
...End of test          88.
---------------------------------
Starting test          89...
...Read data: a= 1139, b=186
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65520
...End of test          89.
---------------------------------
Starting test          90...
...Read data: a=45918, b=250
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  3269
...End of test          90.
---------------------------------
Starting test          91...
...Read data: a= 1493, b= 26
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =    57
...End of test          91.
---------------------------------
Starting test          92...
...Read data: a=  185, b= 55
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =     3
...End of test          92.
---------------------------------
Starting test          93...
...Read data: a=14230, b=192
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65314
...End of test          93.
---------------------------------
Starting test          94...
...Read data: a=40742, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   335
...End of test          94.
---------------------------------
Starting test          95...
...Read data: a=33661, b=220
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   885
...End of test          95.
---------------------------------
Starting test          96...
...Read data: a=22406, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   186
...End of test          96.
---------------------------------
Starting test          97...
...Read data: a=39806, b=219
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   695
...End of test          97.
---------------------------------
Starting test          98...
...Read data: a=46799, b=121
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65382
...End of test          98.
---------------------------------
Starting test          99...
...Read data: a=58618, b= 97
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65465
...End of test          99.
---------------------------------
Starting test         100...
...Read data: a= 2327, b=161
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 65512
...End of test         100.
Phase 2 Complete: Simulation finished.
$finish called at time : 24045 ns : File "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/ZLL/Desktop/fpga-24su/divider/divider.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.divider_tb
WARNING: [XSIM 43-3373] "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Phase 1 Complete: Generated results/inputdata.txt
---------------------------------
Starting test           1...
...Read data: a=13604, b=129
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 149
...End of test           1.
---------------------------------
Starting test           2...
...Read data: a=54793, b= 99
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 148
...End of test           2.
---------------------------------
Starting test           3...
...Read data: a=31501, b=141
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 239
...End of test           3.
---------------------------------
Starting test           4...
...Read data: a=33893, b= 18
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  35
...End of test           4.
---------------------------------
Starting test           5...
...Read data: a=58113, b= 13
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 197
...End of test           5.
---------------------------------
Starting test           6...
...Read data: a=61814, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 195
...End of test           6.
---------------------------------
Starting test           7...
...Read data: a=22509, b=140
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  62
...End of test           7.
---------------------------------
Starting test           8...
...Read data: a=59897, b=198
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  97
...End of test           8.
---------------------------------
Starting test           9...
...Read data: a=33989, b=170
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 110
...End of test           9.
---------------------------------
Starting test          10...
...Read data: a=63461, b=119
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 239
...End of test          10.
---------------------------------
Starting test          11...
...Read data: a=54802, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  94
...End of test          11.
---------------------------------
Starting test          12...
...Read data: a=27122, b=206
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 226
...End of test          12.
---------------------------------
Starting test          13...
...Read data: a=31464, b=197
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 235
...End of test          13.
---------------------------------
Starting test          14...
...Read data: a=18780, b=189
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 232
...End of test          14.
---------------------------------
Starting test          15...
...Read data: a=22573, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 223
...End of test          15.
---------------------------------
Starting test          16...
...Read data: a=25187, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 214
...End of test          16.
---------------------------------
Starting test          17...
...Read data: a= 8832, b= 32
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  20
...End of test          17.
---------------------------------
Starting test          18...
...Read data: a=17834, b=157
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  76
...End of test          18.
---------------------------------
Starting test          19...
...Read data: a=16022, b= 19
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  75
...End of test          19.
---------------------------------
Starting test          20...
...Read data: a=14349, b= 83
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 172
...End of test          20.
---------------------------------
Starting test          21...
...Read data: a=56683, b=213
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 205
...End of test          21.
---------------------------------
Starting test          22...
...Read data: a=18946, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  25
...End of test          22.
---------------------------------
Starting test          23...
...Read data: a=59677, b=207
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 119
...End of test          23.
---------------------------------
Starting test          24...
...Read data: a=18723, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  80
...End of test          24.
---------------------------------
Starting test          25...
...Read data: a= 2762, b= 60
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  46
...End of test          25.
---------------------------------
Starting test          26...
...Read data: a=48626, b=138
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 143
...End of test          26.
---------------------------------
Starting test          27...
...Read data: a=45889, b=216
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 235
...End of test          27.
---------------------------------
Starting test          28...
...Read data: a=62328, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  26
...End of test          28.
---------------------------------
Starting test          29...
...Read data: a= 3563, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 208
...End of test          29.
---------------------------------
Starting test          30...
...Read data: a=63942, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  19
...End of test          30.
---------------------------------
Starting test          31...
...Read data: a=  700, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  16
...End of test          31.
---------------------------------
Starting test          32...
...Read data: a=39435, b=113
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  26
...End of test          32.
---------------------------------
Starting test          33...
...Read data: a=16773, b= 79
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 212
...End of test          33.
---------------------------------
Starting test          34...
...Read data: a=24635, b= 58
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 168
...End of test          34.
---------------------------------
Starting test          35...
...Read data: a=12926, b= 21
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 103
...End of test          35.
---------------------------------
Starting test          36...
...Read data: a=39921, b=217
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 144
...End of test          36.
---------------------------------
Starting test          37...
...Read data: a= 1890, b= 76
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  24
...End of test          37.
---------------------------------
Starting test          38...
...Read data: a=21919, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  63
...End of test          38.
---------------------------------
Starting test          39...
...Read data: a=43512, b=183
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  45
...End of test          39.
---------------------------------
Starting test          40...
...Read data: a=22175, b= 92
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 241
...End of test          40.
---------------------------------
Starting test          41...
...Read data: a=49243, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 136
...End of test          41.
---------------------------------
Starting test          42...
...Read data: a=12873, b=208
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 244
...End of test          42.
---------------------------------
Starting test          43...
...Read data: a=49367, b= 81
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  57
...End of test          43.
---------------------------------
Starting test          44...
...Read data: a=12182, b= 12
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 247
...End of test          44.
---------------------------------
Starting test          45...
...Read data: a=52930, b=200
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 225
...End of test          45.
---------------------------------
Starting test          46...
...Read data: a=23159, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 123
...End of test          46.
---------------------------------
Starting test          47...
...Read data: a=56082, b=126
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 181
...End of test          47.
---------------------------------
Starting test          48...
...Read data: a=33133, b= 57
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 200
...End of test          48.
---------------------------------
Starting test          49...
...Read data: a=36639, b=211
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 130
...End of test          49.
---------------------------------
Starting test          50...
...Read data: a=12165, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 101
...End of test          50.
---------------------------------
Starting test          51...
...Read data: a=22875, b= 73
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  57
...End of test          51.
---------------------------------
Starting test          52...
...Read data: a=44607, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  14
...End of test          52.
---------------------------------
Starting test          53...
...Read data: a=25432, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  48
...End of test          53.
---------------------------------
Starting test          54...
...Read data: a= 3214, b=156
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 224
...End of test          54.
---------------------------------
Starting test          55...
...Read data: a=39418, b= 38
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  81
...End of test          55.
---------------------------------
Starting test          56...
...Read data: a= 6003, b=163
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 192
...End of test          56.
---------------------------------
Starting test          57...
...Read data: a=43055, b=179
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  35
...End of test          57.
---------------------------------
Starting test          58...
...Read data: a=22111, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  69
...End of test          58.
---------------------------------
Starting test          59...
...Read data: a=65015, b=203
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   9
...End of test          59.
---------------------------------
Starting test          60...
...Read data: a= 6886, b= 90
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  76
...End of test          60.
---------------------------------
Starting test          61...
...Read data: a=49449, b=237
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  78
...End of test          61.
---------------------------------
Starting test          62...
...Read data: a=27866, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  19
...End of test          62.
---------------------------------
Starting test          63...
...Read data: a=58037, b=223
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 227
...End of test          63.
---------------------------------
Starting test          64...
...Read data: a= 6521, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  95
...End of test          64.
---------------------------------
Starting test          65...
...Read data: a= 3280, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  78
...End of test          65.
---------------------------------
Starting test          66...
...Read data: a=44459, b= 14
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  31
...End of test          66.
---------------------------------
Starting test          67...
...Read data: a=44508, b=154
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 206
...End of test          67.
---------------------------------
Starting test          68...
...Read data: a=29437, b=195
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  30
...End of test          68.
---------------------------------
Starting test          69...
...Read data: a=60758, b= 78
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 195
...End of test          69.
---------------------------------
Starting test          70...
...Read data: a=30311, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 215
...End of test          70.
---------------------------------
Starting test          71...
...Read data: a=47542, b= 56
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 191
...End of test          71.
---------------------------------
Starting test          72...
...Read data: a=34681, b=184
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 172
...End of test          72.
---------------------------------
Starting test          73...
...Read data: a=49044, b=147
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 151
...End of test          73.
---------------------------------
Starting test          74...
...Read data: a=11268, b= 89
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 126
...End of test          74.
---------------------------------
Starting test          75...
...Read data: a=27099, b= 77
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  95
...End of test          75.
---------------------------------
Starting test          76...
...Read data: a=47065, b=109
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  87
...End of test          76.
---------------------------------
Starting test          77...
...Read data: a=57974, b=202
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 140
...End of test          77.
---------------------------------
Starting test          78...
...Read data: a=11702, b=149
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 147
...End of test          78.
---------------------------------
Starting test          79...
...Read data: a= 6726, b=  4
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 145
...End of test          79.
---------------------------------
Starting test          80...
...Read data: a=25079, b=105
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 238
...End of test          80.
---------------------------------
Starting test          81...
...Read data: a=47796, b=136
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 147
...End of test          81.
---------------------------------
Starting test          82...
...Read data: a=55592, b= 45
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  36
...End of test          82.
---------------------------------
Starting test          83...
...Read data: a=12487, b= 46
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  15
...End of test          83.
---------------------------------
Starting test          84...
...Read data: a=58376, b= 28
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   1
...End of test          84.
---------------------------------
Starting test          85...
...Read data: a=42749, b= 41
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 213
...End of test          85.
---------------------------------
Starting test          86...
...Read data: a=36892, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 234
...End of test          86.
---------------------------------
Starting test          87...
...Read data: a= 2266, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  37
...End of test          87.
---------------------------------
Starting test          88...
...Read data: a=42854, b=112
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  54
...End of test          88.
---------------------------------
Starting test          89...
...Read data: a= 1139, b=186
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 240
...End of test          89.
---------------------------------
Starting test          90...
...Read data: a=45918, b=250
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 197
...End of test          90.
---------------------------------
Starting test          91...
...Read data: a= 1493, b= 26
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  57
...End of test          91.
---------------------------------
Starting test          92...
...Read data: a=  185, b= 55
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   3
...End of test          92.
---------------------------------
Starting test          93...
...Read data: a=14230, b=192
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  34
...End of test          93.
---------------------------------
Starting test          94...
...Read data: a=40742, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  79
...End of test          94.
---------------------------------
Starting test          95...
...Read data: a=33661, b=220
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 117
...End of test          95.
---------------------------------
Starting test          96...
...Read data: a=22406, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 186
...End of test          96.
---------------------------------
Starting test          97...
...Read data: a=39806, b=219
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 183
...End of test          97.
---------------------------------
Starting test          98...
...Read data: a=46799, b=121
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 102
...End of test          98.
---------------------------------
Starting test          99...
...Read data: a=58618, b= 97
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 185
...End of test          99.
---------------------------------
Starting test         100...
...Read data: a= 2327, b=161
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 232
...End of test         100.
Phase 2 Complete: Simulation finished.
$finish called at time : 24045 ns : File "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1136.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.divider_tb
WARNING: [XSIM 43-3373] "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Phase 1 Complete: Generated results/inputdata.txt
---------------------------------
Starting test           1...
...Read data: a=13604, b=129
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  15
...End of test           1.
---------------------------------
Starting test           2...
...Read data: a=54793, b= 99
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 205
...End of test           2.
---------------------------------
Starting test           3...
...Read data: a=31501, b=141
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 106
...End of test           3.
---------------------------------
Starting test           4...
...Read data: a=33893, b= 18
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 239
...End of test           4.
---------------------------------
Starting test           5...
...Read data: a=58113, b= 13
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   0
...End of test           5.
---------------------------------
Starting test           6...
...Read data: a=61814, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 255
...End of test           6.
---------------------------------
Starting test           7...
...Read data: a=22509, b=140
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   5
...End of test           7.
---------------------------------
Starting test           8...
...Read data: a=59897, b=198
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 243
...End of test           8.
---------------------------------
Starting test           9...
...Read data: a=33989, b=170
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 185
...End of test           9.
---------------------------------
Starting test          10...
...Read data: a=63461, b=119
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 204
...End of test          10.
---------------------------------
Starting test          11...
...Read data: a=54802, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 144
...End of test          11.
---------------------------------
Starting test          12...
...Read data: a=27122, b=206
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  22
...End of test          12.
---------------------------------
Starting test          13...
...Read data: a=31464, b=197
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  17
...End of test          13.
---------------------------------
Starting test          14...
...Read data: a=18780, b=189
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  20
...End of test          14.
---------------------------------
Starting test          15...
...Read data: a=22573, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  50
...End of test          15.
---------------------------------
Starting test          16...
...Read data: a=25187, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   7
...End of test          16.
---------------------------------
Starting test          17...
...Read data: a= 8832, b= 32
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   0
...End of test          17.
---------------------------------
Starting test          18...
...Read data: a=17834, b=157
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  14
...End of test          18.
---------------------------------
Starting test          19...
...Read data: a=16022, b= 19
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   5
...End of test          19.
---------------------------------
Starting test          20...
...Read data: a=14349, b= 83
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  73
...End of test          20.
---------------------------------
Starting test          21...
...Read data: a=56683, b=213
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 218
...End of test          21.
---------------------------------
Starting test          22...
...Read data: a=18946, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   4
...End of test          22.
---------------------------------
Starting test          23...
...Read data: a=59677, b=207
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 228
...End of test          23.
---------------------------------
Starting test          24...
...Read data: a=18723, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   3
...End of test          24.
---------------------------------
Starting test          25...
...Read data: a= 2762, b= 60
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   2
...End of test          25.
---------------------------------
Starting test          26...
...Read data: a=48626, b=138
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 220
...End of test          26.
---------------------------------
Starting test          27...
...Read data: a=45889, b=216
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 249
...End of test          27.
---------------------------------
Starting test          28...
...Read data: a=62328, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 142
...End of test          28.
---------------------------------
Starting test          29...
...Read data: a= 3563, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  11
...End of test          29.
---------------------------------
Starting test          30...
...Read data: a=63942, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 220
...End of test          30.
---------------------------------
Starting test          31...
...Read data: a=  700, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  28
...End of test          31.
---------------------------------
Starting test          32...
...Read data: a=39435, b=113
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 145
...End of test          32.
---------------------------------
Starting test          33...
...Read data: a=16773, b= 79
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  25
...End of test          33.
---------------------------------
Starting test          34...
...Read data: a=24635, b= 58
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  43
...End of test          34.
---------------------------------
Starting test          35...
...Read data: a=12926, b= 21
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  11
...End of test          35.
---------------------------------
Starting test          36...
...Read data: a=39921, b=217
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 225
...End of test          36.
---------------------------------
Starting test          37...
...Read data: a= 1890, b= 76
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  66
...End of test          37.
---------------------------------
Starting test          38...
...Read data: a=21919, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 110
...End of test          38.
---------------------------------
Starting test          39...
...Read data: a=43512, b=183
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 205
...End of test          39.
---------------------------------
Starting test          40...
...Read data: a=22175, b= 92
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   3
...End of test          40.
---------------------------------
Starting test          41...
...Read data: a=49243, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 147
...End of test          41.
---------------------------------
Starting test          42...
...Read data: a=12873, b=208
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   9
...End of test          42.
---------------------------------
Starting test          43...
...Read data: a=49367, b= 81
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 206
...End of test          43.
---------------------------------
Starting test          44...
...Read data: a=12182, b= 12
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   2
...End of test          44.
---------------------------------
Starting test          45...
...Read data: a=52930, b=200
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 250
...End of test          45.
---------------------------------
Starting test          46...
...Read data: a=23159, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  40
...End of test          46.
---------------------------------
Starting test          47...
...Read data: a=56082, b=126
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 252
...End of test          47.
---------------------------------
Starting test          48...
...Read data: a=33133, b= 57
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 229
...End of test          48.
---------------------------------
Starting test          49...
...Read data: a=36639, b=211
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 249
...End of test          49.
---------------------------------
Starting test          50...
...Read data: a=12165, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  45
...End of test          50.
---------------------------------
Starting test          51...
...Read data: a=22875, b= 73
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  26
...End of test          51.
---------------------------------
Starting test          52...
...Read data: a=44607, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 243
...End of test          52.
---------------------------------
Starting test          53...
...Read data: a=25432, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  56
...End of test          53.
---------------------------------
Starting test          54...
...Read data: a= 3214, b=156
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  14
...End of test          54.
---------------------------------
Starting test          55...
...Read data: a=39418, b= 38
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 244
...End of test          55.
---------------------------------
Starting test          56...
...Read data: a= 6003, b=163
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  51
...End of test          56.
---------------------------------
Starting test          57...
...Read data: a=43055, b=179
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 182
...End of test          57.
---------------------------------
Starting test          58...
...Read data: a=22111, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  11
...End of test          58.
---------------------------------
Starting test          59...
...Read data: a=65015, b=203
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 212
...End of test          59.
---------------------------------
Starting test          60...
...Read data: a= 6886, b= 90
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  46
...End of test          60.
---------------------------------
Starting test          61...
...Read data: a=49449, b=237
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 243
...End of test          61.
---------------------------------
Starting test          62...
...Read data: a=27866, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  91
...End of test          62.
---------------------------------
Starting test          63...
...Read data: a=58037, b=223
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 248
...End of test          63.
---------------------------------
Starting test          64...
...Read data: a= 6521, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  61
...End of test          64.
---------------------------------
Starting test          65...
...Read data: a= 3280, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   4
...End of test          65.
---------------------------------
Starting test          66...
...Read data: a=44459, b= 14
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 249
...End of test          66.
---------------------------------
Starting test          67...
...Read data: a=44508, b=154
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 240
...End of test          67.
---------------------------------
Starting test          68...
...Read data: a=29437, b=195
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  35
...End of test          68.
---------------------------------
Starting test          69...
...Read data: a=60758, b= 78
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 236
...End of test          69.
---------------------------------
Starting test          70...
...Read data: a=30311, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   1
...End of test          70.
---------------------------------
Starting test          71...
...Read data: a=47542, b= 56
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 238
...End of test          71.
---------------------------------
Starting test          72...
...Read data: a=34681, b=184
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 217
...End of test          72.
---------------------------------
Starting test          73...
...Read data: a=49044, b=147
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 223
...End of test          73.
---------------------------------
Starting test          74...
...Read data: a=11268, b= 89
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  54
...End of test          74.
---------------------------------
Starting test          75...
...Read data: a=27099, b= 77
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  72
...End of test          75.
---------------------------------
Starting test          76...
...Read data: a=47065, b=109
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 206
...End of test          76.
---------------------------------
Starting test          77...
...Read data: a=57974, b=202
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 254
...End of test          77.
---------------------------------
Starting test          78...
...Read data: a=11702, b=149
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  39
...End of test          78.
---------------------------------
Starting test          79...
...Read data: a= 6726, b=  4
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   2
...End of test          79.
---------------------------------
Starting test          80...
...Read data: a=25079, b=105
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  89
...End of test          80.
---------------------------------
Starting test          81...
...Read data: a=47796, b=136
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 156
...End of test          81.
---------------------------------
Starting test          82...
...Read data: a=55592, b= 45
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 212
...End of test          82.
---------------------------------
Starting test          83...
...Read data: a=12487, b= 46
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  21
...End of test          83.
---------------------------------
Starting test          84...
...Read data: a=58376, b= 28
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 236
...End of test          84.
---------------------------------
Starting test          85...
...Read data: a=42749, b= 41
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 224
...End of test          85.
---------------------------------
Starting test          86...
...Read data: a=36892, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 160
...End of test          86.
---------------------------------
Starting test          87...
...Read data: a= 2266, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   9
...End of test          87.
---------------------------------
Starting test          88...
...Read data: a=42854, b=112
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 198
...End of test          88.
---------------------------------
Starting test          89...
...Read data: a= 1139, b=186
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  19
...End of test          89.
---------------------------------
Starting test          90...
...Read data: a=45918, b=250
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 252
...End of test          90.
---------------------------------
Starting test          91...
...Read data: a= 1493, b= 26
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  11
...End of test          91.
---------------------------------
Starting test          92...
...Read data: a=  185, b= 55
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  20
...End of test          92.
---------------------------------
Starting test          93...
...Read data: a=14230, b=192
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  22
...End of test          93.
---------------------------------
Starting test          94...
...Read data: a=40742, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 252
...End of test          94.
---------------------------------
Starting test          95...
...Read data: a=33661, b=220
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 241
...End of test          95.
---------------------------------
Starting test          96...
...Read data: a=22406, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  86
...End of test          96.
---------------------------------
Starting test          97...
...Read data: a=39806, b=219
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 241
...End of test          97.
---------------------------------
Starting test          98...
...Read data: a=46799, b=121
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 153
...End of test          98.
---------------------------------
Starting test          99...
...Read data: a=58618, b= 97
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 225
...End of test          99.
---------------------------------
Starting test         100...
...Read data: a= 2327, b=161
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  47
...End of test         100.
Phase 2 Complete: Simulation finished.
$finish called at time : 24045 ns : File "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1136.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_14.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_14.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.divider_tb
WARNING: [XSIM 43-3373] "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Phase 1 Complete: Generated results/inputdata.txt
---------------------------------
Starting test           1...
...Read data: a=13604, b=129
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 149
...End of test           1.
---------------------------------
Starting test           2...
...Read data: a=54793, b= 99
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 148
...End of test           2.
---------------------------------
Starting test           3...
...Read data: a=31501, b=141
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 239
...End of test           3.
---------------------------------
Starting test           4...
...Read data: a=33893, b= 18
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  35
...End of test           4.
---------------------------------
Starting test           5...
...Read data: a=58113, b= 13
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 197
...End of test           5.
---------------------------------
Starting test           6...
...Read data: a=61814, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 195
...End of test           6.
---------------------------------
Starting test           7...
...Read data: a=22509, b=140
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  62
...End of test           7.
---------------------------------
Starting test           8...
...Read data: a=59897, b=198
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  97
...End of test           8.
---------------------------------
Starting test           9...
...Read data: a=33989, b=170
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 110
...End of test           9.
---------------------------------
Starting test          10...
...Read data: a=63461, b=119
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 239
...End of test          10.
---------------------------------
Starting test          11...
...Read data: a=54802, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  94
...End of test          11.
---------------------------------
Starting test          12...
...Read data: a=27122, b=206
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 226
...End of test          12.
---------------------------------
Starting test          13...
...Read data: a=31464, b=197
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 235
...End of test          13.
---------------------------------
Starting test          14...
...Read data: a=18780, b=189
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 232
...End of test          14.
---------------------------------
Starting test          15...
...Read data: a=22573, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 223
...End of test          15.
---------------------------------
Starting test          16...
...Read data: a=25187, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 214
...End of test          16.
---------------------------------
Starting test          17...
...Read data: a= 8832, b= 32
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  20
...End of test          17.
---------------------------------
Starting test          18...
...Read data: a=17834, b=157
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  76
...End of test          18.
---------------------------------
Starting test          19...
...Read data: a=16022, b= 19
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  75
...End of test          19.
---------------------------------
Starting test          20...
...Read data: a=14349, b= 83
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 172
...End of test          20.
---------------------------------
Starting test          21...
...Read data: a=56683, b=213
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 205
...End of test          21.
---------------------------------
Starting test          22...
...Read data: a=18946, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  25
...End of test          22.
---------------------------------
Starting test          23...
...Read data: a=59677, b=207
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 119
...End of test          23.
---------------------------------
Starting test          24...
...Read data: a=18723, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  80
...End of test          24.
---------------------------------
Starting test          25...
...Read data: a= 2762, b= 60
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  46
...End of test          25.
---------------------------------
Starting test          26...
...Read data: a=48626, b=138
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 143
...End of test          26.
---------------------------------
Starting test          27...
...Read data: a=45889, b=216
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 235
...End of test          27.
---------------------------------
Starting test          28...
...Read data: a=62328, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  26
...End of test          28.
---------------------------------
Starting test          29...
...Read data: a= 3563, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 208
...End of test          29.
---------------------------------
Starting test          30...
...Read data: a=63942, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  19
...End of test          30.
---------------------------------
Starting test          31...
...Read data: a=  700, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  16
...End of test          31.
---------------------------------
Starting test          32...
...Read data: a=39435, b=113
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  26
...End of test          32.
---------------------------------
Starting test          33...
...Read data: a=16773, b= 79
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 212
...End of test          33.
---------------------------------
Starting test          34...
...Read data: a=24635, b= 58
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 168
...End of test          34.
---------------------------------
Starting test          35...
...Read data: a=12926, b= 21
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 103
...End of test          35.
---------------------------------
Starting test          36...
...Read data: a=39921, b=217
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 144
...End of test          36.
---------------------------------
Starting test          37...
...Read data: a= 1890, b= 76
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  24
...End of test          37.
---------------------------------
Starting test          38...
...Read data: a=21919, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  63
...End of test          38.
---------------------------------
Starting test          39...
...Read data: a=43512, b=183
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  45
...End of test          39.
---------------------------------
Starting test          40...
...Read data: a=22175, b= 92
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 241
...End of test          40.
---------------------------------
Starting test          41...
...Read data: a=49243, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 136
...End of test          41.
---------------------------------
Starting test          42...
...Read data: a=12873, b=208
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 244
...End of test          42.
---------------------------------
Starting test          43...
...Read data: a=49367, b= 81
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  57
...End of test          43.
---------------------------------
Starting test          44...
...Read data: a=12182, b= 12
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 247
...End of test          44.
---------------------------------
Starting test          45...
...Read data: a=52930, b=200
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 225
...End of test          45.
---------------------------------
Starting test          46...
...Read data: a=23159, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 123
...End of test          46.
---------------------------------
Starting test          47...
...Read data: a=56082, b=126
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 181
...End of test          47.
---------------------------------
Starting test          48...
...Read data: a=33133, b= 57
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 200
...End of test          48.
---------------------------------
Starting test          49...
...Read data: a=36639, b=211
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 130
...End of test          49.
---------------------------------
Starting test          50...
...Read data: a=12165, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 101
...End of test          50.
---------------------------------
Starting test          51...
...Read data: a=22875, b= 73
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  57
...End of test          51.
---------------------------------
Starting test          52...
...Read data: a=44607, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  14
...End of test          52.
---------------------------------
Starting test          53...
...Read data: a=25432, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  48
...End of test          53.
---------------------------------
Starting test          54...
...Read data: a= 3214, b=156
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 224
...End of test          54.
---------------------------------
Starting test          55...
...Read data: a=39418, b= 38
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  81
...End of test          55.
---------------------------------
Starting test          56...
...Read data: a= 6003, b=163
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 192
...End of test          56.
---------------------------------
Starting test          57...
...Read data: a=43055, b=179
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  35
...End of test          57.
---------------------------------
Starting test          58...
...Read data: a=22111, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  69
...End of test          58.
---------------------------------
Starting test          59...
...Read data: a=65015, b=203
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   9
...End of test          59.
---------------------------------
Starting test          60...
...Read data: a= 6886, b= 90
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  76
...End of test          60.
---------------------------------
Starting test          61...
...Read data: a=49449, b=237
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  78
...End of test          61.
---------------------------------
Starting test          62...
...Read data: a=27866, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  19
...End of test          62.
---------------------------------
Starting test          63...
...Read data: a=58037, b=223
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 227
...End of test          63.
---------------------------------
Starting test          64...
...Read data: a= 6521, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  95
...End of test          64.
---------------------------------
Starting test          65...
...Read data: a= 3280, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  78
...End of test          65.
---------------------------------
Starting test          66...
...Read data: a=44459, b= 14
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  31
...End of test          66.
---------------------------------
Starting test          67...
...Read data: a=44508, b=154
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 206
...End of test          67.
---------------------------------
Starting test          68...
...Read data: a=29437, b=195
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  30
...End of test          68.
---------------------------------
Starting test          69...
...Read data: a=60758, b= 78
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 195
...End of test          69.
---------------------------------
Starting test          70...
...Read data: a=30311, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 215
...End of test          70.
---------------------------------
Starting test          71...
...Read data: a=47542, b= 56
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 191
...End of test          71.
---------------------------------
Starting test          72...
...Read data: a=34681, b=184
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 172
...End of test          72.
---------------------------------
Starting test          73...
...Read data: a=49044, b=147
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 151
...End of test          73.
---------------------------------
Starting test          74...
...Read data: a=11268, b= 89
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 126
...End of test          74.
---------------------------------
Starting test          75...
...Read data: a=27099, b= 77
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  95
...End of test          75.
---------------------------------
Starting test          76...
...Read data: a=47065, b=109
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  87
...End of test          76.
---------------------------------
Starting test          77...
...Read data: a=57974, b=202
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 140
...End of test          77.
---------------------------------
Starting test          78...
...Read data: a=11702, b=149
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 147
...End of test          78.
---------------------------------
Starting test          79...
...Read data: a= 6726, b=  4
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 145
...End of test          79.
---------------------------------
Starting test          80...
...Read data: a=25079, b=105
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 238
...End of test          80.
---------------------------------
Starting test          81...
...Read data: a=47796, b=136
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 147
...End of test          81.
---------------------------------
Starting test          82...
...Read data: a=55592, b= 45
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  36
...End of test          82.
---------------------------------
Starting test          83...
...Read data: a=12487, b= 46
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  15
...End of test          83.
---------------------------------
Starting test          84...
...Read data: a=58376, b= 28
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   1
...End of test          84.
---------------------------------
Starting test          85...
...Read data: a=42749, b= 41
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 213
...End of test          85.
---------------------------------
Starting test          86...
...Read data: a=36892, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 234
...End of test          86.
---------------------------------
Starting test          87...
...Read data: a= 2266, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  37
...End of test          87.
---------------------------------
Starting test          88...
...Read data: a=42854, b=112
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  54
...End of test          88.
---------------------------------
Starting test          89...
...Read data: a= 1139, b=186
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 240
...End of test          89.
---------------------------------
Starting test          90...
...Read data: a=45918, b=250
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 197
...End of test          90.
---------------------------------
Starting test          91...
...Read data: a= 1493, b= 26
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  57
...End of test          91.
---------------------------------
Starting test          92...
...Read data: a=  185, b= 55
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   3
...End of test          92.
---------------------------------
Starting test          93...
...Read data: a=14230, b=192
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  34
...End of test          93.
---------------------------------
Starting test          94...
...Read data: a=40742, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  79
...End of test          94.
---------------------------------
Starting test          95...
...Read data: a=33661, b=220
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 117
...End of test          95.
---------------------------------
Starting test          96...
...Read data: a=22406, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 186
...End of test          96.
---------------------------------
Starting test          97...
...Read data: a=39806, b=219
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 183
...End of test          97.
---------------------------------
Starting test          98...
...Read data: a=46799, b=121
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 102
...End of test          98.
---------------------------------
Starting test          99...
...Read data: a=58618, b= 97
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 185
...End of test          99.
---------------------------------
Starting test         100...
...Read data: a= 2327, b=161
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 232
...End of test         100.
Phase 2 Complete: Simulation finished.
$finish called at time : 24045 ns : File "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1136.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Phase 1 Complete: Generated results/inputdata.txt
---------------------------------
Starting test           1...
...Read data: a=13604, b=129
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 149
...End of test           1.
---------------------------------
Starting test           2...
...Read data: a=54793, b= 99
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 148
...End of test           2.
---------------------------------
Starting test           3...
...Read data: a=31501, b=141
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 239
...End of test           3.
---------------------------------
Starting test           4...
...Read data: a=33893, b= 18
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  35
...End of test           4.
---------------------------------
Starting test           5...
...Read data: a=58113, b= 13
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 197
...End of test           5.
---------------------------------
Starting test           6...
...Read data: a=61814, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 195
...End of test           6.
---------------------------------
Starting test           7...
...Read data: a=22509, b=140
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  62
...End of test           7.
---------------------------------
Starting test           8...
...Read data: a=59897, b=198
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  97
...End of test           8.
---------------------------------
Starting test           9...
...Read data: a=33989, b=170
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 110
...End of test           9.
---------------------------------
Starting test          10...
...Read data: a=63461, b=119
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 239
...End of test          10.
---------------------------------
Starting test          11...
...Read data: a=54802, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  94
...End of test          11.
---------------------------------
Starting test          12...
...Read data: a=27122, b=206
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 226
...End of test          12.
---------------------------------
Starting test          13...
...Read data: a=31464, b=197
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 235
...End of test          13.
---------------------------------
Starting test          14...
...Read data: a=18780, b=189
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 232
...End of test          14.
---------------------------------
Starting test          15...
...Read data: a=22573, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 223
...End of test          15.
---------------------------------
Starting test          16...
...Read data: a=25187, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 214
...End of test          16.
---------------------------------
Starting test          17...
...Read data: a= 8832, b= 32
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  20
...End of test          17.
---------------------------------
Starting test          18...
...Read data: a=17834, b=157
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  76
...End of test          18.
---------------------------------
Starting test          19...
...Read data: a=16022, b= 19
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  75
...End of test          19.
---------------------------------
Starting test          20...
...Read data: a=14349, b= 83
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 172
...End of test          20.
---------------------------------
Starting test          21...
...Read data: a=56683, b=213
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 205
...End of test          21.
---------------------------------
Starting test          22...
...Read data: a=18946, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  25
...End of test          22.
---------------------------------
Starting test          23...
...Read data: a=59677, b=207
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 119
...End of test          23.
---------------------------------
Starting test          24...
...Read data: a=18723, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  80
...End of test          24.
---------------------------------
Starting test          25...
...Read data: a= 2762, b= 60
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  46
...End of test          25.
---------------------------------
Starting test          26...
...Read data: a=48626, b=138
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 143
...End of test          26.
---------------------------------
Starting test          27...
...Read data: a=45889, b=216
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 235
...End of test          27.
---------------------------------
Starting test          28...
...Read data: a=62328, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  26
...End of test          28.
---------------------------------
Starting test          29...
...Read data: a= 3563, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 208
...End of test          29.
---------------------------------
Starting test          30...
...Read data: a=63942, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  19
...End of test          30.
---------------------------------
Starting test          31...
...Read data: a=  700, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  16
...End of test          31.
---------------------------------
Starting test          32...
...Read data: a=39435, b=113
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  26
...End of test          32.
---------------------------------
Starting test          33...
...Read data: a=16773, b= 79
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 212
...End of test          33.
---------------------------------
Starting test          34...
...Read data: a=24635, b= 58
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 168
...End of test          34.
---------------------------------
Starting test          35...
...Read data: a=12926, b= 21
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 103
...End of test          35.
---------------------------------
Starting test          36...
...Read data: a=39921, b=217
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 144
...End of test          36.
---------------------------------
Starting test          37...
...Read data: a= 1890, b= 76
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  24
...End of test          37.
---------------------------------
Starting test          38...
...Read data: a=21919, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  63
...End of test          38.
---------------------------------
Starting test          39...
...Read data: a=43512, b=183
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  45
...End of test          39.
---------------------------------
Starting test          40...
...Read data: a=22175, b= 92
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 241
...End of test          40.
---------------------------------
Starting test          41...
...Read data: a=49243, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 136
...End of test          41.
---------------------------------
Starting test          42...
...Read data: a=12873, b=208
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 244
...End of test          42.
---------------------------------
Starting test          43...
...Read data: a=49367, b= 81
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  57
...End of test          43.
---------------------------------
Starting test          44...
...Read data: a=12182, b= 12
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 247
...End of test          44.
---------------------------------
Starting test          45...
...Read data: a=52930, b=200
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 225
...End of test          45.
---------------------------------
Starting test          46...
...Read data: a=23159, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 123
...End of test          46.
---------------------------------
Starting test          47...
...Read data: a=56082, b=126
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 181
...End of test          47.
---------------------------------
Starting test          48...
...Read data: a=33133, b= 57
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 200
...End of test          48.
---------------------------------
Starting test          49...
...Read data: a=36639, b=211
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 130
...End of test          49.
---------------------------------
Starting test          50...
...Read data: a=12165, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 101
...End of test          50.
---------------------------------
Starting test          51...
...Read data: a=22875, b= 73
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  57
...End of test          51.
---------------------------------
Starting test          52...
...Read data: a=44607, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  14
...End of test          52.
---------------------------------
Starting test          53...
...Read data: a=25432, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  48
...End of test          53.
---------------------------------
Starting test          54...
...Read data: a= 3214, b=156
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 224
...End of test          54.
---------------------------------
Starting test          55...
...Read data: a=39418, b= 38
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  81
...End of test          55.
---------------------------------
Starting test          56...
...Read data: a= 6003, b=163
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 192
...End of test          56.
---------------------------------
Starting test          57...
...Read data: a=43055, b=179
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  35
...End of test          57.
---------------------------------
Starting test          58...
...Read data: a=22111, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  69
...End of test          58.
---------------------------------
Starting test          59...
...Read data: a=65015, b=203
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   9
...End of test          59.
---------------------------------
Starting test          60...
...Read data: a= 6886, b= 90
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  76
...End of test          60.
---------------------------------
Starting test          61...
...Read data: a=49449, b=237
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  78
...End of test          61.
---------------------------------
Starting test          62...
...Read data: a=27866, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  19
...End of test          62.
---------------------------------
Starting test          63...
...Read data: a=58037, b=223
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 227
...End of test          63.
---------------------------------
Starting test          64...
...Read data: a= 6521, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  95
...End of test          64.
---------------------------------
Starting test          65...
...Read data: a= 3280, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  78
...End of test          65.
---------------------------------
Starting test          66...
...Read data: a=44459, b= 14
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  31
...End of test          66.
---------------------------------
Starting test          67...
...Read data: a=44508, b=154
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 206
...End of test          67.
---------------------------------
Starting test          68...
...Read data: a=29437, b=195
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  30
...End of test          68.
---------------------------------
Starting test          69...
...Read data: a=60758, b= 78
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 195
...End of test          69.
---------------------------------
Starting test          70...
...Read data: a=30311, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 215
...End of test          70.
---------------------------------
Starting test          71...
...Read data: a=47542, b= 56
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 191
...End of test          71.
---------------------------------
Starting test          72...
...Read data: a=34681, b=184
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 172
...End of test          72.
---------------------------------
Starting test          73...
...Read data: a=49044, b=147
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 151
...End of test          73.
---------------------------------
Starting test          74...
...Read data: a=11268, b= 89
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 126
...End of test          74.
---------------------------------
Starting test          75...
...Read data: a=27099, b= 77
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  95
...End of test          75.
---------------------------------
Starting test          76...
...Read data: a=47065, b=109
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  87
...End of test          76.
---------------------------------
Starting test          77...
...Read data: a=57974, b=202
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 140
...End of test          77.
---------------------------------
Starting test          78...
...Read data: a=11702, b=149
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 147
...End of test          78.
---------------------------------
Starting test          79...
...Read data: a= 6726, b=  4
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 145
...End of test          79.
---------------------------------
Starting test          80...
...Read data: a=25079, b=105
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 238
...End of test          80.
---------------------------------
Starting test          81...
...Read data: a=47796, b=136
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 147
...End of test          81.
---------------------------------
Starting test          82...
...Read data: a=55592, b= 45
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  36
...End of test          82.
---------------------------------
Starting test          83...
...Read data: a=12487, b= 46
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  15
...End of test          83.
---------------------------------
Starting test          84...
...Read data: a=58376, b= 28
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   1
...End of test          84.
---------------------------------
Starting test          85...
...Read data: a=42749, b= 41
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 213
...End of test          85.
---------------------------------
Starting test          86...
...Read data: a=36892, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 234
...End of test          86.
---------------------------------
Starting test          87...
...Read data: a= 2266, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  37
...End of test          87.
---------------------------------
Starting test          88...
...Read data: a=42854, b=112
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  54
...End of test          88.
---------------------------------
Starting test          89...
...Read data: a= 1139, b=186
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 240
...End of test          89.
---------------------------------
Starting test          90...
...Read data: a=45918, b=250
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 197
...End of test          90.
---------------------------------
Starting test          91...
...Read data: a= 1493, b= 26
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  57
...End of test          91.
---------------------------------
Starting test          92...
...Read data: a=  185, b= 55
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =   3
...End of test          92.
---------------------------------
Starting test          93...
...Read data: a=14230, b=192
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  34
...End of test          93.
---------------------------------
Starting test          94...
...Read data: a=40742, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c =  79
...End of test          94.
---------------------------------
Starting test          95...
...Read data: a=33661, b=220
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 117
...End of test          95.
---------------------------------
Starting test          96...
...Read data: a=22406, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 186
...End of test          96.
---------------------------------
Starting test          97...
...Read data: a=39806, b=219
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 183
...End of test          97.
---------------------------------
Starting test          98...
...Read data: a=46799, b=121
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 102
...End of test          98.
---------------------------------
Starting test          99...
...Read data: a=58618, b= 97
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 185
...End of test          99.
---------------------------------
Starting test         100...
...Read data: a= 2327, b=161
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          20
...Result received. c = 232
...End of test         100.
Phase 2 Complete: Simulation finished.
$finish called at time : 24045 ns : File "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.238 ; gain = 0.000
set_property -dict [list CONFIG.operand_sign {Unsigned} CONFIG.latency {18}] [get_ips div_gen_0]
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target all [get_files  C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
catch { config_ip_cache -export [get_ips -all div_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
reset_run div_gen_0_synth_1
launch_runs -jobs 16 div_gen_0_synth_1
[Fri Jul 18 13:25:59 2025] Launched div_gen_0_synth_1...
Run output will be captured here: C:/Users/ZLL/Desktop/fpga-24su/divider/divider.runs/div_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/Users/ZLL/Desktop/fpga-24su/divider/divider.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ZLL/Desktop/fpga-24su/divider/divider.ip_user_files -ipstatic_source_dir C:/Users/ZLL/Desktop/fpga-24su/divider/divider.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ZLL/Desktop/fpga-24su/divider/divider.cache/compile_simlib/modelsim} {questa=C:/Users/ZLL/Desktop/fpga-24su/divider/divider.cache/compile_simlib/questa} {riviera=C:/Users/ZLL/Desktop/fpga-24su/divider/divider.cache/compile_simlib/riviera} {activehdl=C:/Users/ZLL/Desktop/fpga-24su/divider/divider.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.divider_tb
WARNING: [XSIM 43-3373] "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Phase 1 Complete: Generated results/inputdata.txt
---------------------------------
Starting test           1...
...Read data: a=13604, b=129
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 105
...End of test           1.
---------------------------------
Starting test           2...
...Read data: a=54793, b= 99
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  41
...End of test           2.
---------------------------------
Starting test           3...
...Read data: a=31501, b=141
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 223
...End of test           3.
---------------------------------
Starting test           4...
...Read data: a=33893, b= 18
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  90
...End of test           4.
---------------------------------
Starting test           5...
...Read data: a=58113, b= 13
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 118
...End of test           5.
---------------------------------
Starting test           6...
...Read data: a=61814, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 245
...End of test           6.
---------------------------------
Starting test           7...
...Read data: a=22509, b=140
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 160
...End of test           7.
---------------------------------
Starting test           8...
...Read data: a=59897, b=198
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  46
...End of test           8.
---------------------------------
Starting test           9...
...Read data: a=33989, b=170
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 199
...End of test           9.
---------------------------------
Starting test          10...
...Read data: a=63461, b=119
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  21
...End of test          10.
---------------------------------
Starting test          11...
...Read data: a=54802, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 127
...End of test          11.
---------------------------------
Starting test          12...
...Read data: a=27122, b=206
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 131
...End of test          12.
---------------------------------
Starting test          13...
...Read data: a=31464, b=197
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 159
...End of test          13.
---------------------------------
Starting test          14...
...Read data: a=18780, b=189
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  99
...End of test          14.
---------------------------------
Starting test          15...
...Read data: a=22573, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 223
...End of test          15.
---------------------------------
Starting test          16...
...Read data: a=25187, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 214
...End of test          16.
---------------------------------
Starting test          17...
...Read data: a= 8832, b= 32
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  20
...End of test          17.
---------------------------------
Starting test          18...
...Read data: a=17834, b=157
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 113
...End of test          18.
---------------------------------
Starting test          19...
...Read data: a=16022, b= 19
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  75
...End of test          19.
---------------------------------
Starting test          20...
...Read data: a=14349, b= 83
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 172
...End of test          20.
---------------------------------
Starting test          21...
...Read data: a=56683, b=213
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  10
...End of test          21.
---------------------------------
Starting test          22...
...Read data: a=18946, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 108
...End of test          22.
---------------------------------
Starting test          23...
...Read data: a=59677, b=207
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  32
...End of test          23.
---------------------------------
Starting test          24...
...Read data: a=18723, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  80
...End of test          24.
---------------------------------
Starting test          25...
...Read data: a= 2762, b= 60
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  46
...End of test          25.
---------------------------------
Starting test          26...
...Read data: a=48626, b=138
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  96
...End of test          26.
---------------------------------
Starting test          27...
...Read data: a=45889, b=216
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 212
...End of test          27.
---------------------------------
Starting test          28...
...Read data: a=62328, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 198
...End of test          28.
---------------------------------
Starting test          29...
...Read data: a= 3563, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  19
...End of test          29.
---------------------------------
Starting test          30...
...Read data: a=63942, b=174
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 111
...End of test          30.
---------------------------------
Starting test          31...
...Read data: a=  700, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  16
...End of test          31.
---------------------------------
Starting test          32...
...Read data: a=39435, b=113
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  92
...End of test          32.
---------------------------------
Starting test          33...
...Read data: a=16773, b= 79
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 212
...End of test          33.
---------------------------------
Starting test          34...
...Read data: a=24635, b= 58
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 168
...End of test          34.
---------------------------------
Starting test          35...
...Read data: a=12926, b= 21
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 103
...End of test          35.
---------------------------------
Starting test          36...
...Read data: a=39921, b=217
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 183
...End of test          36.
---------------------------------
Starting test          37...
...Read data: a= 1890, b= 76
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  24
...End of test          37.
---------------------------------
Starting test          38...
...Read data: a=21919, b=143
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 153
...End of test          38.
---------------------------------
Starting test          39...
...Read data: a=43512, b=183
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 237
...End of test          39.
---------------------------------
Starting test          40...
...Read data: a=22175, b= 92
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 241
...End of test          40.
---------------------------------
Starting test          41...
...Read data: a=49243, b=137
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 103
...End of test          41.
---------------------------------
Starting test          42...
...Read data: a=12873, b=208
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  61
...End of test          42.
---------------------------------
Starting test          43...
...Read data: a=49367, b= 81
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  97
...End of test          43.
---------------------------------
Starting test          44...
...Read data: a=12182, b= 12
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 247
...End of test          44.
---------------------------------
Starting test          45...
...Read data: a=52930, b=200
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =   8
...End of test          45.
---------------------------------
Starting test          46...
...Read data: a=23159, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 123
...End of test          46.
---------------------------------
Starting test          47...
...Read data: a=56082, b=126
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 189
...End of test          47.
---------------------------------
Starting test          48...
...Read data: a=33133, b= 57
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  69
...End of test          48.
---------------------------------
Starting test          49...
...Read data: a=36639, b=211
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 173
...End of test          49.
---------------------------------
Starting test          50...
...Read data: a=12165, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 101
...End of test          50.
---------------------------------
Starting test          51...
...Read data: a=22875, b= 73
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  57
...End of test          51.
---------------------------------
Starting test          52...
...Read data: a=44607, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  38
...End of test          52.
---------------------------------
Starting test          53...
...Read data: a=25432, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 189
...End of test          53.
---------------------------------
Starting test          54...
...Read data: a= 3214, b=156
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  20
...End of test          54.
---------------------------------
Starting test          55...
...Read data: a=39418, b= 38
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  13
...End of test          55.
---------------------------------
Starting test          56...
...Read data: a= 6003, b=163
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  36
...End of test          56.
---------------------------------
Starting test          57...
...Read data: a=43055, b=179
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 240
...End of test          57.
---------------------------------
Starting test          58...
...Read data: a=22111, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  69
...End of test          58.
---------------------------------
Starting test          59...
...Read data: a=65015, b=203
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  64
...End of test          59.
---------------------------------
Starting test          60...
...Read data: a= 6886, b= 90
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  76
...End of test          60.
---------------------------------
Starting test          61...
...Read data: a=49449, b=237
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 208
...End of test          61.
---------------------------------
Starting test          62...
...Read data: a=27866, b=101
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  19
...End of test          62.
---------------------------------
Starting test          63...
...Read data: a=58037, b=223
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =   4
...End of test          63.
---------------------------------
Starting test          64...
...Read data: a= 6521, b= 68
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  95
...End of test          64.
---------------------------------
Starting test          65...
...Read data: a= 3280, b= 42
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  78
...End of test          65.
---------------------------------
Starting test          66...
...Read data: a=44459, b= 14
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 103
...End of test          66.
---------------------------------
Starting test          67...
...Read data: a=44508, b=154
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  33
...End of test          67.
---------------------------------
Starting test          68...
...Read data: a=29437, b=195
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 150
...End of test          68.
---------------------------------
Starting test          69...
...Read data: a=60758, b= 78
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  10
...End of test          69.
---------------------------------
Starting test          70...
...Read data: a=30311, b= 10
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 215
...End of test          70.
---------------------------------
Starting test          71...
...Read data: a=47542, b= 56
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  80
...End of test          71.
---------------------------------
Starting test          72...
...Read data: a=34681, b=184
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 188
...End of test          72.
---------------------------------
Starting test          73...
...Read data: a=49044, b=147
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  77
...End of test          73.
---------------------------------
Starting test          74...
...Read data: a=11268, b= 89
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 126
...End of test          74.
---------------------------------
Starting test          75...
...Read data: a=27099, b= 77
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  95
...End of test          75.
---------------------------------
Starting test          76...
...Read data: a=47065, b=109
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 175
...End of test          76.
---------------------------------
Starting test          77...
...Read data: a=57974, b=202
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  31
...End of test          77.
---------------------------------
Starting test          78...
...Read data: a=11702, b=149
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  78
...End of test          78.
---------------------------------
Starting test          79...
...Read data: a= 6726, b=  4
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 145
...End of test          79.
---------------------------------
Starting test          80...
...Read data: a=25079, b=105
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 238
...End of test          80.
---------------------------------
Starting test          81...
...Read data: a=47796, b=136
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  95
...End of test          81.
---------------------------------
Starting test          82...
...Read data: a=55592, b= 45
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 211
...End of test          82.
---------------------------------
Starting test          83...
...Read data: a=12487, b= 46
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  15
...End of test          83.
---------------------------------
Starting test          84...
...Read data: a=58376, b= 28
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  36
...End of test          84.
---------------------------------
Starting test          85...
...Read data: a=42749, b= 41
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  18
...End of test          85.
---------------------------------
Starting test          86...
...Read data: a=36892, b=134
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  19
...End of test          86.
---------------------------------
Starting test          87...
...Read data: a= 2266, b= 61
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  37
...End of test          87.
---------------------------------
Starting test          88...
...Read data: a=42854, b=112
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 126
...End of test          88.
---------------------------------
Starting test          89...
...Read data: a= 1139, b=186
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =   6
...End of test          89.
---------------------------------
Starting test          90...
...Read data: a=45918, b=250
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 183
...End of test          90.
---------------------------------
Starting test          91...
...Read data: a= 1493, b= 26
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  57
...End of test          91.
---------------------------------
Starting test          92...
...Read data: a=  185, b= 55
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =   3
...End of test          92.
---------------------------------
Starting test          93...
...Read data: a=14230, b=192
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  74
...End of test          93.
---------------------------------
Starting test          94...
...Read data: a=40742, b=182
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 223
...End of test          94.
---------------------------------
Starting test          95...
...Read data: a=33661, b=220
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 153
...End of test          95.
---------------------------------
Starting test          96...
...Read data: a=22406, b=120
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 186
...End of test          96.
---------------------------------
Starting test          97...
...Read data: a=39806, b=219
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 181
...End of test          97.
---------------------------------
Starting test          98...
...Read data: a=46799, b=121
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c = 130
...End of test          98.
---------------------------------
Starting test          99...
...Read data: a=58618, b= 97
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  92
...End of test          99.
---------------------------------
Starting test         100...
...Read data: a= 2327, b=161
...Inputs applied. Now waiting for result.
...Finished waiting loop. Timeout counter =          18
...Result received. c =  14
...End of test         100.
Phase 2 Complete: Simulation finished.
$finish called at time : 22045 ns : File "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1136.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.divider_tb
WARNING: [XSIM 43-3373] "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 61. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Phase 1 Complete: Generated results/inputdata.txt
Phase 2 Complete: Simulation finished.
$finish called at time : 22045 ns : File "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 95
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.divider_tb
WARNING: [XSIM 43-3373] "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 61. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Phase 1 Complete: Generated results/inputdata.txt
Phase 2 Complete: Simulation finished.
$finish called at time : 22045 ns : File "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.730 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
"xvhdl --incr --relax -prj divider_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1d3951dc83f349569a77dfc5be7b2f44 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_14.div_gen_v5_1_14_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_14.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_14.pkg_addsub
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_14.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_14.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_14.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_14.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_14.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_14.div_gen_v5_1_14_viv [\div_gen_v5_1_14_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_14.div_gen_v5_1_14 [\div_gen_v5_1_14(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.divider_tb
WARNING: [XSIM 43-3373] "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 61. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Phase 1 Complete: Generated results/inputdata.txt
Phase 2 Complete: Simulation finished.
$finish called at time : 22045 ns : File "C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v" Line 89
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 14:03:23 2025...
