<stg><name>split_input_stream_Pipeline_VITIS_LOOP_16_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %split_buffer, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %tmp_last_V_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tmp_last_V

]]></Node>
<StgValue><ssdm name="tmp_last_V_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %tmp_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_1_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %VITIS_LOOP_17_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_17_2:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_17_2:1 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
VITIS_LOOP_17_2:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i9P0A, i9 %split_buffer, i9 %tmp_1_read

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2:3 %br_ln21 = br i1 %tmp_last_V_read, void %VITIS_LOOP_17_2, void %do.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0">
<![CDATA[
do.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="19" name="tmp_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_1"/></StgValue>
</port>
<port id="20" name="split_buffer" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="split_buffer"/></StgValue>
</port>
<port id="21" name="tmp_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_last_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="23" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="22" toId="4">
</dataflow>
<dataflow id="24" from="split_buffer" to="specinterface_ln0" fromId="20" toId="4">
</dataflow>
<dataflow id="26" from="empty_4" to="specinterface_ln0" fromId="25" toId="4">
</dataflow>
<dataflow id="28" from="StgValue_27" to="specinterface_ln0" fromId="27" toId="4">
</dataflow>
<dataflow id="29" from="StgValue_27" to="specinterface_ln0" fromId="27" toId="4">
</dataflow>
<dataflow id="31" from="empty_1" to="specinterface_ln0" fromId="30" toId="4">
</dataflow>
<dataflow id="32" from="StgValue_27" to="specinterface_ln0" fromId="27" toId="4">
</dataflow>
<dataflow id="33" from="StgValue_27" to="specinterface_ln0" fromId="27" toId="4">
</dataflow>
<dataflow id="34" from="empty_1" to="specinterface_ln0" fromId="30" toId="4">
</dataflow>
<dataflow id="35" from="empty_1" to="specinterface_ln0" fromId="30" toId="4">
</dataflow>
<dataflow id="36" from="empty_1" to="specinterface_ln0" fromId="30" toId="4">
</dataflow>
<dataflow id="37" from="StgValue_27" to="specinterface_ln0" fromId="27" toId="4">
</dataflow>
<dataflow id="38" from="StgValue_27" to="specinterface_ln0" fromId="27" toId="4">
</dataflow>
<dataflow id="39" from="StgValue_27" to="specinterface_ln0" fromId="27" toId="4">
</dataflow>
<dataflow id="40" from="StgValue_27" to="specinterface_ln0" fromId="27" toId="4">
</dataflow>
<dataflow id="41" from="empty_1" to="specinterface_ln0" fromId="30" toId="4">
</dataflow>
<dataflow id="42" from="empty_1" to="specinterface_ln0" fromId="30" toId="4">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="4">
</dataflow>
<dataflow id="45" from="StgValue_27" to="specinterface_ln0" fromId="27" toId="4">
</dataflow>
<dataflow id="47" from="_ssdm_op_Read.ap_auto.i1" to="tmp_last_V_read" fromId="46" toId="5">
</dataflow>
<dataflow id="48" from="tmp_last_V" to="tmp_last_V_read" fromId="21" toId="5">
</dataflow>
<dataflow id="50" from="_ssdm_op_Read.ap_auto.i9" to="tmp_1_read" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="tmp_1" to="tmp_1_read" fromId="19" toId="6">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="54" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="55" from="StgValue_27" to="specpipeline_ln0" fromId="27" toId="8">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specpipeline_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="58" from="StgValue_27" to="specpipeline_ln0" fromId="27" toId="8">
</dataflow>
<dataflow id="60" from="p_str" to="specpipeline_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecLoopName" to="specloopname_ln17" fromId="61" toId="9">
</dataflow>
<dataflow id="64" from="empty_6" to="specloopname_ln17" fromId="63" toId="9">
</dataflow>
<dataflow id="66" from="_ssdm_op_Write.ap_fifo.volatile.i9P0A" to="write_ln174" fromId="65" toId="10">
</dataflow>
<dataflow id="67" from="split_buffer" to="write_ln174" fromId="20" toId="10">
</dataflow>
<dataflow id="68" from="tmp_1_read" to="write_ln174" fromId="6" toId="10">
</dataflow>
<dataflow id="69" from="tmp_last_V_read" to="br_ln21" fromId="5" toId="11">
</dataflow>
<dataflow id="70" from="tmp_last_V_read" to="StgValue_2" fromId="5" toId="2">
</dataflow>
</dataflows>


</stg>
