#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 22 15:39:11 2025
# Process ID: 6168
# Current directory: D:/31343/Documents/VivadoFiles/add/add.runs/synth_1
# Command line: vivado.exe -log addr2b_hex8seg_EGo1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source addr2b_hex8seg_EGo1.tcl
# Log file: D:/31343/Documents/VivadoFiles/add/add.runs/synth_1/addr2b_hex8seg_EGo1.vds
# Journal file: D:/31343/Documents/VivadoFiles/add/add.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source addr2b_hex8seg_EGo1.tcl -notrace
Command: synth_design -top addr2b_hex8seg_EGo1 -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21412 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 798.219 ; gain = 233.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'addr2b_hex8seg_EGo1' [D:/31343/Documents/VivadoFiles/add/add.srcs/sources_1/new/addr2b_hex8seg_EGo1.v:23]
INFO: [Synth 8-6157] synthesizing module 'addr_2bit' [D:/31343/Documents/VivadoFiles/add/add.srcs/sources_1/new/addr_2bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [D:/31343/Documents/VivadoFiles/add/add.srcs/sources_1/new/fulladder.v:23]
INFO: [Synth 8-6157] synthesizing module 'halfadder' [D:/31343/Documents/VivadoFiles/add/add.srcs/sources_1/new/halfadder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'halfadder' (1#1) [D:/31343/Documents/VivadoFiles/add/add.srcs/sources_1/new/halfadder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (2#1) [D:/31343/Documents/VivadoFiles/add/add.srcs/sources_1/new/fulladder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'addr_2bit' (3#1) [D:/31343/Documents/VivadoFiles/add/add.srcs/sources_1/new/addr_2bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex8seg_EGo1' [D:/31343/Documents/VivadoFiles/add/add.srcs/sources_1/new/hex8seg_EGo1.v:24]
INFO: [Synth 8-226] default block is never used [D:/31343/Documents/VivadoFiles/add/add.srcs/sources_1/new/hex8seg_EGo1.v:34]
INFO: [Synth 8-6155] done synthesizing module 'hex8seg_EGo1' (4#1) [D:/31343/Documents/VivadoFiles/add/add.srcs/sources_1/new/hex8seg_EGo1.v:24]
WARNING: [Synth 8-689] width (35) of port connection 'S' does not match port width (4) of module 'hex8seg_EGo1' [D:/31343/Documents/VivadoFiles/add/add.srcs/sources_1/new/addr2b_hex8seg_EGo1.v:32]
WARNING: [Synth 8-689] width (1) of port connection 'seg_data_0_pin' does not match port width (8) of module 'hex8seg_EGo1' [D:/31343/Documents/VivadoFiles/add/add.srcs/sources_1/new/addr2b_hex8seg_EGo1.v:32]
WARNING: [Synth 8-3848] Net seg_data_0_pin in module/entity addr2b_hex8seg_EGo1 does not have driver. [D:/31343/Documents/VivadoFiles/add/add.srcs/sources_1/new/addr2b_hex8seg_EGo1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'addr2b_hex8seg_EGo1' (5#1) [D:/31343/Documents/VivadoFiles/add/add.srcs/sources_1/new/addr2b_hex8seg_EGo1.v:23]
WARNING: [Synth 8-3331] design addr2b_hex8seg_EGo1 has unconnected port seg_data_0_pin[7]
WARNING: [Synth 8-3331] design addr2b_hex8seg_EGo1 has unconnected port seg_data_0_pin[6]
WARNING: [Synth 8-3331] design addr2b_hex8seg_EGo1 has unconnected port seg_data_0_pin[5]
WARNING: [Synth 8-3331] design addr2b_hex8seg_EGo1 has unconnected port seg_data_0_pin[4]
WARNING: [Synth 8-3331] design addr2b_hex8seg_EGo1 has unconnected port seg_data_0_pin[3]
WARNING: [Synth 8-3331] design addr2b_hex8seg_EGo1 has unconnected port seg_data_0_pin[2]
WARNING: [Synth 8-3331] design addr2b_hex8seg_EGo1 has unconnected port seg_data_0_pin[1]
WARNING: [Synth 8-3331] design addr2b_hex8seg_EGo1 has unconnected port seg_data_0_pin[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 871.848 ; gain = 307.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 871.848 ; gain = 307.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 871.848 ; gain = 307.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 871.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/31343/Documents/VivadoFiles/add/add.srcs/constrs_1/imports/Downloads/xdc_EGo1.xdc]
Finished Parsing XDC File [D:/31343/Documents/VivadoFiles/add/add.srcs/constrs_1/imports/Downloads/xdc_EGo1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/31343/Documents/VivadoFiles/add/add.srcs/constrs_1/imports/Downloads/xdc_EGo1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/addr2b_hex8seg_EGo1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/addr2b_hex8seg_EGo1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 937.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 937.566 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 937.566 ; gain = 373.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 937.566 ; gain = 373.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 937.566 ; gain = 373.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 937.566 ; gain = 373.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module halfadder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design addr2b_hex8seg_EGo1 has port seg_cs_pin[7] driven by constant 0
WARNING: [Synth 8-3917] design addr2b_hex8seg_EGo1 has port seg_cs_pin[6] driven by constant 0
WARNING: [Synth 8-3917] design addr2b_hex8seg_EGo1 has port seg_cs_pin[5] driven by constant 0
WARNING: [Synth 8-3917] design addr2b_hex8seg_EGo1 has port seg_cs_pin[4] driven by constant 0
WARNING: [Synth 8-3917] design addr2b_hex8seg_EGo1 has port seg_cs_pin[3] driven by constant 0
WARNING: [Synth 8-3917] design addr2b_hex8seg_EGo1 has port seg_cs_pin[2] driven by constant 0
WARNING: [Synth 8-3917] design addr2b_hex8seg_EGo1 has port seg_cs_pin[1] driven by constant 0
WARNING: [Synth 8-3917] design addr2b_hex8seg_EGo1 has port seg_cs_pin[0] driven by constant 1
WARNING: [Synth 8-3331] design addr2b_hex8seg_EGo1 has unconnected port seg_data_0_pin[7]
WARNING: [Synth 8-3331] design addr2b_hex8seg_EGo1 has unconnected port seg_data_0_pin[6]
WARNING: [Synth 8-3331] design addr2b_hex8seg_EGo1 has unconnected port seg_data_0_pin[5]
WARNING: [Synth 8-3331] design addr2b_hex8seg_EGo1 has unconnected port seg_data_0_pin[4]
WARNING: [Synth 8-3331] design addr2b_hex8seg_EGo1 has unconnected port seg_data_0_pin[3]
WARNING: [Synth 8-3331] design addr2b_hex8seg_EGo1 has unconnected port seg_data_0_pin[2]
WARNING: [Synth 8-3331] design addr2b_hex8seg_EGo1 has unconnected port seg_data_0_pin[1]
WARNING: [Synth 8-3331] design addr2b_hex8seg_EGo1 has unconnected port seg_data_0_pin[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 937.566 ; gain = 373.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 939.457 ; gain = 374.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 939.457 ; gain = 374.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 949.008 ; gain = 384.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 964.863 ; gain = 400.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 964.863 ; gain = 400.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 964.863 ; gain = 400.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 964.863 ; gain = 400.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 964.863 ; gain = 400.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 964.863 ; gain = 400.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT3  |     1|
|2     |LUT5  |     2|
|3     |IBUF  |     5|
|4     |OBUF  |    11|
|5     |OBUFT |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    27|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 964.863 ; gain = 400.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 964.863 ; gain = 334.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 964.863 ; gain = 400.297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 975.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 982.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 982.977 ; gain = 682.992
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 982.977 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/31343/Documents/VivadoFiles/add/add.runs/synth_1/addr2b_hex8seg_EGo1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file addr2b_hex8seg_EGo1_utilization_synth.rpt -pb addr2b_hex8seg_EGo1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 22 15:39:46 2025...
