<def f='llvm/llvm/include/llvm/Support/MathExtras.h' l='590' ll='595' type='uint64_t llvm::DoubleToBits(double Double)'/>
<use f='llvm/llvm/include/llvm/ADT/APInt.h' l='1731' u='c' c='_ZN4llvm5APInt12doubleToBitsEd'/>
<doc f='llvm/llvm/include/llvm/Support/MathExtras.h' l='587'>/// This function takes a double and returns the bit equivalent 64-bit integer.
/// Note that copying doubles around changes the bits of NaNs on some hosts,
/// notably x86, so this routine cannot be used if these bits are needed.</doc>
<use f='llvm/llvm/include/llvm/Support/EndianStream.h' l='40' u='c' c='_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='748' u='c' c='_ZL17getInlineImmVal64j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='750' u='c' c='_ZL17getInlineImmVal64j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='752' u='c' c='_ZL17getInlineImmVal64j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='754' u='c' c='_ZL17getInlineImmVal64j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='756' u='c' c='_ZL17getInlineImmVal64j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='758' u='c' c='_ZL17getInlineImmVal64j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='760' u='c' c='_ZL17getInlineImmVal64j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='762' u='c' c='_ZL17getInlineImmVal64j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='557' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='559' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='561' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='563' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='565' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='567' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='569' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='571' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='573' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate64EmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='672' u='c' c='_ZN4llvm17AMDGPUInstPrinter12printOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='180' u='c' c='_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='183' u='c' c='_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='186' u='c' c='_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='189' u='c' c='_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='192' u='c' c='_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='195' u='c' c='_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='198' u='c' c='_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='201' u='c' c='_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='959' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='960' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='961' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='962' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='963' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='964' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='965' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='966' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='967' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral64Elb'/>
<use f='llvm/llvm/unittests/Support/MathExtrasTest.cpp' l='238' u='c' c='_ZN12_GLOBAL__N_126MathExtras_DoubleBits_Test8TestBodyEv'/>
