{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "from synthesis_baseline.qsd_csd.unitary import unitary as decompose_unitary\n",
    "from qiskit import QuantumCircuit, transpile\n",
    "from scipy.stats import unitary_group\n",
    "from utils.backend import gen_grid_topology, get_grid_neighbor_info, Backend, gen_linear_topology, get_linear_neighbor_info\n",
    "from qiskit.quantum_info import Operator"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "n_qubits = 7\n",
    "topology = gen_linear_topology(n_qubits)\n",
    "neigh_info = get_linear_neighbor_info(n_qubits, 1)\n",
    "\n",
    "backend = Backend(n_qubits=n_qubits, topology=topology, neighbor_info=neigh_info, basis_single_gates=['u'],\n",
    "                  basis_two_gates=['cz'], divide=False, decoupling=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "def cnot_count(qc: QuantumCircuit):\n",
    "    count_ops = qc.count_ops()\n",
    "    if 'cx' in count_ops:\n",
    "        return count_ops['cx']\n",
    "    return 0\n",
    "\n",
    "\n",
    "def cz_count(qc: QuantumCircuit):\n",
    "    count_ops = qc.count_ops()\n",
    "    if 'cz' in count_ops:\n",
    "        return count_ops['cz']\n",
    "    return 0\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "def my_transpile(circuit):\n",
    "    return transpile(circuit, coupling_map=backend.coupling_map, basis_gates= ['u', 'cz'],initial_layout=list(range(n_qubits)), optimization_level=3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "csd\n",
      "gate =  129490\n",
      "#two-qubit gates =  47081\n",
      "depth =  57733\n",
      "\n",
      "qsd\n",
      "gate =  129490\n",
      "#two-qubit gates =  20331\n",
      "depth =  36411\n",
      "\n",
      "ccd\n",
      "gate =  54571\n",
      "#two-qubit gates =  19261\n",
      "depth =  34293\n",
      "\n",
      "\n",
      "\n",
      "csd\n",
      "gate =  128487\n",
      "#two-qubit gates =  46661\n",
      "depth =  56996\n",
      "\n",
      "qsd\n",
      "gate =  128487\n",
      "#two-qubit gates =  20331\n",
      "depth =  36411\n",
      "\n",
      "ccd\n",
      "gate =  54584\n",
      "#two-qubit gates =  19267\n",
      "depth =  34305\n",
      "\n",
      "\n",
      "\n",
      "csd\n",
      "gate =  129643\n",
      "#two-qubit gates =  47137\n",
      "depth =  57981\n",
      "\n",
      "qsd\n",
      "gate =  129643\n",
      "#two-qubit gates =  20331\n",
      "depth =  36411\n",
      "\n",
      "ccd\n",
      "gate =  54584\n",
      "#two-qubit gates =  19267\n",
      "depth =  34305\n",
      "\n",
      "\n",
      "\n",
      "csd\n",
      "gate =  128835\n",
      "#two-qubit gates =  46803\n",
      "depth =  57387\n",
      "\n",
      "qsd\n",
      "gate =  128835\n",
      "#two-qubit gates =  20333\n",
      "depth =  36415\n",
      "\n",
      "ccd\n",
      "gate =  54581\n",
      "#two-qubit gates =  19265\n",
      "depth =  34301\n",
      "\n",
      "\n",
      "\n",
      "csd\n",
      "gate =  129487\n",
      "#two-qubit gates =  47079\n",
      "depth =  57717\n",
      "\n",
      "qsd\n",
      "gate =  129487\n",
      "#two-qubit gates =  20333\n",
      "depth =  36415\n",
      "\n",
      "ccd\n",
      "gate =  54571\n",
      "#two-qubit gates =  19261\n",
      "depth =  34293\n",
      "\n",
      "\n",
      "\n",
      "csd\n",
      "gate =  129190\n",
      "#two-qubit gates =  46961\n",
      "depth =  57402\n",
      "\n",
      "qsd\n",
      "gate =  129190\n",
      "#two-qubit gates =  20333\n",
      "depth =  36415\n",
      "\n",
      "ccd\n",
      "gate =  54574\n",
      "#two-qubit gates =  19263\n",
      "depth =  34297\n",
      "\n",
      "\n",
      "\n"
     ]
    },
    {
     "ename": "KeyboardInterrupt",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
      "\u001b[1;32m/home/luliqiang/QuCT-Micro2023/eval_qsd_csd_ccd.ipynb Cell 5\u001b[0m in \u001b[0;36m4\n\u001b[1;32m      <a href='vscode-notebook-cell://ssh-remote%2B115.27.161.184/home/luliqiang/QuCT-Micro2023/eval_qsd_csd_ccd.ipynb#W2sdnNjb2RlLXJlbW90ZQ%3D%3D?line=1'>2</a>\u001b[0m init_unitary_mat \u001b[39m=\u001b[39m unitary_group\u001b[39m.\u001b[39mrvs(\u001b[39m2\u001b[39m\u001b[39m*\u001b[39m\u001b[39m*\u001b[39mn_qubits)\n\u001b[1;32m      <a href='vscode-notebook-cell://ssh-remote%2B115.27.161.184/home/luliqiang/QuCT-Micro2023/eval_qsd_csd_ccd.ipynb#W2sdnNjb2RlLXJlbW90ZQ%3D%3D?line=2'>3</a>\u001b[0m csd \u001b[39m=\u001b[39m decompose_unitary(init_unitary_mat, decomposition\u001b[39m=\u001b[39m\u001b[39m'\u001b[39m\u001b[39mcsd\u001b[39m\u001b[39m'\u001b[39m)\n\u001b[0;32m----> <a href='vscode-notebook-cell://ssh-remote%2B115.27.161.184/home/luliqiang/QuCT-Micro2023/eval_qsd_csd_ccd.ipynb#W2sdnNjb2RlLXJlbW90ZQ%3D%3D?line=3'>4</a>\u001b[0m csd \u001b[39m=\u001b[39m my_transpile(csd)\n\u001b[1;32m      <a href='vscode-notebook-cell://ssh-remote%2B115.27.161.184/home/luliqiang/QuCT-Micro2023/eval_qsd_csd_ccd.ipynb#W2sdnNjb2RlLXJlbW90ZQ%3D%3D?line=5'>6</a>\u001b[0m qsd \u001b[39m=\u001b[39m decompose_unitary(init_unitary_mat, decomposition\u001b[39m=\u001b[39m\u001b[39m'\u001b[39m\u001b[39mqsd\u001b[39m\u001b[39m'\u001b[39m)\n\u001b[1;32m      <a href='vscode-notebook-cell://ssh-remote%2B115.27.161.184/home/luliqiang/QuCT-Micro2023/eval_qsd_csd_ccd.ipynb#W2sdnNjb2RlLXJlbW90ZQ%3D%3D?line=6'>7</a>\u001b[0m qsd \u001b[39m=\u001b[39m my_transpile(qsd)\n",
      "\u001b[1;32m/home/luliqiang/QuCT-Micro2023/eval_qsd_csd_ccd.ipynb Cell 5\u001b[0m in \u001b[0;36m2\n\u001b[1;32m      <a href='vscode-notebook-cell://ssh-remote%2B115.27.161.184/home/luliqiang/QuCT-Micro2023/eval_qsd_csd_ccd.ipynb#W2sdnNjb2RlLXJlbW90ZQ%3D%3D?line=0'>1</a>\u001b[0m \u001b[39mdef\u001b[39;00m \u001b[39mmy_transpile\u001b[39m(circuit):\n\u001b[0;32m----> <a href='vscode-notebook-cell://ssh-remote%2B115.27.161.184/home/luliqiang/QuCT-Micro2023/eval_qsd_csd_ccd.ipynb#W2sdnNjb2RlLXJlbW90ZQ%3D%3D?line=1'>2</a>\u001b[0m     \u001b[39mreturn\u001b[39;00m transpile(circuit, coupling_map\u001b[39m=\u001b[39;49mbackend\u001b[39m.\u001b[39;49mcoupling_map, basis_gates\u001b[39m=\u001b[39;49m [\u001b[39m'\u001b[39;49m\u001b[39mu\u001b[39;49m\u001b[39m'\u001b[39;49m, \u001b[39m'\u001b[39;49m\u001b[39mcz\u001b[39;49m\u001b[39m'\u001b[39;49m],initial_layout\u001b[39m=\u001b[39;49m\u001b[39mlist\u001b[39;49m(\u001b[39mrange\u001b[39;49m(n_qubits)), optimization_level\u001b[39m=\u001b[39;49m\u001b[39m3\u001b[39;49m)\n",
      "File \u001b[0;32m~/miniconda3/envs/ISCA/lib/python3.9/site-packages/qiskit/compiler/transpiler.py:382\u001b[0m, in \u001b[0;36mtranspile\u001b[0;34m(circuits, backend, basis_gates, inst_map, coupling_map, backend_properties, initial_layout, layout_method, routing_method, translation_method, scheduling_method, instruction_durations, dt, approximation_degree, timing_constraints, seed_transpiler, optimization_level, callback, output_name, unitary_synthesis_method, unitary_synthesis_plugin_config, target, hls_config, init_method, optimization_method, ignore_backend_supplied_default_methods)\u001b[0m\n\u001b[1;32m    379\u001b[0m     \u001b[39mfor\u001b[39;00m circuit, unique_args \u001b[39min\u001b[39;00m \u001b[39mzip\u001b[39m(circuits, unique_transpile_args):\n\u001b[1;32m    380\u001b[0m         transpile_config, pass_manager \u001b[39m=\u001b[39m _combine_args(shared_args, unique_args)\n\u001b[1;32m    381\u001b[0m         output_circuits\u001b[39m.\u001b[39mappend(\n\u001b[0;32m--> 382\u001b[0m             _serial_transpile_circuit(\n\u001b[1;32m    383\u001b[0m                 circuit,\n\u001b[1;32m    384\u001b[0m                 pass_manager,\n\u001b[1;32m    385\u001b[0m                 transpile_config[\u001b[39m\"\u001b[39;49m\u001b[39mcallback\u001b[39;49m\u001b[39m\"\u001b[39;49m],\n\u001b[1;32m    386\u001b[0m                 transpile_config[\u001b[39m\"\u001b[39;49m\u001b[39moutput_name\u001b[39;49m\u001b[39m\"\u001b[39;49m],\n\u001b[1;32m    387\u001b[0m                 transpile_config[\u001b[39m\"\u001b[39;49m\u001b[39mbackend_num_qubits\u001b[39;49m\u001b[39m\"\u001b[39;49m],\n\u001b[1;32m    388\u001b[0m                 transpile_config[\u001b[39m\"\u001b[39;49m\u001b[39mfaulty_qubits_map\u001b[39;49m\u001b[39m\"\u001b[39;49m],\n\u001b[1;32m    389\u001b[0m                 transpile_config[\u001b[39m\"\u001b[39;49m\u001b[39mpass_manager_config\u001b[39;49m\u001b[39m\"\u001b[39;49m]\u001b[39m.\u001b[39;49mbackend_properties,\n\u001b[1;32m    390\u001b[0m             )\n\u001b[1;32m    391\u001b[0m         )\n\u001b[1;32m    392\u001b[0m     circuits \u001b[39m=\u001b[39m output_circuits\n\u001b[1;32m    393\u001b[0m end_time \u001b[39m=\u001b[39m time()\n",
      "File \u001b[0;32m~/miniconda3/envs/ISCA/lib/python3.9/site-packages/qiskit/compiler/transpiler.py:475\u001b[0m, in \u001b[0;36m_serial_transpile_circuit\u001b[0;34m(circuit, pass_manager, callback, output_name, num_qubits, faulty_qubits_map, backend_prop)\u001b[0m\n\u001b[1;32m    466\u001b[0m \u001b[39mdef\u001b[39;00m \u001b[39m_serial_transpile_circuit\u001b[39m(\n\u001b[1;32m    467\u001b[0m     circuit,\n\u001b[1;32m    468\u001b[0m     pass_manager,\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    473\u001b[0m     backend_prop\u001b[39m=\u001b[39m\u001b[39mNone\u001b[39;00m,\n\u001b[1;32m    474\u001b[0m ):\n\u001b[0;32m--> 475\u001b[0m     result \u001b[39m=\u001b[39m pass_manager\u001b[39m.\u001b[39;49mrun(circuit, callback\u001b[39m=\u001b[39;49mcallback, output_name\u001b[39m=\u001b[39;49moutput_name)\n\u001b[1;32m    476\u001b[0m     \u001b[39mif\u001b[39;00m faulty_qubits_map:\n\u001b[1;32m    477\u001b[0m         \u001b[39mreturn\u001b[39;00m _remap_circuit_faulty_backend(\n\u001b[1;32m    478\u001b[0m             result,\n\u001b[1;32m    479\u001b[0m             num_qubits,\n\u001b[1;32m    480\u001b[0m             backend_prop,\n\u001b[1;32m    481\u001b[0m             faulty_qubits_map,\n\u001b[1;32m    482\u001b[0m         )\n",
      "File \u001b[0;32m~/miniconda3/envs/ISCA/lib/python3.9/site-packages/qiskit/transpiler/passmanager.py:528\u001b[0m, in \u001b[0;36mStagedPassManager.run\u001b[0;34m(self, circuits, output_name, callback)\u001b[0m\n\u001b[1;32m    521\u001b[0m \u001b[39mdef\u001b[39;00m \u001b[39mrun\u001b[39m(\n\u001b[1;32m    522\u001b[0m     \u001b[39mself\u001b[39m,\n\u001b[1;32m    523\u001b[0m     circuits: Union[QuantumCircuit, List[QuantumCircuit]],\n\u001b[1;32m    524\u001b[0m     output_name: \u001b[39mstr\u001b[39m \u001b[39m=\u001b[39m \u001b[39mNone\u001b[39;00m,\n\u001b[1;32m    525\u001b[0m     callback: Callable \u001b[39m=\u001b[39m \u001b[39mNone\u001b[39;00m,\n\u001b[1;32m    526\u001b[0m ) \u001b[39m-\u001b[39m\u001b[39m>\u001b[39m Union[QuantumCircuit, List[QuantumCircuit]]:\n\u001b[1;32m    527\u001b[0m     \u001b[39mself\u001b[39m\u001b[39m.\u001b[39m_update_passmanager()\n\u001b[0;32m--> 528\u001b[0m     \u001b[39mreturn\u001b[39;00m \u001b[39msuper\u001b[39;49m()\u001b[39m.\u001b[39;49mrun(circuits, output_name, callback)\n",
      "File \u001b[0;32m~/miniconda3/envs/ISCA/lib/python3.9/site-packages/qiskit/transpiler/passmanager.py:228\u001b[0m, in \u001b[0;36mPassManager.run\u001b[0;34m(self, circuits, output_name, callback)\u001b[0m\n\u001b[1;32m    226\u001b[0m     \u001b[39mreturn\u001b[39;00m circuits\n\u001b[1;32m    227\u001b[0m \u001b[39mif\u001b[39;00m \u001b[39misinstance\u001b[39m(circuits, QuantumCircuit):\n\u001b[0;32m--> 228\u001b[0m     \u001b[39mreturn\u001b[39;00m \u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49m_run_single_circuit(circuits, output_name, callback)\n\u001b[1;32m    229\u001b[0m \u001b[39mif\u001b[39;00m \u001b[39mlen\u001b[39m(circuits) \u001b[39m==\u001b[39m \u001b[39m1\u001b[39m:\n\u001b[1;32m    230\u001b[0m     \u001b[39mreturn\u001b[39;00m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39m_run_single_circuit(circuits[\u001b[39m0\u001b[39m], output_name, callback)\n",
      "File \u001b[0;32m~/miniconda3/envs/ISCA/lib/python3.9/site-packages/qiskit/transpiler/passmanager.py:283\u001b[0m, in \u001b[0;36mPassManager._run_single_circuit\u001b[0;34m(self, circuit, output_name, callback)\u001b[0m\n\u001b[1;32m    271\u001b[0m \u001b[39m\"\"\"Run all the passes on a ``circuit``.\u001b[39;00m\n\u001b[1;32m    272\u001b[0m \n\u001b[1;32m    273\u001b[0m \u001b[39mArgs:\u001b[39;00m\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    280\u001b[0m \u001b[39m    The transformed circuit.\u001b[39;00m\n\u001b[1;32m    281\u001b[0m \u001b[39m\"\"\"\u001b[39;00m\n\u001b[1;32m    282\u001b[0m running_passmanager \u001b[39m=\u001b[39m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39m_create_running_passmanager()\n\u001b[0;32m--> 283\u001b[0m result \u001b[39m=\u001b[39m running_passmanager\u001b[39m.\u001b[39;49mrun(circuit, output_name\u001b[39m=\u001b[39;49moutput_name, callback\u001b[39m=\u001b[39;49mcallback)\n\u001b[1;32m    284\u001b[0m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mproperty_set \u001b[39m=\u001b[39m running_passmanager\u001b[39m.\u001b[39mproperty_set\n\u001b[1;32m    285\u001b[0m \u001b[39mreturn\u001b[39;00m result\n",
      "File \u001b[0;32m~/miniconda3/envs/ISCA/lib/python3.9/site-packages/qiskit/transpiler/runningpassmanager.py:125\u001b[0m, in \u001b[0;36mRunningPassManager.run\u001b[0;34m(***failed resolving arguments***)\u001b[0m\n\u001b[1;32m    123\u001b[0m \u001b[39mfor\u001b[39;00m passset \u001b[39min\u001b[39;00m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mworking_list:\n\u001b[1;32m    124\u001b[0m     \u001b[39mfor\u001b[39;00m pass_ \u001b[39min\u001b[39;00m passset:\n\u001b[0;32m--> 125\u001b[0m         dag \u001b[39m=\u001b[39m \u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49m_do_pass(pass_, dag, passset\u001b[39m.\u001b[39;49moptions)\n\u001b[1;32m    127\u001b[0m circuit \u001b[39m=\u001b[39m dag_to_circuit(dag)\n\u001b[1;32m    128\u001b[0m \u001b[39mif\u001b[39;00m output_name:\n",
      "File \u001b[0;32m~/miniconda3/envs/ISCA/lib/python3.9/site-packages/qiskit/transpiler/runningpassmanager.py:172\u001b[0m, in \u001b[0;36mRunningPassManager._do_pass\u001b[0;34m(self, pass_, dag, options)\u001b[0m\n\u001b[1;32m    170\u001b[0m \u001b[39m# Run the pass itself, if not already run\u001b[39;00m\n\u001b[1;32m    171\u001b[0m \u001b[39mif\u001b[39;00m pass_ \u001b[39mnot\u001b[39;00m \u001b[39min\u001b[39;00m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mvalid_passes:\n\u001b[0;32m--> 172\u001b[0m     dag \u001b[39m=\u001b[39m \u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49m_run_this_pass(pass_, dag)\n\u001b[1;32m    174\u001b[0m     \u001b[39m# update the valid_passes property\u001b[39;00m\n\u001b[1;32m    175\u001b[0m     \u001b[39mself\u001b[39m\u001b[39m.\u001b[39m_update_valid_passes(pass_)\n",
      "File \u001b[0;32m~/miniconda3/envs/ISCA/lib/python3.9/site-packages/qiskit/transpiler/runningpassmanager.py:201\u001b[0m, in \u001b[0;36mRunningPassManager._run_this_pass\u001b[0;34m(self, pass_, dag)\u001b[0m\n\u001b[1;32m    198\u001b[0m \u001b[39mif\u001b[39;00m pass_\u001b[39m.\u001b[39mis_transformation_pass:\n\u001b[1;32m    199\u001b[0m     \u001b[39m# Measure time if we have a callback or logging set\u001b[39;00m\n\u001b[1;32m    200\u001b[0m     start_time \u001b[39m=\u001b[39m time()\n\u001b[0;32m--> 201\u001b[0m     new_dag \u001b[39m=\u001b[39m pass_\u001b[39m.\u001b[39;49mrun(dag)\n\u001b[1;32m    202\u001b[0m     end_time \u001b[39m=\u001b[39m time()\n\u001b[1;32m    203\u001b[0m     run_time \u001b[39m=\u001b[39m end_time \u001b[39m-\u001b[39m start_time\n",
      "File \u001b[0;32m~/miniconda3/envs/ISCA/lib/python3.9/site-packages/qiskit/transpiler/passes/synthesis/unitary_synthesis.py:308\u001b[0m, in \u001b[0;36mUnitarySynthesis.run\u001b[0;34m(self, dag)\u001b[0m\n\u001b[1;32m    305\u001b[0m \u001b[39mif\u001b[39;00m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mmethod \u001b[39m==\u001b[39m \u001b[39m\"\u001b[39m\u001b[39mdefault\u001b[39m\u001b[39m\"\u001b[39m:\n\u001b[1;32m    306\u001b[0m     \u001b[39m# pylint: disable=attribute-defined-outside-init\u001b[39;00m\n\u001b[1;32m    307\u001b[0m     plugin_method\u001b[39m.\u001b[39m_approximation_degree \u001b[39m=\u001b[39m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39m_approximation_degree\n\u001b[0;32m--> 308\u001b[0m \u001b[39mreturn\u001b[39;00m \u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49m_run_main_loop(\n\u001b[1;32m    309\u001b[0m     dag, plugin_method, plugin_kwargs, default_method, default_kwargs\n\u001b[1;32m    310\u001b[0m )\n",
      "File \u001b[0;32m~/miniconda3/envs/ISCA/lib/python3.9/site-packages/qiskit/transpiler/passes/synthesis/unitary_synthesis.py:349\u001b[0m, in \u001b[0;36mUnitarySynthesis._run_main_loop\u001b[0;34m(self, dag, plugin_method, plugin_kwargs, default_method, default_kwargs)\u001b[0m\n\u001b[1;32m    344\u001b[0m \u001b[39mif\u001b[39;00m method\u001b[39m.\u001b[39msupports_coupling_map:\n\u001b[1;32m    345\u001b[0m     kwargs[\u001b[39m\"\u001b[39m\u001b[39mcoupling_map\u001b[39m\u001b[39m\"\u001b[39m] \u001b[39m=\u001b[39m (\n\u001b[1;32m    346\u001b[0m         \u001b[39mself\u001b[39m\u001b[39m.\u001b[39m_coupling_map,\n\u001b[1;32m    347\u001b[0m         [dag_bit_indices[x] \u001b[39mfor\u001b[39;00m x \u001b[39min\u001b[39;00m node\u001b[39m.\u001b[39mqargs],\n\u001b[1;32m    348\u001b[0m     )\n\u001b[0;32m--> 349\u001b[0m synth_dag \u001b[39m=\u001b[39m method\u001b[39m.\u001b[39;49mrun(unitary, \u001b[39m*\u001b[39;49m\u001b[39m*\u001b[39;49mkwargs)\n\u001b[1;32m    350\u001b[0m \u001b[39mif\u001b[39;00m synth_dag \u001b[39mis\u001b[39;00m \u001b[39mnot\u001b[39;00m \u001b[39mNone\u001b[39;00m:\n\u001b[1;32m    351\u001b[0m     \u001b[39mif\u001b[39;00m \u001b[39misinstance\u001b[39m(synth_dag, \u001b[39mtuple\u001b[39m):\n",
      "File \u001b[0;32m~/miniconda3/envs/ISCA/lib/python3.9/site-packages/qiskit/transpiler/passes/synthesis/unitary_synthesis.py:558\u001b[0m, in \u001b[0;36mDefaultUnitarySynthesis.run\u001b[0;34m(self, unitary, **options)\u001b[0m\n\u001b[1;32m    556\u001b[0m     \u001b[39mif\u001b[39;00m \u001b[39mnot\u001b[39;00m decomposer2q:\n\u001b[1;32m    557\u001b[0m         \u001b[39mreturn\u001b[39;00m \u001b[39mNone\u001b[39;00m\n\u001b[0;32m--> 558\u001b[0m     synth_dag, wires \u001b[39m=\u001b[39m \u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49m_synth_natural_direction(\n\u001b[1;32m    559\u001b[0m         unitary,\n\u001b[1;32m    560\u001b[0m         coupling_map,\n\u001b[1;32m    561\u001b[0m         qubits,\n\u001b[1;32m    562\u001b[0m         decomposer2q,\n\u001b[1;32m    563\u001b[0m         gate_lengths,\n\u001b[1;32m    564\u001b[0m         gate_errors,\n\u001b[1;32m    565\u001b[0m         natural_direction,\n\u001b[1;32m    566\u001b[0m         approximation_degree,\n\u001b[1;32m    567\u001b[0m         pulse_optimize,\n\u001b[1;32m    568\u001b[0m         target,\n\u001b[1;32m    569\u001b[0m         preferred_direction,\n\u001b[1;32m    570\u001b[0m     )\n\u001b[1;32m    571\u001b[0m \u001b[39melse\u001b[39;00m:\n\u001b[1;32m    572\u001b[0m     \u001b[39mfrom\u001b[39;00m \u001b[39mqiskit\u001b[39;00m\u001b[39m.\u001b[39;00m\u001b[39mquantum_info\u001b[39;00m\u001b[39m.\u001b[39;00m\u001b[39msynthesis\u001b[39;00m\u001b[39m.\u001b[39;00m\u001b[39mqsd\u001b[39;00m \u001b[39mimport\u001b[39;00m (  \u001b[39m# pylint: disable=cyclic-import\u001b[39;00m\n\u001b[1;32m    573\u001b[0m         qs_decomposition,\n\u001b[1;32m    574\u001b[0m     )\n",
      "File \u001b[0;32m~/miniconda3/envs/ISCA/lib/python3.9/site-packages/qiskit/transpiler/passes/synthesis/unitary_synthesis.py:649\u001b[0m, in \u001b[0;36mDefaultUnitarySynthesis._synth_natural_direction\u001b[0;34m(self, su4_mat, coupling_map, qubits, decomposer2q, gate_lengths, gate_errors, natural_direction, approximation_degree, pulse_optimize, target, preferred_direction)\u001b[0m\n\u001b[1;32m    647\u001b[0m     basis_fidelity \u001b[39m=\u001b[39m physical_gate_fidelity\n\u001b[1;32m    648\u001b[0m \u001b[39mif\u001b[39;00m \u001b[39mnot\u001b[39;00m \u001b[39misinstance\u001b[39m(decomposer2q, XXDecomposer):\n\u001b[0;32m--> 649\u001b[0m     synth_circ \u001b[39m=\u001b[39m decomposer2q(su4_mat, basis_fidelity\u001b[39m=\u001b[39;49mbasis_fidelity)\n\u001b[1;32m    650\u001b[0m \u001b[39melse\u001b[39;00m:\n\u001b[1;32m    651\u001b[0m     synth_circ \u001b[39m=\u001b[39m decomposer2q(su4_mat)\n",
      "File \u001b[0;32m~/miniconda3/envs/ISCA/lib/python3.9/site-packages/qiskit/quantum_info/synthesis/two_qubit_decompose.py:1120\u001b[0m, in \u001b[0;36mTwoQubitBasisDecomposer.__call__\u001b[0;34m(self, target, basis_fidelity, _num_basis_uses)\u001b[0m\n\u001b[1;32m   1118\u001b[0m     return_circuit\u001b[39m.\u001b[39mglobal_phase \u001b[39m+\u001b[39m\u001b[39m=\u001b[39m np\u001b[39m.\u001b[39mpi\n\u001b[1;32m   1119\u001b[0m \u001b[39mfor\u001b[39;00m i \u001b[39min\u001b[39;00m \u001b[39mrange\u001b[39m(best_nbasis):\n\u001b[0;32m-> 1120\u001b[0m     return_circuit\u001b[39m.\u001b[39;49mcompose(decomposition_euler[\u001b[39m2\u001b[39;49m \u001b[39m*\u001b[39;49m i], [q[\u001b[39m0\u001b[39;49m]], inplace\u001b[39m=\u001b[39;49m\u001b[39mTrue\u001b[39;49;00m)\n\u001b[1;32m   1121\u001b[0m     return_circuit\u001b[39m.\u001b[39mcompose(decomposition_euler[\u001b[39m2\u001b[39m \u001b[39m*\u001b[39m i \u001b[39m+\u001b[39m \u001b[39m1\u001b[39m], [q[\u001b[39m1\u001b[39m]], inplace\u001b[39m=\u001b[39m\u001b[39mTrue\u001b[39;00m)\n\u001b[1;32m   1122\u001b[0m     return_circuit\u001b[39m.\u001b[39mappend(\u001b[39mself\u001b[39m\u001b[39m.\u001b[39mgate, [q[\u001b[39m0\u001b[39m], q[\u001b[39m1\u001b[39m]])\n",
      "File \u001b[0;32m~/miniconda3/envs/ISCA/lib/python3.9/site-packages/qiskit/circuit/quantumcircuit.py:936\u001b[0m, in \u001b[0;36mQuantumCircuit.compose\u001b[0;34m(self, other, qubits, clbits, front, inplace, wrap)\u001b[0m\n\u001b[1;32m    931\u001b[0m     \u001b[39mraise\u001b[39;00m CircuitError(\n\u001b[1;32m    932\u001b[0m         \u001b[39m\"\u001b[39m\u001b[39mTrying to compose with another QuantumCircuit which has more \u001b[39m\u001b[39m'\u001b[39m\u001b[39min\u001b[39m\u001b[39m'\u001b[39m\u001b[39m edges.\u001b[39m\u001b[39m\"\u001b[39m\n\u001b[1;32m    933\u001b[0m     )\n\u001b[1;32m    935\u001b[0m \u001b[39m# number of qubits and clbits must match number in circuit or None\u001b[39;00m\n\u001b[0;32m--> 936\u001b[0m identity_qubit_map \u001b[39m=\u001b[39m \u001b[39mdict\u001b[39m(\u001b[39mzip\u001b[39;49m(other\u001b[39m.\u001b[39;49mqubits, dest\u001b[39m.\u001b[39;49mqubits))\n\u001b[1;32m    937\u001b[0m identity_clbit_map \u001b[39m=\u001b[39m \u001b[39mdict\u001b[39m(\u001b[39mzip\u001b[39m(other\u001b[39m.\u001b[39mclbits, dest\u001b[39m.\u001b[39mclbits))\n\u001b[1;32m    938\u001b[0m \u001b[39mif\u001b[39;00m qubits \u001b[39mis\u001b[39;00m \u001b[39mNone\u001b[39;00m:\n",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
     ]
    }
   ],
   "source": [
    "for i in range(10):\n",
    "    init_unitary_mat = unitary_group.rvs(2**n_qubits)\n",
    "    csd = decompose_unitary(init_unitary_mat, decomposition='csd')\n",
    "    csd = my_transpile(csd)\n",
    "\n",
    "    qsd = decompose_unitary(init_unitary_mat, decomposition='qsd')\n",
    "    qsd = my_transpile(qsd)\n",
    "\n",
    "    qiskit_circuit = QuantumCircuit(n_qubits)\n",
    "    qiskit_circuit.append(Operator(init_unitary_mat), list(range(n_qubits)))\n",
    "    qiskit_circuit = my_transpile(qiskit_circuit)\n",
    "\n",
    "    print('csd')\n",
    "    print('gate = ', len(csd))\n",
    "    print('#two-qubit gates = ', cnot_count(csd) + cz_count(csd))\n",
    "    print('depth = ', csd.depth())\n",
    "    print()\n",
    "\n",
    "\n",
    "    print('qsd')\n",
    "    print('gate = ', len(csd))\n",
    "    print('#two-qubit gates = ', cnot_count(qsd) + cz_count(qsd))\n",
    "    print('depth = ', qsd.depth())\n",
    "    print()\n",
    "\n",
    "    print('ccd')\n",
    "    print('gate = ', len(qiskit_circuit))\n",
    "    print('#two-qubit gates = ', cnot_count(qiskit_circuit) + cz_count(qiskit_circuit))\n",
    "    print('depth = ', qiskit_circuit.depth())\n",
    "    print('\\n\\n')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "ISCA",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.13"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
