# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do yadro_tryy_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/class/courssefiles/DDaMPC/Quartus\ projects/yadro_tryy {C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/top_level.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:08 on May 06,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy" C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/top_level.v 
# -- Compiling module test_task
# 
# Top level modules:
# 	test_task
# End time: 22:43:08 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/class/courssefiles/DDaMPC/Quartus\ projects/yadro_tryy {C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:08 on May 06,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy" C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/testbench.v 
# -- Compiling module test_bench
# 
# Top level modules:
# 	test_bench
# End time: 22:43:09 on May 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/class/courssefiles/DDaMPC/Quartus\ projects/yadro_tryy {C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/top_level.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:43:09 on May 06,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy" C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/top_level.v 
# -- Compiling module test_task
# 
# Top level modules:
# 	test_task
# End time: 22:43:09 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  test_bench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" test_bench 
# Start time: 22:43:09 on May 06,2025
# Loading work.test_bench
# Loading work.test_task
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Test case 1 failed: y =      0, expected -2
# Break key hit
# Simulation stop requested.
# End time: 22:44:00 on May 06,2025, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
