clk 1 std_logic bool
rst 1 std_logic sc_logic
weight_in_val 1 std_logic sc_logic
weight_in_rdy 1 std_logic sc_logic
weight_in_msg 8 std_logic_vector sc_lv
act_in_val 1 std_logic sc_logic
act_in_rdy 1 std_logic sc_logic
act_in_msg 8 std_logic_vector sc_lv
accum_in_val 1 std_logic sc_logic
accum_in_rdy 1 std_logic sc_logic
accum_in_msg 32 std_logic_vector sc_lv
act_out_val 1 std_logic sc_logic
act_out_rdy 1 std_logic sc_logic
act_out_msg 8 std_logic_vector sc_lv
accum_out_val 1 std_logic sc_logic
accum_out_rdy 1 std_logic sc_logic
accum_out_msg 32 std_logic_vector sc_lv
weight_out_val 1 std_logic sc_logic
weight_out_rdy 1 std_logic sc_logic
weight_out_msg 8 std_logic_vector sc_lv
