# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../shift_reg_behav.srcs/sources_1/new/shift_reg_behav.vhd" \
"../../../../shift_reg_behav.srcs/sim_1/new/shift_reg_behav_TB.vhd" \

# Do not sort compile order
nosort
