{"Source Block": ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@141:151@HdlIdDef", "wire [BURST_LEN_WIDTH-1:0] dest_burst_len;\nreg dest_valid = 1'b0;\nreg dest_mem_data_valid = 1'b0;\nreg dest_mem_data_last = 1'b0;\n\nreg [BYTES_PER_BURST_WIDTH+1-1:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = 'h00;\n\nwire src_beat;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_burst_memory.v@144:154", "reg dest_mem_data_last = 1'b0;\n\nreg [BYTES_PER_BURST_WIDTH+1-1:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = 'h00;\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH-1:0] src_waddr;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@143:153", "reg dest_mem_data_valid = 1'b0;\nreg dest_mem_data_last = 1'b0;\n\nreg [BYTES_PER_BURST_WIDTH+1-1:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = 'h00;\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@146:156", "reg [BYTES_PER_BURST_WIDTH+1-1:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = 'h00;\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@137:147", "reg dest_id_reduced_msb_next = 1'b0;\nreg dest_id_reduced_msb = 1'b0;\nreg [ID_WIDTH-1:0] dest_id = 'h0;\nreg [BURST_LEN_WIDTH-1:0] dest_beat_counter = 'h00;\nwire [BURST_LEN_WIDTH-1:0] dest_burst_len;\nreg dest_valid = 1'b0;\nreg dest_mem_data_valid = 1'b0;\nreg dest_mem_data_last = 1'b0;\n\nreg [BYTES_PER_BURST_WIDTH+1-1:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@139:149", "reg [ID_WIDTH-1:0] dest_id = 'h0;\nreg [BURST_LEN_WIDTH-1:0] dest_beat_counter = 'h00;\nwire [BURST_LEN_WIDTH-1:0] dest_burst_len;\nreg dest_valid = 1'b0;\nreg dest_mem_data_valid = 1'b0;\nreg dest_mem_data_last = 1'b0;\n\nreg [BYTES_PER_BURST_WIDTH+1-1:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = 'h00;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@138:148", "reg dest_id_reduced_msb = 1'b0;\nreg [ID_WIDTH-1:0] dest_id = 'h0;\nreg [BURST_LEN_WIDTH-1:0] dest_beat_counter = 'h00;\nwire [BURST_LEN_WIDTH-1:0] dest_burst_len;\nreg dest_valid = 1'b0;\nreg dest_mem_data_valid = 1'b0;\nreg dest_mem_data_last = 1'b0;\n\nreg [BYTES_PER_BURST_WIDTH+1-1:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\n"]], "Diff Content": {"Delete": [[146, "reg [BYTES_PER_BURST_WIDTH+1-1:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n"]], "Add": [[146, "reg [BYTES_PER_BURST_WIDTH+1-1-DMA_LENGTH_ALIGN:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n"]]}}