<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>UT Verification on UnityChip Verification</title><link>https://open-verify.cc/en/fenbao_tags/ut-verification/</link><description>Recent content in UT Verification on UnityChip Verification</description><generator>Hugo</generator><language>en</language><copyright>MLVP Group ©</copyright><lastBuildDate>Tue, 01 Apr 2025 16:00:00 +0800</lastBuildDate><atom:link href="https://open-verify.cc/en/fenbao_tags/ut-verification/index.xml" rel="self" type="application/rss+xml"/><item><title>UT Practical Session Phase 6: Third Generation Xiangshan (Kunming Lake) Architecture ICache Module UT Verification (Ongoing)</title><link>https://open-verify.cc/en/verifytask/05_icache/</link><pubDate>Tue, 01 Apr 2025 16:00:00 +0800</pubDate><guid>https://open-verify.cc/en/verifytask/05_icache/</guid><description>Learning Xiangshan ICache Microarchitecture Design Through Verification</description></item><item><title>UT Practical Session Phase 5: Third Generation Xiangshan (Kunming Lake) Architecture IFU top Module UT Verification</title><link>https://open-verify.cc/en/verifytask/04_ifu_top/</link><pubDate>Mon, 31 Mar 2025 10:47:18 +0800</pubDate><guid>https://open-verify.cc/en/verifytask/04_ifu_top/</guid><description>Learning Xiangshan IFU Microarchitecture Design Through Verification</description></item><item><title>UT Practical Session Phase 4: Third Generation Xiangshan (Kunming Lake) Architecture FTQ Module UT Verification</title><link>https://open-verify.cc/en/verifytask/03_ftq/</link><pubDate>Tue, 18 Mar 2025 14:57:18 +0800</pubDate><guid>https://open-verify.cc/en/verifytask/03_ftq/</guid><description>Learning Xiangshan FTQ Microarchitecture Design Through Verification</description></item><item><title>UT Practical Session Phase 3: UT Verification Practice for the ITLB Module of the 3rd-Generation Xiangshan (Kunminghu) Architecture (Ongoing)</title><link>https://open-verify.cc/en/verifytask/02_itlb/</link><pubDate>Wed, 19 Feb 2025 10:47:39 +0800</pubDate><guid>https://open-verify.cc/en/verifytask/02_itlb/</guid><description>Learn the Microarchitecture Design of Xiangshan’s ITLB Through Verification</description></item><item><title>Doc Crowdsourcing #1: Xiangshan (Kunminghu) Gen3 CPL2 Module Documentation (Ongoing)</title><link>https://open-verify.cc/en/crowdsourcingtask/01_cpl2/</link><pubDate>Wed, 11 Dec 2024 10:47:18 +0800</pubDate><guid>https://open-verify.cc/en/crowdsourcingtask/01_cpl2/</guid><description>Study Xiangshan CPL2 microarchitecture and submit technical docs</description></item><item><title>UT Practical Training Phase 2: Third Generation Xiangshan (Kunming Lake) Architecture IFU Module UT Verification Practice (In Progress)</title><link>https://open-verify.cc/en/verifytask/01_ifu/</link><pubDate>Wed, 11 Dec 2024 10:47:18 +0800</pubDate><guid>https://open-verify.cc/en/verifytask/01_ifu/</guid><description>Learning the microarchitecture design of Xiangshan IFU during verification.</description></item></channel></rss>