

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Fri Apr 16 02:37:17 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      137|      137|  1.370 us|  1.370 us|  138|  138|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    474|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|    2510|   1461|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    757|    -|
|Register         |        -|    -|     506|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    3016|   2692|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |mul_32s_34ns_64_2_1_U3         |mul_32s_34ns_64_2_1         |        0|   0|  173|   54|    0|
    |sdiv_2ns_64ns_16_6_seq_1_U2    |sdiv_2ns_64ns_16_6_seq_1    |        0|   0|  779|  469|    0|
    |srem_64ns_8ns_64_68_seq_1_U1   |srem_64ns_8ns_64_68_seq_1   |        0|   0|  779|  469|    0|
    |udiv_64ns_31ns_16_68_seq_1_U4  |udiv_64ns_31ns_16_68_seq_1  |        0|   0|  779|  469|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   0| 2510| 1461|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------+-------------------------+-----------+
    |          Instance          |          Module         | Expression|
    +----------------------------+-------------------------+-----------+
    |mul_mul_16s_16ns_32_4_1_U5  |mul_mul_16s_16ns_32_4_1  |    i0 * i1|
    +----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_225_p2       |         +|   0|  0|  71|          64|          16|
    |add_ln28_fu_396_p2       |         +|   0|  0|  38|          31|           9|
    |sub_ln24_1_fu_290_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln24_fu_269_p2       |         -|   0|  0|  71|           1|          64|
    |sub_ln26_fu_165_p2       |         -|   0|  0|  71|           1|          64|
    |sub_ln28_fu_320_p2       |         -|   0|  0|  24|           1|          17|
    |v_11_fu_304_p2           |         -|   0|  0|  23|          16|          16|
    |icmp_ln22_fu_219_p2      |      icmp|   0|  0|  10|           6|           1|
    |icmp_ln27_fu_171_p2      |      icmp|   0|  0|  29|          64|          30|
    |or_ln26_fu_159_p2        |        or|   0|  0|  64|          64|          64|
    |select_ln24_1_fu_299_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln24_fu_284_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln28_fu_334_p3    |    select|   0|  0|   2|           1|           2|
    |xor_ln28_fu_310_p2       |       xor|   0|  0|  16|          16|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 474|         268|         333|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  743|        139|    1|        139|
    |p_4_address0  |   14|          3|    3|          9|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  757|        142|    4|        148|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+-----+----+-----+-----------+
    |        Name        |  FF | LUT| Bits| Const Bits|
    +--------------------+-----+----+-----+-----------+
    |add_ln23_reg_456    |   64|   0|   64|          0|
    |add_ln28_reg_513    |   29|   0|   31|          2|
    |ap_CS_fsm           |  138|   0|  138|          0|
    |icmp_ln22_reg_451   |    1|   0|    1|          0|
    |icmp_ln27_reg_436   |    1|   0|    1|          0|
    |mul_ln24_1_reg_487  |   64|   0|   64|          0|
    |mul_ln24_reg_471    |   32|   0|   32|          0|
    |sdiv_ln22_reg_498   |   16|   0|   16|          0|
    |srem_ln26_reg_508   |   64|   0|   64|          0|
    |sub_ln24_1_reg_503  |   16|   0|   16|          0|
    |sub_ln26_reg_431    |   64|   0|   64|          0|
    |tmp_1_reg_476       |    1|   0|    1|          0|
    |tmp_3_reg_492       |   16|   0|   16|          0|
    +--------------------+-----+----+-----+-----------+
    |Total               |  506|   0|  508|          2|
    +--------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return     |  out|   16|  ap_ctrl_hs|           fn1|  return value|
|p_address0    |  out|    4|   ap_memory|             p|         array|
|p_ce0         |  out|    1|   ap_memory|             p|         array|
|p_q0          |   in|    8|   ap_memory|             p|         array|
|p_4_address0  |  out|    3|   ap_memory|           p_4|         array|
|p_4_ce0       |  out|    1|   ap_memory|           p_4|         array|
|p_4_q0        |   in|   64|   ap_memory|           p_4|         array|
|p_6           |   in|   64|     ap_none|           p_6|        scalar|
|p_9           |   in|    8|     ap_none|           p_9|        scalar|
|p_13          |   in|   16|     ap_none|          p_13|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 138
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i8 %p, i64 0, i64 7" [dfg_199.c:26]   --->   Operation 139 'getelementptr' 'p_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_4_addr_1 = getelementptr i64 %p_4, i64 0, i64 3" [dfg_199.c:26]   --->   Operation 140 'getelementptr' 'p_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [2/2] (2.32ns)   --->   "%p_load = load i4 %p_addr" [dfg_199.c:26]   --->   Operation 141 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 142 [2/2] (2.32ns)   --->   "%p_4_load_1 = load i3 %p_4_addr_1" [dfg_199.c:26]   --->   Operation 142 'load' 'p_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 5.84>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%p_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_6" [dfg_199.c:26]   --->   Operation 143 'read' 'p_6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/2] (2.32ns)   --->   "%p_load = load i4 %p_addr" [dfg_199.c:26]   --->   Operation 144 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26)   --->   "%sext_ln26 = sext i8 %p_load" [dfg_199.c:26]   --->   Operation 145 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/2] (2.32ns)   --->   "%p_4_load_1 = load i3 %p_4_addr_1" [dfg_199.c:26]   --->   Operation 146 'load' 'p_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26)   --->   "%or_ln26 = or i64 %p_4_load_1, i64 %sext_ln26" [dfg_199.c:26]   --->   Operation 147 'or' 'or_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (3.52ns) (out node of the LUT)   --->   "%sub_ln26 = sub i64 0, i64 %or_ln26" [dfg_199.c:26]   --->   Operation 148 'sub' 'sub_ln26' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (2.77ns)   --->   "%icmp_ln27 = icmp_eq  i64 %p_6_read, i64 681114460" [dfg_199.c:27]   --->   Operation 149 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 11, i1 %icmp_ln27" [dfg_199.c:27]   --->   Operation 150 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i5 %or_ln" [dfg_199.c:26]   --->   Operation 151 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %sext_ln26_1" [dfg_199.c:26]   --->   Operation 152 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [68/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 153 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 154 [67/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 154 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 155 [66/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 155 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 156 [65/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 156 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 157 [64/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 157 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 158 [63/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 158 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 159 [62/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 159 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 160 [61/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 160 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 161 [60/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 161 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 162 [59/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 162 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 163 [58/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 163 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 164 [57/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 164 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 165 [56/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 165 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 166 [55/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 166 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 167 [54/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 167 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 168 [53/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 168 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 169 [52/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 169 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 170 [51/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 170 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 171 [50/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 171 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 172 [49/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 172 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 173 [48/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 173 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 174 [47/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 174 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 175 [46/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 175 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 176 [45/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 176 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 177 [44/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 177 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 178 [43/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 178 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 179 [42/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 179 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 180 [41/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 180 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 181 [40/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 181 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 182 [39/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 182 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 183 [38/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 183 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 184 [37/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 184 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 185 [36/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 185 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 186 [35/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 186 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 187 [34/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 187 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 188 [33/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 188 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 189 [32/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 189 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 190 [31/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 190 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 191 [30/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 191 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 192 [29/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 192 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 193 [28/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 193 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 194 [27/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 194 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 195 [26/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 195 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 196 [25/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 196 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 197 [24/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 197 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 198 [23/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 198 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 199 [22/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 199 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 200 [21/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 200 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 201 [20/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 201 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 202 [19/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 202 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 203 [18/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 203 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 204 [17/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 204 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 205 [16/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 205 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 206 [15/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 206 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 207 [14/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 207 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 208 [13/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 208 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 209 [12/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 209 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 210 [11/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 210 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 211 [10/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 211 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 212 [1/1] (0.00ns)   --->   "%p_4_addr = getelementptr i64 %p_4, i64 0, i64 6" [dfg_199.c:22]   --->   Operation 212 'getelementptr' 'p_4_addr' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 213 [2/2] (2.32ns)   --->   "%p_4_load = load i3 %p_4_addr" [dfg_199.c:22]   --->   Operation 213 'load' 'p_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_62 : Operation 214 [9/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 214 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.84>
ST_63 : Operation 215 [1/1] (0.00ns)   --->   "%p_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_13" [dfg_199.c:26]   --->   Operation 215 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 216 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_13_read, i32 5" [dfg_199.c:22]   --->   Operation 216 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i16 %p_13_read" [dfg_199.c:22]   --->   Operation 217 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 218 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i3.i2, i1 %tmp, i3 0, i2 %trunc_ln22" [dfg_199.c:22]   --->   Operation 218 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 219 [1/1] (1.42ns)   --->   "%icmp_ln22 = icmp_eq  i6 %and_ln, i6 0" [dfg_199.c:22]   --->   Operation 219 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 220 [1/2] (2.32ns)   --->   "%p_4_load = load i3 %p_4_addr" [dfg_199.c:22]   --->   Operation 220 'load' 'p_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_63 : Operation 221 [1/1] (3.52ns)   --->   "%add_ln23 = add i64 %p_4_load, i64 18446744073709531048" [dfg_199.c:23]   --->   Operation 221 'add' 'add_ln23' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %p_13_read" [dfg_199.c:24]   --->   Operation 222 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 223 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln24 = mul i32 %sext_ln24, i32 28530" [dfg_199.c:24]   --->   Operation 223 'mul' 'mul_ln24' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 224 [8/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 224 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i1 %icmp_ln22" [dfg_199.c:22]   --->   Operation 225 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 226 [6/6] (5.07ns)   --->   "%sdiv_ln22 = sdiv i64 %zext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 226 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 227 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln24 = mul i32 %sext_ln24, i32 28530" [dfg_199.c:24]   --->   Operation 227 'mul' 'mul_ln24' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 228 [7/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 228 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 229 [5/6] (5.07ns)   --->   "%sdiv_ln22 = sdiv i64 %zext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 229 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 230 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln24 = mul i32 %sext_ln24, i32 28530" [dfg_199.c:24]   --->   Operation 230 'mul' 'mul_ln24' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 231 [6/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 231 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 232 [4/6] (5.07ns)   --->   "%sdiv_ln22 = sdiv i64 %zext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 232 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 233 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln24 = mul i32 %sext_ln24, i32 28530" [dfg_199.c:24]   --->   Operation 233 'mul' 'mul_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln24, i32 31" [dfg_199.c:24]   --->   Operation 234 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 235 [5/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 235 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.91>
ST_67 : Operation 236 [3/6] (5.07ns)   --->   "%sdiv_ln22 = sdiv i64 %zext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 236 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i32 %mul_ln24" [dfg_199.c:24]   --->   Operation 237 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 238 [2/2] (6.91ns)   --->   "%mul_ln24_1 = mul i64 %sext_ln24_1, i64 7609077009" [dfg_199.c:24]   --->   Operation 238 'mul' 'mul_ln24_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 239 [4/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 239 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.91>
ST_68 : Operation 240 [2/6] (5.07ns)   --->   "%sdiv_ln22 = sdiv i64 %zext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 240 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 241 [1/2] (6.91ns)   --->   "%mul_ln24_1 = mul i64 %sext_ln24_1, i64 7609077009" [dfg_199.c:24]   --->   Operation 241 'mul' 'mul_ln24_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %mul_ln24_1, i32 42, i32 57" [dfg_199.c:24]   --->   Operation 242 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 243 [3/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 243 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.59>
ST_69 : Operation 244 [1/6] (5.07ns)   --->   "%sdiv_ln22 = sdiv i64 %zext_ln22, i64 %add_ln23" [dfg_199.c:22]   --->   Operation 244 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 245 [1/1] (3.52ns)   --->   "%sub_ln24 = sub i64 0, i64 %mul_ln24_1" [dfg_199.c:24]   --->   Operation 245 'sub' 'sub_ln24' <Predicate = (tmp_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24_1)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %sub_ln24, i32 42, i32 57" [dfg_199.c:24]   --->   Operation 246 'partselect' 'tmp_2' <Predicate = (tmp_1)> <Delay = 0.00>
ST_69 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24_1)   --->   "%select_ln24 = select i1 %tmp_1, i16 %tmp_2, i16 %tmp_3" [dfg_199.c:24]   --->   Operation 247 'select' 'select_ln24' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 248 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln24_1 = sub i16 0, i16 %select_ln24" [dfg_199.c:24]   --->   Operation 248 'sub' 'sub_ln24_1' <Predicate = (tmp_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 249 [2/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 249 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.64>
ST_70 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node v_11)   --->   "%trunc_ln23 = trunc i16 %sdiv_ln22" [dfg_199.c:23]   --->   Operation 250 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node v_11)   --->   "%select_ln24_1 = select i1 %tmp_1, i16 %sub_ln24_1, i16 %tmp_3" [dfg_199.c:24]   --->   Operation 251 'select' 'select_ln24_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 252 [1/1] (2.07ns) (out node of the LUT)   --->   "%v_11 = sub i16 %trunc_ln23, i16 %select_ln24_1" [dfg_199.c:22]   --->   Operation 252 'sub' 'v_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 253 [1/68] (5.07ns)   --->   "%srem_ln26 = srem i64 %sub_ln26, i64 %zext_ln26" [dfg_199.c:26]   --->   Operation 253 'srem' 'srem_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node sub_ln28)   --->   "%xor_ln28 = xor i16 %v_11, i16 65535" [dfg_199.c:28]   --->   Operation 254 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node sub_ln28)   --->   "%sext_ln28 = sext i16 %xor_ln28" [dfg_199.c:28]   --->   Operation 255 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 256 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln28 = sub i17 0, i17 %sext_ln28" [dfg_199.c:28]   --->   Operation 256 'sub' 'sub_ln28' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln28, i32 16" [dfg_199.c:28]   --->   Operation 257 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%select_ln28 = select i1 %tmp_4, i6 63, i6 0" [dfg_199.c:28]   --->   Operation 258 'select' 'select_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln28, i32 15" [dfg_199.c:28]   --->   Operation 259 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%tmp_9 = partselect i3 @_ssdm_op_PartSelect.i3.i17.i32.i32, i17 %sub_ln28, i32 8, i32 10" [dfg_199.c:28]   --->   Operation 260 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln28, i32 2" [dfg_199.c:28]   --->   Operation 261 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%and_ln1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i1.i1.i6.i6.i1.i4.i3.i5.i1.i2, i1 %tmp_4, i1 0, i6 %select_ln28, i6 0, i1 %tmp_5, i4 0, i3 %tmp_9, i5 0, i1 %tmp_6, i2 0" [dfg_199.c:28]   --->   Operation 262 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%zext_ln28 = zext i30 %and_ln1" [dfg_199.c:28]   --->   Operation 263 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 264 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln28 = add i31 %zext_ln28, i31 485" [dfg_199.c:28]   --->   Operation 264 'add' 'add_ln28' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %add_ln28" [dfg_199.c:27]   --->   Operation 265 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 266 [68/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 266 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 267 [67/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 267 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 268 [66/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 268 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 269 [65/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 269 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 270 [64/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 270 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 271 [63/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 271 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 272 [62/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 272 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 273 [61/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 273 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 274 [60/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 274 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 275 [59/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 275 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 276 [58/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 276 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 277 [57/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 277 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.07>
ST_83 : Operation 278 [56/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 278 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.07>
ST_84 : Operation 279 [55/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 279 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.07>
ST_85 : Operation 280 [54/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 280 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.07>
ST_86 : Operation 281 [53/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 281 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.07>
ST_87 : Operation 282 [52/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 282 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.07>
ST_88 : Operation 283 [51/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 283 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.07>
ST_89 : Operation 284 [50/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 284 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.07>
ST_90 : Operation 285 [49/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 285 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.07>
ST_91 : Operation 286 [48/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 286 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.07>
ST_92 : Operation 287 [47/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 287 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.07>
ST_93 : Operation 288 [46/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 288 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.07>
ST_94 : Operation 289 [45/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 289 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.07>
ST_95 : Operation 290 [44/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 290 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.07>
ST_96 : Operation 291 [43/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 291 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.07>
ST_97 : Operation 292 [42/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 292 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.07>
ST_98 : Operation 293 [41/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 293 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.07>
ST_99 : Operation 294 [40/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 294 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.07>
ST_100 : Operation 295 [39/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 295 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.07>
ST_101 : Operation 296 [38/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 296 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.07>
ST_102 : Operation 297 [37/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 297 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.07>
ST_103 : Operation 298 [36/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 298 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.07>
ST_104 : Operation 299 [35/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 299 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.07>
ST_105 : Operation 300 [34/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 300 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.07>
ST_106 : Operation 301 [33/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 301 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.07>
ST_107 : Operation 302 [32/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 302 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.07>
ST_108 : Operation 303 [31/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 303 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.07>
ST_109 : Operation 304 [30/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 304 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.07>
ST_110 : Operation 305 [29/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 305 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.07>
ST_111 : Operation 306 [28/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 306 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.07>
ST_112 : Operation 307 [27/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 307 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.07>
ST_113 : Operation 308 [26/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 308 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.07>
ST_114 : Operation 309 [25/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 309 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.07>
ST_115 : Operation 310 [24/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 310 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.07>
ST_116 : Operation 311 [23/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 311 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.07>
ST_117 : Operation 312 [22/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 312 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.07>
ST_118 : Operation 313 [21/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 313 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.07>
ST_119 : Operation 314 [20/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 314 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.07>
ST_120 : Operation 315 [19/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 315 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.07>
ST_121 : Operation 316 [18/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 316 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.07>
ST_122 : Operation 317 [17/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 317 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.07>
ST_123 : Operation 318 [16/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 318 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.07>
ST_124 : Operation 319 [15/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 319 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.07>
ST_125 : Operation 320 [14/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 320 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.07>
ST_126 : Operation 321 [13/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 321 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.07>
ST_127 : Operation 322 [12/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 322 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 5.07>
ST_128 : Operation 323 [11/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 323 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.07>
ST_129 : Operation 324 [10/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 324 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 5.07>
ST_130 : Operation 325 [9/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 325 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.07>
ST_131 : Operation 326 [8/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 326 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 5.07>
ST_132 : Operation 327 [7/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 327 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 5.07>
ST_133 : Operation 328 [6/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 328 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 5.07>
ST_134 : Operation 329 [5/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 329 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 5.07>
ST_135 : Operation 330 [4/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 330 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 5.07>
ST_136 : Operation 331 [3/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 331 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 5.07>
ST_137 : Operation 332 [2/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 332 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 5.07>
ST_138 : Operation 333 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 0"   --->   Operation 333 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 334 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 334 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 335 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 335 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 336 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 336 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 337 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 337 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 338 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_4"   --->   Operation 338 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 339 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_6"   --->   Operation 339 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 340 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 340 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 341 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_9"   --->   Operation 341 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 342 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 342 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 343 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_13"   --->   Operation 343 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 344 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 344 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 345 [1/68] (5.07ns)   --->   "%udiv_ln27 = udiv i64 %srem_ln26, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 345 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 346 [1/1] (0.00ns)   --->   "%result = trunc i16 %udiv_ln27" [dfg_199.c:26]   --->   Operation 346 'trunc' 'result' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 347 [1/1] (0.00ns)   --->   "%ret_ln29 = ret i16 %result" [dfg_199.c:29]   --->   Operation 347 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_9]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_addr            (getelementptr ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_4_addr_1        (getelementptr ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_6_read          (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load            (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln26         (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_4_load_1        (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln26           (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln26          (sub           ) [ 0001111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln27         (icmp          ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln26_1       (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln26         (zext          ) [ 0000111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
p_4_addr          (getelementptr ) [ 0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
p_13_read         (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp               (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln22        (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln            (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln22         (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000]
p_4_load          (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln23          (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24         (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln22         (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln24          (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1             (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24_1       (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln24_1        (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3             (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000]
sdiv_ln22         (sdiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
sub_ln24          (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2             (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln24       (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln24_1        (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln23        (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln24_1     (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_11              (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
srem_ln26         (srem          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111]
xor_ln28          (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln28         (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln28          (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4             (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln28       (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5             (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9             (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6             (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln1           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28         (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln28          (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27         (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
udiv_ln27         (udiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result            (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln29          (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i1.i1.i6.i6.i1.i4.i3.i5.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="p_6_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_6_read/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_13_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_13_read/63 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_4_addr_1_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_4_addr_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_4_load_1/1 p_4_load/62 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_4_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_4_addr/62 "/>
</bind>
</comp>

<comp id="155" class="1004" name="sext_ln26_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="or_ln26_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="sub_ln26_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln27_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="or_ln_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln26_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln26_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln26/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/63 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln22_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/63 "/>
</bind>
</comp>

<comp id="209" class="1004" name="and_ln_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="0" index="3" bw="2" slack="0"/>
<pin id="214" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/63 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln22_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="0" index="1" bw="6" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/63 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln23_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="0"/>
<pin id="228" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/63 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sext_ln24_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/63 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln22_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/64 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="1"/>
<pin id="241" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln22/64 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/66 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln24_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/67 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="34" slack="0"/>
<pin id="256" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24_1/67 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="0" index="3" bw="7" slack="0"/>
<pin id="264" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/68 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sub_ln24_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="1"/>
<pin id="272" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/69 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="0" index="3" bw="7" slack="0"/>
<pin id="279" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/69 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln24_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="3"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="0" index="2" bw="16" slack="1"/>
<pin id="288" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/69 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sub_ln24_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24_1/69 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln23_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="1"/>
<pin id="298" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/70 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln24_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="4"/>
<pin id="301" dir="0" index="1" bw="16" slack="1"/>
<pin id="302" dir="0" index="2" bw="16" slack="2"/>
<pin id="303" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/70 "/>
</bind>
</comp>

<comp id="304" class="1004" name="v_11_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="0"/>
<pin id="307" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="v_11/70 "/>
</bind>
</comp>

<comp id="310" class="1004" name="xor_ln28_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/70 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sext_ln28_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/70 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sub_ln28_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/70 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="17" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/70 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln28_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="6" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/70 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_5_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="17" slack="0"/>
<pin id="345" dir="0" index="2" bw="5" slack="0"/>
<pin id="346" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/70 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_9_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="0" index="1" bw="17" slack="0"/>
<pin id="353" dir="0" index="2" bw="5" slack="0"/>
<pin id="354" dir="0" index="3" bw="5" slack="0"/>
<pin id="355" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/70 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_6_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="17" slack="0"/>
<pin id="363" dir="0" index="2" bw="3" slack="0"/>
<pin id="364" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/70 "/>
</bind>
</comp>

<comp id="368" class="1004" name="and_ln1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="30" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="0" index="3" bw="6" slack="0"/>
<pin id="373" dir="0" index="4" bw="1" slack="0"/>
<pin id="374" dir="0" index="5" bw="1" slack="0"/>
<pin id="375" dir="0" index="6" bw="1" slack="0"/>
<pin id="376" dir="0" index="7" bw="3" slack="0"/>
<pin id="377" dir="0" index="8" bw="1" slack="0"/>
<pin id="378" dir="0" index="9" bw="1" slack="0"/>
<pin id="379" dir="0" index="10" bw="1" slack="0"/>
<pin id="380" dir="1" index="11" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln1/70 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln28_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="30" slack="0"/>
<pin id="394" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/70 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln28_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="30" slack="0"/>
<pin id="398" dir="0" index="1" bw="10" slack="0"/>
<pin id="399" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/70 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln27_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="31" slack="1"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/71 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="0" index="1" bw="31" slack="0"/>
<pin id="408" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln27/71 "/>
</bind>
</comp>

<comp id="410" class="1004" name="result_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="result/138 "/>
</bind>
</comp>

<comp id="414" class="1007" name="grp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24/63 "/>
</bind>
</comp>

<comp id="421" class="1005" name="p_addr_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="1"/>
<pin id="423" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_addr "/>
</bind>
</comp>

<comp id="426" class="1005" name="p_4_addr_1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="3" slack="1"/>
<pin id="428" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_4_addr_1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="sub_ln26_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="1"/>
<pin id="433" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26 "/>
</bind>
</comp>

<comp id="436" class="1005" name="icmp_ln27_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="441" class="1005" name="zext_ln26_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="446" class="1005" name="p_4_addr_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="1"/>
<pin id="448" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_4_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="icmp_ln22_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="456" class="1005" name="add_ln23_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="1"/>
<pin id="458" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="461" class="1005" name="sext_ln24_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24 "/>
</bind>
</comp>

<comp id="466" class="1005" name="zext_ln22_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="471" class="1005" name="mul_ln24_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24 "/>
</bind>
</comp>

<comp id="476" class="1005" name="tmp_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="3"/>
<pin id="478" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="sext_ln24_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="1"/>
<pin id="484" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="mul_ln24_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="1"/>
<pin id="489" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24_1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="tmp_3_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="1"/>
<pin id="494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="498" class="1005" name="sdiv_ln22_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="1"/>
<pin id="500" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln22 "/>
</bind>
</comp>

<comp id="503" class="1005" name="sub_ln24_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="1"/>
<pin id="505" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln24_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="srem_ln26_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="1"/>
<pin id="510" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="srem_ln26 "/>
</bind>
</comp>

<comp id="513" class="1005" name="add_ln28_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="31" slack="1"/>
<pin id="515" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="518" class="1005" name="zext_ln27_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="1"/>
<pin id="520" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="118" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="126" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="154"><net_src comp="146" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="158"><net_src comp="134" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="140" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="159" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="106" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="112" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="112" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="197" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="205" pin="1"/><net_sink comp="209" pin=3"/></net>

<net id="223"><net_src comp="209" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="140" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="112" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="269" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="289"><net_src comp="274" pin="4"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="54" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="308"><net_src comp="296" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="299" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="56" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="320" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="339"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="64" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="60" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="320" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="66" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="356"><net_src comp="68" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="320" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="70" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="72" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="320" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="74" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="381"><net_src comp="76" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="382"><net_src comp="326" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="383"><net_src comp="78" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="384"><net_src comp="334" pin="3"/><net_sink comp="368" pin=3"/></net>

<net id="385"><net_src comp="36" pin="0"/><net_sink comp="368" pin=4"/></net>

<net id="386"><net_src comp="342" pin="3"/><net_sink comp="368" pin=5"/></net>

<net id="387"><net_src comp="80" pin="0"/><net_sink comp="368" pin=6"/></net>

<net id="388"><net_src comp="350" pin="4"/><net_sink comp="368" pin=7"/></net>

<net id="389"><net_src comp="82" pin="0"/><net_sink comp="368" pin=8"/></net>

<net id="390"><net_src comp="360" pin="3"/><net_sink comp="368" pin=9"/></net>

<net id="391"><net_src comp="84" pin="0"/><net_sink comp="368" pin=10"/></net>

<net id="395"><net_src comp="368" pin="11"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="86" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="405" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="231" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="40" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="414" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="424"><net_src comp="118" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="429"><net_src comp="126" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="434"><net_src comp="165" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="439"><net_src comp="171" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="444"><net_src comp="188" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="449"><net_src comp="146" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="454"><net_src comp="219" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="459"><net_src comp="225" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="464"><net_src comp="231" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="469"><net_src comp="235" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="474"><net_src comp="414" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="479"><net_src comp="243" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="485"><net_src comp="250" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="490"><net_src comp="253" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="495"><net_src comp="259" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="501"><net_src comp="238" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="506"><net_src comp="290" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="511"><net_src comp="192" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="516"><net_src comp="396" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="521"><net_src comp="402" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="405" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {1 2 }
	Port: fn1 : p_4 | {1 2 62 63 }
	Port: fn1 : p_6 | {2 }
	Port: fn1 : p_13 | {63 }
  - Chain level:
	State 1
		p_load : 1
		p_4_load_1 : 1
	State 2
		sext_ln26 : 1
		or_ln26 : 2
		sub_ln26 : 2
	State 3
		sext_ln26_1 : 1
		zext_ln26 : 2
		srem_ln26 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
		p_4_load : 1
	State 63
		and_ln : 1
		icmp_ln22 : 2
		add_ln23 : 1
		mul_ln24 : 1
	State 64
		sdiv_ln22 : 1
	State 65
	State 66
		tmp_1 : 1
	State 67
		mul_ln24_1 : 1
	State 68
		tmp_3 : 1
	State 69
		tmp_2 : 1
		select_ln24 : 2
		sub_ln24_1 : 3
	State 70
		v_11 : 1
		xor_ln28 : 2
		sext_ln28 : 2
		sub_ln28 : 3
		tmp_4 : 4
		select_ln28 : 5
		tmp_5 : 4
		tmp_9 : 4
		tmp_6 : 4
		and_ln1 : 6
		zext_ln28 : 7
		add_ln28 : 8
	State 71
		udiv_ln27 : 1
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
		result : 1
		ret_ln29 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   srem   |       grp_fu_192      |    0    |   779   |   469   |
|----------|-----------------------|---------|---------|---------|
|   sdiv   |       grp_fu_238      |    0    |   779   |   469   |
|----------|-----------------------|---------|---------|---------|
|   udiv   |       grp_fu_405      |    0    |   779   |   469   |
|----------|-----------------------|---------|---------|---------|
|    mul   |       grp_fu_253      |    0    |   173   |    54   |
|          |       grp_fu_414      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln26_fu_165    |    0    |    0    |    71   |
|          |    sub_ln24_fu_269    |    0    |    0    |    71   |
|    sub   |   sub_ln24_1_fu_290   |    0    |    0    |    23   |
|          |      v_11_fu_304      |    0    |    0    |    23   |
|          |    sub_ln28_fu_320    |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln23_fu_225    |    0    |    0    |    71   |
|          |    add_ln28_fu_396    |    0    |    0    |    37   |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln26_fu_159    |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln27_fu_171   |    0    |    0    |    29   |
|          |    icmp_ln22_fu_219   |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln24_fu_284  |    0    |    0    |    16   |
|  select  |  select_ln24_1_fu_299 |    0    |    0    |    16   |
|          |   select_ln28_fu_334  |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln28_fu_310    |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|   read   |  p_6_read_read_fu_106 |    0    |    0    |    0    |
|          | p_13_read_read_fu_112 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    sext_ln26_fu_155   |    0    |    0    |    0    |
|          |   sext_ln26_1_fu_184  |    0    |    0    |    0    |
|   sext   |    sext_ln24_fu_231   |    0    |    0    |    0    |
|          |   sext_ln24_1_fu_250  |    0    |    0    |    0    |
|          |    sext_ln28_fu_316   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      or_ln_fu_177     |    0    |    0    |    0    |
|bitconcatenate|     and_ln_fu_209     |    0    |    0    |    0    |
|          |     and_ln1_fu_368    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln26_fu_188   |    0    |    0    |    0    |
|   zext   |    zext_ln22_fu_235   |    0    |    0    |    0    |
|          |    zext_ln28_fu_392   |    0    |    0    |    0    |
|          |    zext_ln27_fu_402   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_197      |    0    |    0    |    0    |
|          |      tmp_1_fu_243     |    0    |    0    |    0    |
| bitselect|      tmp_4_fu_326     |    0    |    0    |    0    |
|          |      tmp_5_fu_342     |    0    |    0    |    0    |
|          |      tmp_6_fu_360     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln22_fu_205   |    0    |    0    |    0    |
|   trunc  |   trunc_ln23_fu_296   |    0    |    0    |    0    |
|          |     result_fu_410     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_3_fu_259     |    0    |    0    |    0    |
|partselect|      tmp_2_fu_274     |    0    |    0    |    0    |
|          |      tmp_9_fu_350     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |   2510  |   1937  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln23_reg_456 |   64   |
|  add_ln28_reg_513 |   31   |
| icmp_ln22_reg_451 |    1   |
| icmp_ln27_reg_436 |    1   |
| mul_ln24_1_reg_487|   64   |
|  mul_ln24_reg_471 |   32   |
| p_4_addr_1_reg_426|    3   |
|  p_4_addr_reg_446 |    3   |
|   p_addr_reg_421  |    4   |
| sdiv_ln22_reg_498 |   16   |
|sext_ln24_1_reg_482|   64   |
| sext_ln24_reg_461 |   32   |
| srem_ln26_reg_508 |   64   |
| sub_ln24_1_reg_503|   16   |
|  sub_ln26_reg_431 |   64   |
|   tmp_1_reg_476   |    1   |
|   tmp_3_reg_492   |   16   |
| zext_ln22_reg_466 |   64   |
| zext_ln26_reg_441 |   64   |
| zext_ln27_reg_518 |   64   |
+-------------------+--------+
|       Total       |   668  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_134 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_140 |  p0  |   4  |   3  |   12   ||    20   |
|     grp_fu_192    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_238    |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_253    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_405    |  p1  |   2  |  31  |   62   ||    9    |
|     grp_fu_414    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   198  || 11.3546 ||    74   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |  2510  |  1937  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   74   |
|  Register |    -   |    -   |   668  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   11   |  3178  |  2011  |
+-----------+--------+--------+--------+--------+
