// Seed: 4261467777
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  assign id_2 = 1;
  always @(posedge "" or posedge ({1{id_2}}) + ~1) begin
    if ((~1)) id_2 = id_2;
    else if ("") id_2 = id_2;
    else id_2 = id_2;
    id_2 <= id_2;
    for (id_2 = 1 - 1; (id_2 == 1) ? 1 : 1; id_2 = (1))
    if (1'h0 + id_1) begin
      id_2 = 1;
    end
  end
  reg id_2, id_3, id_4;
endmodule
