v {xschem version=3.4.2 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 70 -80 70 -30 {
lab=VOUT+}
N 290 -70 290 -30 {
lab=VOUT-}
N 70 -140 290 -140 {
lab=VDD}
N 290 -80 290 -70 {
lab=VOUT-}
N 70 0 180 -0 {
lab=GND}
N 180 0 290 0 {
lab=GND}
N 70 30 70 90 {
lab=#net1}
N 70 90 180 90 {
lab=#net1}
N 180 90 290 90 {
lab=#net1}
N 290 30 290 90 {
lab=#net1}
N 180 90 180 130 {
lab=#net1}
N 180 280 180 290 {
lab=GND}
N -850 130 -850 150 {
lab=GND}
N -850 30 -850 70 {
lab=VDD}
N -770 130 -770 150 {
lab=GND}
N -770 30 -770 70 {
lab=VIN}
N -770 150 -770 170 {
lab=GND}
N -630 140 -630 160 {
lab=GND}
N -630 40 -630 80 {
lab=VB}
N -630 160 -630 180 {
lab=GND}
N -30 0 30 0 {
lab=VIN}
N 330 0 360 0 {
lab=VB}
N 130 250 140 250 {
lab=#net2}
N 180 250 190 250 {
lab=GND}
N 190 250 190 280 {
lab=GND}
N 180 280 190 280 {
lab=GND}
N 180 190 180 220 {
lab=#net3}
N 20 250 130 250 {
lab=#net2}
N -20 280 -20 300 {
lab=GND}
N -30 250 -20 250 {
lab=GND}
N -30 250 -30 280 {
lab=GND}
N -30 280 -20 280 {
lab=GND}
N -20 190 -20 220 {
lab=#net2}
N -20 190 -20 210 {
lab=#net2}
N -20 210 30 210 {
lab=#net2}
N 30 210 30 250 {
lab=#net2}
N -20 170 -20 180 {
lab=#net2}
N -20 180 -20 190 {
lab=#net2}
N -20 100 -20 110 {
lab=VDD}
N 290 -110 310 -110 {
lab=VDD}
N 50 -110 70 -110 {
lab=VDD}
N 110 -110 150 -110 {
lab=#net4}
N 70 -50 150 -50 {
lab=VOUT+}
N 210 -110 250 -110 {
lab=#net5}
N 210 -50 290 -50 {
lab=VOUT-}
N 170 -80 190 -80 {
lab=VDD}
N 180 -140 180 -80 {
lab=VDD}
N 30 550 30 570 {
lab=VDD}
N 30 650 30 680 {
lab=GND}
N 300 670 300 690 {
lab=GND}
N -40 630 -10 630 {
lab=VB}
N -50 530 -50 590 {
lab=#net6}
N -50 590 -10 590 {
lab=#net6}
N -50 440 -50 470 {
lab=VIN}
N -230 670 -230 700 {
lab=GND}
N -230 590 -230 610 {
lab=VIN_tran}
N -230 590 -150 590 {
lab=VIN_tran}
N 300 610 390 610 {
lab=VOUT+_tran}
N 220 610 300 610 {
lab=VOUT+_tran}
N 100 610 160 610 {
lab=#net7}
N -150 590 -140 590 {
lab=VIN_tran}
N -80 590 -50 590 {
lab=#net6}
N 30 880 30 900 {
lab=GND}
N 30 770 30 800 {
lab=VDD}
N -50 760 -50 820 {
lab=#net8}
N -50 820 -10 820 {
lab=#net8}
N -50 670 -50 700 {
lab=VIN}
N -80 820 -50 820 {
lab=#net8}
N -220 900 -220 930 {
lab=GND}
N -220 820 -220 840 {
lab=#net9}
N -220 820 -140 820 {
lab=#net9}
N -20 860 -10 860 {
lab=VB}
N 300 900 300 920 {
lab=GND}
N 300 840 390 840 {
lab=VOUT+_ac}
N 220 840 300 840 {
lab=VOUT+_ac}
N 100 840 220 840 {
lab=VOUT+_ac}
N 300 920 300 930 {
lab=GND}
N -60 1080 -10 1080 {
lab=VIN}
N 30 1040 30 1060 {
lab=#net10}
N 30 950 30 980 {
lab=VDD}
N 30 1140 30 1170 {
lab=GND}
N -20 1120 -10 1120 {
lab=VB}
N 100 1100 400 1100 {
lab=VOUT+_a+}
N 300 1160 300 1180 {
lab=GND}
N 300 1180 300 1190 {
lab=GND}
N -60 1120 -20 1120 {
lab=VB}
N -60 1360 -10 1360 {
lab=VIN}
N 30 1320 30 1340 {
lab=VDD}
N 30 1420 30 1450 {
lab=#net11}
N -20 1400 -10 1400 {
lab=VB}
N -60 1400 -20 1400 {
lab=VB}
N 30 1300 30 1320 {
lab=VDD}
N 30 1510 30 1530 {
lab=GND}
N 100 1380 400 1380 {
lab=VOUT+_a-}
N 300 1440 300 1460 {
lab=GND}
N 300 1460 300 1470 {
lab=GND}
N -60 1640 -10 1640 {
lab=#net12}
N 30 1600 30 1620 {
lab=VDD}
N 30 1700 30 1730 {
lab=GND}
N -20 1680 -10 1680 {
lab=#net12}
N -60 1680 -20 1680 {
lab=#net12}
N 30 1580 30 1600 {
lab=VDD}
N 30 1730 30 1750 {
lab=GND}
N 100 1660 400 1660 {
lab=VOUT+_CA}
N -130 1500 -130 1520 {
lab=VB}
N -130 1580 -130 1640 {
lab=#net12}
N -130 1640 -60 1640 {
lab=#net12}
N -130 1680 -60 1680 {
lab=#net12}
N -130 1640 -130 1680 {
lab=#net12}
N -190 1660 -130 1660 {
lab=#net12}
N -280 1720 -280 1750 {
lab=GND}
N -280 1660 -250 1660 {
lab=#net13}
N 300 690 300 700 {
lab=GND}
C {sky130_fd_pr/nfet_g5v0d10v5.sym} 50 0 0 0 {name=M5
L=0.7
W=35
nf=1 mult=1
model=nfet_g5v0d10v5
spiceprefix=X
}
C {sky130_fd_pr/nfet_g5v0d10v5.sym} 310 0 0 1 {name=M1
L=0.7
W=35
nf=1 mult=1
model=nfet_g5v0d10v5
spiceprefix=X
}
C {devices/lab_pin.sym} 180 -140 3 1 {name=p1 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 50 -110 2 1 {name=p2 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 310 -110 0 1 {name=p3 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 180 0 0 0 {name=l1 lab=GND}
C {devices/gnd.sym} 180 290 0 0 {name=l2 lab=GND}
C {devices/lab_pin.sym} 70 -50 2 1 {name=p4 sig_type=std_logic lab=VOUT+}
C {devices/lab_pin.sym} 290 -50 0 1 {name=p5 sig_type=std_logic lab=VOUT-}
C {devices/code.sym} -540 -340 0 0 {name=spice only_toplevel=false
format="tcleval( @value )"
value="	
**************************************************************
**************************************************************
**************************************************************
**************************************************************
**************************************************************
*LIBs*********************************************************
**************************************************************
**************************************************************
**************************************************************
**************************************************************
**************************************************************
*.lib $::SKYWATER_MODELS/sky130.lib.spice tt
* chose the corners in the corner file
* tt_mm for mismatch
* ss ff sf fs standart corners
* ll hh lh hl capacitor and resistors corners
* mc for total process variation including corners
**************************************************************
**************************************************************
**************************************************************
**************************************************************
**************************************************************
*Corners/montecarlo options***********************************
**************************************************************
**************************************************************
**************************************************************
**************************************************************
**************************************************************
.TEMP 27
**************************************************************
**************************************************************
**************************************************************
**************************************************************  
*SIMULATION and Plots*****************************************
**************************************************************
**************************************************************
**************************************************************
**************************************************************
.control
save all
dc V2 0 5 0.01 
*dc simulation
plot v(VOUT-) v(VIN) deriv(v(VOUT-)) v(VOUT+) deriv(v(VOUT+))
*ploting VIN VOUT and the voltage gain
plot i(Vmeas) 
*ploting the current for curiosity
tran 1ns 20u 
*transient simulation
plot (v(VOUT+_tran)) v(VIN_tran)
*simple plot to exemplify the gain
fft v(VOUT+_tran) v(VIN_tran) 
*fast fourier transfor
plot mag(v(VOUT+_tran)) mag(v(VIN_tran)) 
ac dec 20 1 1000G 
*simple ac simulation
plot db(v(VOUT+_ac))
plot db(v(VOUT+_a+))
plot db(v(VOUT+_a-))
plot db(v(VOUT+_CA))
plot db((v(VOUT+_ac))/(v(VOUT+_CA)))
plot db((v(VOUT+_ac))/(v(VOUT+_a+)))
plot db((v(VOUT+_ac))/(v(VOUT+_a-)))
.endc
"}
C {sky130_fd_pr/corner.sym} -710 -340 0 0 {name=CORNER only_toplevel=true corner=tt}
C {devices/lab_pin.sym} -850 40 0 0 {name=p6 sig_type=std_logic lab=VDD}
C {devices/vsource.sym} -850 100 0 0 {name=V1 value=5
}
C {devices/vsource.sym} -770 100 0 0 {name=V2 value=2.5}
C {devices/gnd.sym} -850 150 0 0 {name=l3 lab=GND}
C {devices/lab_pin.sym} -770 40 0 0 {name=p7 sig_type=std_logic lab=VIN
}
C {devices/gnd.sym} -770 170 0 0 {name=l5 lab=GND}
C {devices/vsource.sym} -630 110 0 0 {name=V6 value=2.5}
C {devices/gnd.sym} -630 180 0 0 {name=l10 lab=GND}
C {devices/lab_pin.sym} -630 40 0 0 {name=p10 sig_type=std_logic lab=VB
}
C {devices/lab_pin.sym} -30 0 0 0 {name=p8 sig_type=std_logic lab=VIN
}
C {devices/lab_pin.sym} 360 0 2 0 {name=p9 sig_type=std_logic lab=VB
}
C {sky130_fd_pr/nfet_g5v0d10v5.sym} 160 250 0 0 {name=M2
L=0.5
W=100
nf=1 mult=1
model=nfet_g5v0d10v5
spiceprefix=X
}
C {devices/ammeter.sym} 180 160 0 0 {name=Vmeas}
C {sky130_fd_pr/nfet_g5v0d10v5.sym} 0 250 0 1 {name=M3
L=0.5
W=100
nf=1 mult=1
model=nfet_g5v0d10v5
spiceprefix=X
}
C {devices/gnd.sym} -20 300 0 0 {name=l19 lab=GND}
C {devices/isource.sym} -20 140 0 0 {name=I0 value=250u}
C {devices/lab_pin.sym} -20 100 3 1 {name=p12 sig_type=std_logic lab=VDD}
C {sky130_fd_pr/res_high_po_0p35.sym} 150 -80 0 1 {name=R6
L=1*30
model=res_high_po_0p35
spiceprefix=X
 mult=1}
C {sky130_fd_pr/res_high_po_0p35.sym} 210 -80 0 0 {name=R1
L=1*30
model=res_high_po_0p35
spiceprefix=X
 mult=1}
C {sky130_fd_pr/pfet_g5v0d10v5.sym} 270 -110 0 0 {name=M9
L=2.5
W=10
nf=1 mult=1
model=pfet_g5v0d10v5
spiceprefix=X
}
C {sky130_fd_pr/pfet_g5v0d10v5.sym} 90 -110 0 1 {name=M4
L=2.5
W=10
nf=1 mult=1
model=pfet_g5v0d10v5
spiceprefix=X
}
C {devices/lab_pin.sym} 30 550 0 0 {name=p13 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 30 670 0 0 {name=l6 lab=GND}
C {devices/res.sym} 300 640 0 0 {name=R5
value=10G
footprint=1206
device=resistor
m=1}
C {devices/gnd.sym} 300 700 0 0 {name=l9 lab=GND}
C {devices/lab_pin.sym} -40 630 0 0 {name=p14 sig_type=std_logic lab=VB
}
C {devices/res.sym} -50 500 0 0 {name=R2
value=10G
footprint=1206
device=resistor
m=1}
C {devices/lab_pin.sym} -50 440 0 0 {name=p15 sig_type=std_logic lab=VIN
}
C {devices/gnd.sym} -230 700 0 0 {name=l7 lab=GND}
C {devices/vsource.sym} -230 640 0 0 {name=V4 value="ac 1.0 sin (0 100u 100k)"}
C {devices/lab_pin.sym} 390 610 0 1 {name=p16 sig_type=std_logic lab=VOUT+_tran}
C {devices/lab_pin.sym} -190 590 3 1 {name=p17 sig_type=std_logic lab=VIN_tran}
C {devices/capa.sym} 190 610 3 0 {name=C2
m=1
value=100u
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} -110 590 3 0 {name=C1
m=1
value=1
footprint=1206
device="ceramic capacitor"}
C {devices/gnd.sym} 30 900 0 0 {name=l8 lab=GND}
C {devices/lab_pin.sym} 30 770 0 0 {name=p18 sig_type=std_logic lab=VDD}
C {devices/res.sym} -50 730 0 0 {name=R3
value=10G
footprint=1206
device=resistor
m=1}
C {devices/lab_pin.sym} -50 670 0 0 {name=p19 sig_type=std_logic lab=VIN
}
C {devices/capa.sym} -110 820 3 0 {name=C3
m=1
value=1
footprint=1206
device="ceramic capacitor"}
C {devices/gnd.sym} -220 930 0 0 {name=l11 lab=GND}
C {devices/vsource.sym} -220 870 0 0 {name=V5 value="ac 1.0 sin (0 100u 100k)"}
C {devices/lab_pin.sym} -20 860 0 0 {name=p20 sig_type=std_logic lab=VB
}
C {devices/res.sym} 300 870 0 0 {name=R4
value=10G
footprint=1206
device=resistor
m=1}
C {devices/gnd.sym} 300 930 0 0 {name=l12 lab=GND}
C {devices/lab_pin.sym} 390 840 0 1 {name=p21 sig_type=std_logic lab=VOUT+_ac}
C {devices/lab_pin.sym} -60 1080 0 0 {name=p22 sig_type=std_logic lab=VIN
}
C {devices/vsource.sym} 30 1010 2 0 {name=V7 value="ac 1.0 sin (0 0u 100k)"}
C {devices/lab_pin.sym} 30 950 0 0 {name=p23 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 30 1170 0 0 {name=l13 lab=GND}
C {devices/lab_pin.sym} -60 1120 0 0 {name=p24 sig_type=std_logic lab=VB
}
C {devices/lab_pin.sym} 400 1100 0 1 {name=p25 sig_type=std_logic lab=VOUT+_a+}
C {devices/res.sym} 300 1130 0 0 {name=R7
value=10G
footprint=1206
device=resistor
m=1}
C {devices/gnd.sym} 300 1190 0 0 {name=l14 lab=GND}
C {devices/lab_pin.sym} -60 1360 0 0 {name=p26 sig_type=std_logic lab=VIN
}
C {devices/lab_pin.sym} 30 1300 0 0 {name=p27 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 30 1530 0 0 {name=l15 lab=GND}
C {devices/lab_pin.sym} -60 1400 0 0 {name=p28 sig_type=std_logic lab=VB
}
C {devices/vsource.sym} 30 1480 0 0 {name=V8 value="ac 1.0 sin (0 0u 100k)"}
C {devices/lab_pin.sym} 400 1380 0 1 {name=p29 sig_type=std_logic lab=VOUT+_a-}
C {devices/res.sym} 300 1410 0 0 {name=R8
value=10G
footprint=1206
device=resistor
m=1}
C {devices/gnd.sym} 300 1470 0 0 {name=l16 lab=GND}
C {devices/lab_pin.sym} 30 1580 0 0 {name=p31 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 30 1750 0 0 {name=l17 lab=GND}
C {devices/lab_pin.sym} 400 1660 0 1 {name=p33 sig_type=std_logic lab=VOUT+_CA}
C {devices/lab_pin.sym} -130 1500 1 0 {name=p34 sig_type=std_logic lab=VB
}
C {devices/res.sym} -130 1550 0 0 {name=R9
value=10G
footprint=1206
device=resistor
m=1}
C {devices/capa.sym} -220 1660 3 0 {name=C4
m=1
value=1
footprint=1206
device="ceramic capacitor"}
C {devices/gnd.sym} -280 1750 0 0 {name=l18 lab=GND}
C {devices/vsource.sym} -280 1690 0 0 {name=V10 value="ac 1.0 sin (0 100u 100k)"}
C {/home/vasco/Desktop/sky130A/amplifiers/differencial_stage_amps/basic_stages/basic_NMOS_dif_stage/differential_stage.sym} 10 610 0 0 {name=x1}
C {/home/vasco/Desktop/sky130A/amplifiers/differencial_stage_amps/basic_stages/basic_NMOS_dif_stage/differential_stage.sym} 10 840 0 0 {name=x2}
C {/home/vasco/Desktop/sky130A/amplifiers/differencial_stage_amps/basic_stages/basic_NMOS_dif_stage/differential_stage.sym} 10 1100 0 0 {name=x3}
C {/home/vasco/Desktop/sky130A/amplifiers/differencial_stage_amps/basic_stages/basic_NMOS_dif_stage/differential_stage.sym} 10 1380 0 0 {name=x4}
C {/home/vasco/Desktop/sky130A/amplifiers/differencial_stage_amps/basic_stages/basic_NMOS_dif_stage/differential_stage.sym} 10 1660 0 0 {name=x5}
