$date
	Sat Oct 22 21:09:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#746889
b11101 !
1"
#746890
b11101 &
b11101 %
1$
#746891
0"
#746894
b1011000 &
b1011000 %
#746898
b101100 &
b101100 %
#746902
b10110 &
b10110 %
#746906
b1011 &
b1011 %
#746910
b100010 &
b100010 %
#746914
b10001 &
b10001 %
#746918
b110100 &
b110100 %
#746922
b11010 &
b11010 %
#746926
b1101 &
b1101 %
#746930
b101000 &
b101000 %
#746934
b10100 &
b10100 %
#746938
b1010 &
b1010 %
#746942
b101 &
b101 %
#746946
b10000 &
b10000 %
#746950
b1000 &
b1000 %
#746954
b100 &
b100 %
#746958
b10 &
b10 %
#746962
b1 &
b1 %
1#
#746966
b0 &
0#
b0 %
0$
#1675580
b1011 !
1"
#1675582
b1011 &
b1011 %
1$
#1675583
0"
#1675586
b100010 &
b100010 %
#1675590
b10001 &
b10001 %
#1675594
b110100 &
b110100 %
#1675598
b11010 &
b11010 %
#1675602
b1101 &
b1101 %
#1675606
b101000 &
b101000 %
#1675610
b10100 &
b10100 %
#1675614
b1010 &
b1010 %
#1675618
b101 &
b101 %
#1675622
b10000 &
b10000 %
#1675626
b1000 &
b1000 %
#1675630
b100 &
b100 %
#1675634
b10 &
b10 %
#1675638
b1 &
1#
b1 %
#1675642
b0 &
b0 %
0#
0$
#2677106
b1 &
b1 %
1$
b1 !
1"
#2677107
0"
#2677110
1#
#2677114
b0 &
b0 %
0#
0$
#4500012
