-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 8; 
             AddressWidth     : integer := 6; 
             AddressRange    : integer := 64
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111000", 1 => "10011001", 2 => "10010000", 3 => "11000100", 
    4 => "10111000", 5 => "10000011", 6 => "11001100", 7 => "10110100", 
    8 => "10010111", 9 => "10111000", 10 => "11001011", 11 => "11001010", 
    12 => "10010011", 13 => "10111110", 14 => "10111001", 15 => "11001011", 
    16 => "10000110", 17 => "10001111", 18 => "10101010", 19 => "10011000", 
    20 => "10111010", 21 => "11000111", 22 => "10101011", 23 => "10101101", 
    24 => "11000001", 25 => "11001000", 26 => "10111000", 27 => "10101010", 
    28 => "10110001", 29 => "10000011", 30 => "10010101", 31 => "10100010", 
    32 => "10100110", 33 => "10100100", 34 => "10100010", 35 => "10101100", 
    36 => "10011111", 37 => "10001000", 38 => "10011000", 39 => "11000011", 
    40 => "10110111", 41 => "11011001", 42 => "10101100", 43 => "01111001", 
    44 => "10110010", 45 => "10100101", 46 => "10110101", 47 => "10001010", 
    48 => "10110101", 49 => "10011001", 50 => "10010011", 51 => "10101101", 
    52 => "10111001", 53 => "01111001", 54 => "10001101", 55 => "10111111", 
    56 => "10101111", 57 => "11000101", 58 => "10101101", 59 => "10011011", 
    60 => "10101010", 61 => "10111001", 62 => "11010001", 63 => "01111100");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

