# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../0407 counter_processor.srcs/sources_1/new/cu.sv" \
"../../../../0407 counter_processor.srcs/sources_1/new/datapath.sv" \
"../../../../0407 counter_processor.srcs/sources_1/new/top.sv" \

verilog xil_defaultlib  \
"../../../../0407 counter_processor.srcs/sim_1/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
