
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003570                       # Number of seconds simulated
sim_ticks                                  3570371097                       # Number of ticks simulated
final_tick                               533141715351                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 335285                       # Simulator instruction rate (inst/s)
host_op_rate                                   433862                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 302011                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924808                       # Number of bytes of host memory used
host_seconds                                 11821.99                       # Real time elapsed on the host
sim_insts                                  3963738669                       # Number of instructions simulated
sim_ops                                    5129110766                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       219776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         6016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       195584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       231040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        77824                       # Number of bytes read from this memory
system.physmem.bytes_read::total               745984                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       211968                       # Number of bytes written to this memory
system.physmem.bytes_written::total            211968                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1717                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           47                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1528                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1805                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          608                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5828                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1656                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1656                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1505726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     61555506                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1684979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54779740                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1469875                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     64710360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1434025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     21797174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               208937385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1505726                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1684979                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1469875                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1434025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6094605                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          59368619                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               59368619                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          59368619                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1505726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     61555506                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1684979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54779740                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1469875                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     64710360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1434025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     21797174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              268306003                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8562042                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085056                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533557                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207575                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1300703                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195421                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          301068                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8867                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3329793                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16803967                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085056                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1496489                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3599290                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1041407                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        689223                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1637994                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92767                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8448928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.440427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4849638     57.40%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355078      4.20%     61.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334888      3.96%     65.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          318400      3.77%     69.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260038      3.08%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188457      2.23%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135854      1.61%     76.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          211222      2.50%     78.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795353     21.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8448928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360318                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.962612                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3484124                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       656359                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3441708                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        39970                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        826764                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       495979                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3890                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19979447                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10402                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        826764                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3667411                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         301462                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        77069                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3291514                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       284705                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19381126                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           40                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        150622                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83167                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           31                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26871277                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90295628                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90295628                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10076105                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3672                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1953                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           701117                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1905586                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016622                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23709                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412271                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18056315                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3570                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14621595                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23055                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5717233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17449302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          317                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8448928                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.730586                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842477                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2967243     35.12%     35.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1710967     20.25%     55.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1354329     16.03%     71.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816918      9.67%     81.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835945      9.89%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380857      4.51%     95.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245398      2.90%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67405      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69866      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8448928                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63618     57.87%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21757     19.79%     77.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24551     22.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12020095     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200471      1.37%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1549605     10.60%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849830      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14621595                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.707723                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109926                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007518                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37825098                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23777336                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14250626                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14731521                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45627                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       673224                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          402                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234652                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        826764                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         214479                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14238                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18059886                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        86041                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1905586                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016622                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1948                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9762                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1432                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122947                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115826                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238773                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14381251                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1470564                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240343                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2306871                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020317                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            836307                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.679652                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14261031                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14250626                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9205362                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24902527                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.664396                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369656                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5821554                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206777                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7622164                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.605737                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116939                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3030779     39.76%     39.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050897     26.91%     66.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851257     11.17%     77.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429574      5.64%     83.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450645      5.91%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225974      2.96%     92.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155181      2.04%     94.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89334      1.17%     95.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338523      4.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7622164                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338523                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25344230                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36948858                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4217                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 113114                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856204                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856204                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.167946                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.167946                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65014713                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19496035                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18746900                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8562042                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3077929                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2680099                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201782                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1535833                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1485521                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217317                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6174                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3746457                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17073587                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3077929                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1702838                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3620041                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         938312                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        359930                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1842353                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96384                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8461710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.329447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4841669     57.22%     57.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          645240      7.63%     64.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          321279      3.80%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          236251      2.79%     71.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197442      2.33%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          167372      1.98%     75.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59169      0.70%     76.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          213390      2.52%     78.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1779898     21.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8461710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359485                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.994102                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3880494                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       334266                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3497259                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17470                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        732217                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341742                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3083                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19115963                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4679                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        732217                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4041869                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         138890                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        42969                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3351833                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       153928                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18517019                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77137                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63057                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24558128                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84343247                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84343247                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16151862                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8406157                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2325                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1238                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           394511                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2811418                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       647775                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8250                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       196079                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17427758                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2332                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14861807                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19823                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4995594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13652231                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8461710                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.756360                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.861036                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3003314     35.49%     35.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1812806     21.42%     56.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       911468     10.77%     67.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1071908     12.67%     80.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       808276      9.55%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514981      6.09%     95.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       221619      2.62%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66086      0.78%     99.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51252      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8461710                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63244     73.07%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13436     15.52%     88.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9875     11.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11679078     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119254      0.80%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1088      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2523552     16.98%     96.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       538835      3.63%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14861807                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.735778                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86555                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005824                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38291702                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22425787                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14353423                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14948362                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24433                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       780214                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169214                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        732217                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          75270                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7318                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17430090                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67436                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2811418                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       647775                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1225                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4107                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          108                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       101644                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119750                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221394                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14543353                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2416272                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       318454                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2940852                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2178720                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            524580                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.698585                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14379999                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14353423                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8649966                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21370507                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.676402                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404762                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10814528                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12310144                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5119964                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2220                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199881                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7729493                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.592620                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.298056                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3577944     46.29%     46.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1663835     21.53%     67.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       900580     11.65%     79.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329945      4.27%     83.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       283043      3.66%     87.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125768      1.63%     89.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       305693      3.95%     92.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81336      1.05%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       461349      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7729493                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10814528                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12310144                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2509737                       # Number of memory references committed
system.switch_cpus1.commit.loads              2031176                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1924302                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10753668                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168293                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       461349                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24698148                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35593447                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 100332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10814528                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12310144                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10814528                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.791717                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.791717                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.263078                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.263078                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67301180                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18860464                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19681766                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2216                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8562042                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3144666                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2550824                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214078                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1308653                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1239778                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          334282                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9271                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3291970                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17328241                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3144666                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1574060                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3660303                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1125937                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        567386                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1619333                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97353                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8426630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.535982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.327085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4766327     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          228214      2.71%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          261882      3.11%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          477098      5.66%     68.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          215772      2.56%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          328709      3.90%     74.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          178576      2.12%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          151991      1.80%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1818061     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8426630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367280                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.023844                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3474152                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       519358                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3492745                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35484                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        904888                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       535321                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2830                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20630787                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4817                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        904888                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3663350                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         138205                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       121912                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3334704                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       263564                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19826231                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3742                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        142043                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        76782                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          593                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27755209                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92358417                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92358417                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17073048                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10682099                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4139                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2481                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           677574                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1849281                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       945038                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13933                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       258608                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18620708                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4128                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14992023                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29718                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6287227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18842277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          753                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8426630                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.779124                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.926349                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2944011     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1800243     21.36%     56.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1198151     14.22%     70.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       844075     10.02%     80.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       717380      8.51%     89.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381300      4.52%     93.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       378052      4.49%     98.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        88423      1.05%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74995      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8426630                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108802     76.39%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15124     10.62%     87.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        18498     12.99%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12494497     83.34%     83.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       212007      1.41%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1652      0.01%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1494532      9.97%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       789335      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14992023                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.750987                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             142425                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009500                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38582814                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24912223                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14555422                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15134448                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        28592                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       723081                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          244                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          168                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       239259                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        904888                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          57135                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8934                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18624839                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        66361                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1849281                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       945038                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2445                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6486                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          168                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       126607                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122777                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249384                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14706475                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1394010                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       285543                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2150365                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2082293                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            756355                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.717636                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14567042                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14555422                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9525062                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26731691                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.699994                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356321                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10007021                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12290614                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6334225                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3375                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216820                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7521742                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634012                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163834                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2958345     39.33%     39.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2053547     27.30%     66.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       844109     11.22%     77.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       420844      5.60%     83.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       428002      5.69%     89.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       167046      2.22%     91.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       182363      2.42%     93.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94987      1.26%     95.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       372499      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7521742                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10007021                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12290614                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1831971                       # Number of memory references committed
system.switch_cpus2.commit.loads              1126192                       # Number of loads committed
system.switch_cpus2.commit.membars               1678                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1766996                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11072894                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       250085                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       372499                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25773913                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38155435                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 135412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10007021                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12290614                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10007021                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.855603                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.855603                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.168766                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.168766                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66117104                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20114926                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19086784                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3368                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8562042                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3184165                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2592993                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215629                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1302908                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1242343                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          336776                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9580                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3340177                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17368835                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3184165                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1579119                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3852789                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1107974                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        445067                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1636340                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87542                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8528421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.519950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.326906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4675632     54.82%     54.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          398849      4.68%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          397888      4.67%     64.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          495144      5.81%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          154948      1.82%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          194390      2.28%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          161610      1.89%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          149944      1.76%     77.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1900016     22.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8528421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.371893                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.028586                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3502425                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       417899                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3683416                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        34599                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        890075                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       540075                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          304                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20716349                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1814                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        890075                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3660843                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51437                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       183395                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3557389                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       185275                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20004734                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        114837                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        50004                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28079381                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93216544                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93216544                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17447282                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10632059                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3731                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1998                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           508507                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1854275                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       961432                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8711                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       284216                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18809130                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3742                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15152209                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31534                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6267545                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18923608                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          203                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8528421                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.776672                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.911405                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3008390     35.27%     35.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1782192     20.90%     56.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1183707     13.88%     70.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       826191      9.69%     79.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       825629      9.68%     89.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       395402      4.64%     94.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       375187      4.40%     98.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        60402      0.71%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        71321      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8528421                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          95952     75.53%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16008     12.60%     88.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15078     11.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12662910     83.57%     83.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189555      1.25%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1730      0.01%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1499305      9.89%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       798709      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15152209                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.769696                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127038                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008384                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38991409                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25080542                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14727856                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15279247                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        18505                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       715441                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       238461                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        890075                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          28100                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4579                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18812876                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1854275                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       961432                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1979                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3561                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130096                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121772                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       251868                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14889558                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1399571                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       262649                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2171324                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2126676                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            771753                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.739020                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14745013                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14727856                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9562902                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26994199                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.720134                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354258                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10148778                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12510418                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6302498                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3539                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       217227                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7638346                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.637844                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.164699                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2987511     39.11%     39.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2095442     27.43%     66.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       852504     11.16%     77.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       462365      6.05%     83.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       407004      5.33%     89.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       164840      2.16%     91.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       184608      2.42%     93.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       109567      1.43%     95.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       374505      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7638346                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10148778                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12510418                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1861802                       # Number of memory references committed
system.switch_cpus3.commit.loads              1138834                       # Number of loads committed
system.switch_cpus3.commit.membars               1758                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1815538                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11261787                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258556                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       374505                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26076575                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38516759                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2058                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  33621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10148778                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12510418                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10148778                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.843653                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.843653                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.185322                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.185322                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66833907                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20465882                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19130058                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3534                       # number of misc regfile writes
system.l2.replacements                           5829                       # number of replacements
system.l2.tagsinuse                      32763.196119                       # Cycle average of tags in use
system.l2.total_refs                          1300875                       # Total number of references to valid blocks.
system.l2.sampled_refs                          38592                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.708411                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           471.430648                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.762868                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    859.232296                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     40.180770                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    792.203532                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     37.870216                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    918.300378                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     38.557005                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    320.039453                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8885.903717                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8687.833929                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7561.031969                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4112.849339                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.026222                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001226                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.024176                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001156                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.028024                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001177                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.009767                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.271176                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.265132                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.230744                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.125514                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999853                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8605                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4124                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5741                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3349                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   21829                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5971                       # number of Writeback hits
system.l2.Writeback_hits::total                  5971                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   176                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8653                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4148                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5804                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3390                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22005                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8653                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4148                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5804                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3390                       # number of overall hits
system.l2.overall_hits::total                   22005                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1717                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1528                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1805                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          608                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5828                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1717                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1528                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1805                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          608                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5828                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1717                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1528                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1805                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          608                       # number of overall misses
system.l2.overall_misses::total                  5828                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2011991                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     81086011                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2166368                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     69808783                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1849790                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     81511671                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1959739                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     28070205                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       268464558                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2011991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     81086011                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2166368                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     69808783                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1849790                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     81511671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1959739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     28070205                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        268464558                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2011991                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     81086011                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2166368                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     69808783                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1849790                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     81511671                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1959739                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     28070205                       # number of overall miss cycles
system.l2.overall_miss_latency::total       268464558                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10322                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5652                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7546                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3957                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               27657                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5971                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5971                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               176                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5676                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7609                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3998                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27833                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5676                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7609                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3998                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27833                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.166344                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.921569                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.270347                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.239200                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.153652                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.210724                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.165574                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.921569                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.269204                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.237219                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.152076                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.209392                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.165574                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.921569                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.269204                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.237219                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.152076                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.209392                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47904.547619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47225.399534                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46092.936170                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45686.376309                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45116.829268                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45158.820499                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 48993.475000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 46168.100329                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46064.611874                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47904.547619                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47225.399534                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46092.936170                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45686.376309                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45116.829268                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45158.820499                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 48993.475000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 46168.100329                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46064.611874                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47904.547619                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47225.399534                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46092.936170                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45686.376309                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45116.829268                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45158.820499                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 48993.475000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 46168.100329                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46064.611874                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1656                       # number of writebacks
system.l2.writebacks::total                      1656                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1717                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1528                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1805                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          608                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5828                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5828                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5828                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1770855                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     71239978                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1893154                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     60939840                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1615878                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     71071011                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1736341                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     24550268                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    234817325                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1770855                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     71239978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1893154                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     60939840                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1615878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     71071011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1736341                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     24550268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    234817325                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1770855                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     71239978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1893154                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     60939840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1615878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     71071011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1736341                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     24550268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    234817325                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.166344                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.921569                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.270347                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.239200                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.153652                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.210724                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.165574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.921569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.269204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.237219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.152076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.209392                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.165574                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.921569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.269204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.237219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.152076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.209392                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42163.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41490.959814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40279.872340                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39882.094241                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39411.658537                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39374.521330                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 43408.525000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40378.730263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40291.236273                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42163.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41490.959814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40279.872340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39882.094241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39411.658537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39374.521330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 43408.525000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40378.730263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40291.236273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42163.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41490.959814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40279.872340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39882.094241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39411.658537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39374.521330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 43408.525000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40378.730263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40291.236273                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               577.198704                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001646630                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1715148.339041                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.702114                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.496590                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062023                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862975                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.924998                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1637936                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1637936                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1637936                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1637936                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1637936                       # number of overall hits
system.cpu0.icache.overall_hits::total        1637936                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3325017                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3325017                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3325017                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3325017                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3325017                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3325017                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1637994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1637994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1637994                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1637994                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1637994                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1637994                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 57327.879310                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57327.879310                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 57327.879310                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57327.879310                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 57327.879310                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57327.879310                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2591165                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2591165                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2591165                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2591165                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2591165                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2591165                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 60259.651163                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60259.651163                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 60259.651163                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60259.651163                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 60259.651163                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60259.651163                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10370                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174379625                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10626                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16410.655468                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.267751                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.732249                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899483                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100517                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1134831                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1134831                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778487                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778487                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1778                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1778                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1913318                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1913318                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1913318                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1913318                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36485                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36485                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36643                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36643                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36643                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36643                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1066592570                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1066592570                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4543720                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4543720                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1071136290                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1071136290                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1071136290                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1071136290                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1171316                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1171316                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1949961                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1949961                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1949961                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1949961                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031149                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031149                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018792                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018792                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018792                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018792                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29233.728107                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29233.728107                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28757.721519                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28757.721519                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29231.675627                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29231.675627                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29231.675627                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29231.675627                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1767                       # number of writebacks
system.cpu0.dcache.writebacks::total             1767                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26163                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26163                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26273                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26273                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26273                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26273                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10322                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10322                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10370                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10370                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10370                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10370                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    175229338                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    175229338                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       938399                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       938399                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    176167737                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    176167737                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    176167737                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    176167737                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008812                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008812                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005318                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005318                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005318                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16976.297035                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16976.297035                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19549.979167                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19549.979167                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16988.209932                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16988.209932                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16988.209932                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16988.209932                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               559.031273                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913283602                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   569                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1605067.841828                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.642191                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.389082                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069939                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825944                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.895883                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1842293                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1842293                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1842293                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1842293                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1842293                       # number of overall hits
system.cpu1.icache.overall_hits::total        1842293                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           60                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.cpu1.icache.overall_misses::total           60                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3186273                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3186273                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3186273                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3186273                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3186273                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3186273                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1842353                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1842353                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1842353                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1842353                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1842353                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1842353                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53104.550000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53104.550000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53104.550000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53104.550000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53104.550000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53104.550000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           51                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2669204                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2669204                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2669204                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2669204                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2669204                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2669204                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52337.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52337.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52337.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52337.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52337.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52337.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5676                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206885219                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5932                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34876.132670                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.638812                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.361188                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.803277                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.196723                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2198235                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2198235                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       476205                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        476205                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1205                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1205                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1108                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1108                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2674440                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2674440                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2674440                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2674440                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17567                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17567                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17639                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17639                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17639                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17639                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    642583706                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    642583706                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2529074                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2529074                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    645112780                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    645112780                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    645112780                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    645112780                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2215802                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2215802                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       476277                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476277                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2692079                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2692079                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2692079                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2692079                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007928                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007928                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006552                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006552                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006552                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006552                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36579.023510                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36579.023510                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35126.027778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35126.027778                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36573.092579                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36573.092579                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36573.092579                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36573.092579                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1162                       # number of writebacks
system.cpu1.dcache.writebacks::total             1162                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11915                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11915                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11963                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11963                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11963                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11963                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5652                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5652                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5676                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5676                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    111442941                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    111442941                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       581656                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       581656                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    112024597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    112024597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    112024597                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    112024597                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002108                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002108                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002108                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002108                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19717.434713                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19717.434713                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24235.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24235.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19736.539288                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19736.539288                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19736.539288                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19736.539288                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               513.684823                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006663524                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1947124.804642                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.684823                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066803                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.823213                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1619278                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1619278                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1619278                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1619278                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1619278                       # number of overall hits
system.cpu2.icache.overall_hits::total        1619278                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2881684                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2881684                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2881684                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2881684                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2881684                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2881684                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1619333                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1619333                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1619333                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1619333                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1619333                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1619333                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52394.254545                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52394.254545                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52394.254545                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52394.254545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52394.254545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52394.254545                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2440848                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2440848                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2440848                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2440848                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2440848                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2440848                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 54241.066667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 54241.066667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 54241.066667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 54241.066667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 54241.066667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 54241.066667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7609                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165349165                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7865                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21023.415766                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.270214                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.729786                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.887774                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.112226                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1087488                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1087488                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       702097                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        702097                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2378                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2378                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1684                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1684                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1789585                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1789585                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1789585                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1789585                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        14803                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        14803                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          242                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          242                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15045                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15045                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15045                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15045                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    445467397                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    445467397                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     10606222                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     10606222                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    456073619                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    456073619                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    456073619                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    456073619                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1102291                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1102291                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       702339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       702339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1804630                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1804630                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1804630                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1804630                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.013429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013429                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000345                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000345                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008337                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008337                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008337                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008337                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30093.048504                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30093.048504                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 43827.363636                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 43827.363636                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30313.966035                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30313.966035                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30313.966035                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30313.966035                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2125                       # number of writebacks
system.cpu2.dcache.writebacks::total             2125                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7257                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7257                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          179                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          179                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7436                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7436                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7436                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7436                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7546                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7546                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           63                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7609                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7609                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7609                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7609                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    145318774                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    145318774                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1920727                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1920727                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    147239501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    147239501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    147239501                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    147239501                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006846                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006846                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004216                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004216                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004216                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004216                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19257.722502                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19257.722502                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 30487.730159                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 30487.730159                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19350.703246                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19350.703246                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19350.703246                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19350.703246                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.546205                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007969034                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1980292.797642                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.546205                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063375                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.813375                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1636286                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1636286                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1636286                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1636286                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1636286                       # number of overall hits
system.cpu3.icache.overall_hits::total        1636286                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2967356                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2967356                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2967356                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2967356                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2967356                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2967356                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1636340                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1636340                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1636340                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1636340                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1636340                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1636340                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 54951.037037                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 54951.037037                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 54951.037037                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 54951.037037                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 54951.037037                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 54951.037037                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2336382                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2336382                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2336382                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2336382                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2336382                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2336382                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 56984.926829                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 56984.926829                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 56984.926829                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 56984.926829                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 56984.926829                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 56984.926829                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3998                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148893466                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4254                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35000.814763                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.320951                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.679049                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.872347                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.127653                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1096900                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1096900                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       719145                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        719145                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1915                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1915                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1767                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1767                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1816045                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1816045                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1816045                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1816045                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7907                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7907                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          172                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8079                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8079                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8079                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8079                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    215918823                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    215918823                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6038861                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6038861                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    221957684                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    221957684                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    221957684                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    221957684                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1104807                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1104807                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       719317                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       719317                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1767                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1767                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1824124                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1824124                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1824124                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1824124                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007157                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007157                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000239                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000239                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004429                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004429                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004429                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004429                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 27307.300240                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27307.300240                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 35109.656977                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 35109.656977                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 27473.410571                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27473.410571                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 27473.410571                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27473.410571                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          917                       # number of writebacks
system.cpu3.dcache.writebacks::total              917                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3950                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3950                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          131                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          131                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4081                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4081                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4081                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4081                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3957                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3957                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           41                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3998                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3998                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3998                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3998                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     66115830                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     66115830                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1033888                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1033888                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     67149718                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     67149718                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     67149718                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     67149718                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003582                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003582                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002192                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002192                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002192                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002192                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16708.574678                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16708.574678                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 25216.780488                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25216.780488                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16795.827414                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16795.827414                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16795.827414                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16795.827414                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
