// Seed: 237849780
module module_0 (
    output uwire id_0,
    input  wire  id_1
);
endmodule
module module_1 #(
    parameter id_5 = 32'd53
) (
    output tri0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input uwire id_3
);
  wor _id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  logic id_19;
  ;
  assign id_9 = -1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  logic [-1 'b0 : (  id_5  )  &&  -1] id_20;
  ;
endmodule
