
stm32h750_developing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b5c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08008dfc  08008dfc  00009dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008ed4  08008ed4  00009ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008edc  08008edc  00009edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08008ee0  08008ee0  00009ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000064  24000000  08008ee4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDescripSection 00000060  24000064  08008f48  0000a064  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDescripSection 00000060  240000c4  08008fa8  0000a0c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004500  24000124  08009008  0000a124  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24004624  08009008  0000a624  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a124  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a41e  00000000  00000000  0000a152  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004118  00000000  00000000  00034570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e38  00000000  00000000  00038688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017bd  00000000  00000000  0003a4c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c282  00000000  00000000  0003bc7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024873  00000000  00000000  00077eff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018150f  00000000  00000000  0009c772  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0021dc81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000869c  00000000  00000000  0021dcc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00226360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000124 	.word	0x24000124
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08008de4 	.word	0x08008de4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000128 	.word	0x24000128
 80002dc:	08008de4 	.word	0x08008de4

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800060c:	b480      	push	{r7}
 800060e:	b085      	sub	sp, #20
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	4a07      	ldr	r2, [pc, #28]	@ (8000638 <vApplicationGetIdleTaskMemory+0x2c>)
 800061c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800061e:	68bb      	ldr	r3, [r7, #8]
 8000620:	4a06      	ldr	r2, [pc, #24]	@ (800063c <vApplicationGetIdleTaskMemory+0x30>)
 8000622:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	2280      	movs	r2, #128	@ 0x80
 8000628:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800062a:	bf00      	nop
 800062c:	3714      	adds	r7, #20
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	24000140 	.word	0x24000140
 800063c:	240001e0 	.word	0x240001e0

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b5b0      	push	{r4, r5, r7, lr}
 8000642:	b08e      	sub	sp, #56	@ 0x38
 8000644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000646:	f000 fb13 	bl	8000c70 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800064a:	f000 ffc9 	bl	80015e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064e:	f000 f83f 	bl	80006d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000652:	f000 fa6d 	bl	8000b30 <MX_GPIO_Init>
  MX_ETH_Init();
 8000656:	f000 f8b7 	bl	80007c8 <MX_ETH_Init>
  MX_FDCAN1_Init();
 800065a:	f000 f901 	bl	8000860 <MX_FDCAN1_Init>
  MX_I2C1_Init();
 800065e:	f000 f963 	bl	8000928 <MX_I2C1_Init>
  MX_QUADSPI_Init();
 8000662:	f000 f9a1 	bl	80009a8 <MX_QUADSPI_Init>
  MX_USART1_UART_Init();
 8000666:	f000 f9cb 	bl	8000a00 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800066a:	f000 fa15 	bl	8000a98 <MX_USART3_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800066e:	4b14      	ldr	r3, [pc, #80]	@ (80006c0 <main+0x80>)
 8000670:	f107 041c 	add.w	r4, r7, #28
 8000674:	461d      	mov	r5, r3
 8000676:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000678:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800067a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800067e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000682:	f107 031c 	add.w	r3, r7, #28
 8000686:	2100      	movs	r1, #0
 8000688:	4618      	mov	r0, r3
 800068a:	f007 f84e 	bl	800772a <osThreadCreate>
 800068e:	4603      	mov	r3, r0
 8000690:	4a0c      	ldr	r2, [pc, #48]	@ (80006c4 <main+0x84>)
 8000692:	6013      	str	r3, [r2, #0]

  /* definition and creation of ledTask */
  osThreadDef(ledTask, ledTaskFunction, osPriorityIdle, 0, 128);
 8000694:	4b0c      	ldr	r3, [pc, #48]	@ (80006c8 <main+0x88>)
 8000696:	463c      	mov	r4, r7
 8000698:	461d      	mov	r5, r3
 800069a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800069c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800069e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ledTaskHandle = osThreadCreate(osThread(ledTask), NULL);
 80006a6:	463b      	mov	r3, r7
 80006a8:	2100      	movs	r1, #0
 80006aa:	4618      	mov	r0, r3
 80006ac:	f007 f83d 	bl	800772a <osThreadCreate>
 80006b0:	4603      	mov	r3, r0
 80006b2:	4a06      	ldr	r2, [pc, #24]	@ (80006cc <main+0x8c>)
 80006b4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80006b6:	f007 f831 	bl	800771c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006ba:	bf00      	nop
 80006bc:	e7fd      	b.n	80006ba <main+0x7a>
 80006be:	bf00      	nop
 80006c0:	08008e08 	.word	0x08008e08
 80006c4:	24000730 	.word	0x24000730
 80006c8:	08008e2c 	.word	0x08008e2c
 80006cc:	24000734 	.word	0x24000734

080006d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b09c      	sub	sp, #112	@ 0x70
 80006d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006da:	224c      	movs	r2, #76	@ 0x4c
 80006dc:	2100      	movs	r1, #0
 80006de:	4618      	mov	r0, r3
 80006e0:	f008 fa90 	bl	8008c04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e4:	1d3b      	adds	r3, r7, #4
 80006e6:	2220      	movs	r2, #32
 80006e8:	2100      	movs	r1, #0
 80006ea:	4618      	mov	r0, r3
 80006ec:	f008 fa8a 	bl	8008c04 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80006f0:	2002      	movs	r0, #2
 80006f2:	f002 fd0f 	bl	8003114 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006f6:	2300      	movs	r3, #0
 80006f8:	603b      	str	r3, [r7, #0]
 80006fa:	4b31      	ldr	r3, [pc, #196]	@ (80007c0 <SystemClock_Config+0xf0>)
 80006fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006fe:	4a30      	ldr	r2, [pc, #192]	@ (80007c0 <SystemClock_Config+0xf0>)
 8000700:	f023 0301 	bic.w	r3, r3, #1
 8000704:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000706:	4b2e      	ldr	r3, [pc, #184]	@ (80007c0 <SystemClock_Config+0xf0>)
 8000708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800070a:	f003 0301 	and.w	r3, r3, #1
 800070e:	603b      	str	r3, [r7, #0]
 8000710:	4b2c      	ldr	r3, [pc, #176]	@ (80007c4 <SystemClock_Config+0xf4>)
 8000712:	699b      	ldr	r3, [r3, #24]
 8000714:	4a2b      	ldr	r2, [pc, #172]	@ (80007c4 <SystemClock_Config+0xf4>)
 8000716:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800071a:	6193      	str	r3, [r2, #24]
 800071c:	4b29      	ldr	r3, [pc, #164]	@ (80007c4 <SystemClock_Config+0xf4>)
 800071e:	699b      	ldr	r3, [r3, #24]
 8000720:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000724:	603b      	str	r3, [r7, #0]
 8000726:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000728:	bf00      	nop
 800072a:	4b26      	ldr	r3, [pc, #152]	@ (80007c4 <SystemClock_Config+0xf4>)
 800072c:	699b      	ldr	r3, [r3, #24]
 800072e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000732:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000736:	d1f8      	bne.n	800072a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000738:	2302      	movs	r3, #2
 800073a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800073c:	2301      	movs	r3, #1
 800073e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000740:	2340      	movs	r3, #64	@ 0x40
 8000742:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000744:	2302      	movs	r3, #2
 8000746:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000748:	2300      	movs	r3, #0
 800074a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800074c:	2304      	movs	r3, #4
 800074e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000750:	2332      	movs	r3, #50	@ 0x32
 8000752:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000754:	2302      	movs	r3, #2
 8000756:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000758:	2308      	movs	r3, #8
 800075a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800075c:	2302      	movs	r3, #2
 800075e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000760:	230c      	movs	r3, #12
 8000762:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000764:	2300      	movs	r3, #0
 8000766:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000768:	2300      	movs	r3, #0
 800076a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800076c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000770:	4618      	mov	r0, r3
 8000772:	f002 fdc3 	bl	80032fc <HAL_RCC_OscConfig>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 800077c:	f000 fab6 	bl	8000cec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000780:	233f      	movs	r3, #63	@ 0x3f
 8000782:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000784:	2303      	movs	r3, #3
 8000786:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000788:	2300      	movs	r3, #0
 800078a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800078c:	2308      	movs	r3, #8
 800078e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000790:	2340      	movs	r3, #64	@ 0x40
 8000792:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000794:	2340      	movs	r3, #64	@ 0x40
 8000796:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000798:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800079c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800079e:	2340      	movs	r3, #64	@ 0x40
 80007a0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007a2:	1d3b      	adds	r3, r7, #4
 80007a4:	2102      	movs	r1, #2
 80007a6:	4618      	mov	r0, r3
 80007a8:	f003 fa02 	bl	8003bb0 <HAL_RCC_ClockConfig>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 80007b2:	f000 fa9b 	bl	8000cec <Error_Handler>
  }
}
 80007b6:	bf00      	nop
 80007b8:	3770      	adds	r7, #112	@ 0x70
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	58000400 	.word	0x58000400
 80007c4:	58024800 	.word	0x58024800

080007c8 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80007cc:	4b1e      	ldr	r3, [pc, #120]	@ (8000848 <MX_ETH_Init+0x80>)
 80007ce:	4a1f      	ldr	r2, [pc, #124]	@ (800084c <MX_ETH_Init+0x84>)
 80007d0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80007d2:	4b1f      	ldr	r3, [pc, #124]	@ (8000850 <MX_ETH_Init+0x88>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80007d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000850 <MX_ETH_Init+0x88>)
 80007da:	2280      	movs	r2, #128	@ 0x80
 80007dc:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80007de:	4b1c      	ldr	r3, [pc, #112]	@ (8000850 <MX_ETH_Init+0x88>)
 80007e0:	22e1      	movs	r2, #225	@ 0xe1
 80007e2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80007e4:	4b1a      	ldr	r3, [pc, #104]	@ (8000850 <MX_ETH_Init+0x88>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80007ea:	4b19      	ldr	r3, [pc, #100]	@ (8000850 <MX_ETH_Init+0x88>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80007f0:	4b17      	ldr	r3, [pc, #92]	@ (8000850 <MX_ETH_Init+0x88>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80007f6:	4b14      	ldr	r3, [pc, #80]	@ (8000848 <MX_ETH_Init+0x80>)
 80007f8:	4a15      	ldr	r2, [pc, #84]	@ (8000850 <MX_ETH_Init+0x88>)
 80007fa:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80007fc:	4b12      	ldr	r3, [pc, #72]	@ (8000848 <MX_ETH_Init+0x80>)
 80007fe:	2201      	movs	r2, #1
 8000800:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000802:	4b11      	ldr	r3, [pc, #68]	@ (8000848 <MX_ETH_Init+0x80>)
 8000804:	4a13      	ldr	r2, [pc, #76]	@ (8000854 <MX_ETH_Init+0x8c>)
 8000806:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000808:	4b0f      	ldr	r3, [pc, #60]	@ (8000848 <MX_ETH_Init+0x80>)
 800080a:	4a13      	ldr	r2, [pc, #76]	@ (8000858 <MX_ETH_Init+0x90>)
 800080c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800080e:	4b0e      	ldr	r3, [pc, #56]	@ (8000848 <MX_ETH_Init+0x80>)
 8000810:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8000814:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000816:	480c      	ldr	r0, [pc, #48]	@ (8000848 <MX_ETH_Init+0x80>)
 8000818:	f001 f8b6 	bl	8001988 <HAL_ETH_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 8000822:	f000 fa63 	bl	8000cec <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000826:	2238      	movs	r2, #56	@ 0x38
 8000828:	2100      	movs	r1, #0
 800082a:	480c      	ldr	r0, [pc, #48]	@ (800085c <MX_ETH_Init+0x94>)
 800082c:	f008 f9ea 	bl	8008c04 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000830:	4b0a      	ldr	r3, [pc, #40]	@ (800085c <MX_ETH_Init+0x94>)
 8000832:	2221      	movs	r2, #33	@ 0x21
 8000834:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000836:	4b09      	ldr	r3, [pc, #36]	@ (800085c <MX_ETH_Init+0x94>)
 8000838:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800083c:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800083e:	4b07      	ldr	r3, [pc, #28]	@ (800085c <MX_ETH_Init+0x94>)
 8000840:	2200      	movs	r2, #0
 8000842:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000844:	bf00      	nop
 8000846:	bd80      	pop	{r7, pc}
 8000848:	24000418 	.word	0x24000418
 800084c:	40028000 	.word	0x40028000
 8000850:	24000738 	.word	0x24000738
 8000854:	240000c4 	.word	0x240000c4
 8000858:	24000064 	.word	0x24000064
 800085c:	240003e0 	.word	0x240003e0

08000860 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000864:	4b2e      	ldr	r3, [pc, #184]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 8000866:	4a2f      	ldr	r2, [pc, #188]	@ (8000924 <MX_FDCAN1_Init+0xc4>)
 8000868:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800086a:	4b2d      	ldr	r3, [pc, #180]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 800086c:	2200      	movs	r2, #0
 800086e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000870:	4b2b      	ldr	r3, [pc, #172]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 8000872:	2200      	movs	r2, #0
 8000874:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000876:	4b2a      	ldr	r3, [pc, #168]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 8000878:	2200      	movs	r2, #0
 800087a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800087c:	4b28      	ldr	r3, [pc, #160]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 800087e:	2200      	movs	r2, #0
 8000880:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000882:	4b27      	ldr	r3, [pc, #156]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 8000884:	2200      	movs	r2, #0
 8000886:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000888:	4b25      	ldr	r3, [pc, #148]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 800088a:	2210      	movs	r2, #16
 800088c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800088e:	4b24      	ldr	r3, [pc, #144]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 8000890:	2201      	movs	r2, #1
 8000892:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000894:	4b22      	ldr	r3, [pc, #136]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 8000896:	2201      	movs	r2, #1
 8000898:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 800089a:	4b21      	ldr	r3, [pc, #132]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 800089c:	2201      	movs	r2, #1
 800089e:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80008a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 80008a2:	2201      	movs	r2, #1
 80008a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80008a6:	4b1e      	ldr	r3, [pc, #120]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 80008a8:	2201      	movs	r2, #1
 80008aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80008ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 80008ae:	2201      	movs	r2, #1
 80008b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80008b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 80008b4:	2201      	movs	r2, #1
 80008b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80008b8:	4b19      	ldr	r3, [pc, #100]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 80008be:	4b18      	ldr	r3, [pc, #96]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80008c4:	4b16      	ldr	r3, [pc, #88]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 80008ca:	4b15      	ldr	r3, [pc, #84]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80008d0:	4b13      	ldr	r3, [pc, #76]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 80008d2:	2204      	movs	r2, #4
 80008d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80008d6:	4b12      	ldr	r3, [pc, #72]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 80008d8:	2200      	movs	r2, #0
 80008da:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80008dc:	4b10      	ldr	r3, [pc, #64]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 80008de:	2204      	movs	r2, #4
 80008e0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80008e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80008e8:	4b0d      	ldr	r3, [pc, #52]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 80008ea:	2204      	movs	r2, #4
 80008ec:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 80008ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 80008f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 80008fa:	4b09      	ldr	r3, [pc, #36]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 80008fc:	2220      	movs	r2, #32
 80008fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000900:	4b07      	ldr	r3, [pc, #28]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 8000902:	2200      	movs	r2, #0
 8000904:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000906:	4b06      	ldr	r3, [pc, #24]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 8000908:	2204      	movs	r2, #4
 800090a:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800090c:	4804      	ldr	r0, [pc, #16]	@ (8000920 <MX_FDCAN1_Init+0xc0>)
 800090e:	f001 fd9f 	bl	8002450 <HAL_FDCAN_Init>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000918:	f000 f9e8 	bl	8000cec <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800091c:	bf00      	nop
 800091e:	bd80      	pop	{r7, pc}
 8000920:	240004c8 	.word	0x240004c8
 8000924:	4000a000 	.word	0x4000a000

08000928 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800092c:	4b1b      	ldr	r3, [pc, #108]	@ (800099c <MX_I2C1_Init+0x74>)
 800092e:	4a1c      	ldr	r2, [pc, #112]	@ (80009a0 <MX_I2C1_Init+0x78>)
 8000930:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 8000932:	4b1a      	ldr	r3, [pc, #104]	@ (800099c <MX_I2C1_Init+0x74>)
 8000934:	4a1b      	ldr	r2, [pc, #108]	@ (80009a4 <MX_I2C1_Init+0x7c>)
 8000936:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000938:	4b18      	ldr	r3, [pc, #96]	@ (800099c <MX_I2C1_Init+0x74>)
 800093a:	2200      	movs	r2, #0
 800093c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800093e:	4b17      	ldr	r3, [pc, #92]	@ (800099c <MX_I2C1_Init+0x74>)
 8000940:	2201      	movs	r2, #1
 8000942:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000944:	4b15      	ldr	r3, [pc, #84]	@ (800099c <MX_I2C1_Init+0x74>)
 8000946:	2200      	movs	r2, #0
 8000948:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800094a:	4b14      	ldr	r3, [pc, #80]	@ (800099c <MX_I2C1_Init+0x74>)
 800094c:	2200      	movs	r2, #0
 800094e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000950:	4b12      	ldr	r3, [pc, #72]	@ (800099c <MX_I2C1_Init+0x74>)
 8000952:	2200      	movs	r2, #0
 8000954:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000956:	4b11      	ldr	r3, [pc, #68]	@ (800099c <MX_I2C1_Init+0x74>)
 8000958:	2200      	movs	r2, #0
 800095a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800095c:	4b0f      	ldr	r3, [pc, #60]	@ (800099c <MX_I2C1_Init+0x74>)
 800095e:	2200      	movs	r2, #0
 8000960:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000962:	480e      	ldr	r0, [pc, #56]	@ (800099c <MX_I2C1_Init+0x74>)
 8000964:	f002 faa2 	bl	8002eac <HAL_I2C_Init>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800096e:	f000 f9bd 	bl	8000cec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000972:	2100      	movs	r1, #0
 8000974:	4809      	ldr	r0, [pc, #36]	@ (800099c <MX_I2C1_Init+0x74>)
 8000976:	f002 fb35 	bl	8002fe4 <HAL_I2CEx_ConfigAnalogFilter>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000980:	f000 f9b4 	bl	8000cec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000984:	2100      	movs	r1, #0
 8000986:	4805      	ldr	r0, [pc, #20]	@ (800099c <MX_I2C1_Init+0x74>)
 8000988:	f002 fb77 	bl	800307a <HAL_I2CEx_ConfigDigitalFilter>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000992:	f000 f9ab 	bl	8000cec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000996:	bf00      	nop
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	24000568 	.word	0x24000568
 80009a0:	40005400 	.word	0x40005400
 80009a4:	10c0ecff 	.word	0x10c0ecff

080009a8 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80009ac:	4b12      	ldr	r3, [pc, #72]	@ (80009f8 <MX_QUADSPI_Init+0x50>)
 80009ae:	4a13      	ldr	r2, [pc, #76]	@ (80009fc <MX_QUADSPI_Init+0x54>)
 80009b0:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 80009b2:	4b11      	ldr	r3, [pc, #68]	@ (80009f8 <MX_QUADSPI_Init+0x50>)
 80009b4:	22ff      	movs	r2, #255	@ 0xff
 80009b6:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 80009b8:	4b0f      	ldr	r3, [pc, #60]	@ (80009f8 <MX_QUADSPI_Init+0x50>)
 80009ba:	2201      	movs	r2, #1
 80009bc:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80009be:	4b0e      	ldr	r3, [pc, #56]	@ (80009f8 <MX_QUADSPI_Init+0x50>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 80009c4:	4b0c      	ldr	r3, [pc, #48]	@ (80009f8 <MX_QUADSPI_Init+0x50>)
 80009c6:	2201      	movs	r2, #1
 80009c8:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80009ca:	4b0b      	ldr	r3, [pc, #44]	@ (80009f8 <MX_QUADSPI_Init+0x50>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80009d0:	4b09      	ldr	r3, [pc, #36]	@ (80009f8 <MX_QUADSPI_Init+0x50>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_2;
 80009d6:	4b08      	ldr	r3, [pc, #32]	@ (80009f8 <MX_QUADSPI_Init+0x50>)
 80009d8:	2280      	movs	r2, #128	@ 0x80
 80009da:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80009dc:	4b06      	ldr	r3, [pc, #24]	@ (80009f8 <MX_QUADSPI_Init+0x50>)
 80009de:	2200      	movs	r2, #0
 80009e0:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80009e2:	4805      	ldr	r0, [pc, #20]	@ (80009f8 <MX_QUADSPI_Init+0x50>)
 80009e4:	f002 fbd0 	bl	8003188 <HAL_QSPI_Init>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 80009ee:	f000 f97d 	bl	8000cec <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80009f2:	bf00      	nop
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	240005bc 	.word	0x240005bc
 80009fc:	52005000 	.word	0x52005000

08000a00 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a04:	4b22      	ldr	r3, [pc, #136]	@ (8000a90 <MX_USART1_UART_Init+0x90>)
 8000a06:	4a23      	ldr	r2, [pc, #140]	@ (8000a94 <MX_USART1_UART_Init+0x94>)
 8000a08:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a0a:	4b21      	ldr	r3, [pc, #132]	@ (8000a90 <MX_USART1_UART_Init+0x90>)
 8000a0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a10:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a12:	4b1f      	ldr	r3, [pc, #124]	@ (8000a90 <MX_USART1_UART_Init+0x90>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a18:	4b1d      	ldr	r3, [pc, #116]	@ (8000a90 <MX_USART1_UART_Init+0x90>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a1e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a90 <MX_USART1_UART_Init+0x90>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a24:	4b1a      	ldr	r3, [pc, #104]	@ (8000a90 <MX_USART1_UART_Init+0x90>)
 8000a26:	220c      	movs	r2, #12
 8000a28:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a2a:	4b19      	ldr	r3, [pc, #100]	@ (8000a90 <MX_USART1_UART_Init+0x90>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a30:	4b17      	ldr	r3, [pc, #92]	@ (8000a90 <MX_USART1_UART_Init+0x90>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a36:	4b16      	ldr	r3, [pc, #88]	@ (8000a90 <MX_USART1_UART_Init+0x90>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a3c:	4b14      	ldr	r3, [pc, #80]	@ (8000a90 <MX_USART1_UART_Init+0x90>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a42:	4b13      	ldr	r3, [pc, #76]	@ (8000a90 <MX_USART1_UART_Init+0x90>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a48:	4811      	ldr	r0, [pc, #68]	@ (8000a90 <MX_USART1_UART_Init+0x90>)
 8000a4a:	f005 fd73 	bl	8006534 <HAL_UART_Init>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000a54:	f000 f94a 	bl	8000cec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a58:	2100      	movs	r1, #0
 8000a5a:	480d      	ldr	r0, [pc, #52]	@ (8000a90 <MX_USART1_UART_Init+0x90>)
 8000a5c:	f006 fd7b 	bl	8007556 <HAL_UARTEx_SetTxFifoThreshold>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000a66:	f000 f941 	bl	8000cec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	4808      	ldr	r0, [pc, #32]	@ (8000a90 <MX_USART1_UART_Init+0x90>)
 8000a6e:	f006 fdb0 	bl	80075d2 <HAL_UARTEx_SetRxFifoThreshold>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a78:	f000 f938 	bl	8000cec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a7c:	4804      	ldr	r0, [pc, #16]	@ (8000a90 <MX_USART1_UART_Init+0x90>)
 8000a7e:	f006 fd31 	bl	80074e4 <HAL_UARTEx_DisableFifoMode>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a88:	f000 f930 	bl	8000cec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a8c:	bf00      	nop
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	24000608 	.word	0x24000608
 8000a94:	40011000 	.word	0x40011000

08000a98 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a9c:	4b22      	ldr	r3, [pc, #136]	@ (8000b28 <MX_USART3_UART_Init+0x90>)
 8000a9e:	4a23      	ldr	r2, [pc, #140]	@ (8000b2c <MX_USART3_UART_Init+0x94>)
 8000aa0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000aa2:	4b21      	ldr	r3, [pc, #132]	@ (8000b28 <MX_USART3_UART_Init+0x90>)
 8000aa4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000aa8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000aaa:	4b1f      	ldr	r3, [pc, #124]	@ (8000b28 <MX_USART3_UART_Init+0x90>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ab0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b28 <MX_USART3_UART_Init+0x90>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b28 <MX_USART3_UART_Init+0x90>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000abc:	4b1a      	ldr	r3, [pc, #104]	@ (8000b28 <MX_USART3_UART_Init+0x90>)
 8000abe:	220c      	movs	r2, #12
 8000ac0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ac2:	4b19      	ldr	r3, [pc, #100]	@ (8000b28 <MX_USART3_UART_Init+0x90>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ac8:	4b17      	ldr	r3, [pc, #92]	@ (8000b28 <MX_USART3_UART_Init+0x90>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ace:	4b16      	ldr	r3, [pc, #88]	@ (8000b28 <MX_USART3_UART_Init+0x90>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ad4:	4b14      	ldr	r3, [pc, #80]	@ (8000b28 <MX_USART3_UART_Init+0x90>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ada:	4b13      	ldr	r3, [pc, #76]	@ (8000b28 <MX_USART3_UART_Init+0x90>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ae0:	4811      	ldr	r0, [pc, #68]	@ (8000b28 <MX_USART3_UART_Init+0x90>)
 8000ae2:	f005 fd27 	bl	8006534 <HAL_UART_Init>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000aec:	f000 f8fe 	bl	8000cec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000af0:	2100      	movs	r1, #0
 8000af2:	480d      	ldr	r0, [pc, #52]	@ (8000b28 <MX_USART3_UART_Init+0x90>)
 8000af4:	f006 fd2f 	bl	8007556 <HAL_UARTEx_SetTxFifoThreshold>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000afe:	f000 f8f5 	bl	8000cec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b02:	2100      	movs	r1, #0
 8000b04:	4808      	ldr	r0, [pc, #32]	@ (8000b28 <MX_USART3_UART_Init+0x90>)
 8000b06:	f006 fd64 	bl	80075d2 <HAL_UARTEx_SetRxFifoThreshold>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000b10:	f000 f8ec 	bl	8000cec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000b14:	4804      	ldr	r0, [pc, #16]	@ (8000b28 <MX_USART3_UART_Init+0x90>)
 8000b16:	f006 fce5 	bl	80074e4 <HAL_UARTEx_DisableFifoMode>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000b20:	f000 f8e4 	bl	8000cec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b24:	bf00      	nop
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	2400069c 	.word	0x2400069c
 8000b2c:	40004800 	.word	0x40004800

08000b30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b08c      	sub	sp, #48	@ 0x30
 8000b34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b36:	f107 031c 	add.w	r3, r7, #28
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	601a      	str	r2, [r3, #0]
 8000b3e:	605a      	str	r2, [r3, #4]
 8000b40:	609a      	str	r2, [r3, #8]
 8000b42:	60da      	str	r2, [r3, #12]
 8000b44:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b46:	4b3f      	ldr	r3, [pc, #252]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000b48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b4c:	4a3d      	ldr	r2, [pc, #244]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000b4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b56:	4b3b      	ldr	r3, [pc, #236]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000b58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b60:	61bb      	str	r3, [r7, #24]
 8000b62:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b64:	4b37      	ldr	r3, [pc, #220]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000b66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b6a:	4a36      	ldr	r2, [pc, #216]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000b6c:	f043 0304 	orr.w	r3, r3, #4
 8000b70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b74:	4b33      	ldr	r3, [pc, #204]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000b76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b7a:	f003 0304 	and.w	r3, r3, #4
 8000b7e:	617b      	str	r3, [r7, #20]
 8000b80:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b82:	4b30      	ldr	r3, [pc, #192]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000b84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b88:	4a2e      	ldr	r2, [pc, #184]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000b8a:	f043 0301 	orr.w	r3, r3, #1
 8000b8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b92:	4b2c      	ldr	r3, [pc, #176]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000b94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b98:	f003 0301 	and.w	r3, r3, #1
 8000b9c:	613b      	str	r3, [r7, #16]
 8000b9e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba0:	4b28      	ldr	r3, [pc, #160]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000ba2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba6:	4a27      	ldr	r2, [pc, #156]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000ba8:	f043 0302 	orr.w	r3, r3, #2
 8000bac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bb0:	4b24      	ldr	r3, [pc, #144]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000bb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bb6:	f003 0302 	and.w	r3, r3, #2
 8000bba:	60fb      	str	r3, [r7, #12]
 8000bbc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bbe:	4b21      	ldr	r3, [pc, #132]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000bc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bc4:	4a1f      	ldr	r2, [pc, #124]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000bc6:	f043 0310 	orr.w	r3, r3, #16
 8000bca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bce:	4b1d      	ldr	r3, [pc, #116]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000bd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bd4:	f003 0310 	and.w	r3, r3, #16
 8000bd8:	60bb      	str	r3, [r7, #8]
 8000bda:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bdc:	4b19      	ldr	r3, [pc, #100]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000bde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000be2:	4a18      	ldr	r2, [pc, #96]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000be4:	f043 0308 	orr.w	r3, r3, #8
 8000be8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bec:	4b15      	ldr	r3, [pc, #84]	@ (8000c44 <MX_GPIO_Init+0x114>)
 8000bee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bf2:	f003 0308 	and.w	r3, r3, #8
 8000bf6:	607b      	str	r3, [r7, #4]
 8000bf8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2108      	movs	r1, #8
 8000bfe:	4812      	ldr	r0, [pc, #72]	@ (8000c48 <MX_GPIO_Init+0x118>)
 8000c00:	f002 f93a 	bl	8002e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000c04:	2308      	movs	r3, #8
 8000c06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c10:	2300      	movs	r3, #0
 8000c12:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000c14:	f107 031c 	add.w	r3, r7, #28
 8000c18:	4619      	mov	r1, r3
 8000c1a:	480b      	ldr	r0, [pc, #44]	@ (8000c48 <MX_GPIO_Init+0x118>)
 8000c1c:	f001 ff7c 	bl	8002b18 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DE_Pin */
  GPIO_InitStruct.Pin = RS485_DE_Pin;
 8000c20:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000c24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c26:	2300      	movs	r3, #0
 8000c28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(RS485_DE_GPIO_Port, &GPIO_InitStruct);
 8000c2e:	f107 031c 	add.w	r3, r7, #28
 8000c32:	4619      	mov	r1, r3
 8000c34:	4805      	ldr	r0, [pc, #20]	@ (8000c4c <MX_GPIO_Init+0x11c>)
 8000c36:	f001 ff6f 	bl	8002b18 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c3a:	bf00      	nop
 8000c3c:	3730      	adds	r7, #48	@ 0x30
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	58024400 	.word	0x58024400
 8000c48:	58020000 	.word	0x58020000
 8000c4c:	58021000 	.word	0x58021000

08000c50 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
__weak void StartDefaultTask(void const * argument)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c58:	2001      	movs	r0, #1
 8000c5a:	f006 fdb2 	bl	80077c2 <osDelay>
 8000c5e:	e7fb      	b.n	8000c58 <StartDefaultTask+0x8>

08000c60 <ledTaskFunction>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ledTaskFunction */
__weak void ledTaskFunction(void const * argument)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ledTaskFunction */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c68:	2001      	movs	r0, #1
 8000c6a:	f006 fdaa 	bl	80077c2 <osDelay>
 8000c6e:	e7fb      	b.n	8000c68 <ledTaskFunction+0x8>

08000c70 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000c76:	463b      	mov	r3, r7
 8000c78:	2200      	movs	r2, #0
 8000c7a:	601a      	str	r2, [r3, #0]
 8000c7c:	605a      	str	r2, [r3, #4]
 8000c7e:	609a      	str	r2, [r3, #8]
 8000c80:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000c82:	f000 fe09 	bl	8001898 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000c86:	2301      	movs	r3, #1
 8000c88:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000c92:	231f      	movs	r3, #31
 8000c94:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000c96:	2387      	movs	r3, #135	@ 0x87
 8000c98:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000caa:	2300      	movs	r3, #0
 8000cac:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000cb2:	463b      	mov	r3, r7
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f000 fe27 	bl	8001908 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000cba:	2004      	movs	r0, #4
 8000cbc:	f000 fe04 	bl	80018c8 <HAL_MPU_Enable>

}
 8000cc0:	bf00      	nop
 8000cc2:	3710      	adds	r7, #16
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a04      	ldr	r2, [pc, #16]	@ (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d101      	bne.n	8000cde <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000cda:	f000 fcbd 	bl	8001658 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000cde:	bf00      	nop
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40014800 	.word	0x40014800

08000cec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cf0:	b672      	cpsid	i
}
 8000cf2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cf4:	bf00      	nop
 8000cf6:	e7fd      	b.n	8000cf4 <Error_Handler+0x8>

08000cf8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8000d30 <HAL_MspInit+0x38>)
 8000d00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d04:	4a0a      	ldr	r2, [pc, #40]	@ (8000d30 <HAL_MspInit+0x38>)
 8000d06:	f043 0302 	orr.w	r3, r3, #2
 8000d0a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000d0e:	4b08      	ldr	r3, [pc, #32]	@ (8000d30 <HAL_MspInit+0x38>)
 8000d10:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d14:	f003 0302 	and.w	r3, r3, #2
 8000d18:	607b      	str	r3, [r7, #4]
 8000d1a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	210f      	movs	r1, #15
 8000d20:	f06f 0001 	mvn.w	r0, #1
 8000d24:	f000 fd90 	bl	8001848 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	3708      	adds	r7, #8
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	58024400 	.word	0x58024400

08000d34 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b08e      	sub	sp, #56	@ 0x38
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d40:	2200      	movs	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]
 8000d44:	605a      	str	r2, [r3, #4]
 8000d46:	609a      	str	r2, [r3, #8]
 8000d48:	60da      	str	r2, [r3, #12]
 8000d4a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a4d      	ldr	r2, [pc, #308]	@ (8000e88 <HAL_ETH_MspInit+0x154>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	f040 8093 	bne.w	8000e7e <HAL_ETH_MspInit+0x14a>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000d58:	4b4c      	ldr	r3, [pc, #304]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000d5a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d5e:	4a4b      	ldr	r2, [pc, #300]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000d60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d64:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d68:	4b48      	ldr	r3, [pc, #288]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000d6a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d72:	623b      	str	r3, [r7, #32]
 8000d74:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000d76:	4b45      	ldr	r3, [pc, #276]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000d78:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d7c:	4a43      	ldr	r2, [pc, #268]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000d7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d82:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d86:	4b41      	ldr	r3, [pc, #260]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000d88:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d90:	61fb      	str	r3, [r7, #28]
 8000d92:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000d94:	4b3d      	ldr	r3, [pc, #244]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000d96:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d9a:	4a3c      	ldr	r2, [pc, #240]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000d9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000da0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000da4:	4b39      	ldr	r3, [pc, #228]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000da6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dae:	61bb      	str	r3, [r7, #24]
 8000db0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000db2:	4b36      	ldr	r3, [pc, #216]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000db4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000db8:	4a34      	ldr	r2, [pc, #208]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000dba:	f043 0304 	orr.w	r3, r3, #4
 8000dbe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dc2:	4b32      	ldr	r3, [pc, #200]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000dc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dc8:	f003 0304 	and.w	r3, r3, #4
 8000dcc:	617b      	str	r3, [r7, #20]
 8000dce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd0:	4b2e      	ldr	r3, [pc, #184]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000dd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dd6:	4a2d      	ldr	r2, [pc, #180]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000dd8:	f043 0301 	orr.w	r3, r3, #1
 8000ddc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000de0:	4b2a      	ldr	r3, [pc, #168]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000de2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de6:	f003 0301 	and.w	r3, r3, #1
 8000dea:	613b      	str	r3, [r7, #16]
 8000dec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dee:	4b27      	ldr	r3, [pc, #156]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000df0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df4:	4a25      	ldr	r2, [pc, #148]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000df6:	f043 0302 	orr.w	r3, r3, #2
 8000dfa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dfe:	4b23      	ldr	r3, [pc, #140]	@ (8000e8c <HAL_ETH_MspInit+0x158>)
 8000e00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e04:	f003 0302 	and.w	r3, r3, #2
 8000e08:	60fb      	str	r3, [r7, #12]
 8000e0a:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000e0c:	2332      	movs	r3, #50	@ 0x32
 8000e0e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e10:	2302      	movs	r3, #2
 8000e12:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e1c:	230b      	movs	r3, #11
 8000e1e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e24:	4619      	mov	r1, r3
 8000e26:	481a      	ldr	r0, [pc, #104]	@ (8000e90 <HAL_ETH_MspInit+0x15c>)
 8000e28:	f001 fe76 	bl	8002b18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000e2c:	2386      	movs	r3, #134	@ 0x86
 8000e2e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e30:	2302      	movs	r3, #2
 8000e32:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e3c:	230b      	movs	r3, #11
 8000e3e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e44:	4619      	mov	r1, r3
 8000e46:	4813      	ldr	r0, [pc, #76]	@ (8000e94 <HAL_ETH_MspInit+0x160>)
 8000e48:	f001 fe66 	bl	8002b18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8000e4c:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8000e50:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e52:	2302      	movs	r3, #2
 8000e54:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e5e:	230b      	movs	r3, #11
 8000e60:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e66:	4619      	mov	r1, r3
 8000e68:	480b      	ldr	r0, [pc, #44]	@ (8000e98 <HAL_ETH_MspInit+0x164>)
 8000e6a:	f001 fe55 	bl	8002b18 <HAL_GPIO_Init>

    /* ETH interrupt Init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8000e6e:	2200      	movs	r2, #0
 8000e70:	2105      	movs	r1, #5
 8000e72:	203d      	movs	r0, #61	@ 0x3d
 8000e74:	f000 fce8 	bl	8001848 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8000e78:	203d      	movs	r0, #61	@ 0x3d
 8000e7a:	f000 fcff 	bl	800187c <HAL_NVIC_EnableIRQ>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8000e7e:	bf00      	nop
 8000e80:	3738      	adds	r7, #56	@ 0x38
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40028000 	.word	0x40028000
 8000e8c:	58024400 	.word	0x58024400
 8000e90:	58020800 	.word	0x58020800
 8000e94:	58020000 	.word	0x58020000
 8000e98:	58020400 	.word	0x58020400

08000e9c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b0ba      	sub	sp, #232	@ 0xe8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	609a      	str	r2, [r3, #8]
 8000eb0:	60da      	str	r2, [r3, #12]
 8000eb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000eb4:	f107 0310 	add.w	r3, r7, #16
 8000eb8:	22c0      	movs	r2, #192	@ 0xc0
 8000eba:	2100      	movs	r1, #0
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f007 fea1 	bl	8008c04 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a27      	ldr	r2, [pc, #156]	@ (8000f64 <HAL_FDCAN_MspInit+0xc8>)
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d146      	bne.n	8000f5a <HAL_FDCAN_MspInit+0xbe>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000ecc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000ed0:	f04f 0300 	mov.w	r3, #0
 8000ed4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000ed8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000edc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ee0:	f107 0310 	add.w	r3, r7, #16
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f003 fa31 	bl	800434c <HAL_RCCEx_PeriphCLKConfig>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000ef0:	f7ff fefc 	bl	8000cec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000ef4:	4b1c      	ldr	r3, [pc, #112]	@ (8000f68 <HAL_FDCAN_MspInit+0xcc>)
 8000ef6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000efa:	4a1b      	ldr	r2, [pc, #108]	@ (8000f68 <HAL_FDCAN_MspInit+0xcc>)
 8000efc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f00:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000f04:	4b18      	ldr	r3, [pc, #96]	@ (8000f68 <HAL_FDCAN_MspInit+0xcc>)
 8000f06:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000f0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f12:	4b15      	ldr	r3, [pc, #84]	@ (8000f68 <HAL_FDCAN_MspInit+0xcc>)
 8000f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f18:	4a13      	ldr	r2, [pc, #76]	@ (8000f68 <HAL_FDCAN_MspInit+0xcc>)
 8000f1a:	f043 0308 	orr.w	r3, r3, #8
 8000f1e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f22:	4b11      	ldr	r3, [pc, #68]	@ (8000f68 <HAL_FDCAN_MspInit+0xcc>)
 8000f24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f28:	f003 0308 	and.w	r3, r3, #8
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f30:	2303      	movs	r3, #3
 8000f32:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f36:	2302      	movs	r3, #2
 8000f38:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f42:	2300      	movs	r3, #0
 8000f44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000f48:	2309      	movs	r3, #9
 8000f4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f4e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f52:	4619      	mov	r1, r3
 8000f54:	4805      	ldr	r0, [pc, #20]	@ (8000f6c <HAL_FDCAN_MspInit+0xd0>)
 8000f56:	f001 fddf 	bl	8002b18 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000f5a:	bf00      	nop
 8000f5c:	37e8      	adds	r7, #232	@ 0xe8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	4000a000 	.word	0x4000a000
 8000f68:	58024400 	.word	0x58024400
 8000f6c:	58020c00 	.word	0x58020c00

08000f70 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b0ba      	sub	sp, #232	@ 0xe8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f78:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	605a      	str	r2, [r3, #4]
 8000f82:	609a      	str	r2, [r3, #8]
 8000f84:	60da      	str	r2, [r3, #12]
 8000f86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f88:	f107 0310 	add.w	r3, r7, #16
 8000f8c:	22c0      	movs	r2, #192	@ 0xc0
 8000f8e:	2100      	movs	r1, #0
 8000f90:	4618      	mov	r0, r3
 8000f92:	f007 fe37 	bl	8008c04 <memset>
  if(hi2c->Instance==I2C1)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a27      	ldr	r2, [pc, #156]	@ (8001038 <HAL_I2C_MspInit+0xc8>)
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d146      	bne.n	800102e <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000fa0:	f04f 0208 	mov.w	r2, #8
 8000fa4:	f04f 0300 	mov.w	r3, #0
 8000fa8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000fac:	2300      	movs	r3, #0
 8000fae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fb2:	f107 0310 	add.w	r3, r7, #16
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f003 f9c8 	bl	800434c <HAL_RCCEx_PeriphCLKConfig>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000fc2:	f7ff fe93 	bl	8000cec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc6:	4b1d      	ldr	r3, [pc, #116]	@ (800103c <HAL_I2C_MspInit+0xcc>)
 8000fc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fcc:	4a1b      	ldr	r2, [pc, #108]	@ (800103c <HAL_I2C_MspInit+0xcc>)
 8000fce:	f043 0302 	orr.w	r3, r3, #2
 8000fd2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fd6:	4b19      	ldr	r3, [pc, #100]	@ (800103c <HAL_I2C_MspInit+0xcc>)
 8000fd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fdc:	f003 0302 	and.w	r3, r3, #2
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000fe4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000fe8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fec:	2312      	movs	r3, #18
 8000fee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ffe:	2304      	movs	r3, #4
 8001000:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001004:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001008:	4619      	mov	r1, r3
 800100a:	480d      	ldr	r0, [pc, #52]	@ (8001040 <HAL_I2C_MspInit+0xd0>)
 800100c:	f001 fd84 	bl	8002b18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001010:	4b0a      	ldr	r3, [pc, #40]	@ (800103c <HAL_I2C_MspInit+0xcc>)
 8001012:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001016:	4a09      	ldr	r2, [pc, #36]	@ (800103c <HAL_I2C_MspInit+0xcc>)
 8001018:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800101c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001020:	4b06      	ldr	r3, [pc, #24]	@ (800103c <HAL_I2C_MspInit+0xcc>)
 8001022:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001026:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800102a:	60bb      	str	r3, [r7, #8]
 800102c:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800102e:	bf00      	nop
 8001030:	37e8      	adds	r7, #232	@ 0xe8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40005400 	.word	0x40005400
 800103c:	58024400 	.word	0x58024400
 8001040:	58020400 	.word	0x58020400

08001044 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b0bc      	sub	sp, #240	@ 0xf0
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	60da      	str	r2, [r3, #12]
 800105a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800105c:	f107 0318 	add.w	r3, r7, #24
 8001060:	22c0      	movs	r2, #192	@ 0xc0
 8001062:	2100      	movs	r1, #0
 8001064:	4618      	mov	r0, r3
 8001066:	f007 fdcd 	bl	8008c04 <memset>
  if(hqspi->Instance==QUADSPI)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4a4b      	ldr	r2, [pc, #300]	@ (800119c <HAL_QSPI_MspInit+0x158>)
 8001070:	4293      	cmp	r3, r2
 8001072:	f040 808f 	bne.w	8001194 <HAL_QSPI_MspInit+0x150>

    /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8001076:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800107a:	f04f 0300 	mov.w	r3, #0
 800107e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8001082:	2300      	movs	r3, #0
 8001084:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001086:	f107 0318 	add.w	r3, r7, #24
 800108a:	4618      	mov	r0, r3
 800108c:	f003 f95e 	bl	800434c <HAL_RCCEx_PeriphCLKConfig>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 8001096:	f7ff fe29 	bl	8000cec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800109a:	4b41      	ldr	r3, [pc, #260]	@ (80011a0 <HAL_QSPI_MspInit+0x15c>)
 800109c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80010a0:	4a3f      	ldr	r2, [pc, #252]	@ (80011a0 <HAL_QSPI_MspInit+0x15c>)
 80010a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010a6:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80010aa:	4b3d      	ldr	r3, [pc, #244]	@ (80011a0 <HAL_QSPI_MspInit+0x15c>)
 80010ac:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80010b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010b4:	617b      	str	r3, [r7, #20]
 80010b6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b8:	4b39      	ldr	r3, [pc, #228]	@ (80011a0 <HAL_QSPI_MspInit+0x15c>)
 80010ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010be:	4a38      	ldr	r2, [pc, #224]	@ (80011a0 <HAL_QSPI_MspInit+0x15c>)
 80010c0:	f043 0302 	orr.w	r3, r3, #2
 80010c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010c8:	4b35      	ldr	r3, [pc, #212]	@ (80011a0 <HAL_QSPI_MspInit+0x15c>)
 80010ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	613b      	str	r3, [r7, #16]
 80010d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80010d6:	4b32      	ldr	r3, [pc, #200]	@ (80011a0 <HAL_QSPI_MspInit+0x15c>)
 80010d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010dc:	4a30      	ldr	r2, [pc, #192]	@ (80011a0 <HAL_QSPI_MspInit+0x15c>)
 80010de:	f043 0310 	orr.w	r3, r3, #16
 80010e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010e6:	4b2e      	ldr	r3, [pc, #184]	@ (80011a0 <HAL_QSPI_MspInit+0x15c>)
 80010e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010ec:	f003 0310 	and.w	r3, r3, #16
 80010f0:	60fb      	str	r3, [r7, #12]
 80010f2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f4:	4b2a      	ldr	r3, [pc, #168]	@ (80011a0 <HAL_QSPI_MspInit+0x15c>)
 80010f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010fa:	4a29      	ldr	r2, [pc, #164]	@ (80011a0 <HAL_QSPI_MspInit+0x15c>)
 80010fc:	f043 0304 	orr.w	r3, r3, #4
 8001100:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001104:	4b26      	ldr	r3, [pc, #152]	@ (80011a0 <HAL_QSPI_MspInit+0x15c>)
 8001106:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800110a:	f003 0304 	and.w	r3, r3, #4
 800110e:	60bb      	str	r3, [r7, #8]
 8001110:	68bb      	ldr	r3, [r7, #8]
    PE8     ------> QUADSPI_BK2_IO1
    PE9     ------> QUADSPI_BK2_IO2
    PE10     ------> QUADSPI_BK2_IO3
    PC11     ------> QUADSPI_BK2_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001112:	2304      	movs	r3, #4
 8001114:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001118:	2302      	movs	r3, #2
 800111a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111e:	2300      	movs	r3, #0
 8001120:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001124:	2300      	movs	r3, #0
 8001126:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800112a:	2309      	movs	r3, #9
 800112c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001130:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001134:	4619      	mov	r1, r3
 8001136:	481b      	ldr	r0, [pc, #108]	@ (80011a4 <HAL_QSPI_MspInit+0x160>)
 8001138:	f001 fcee 	bl	8002b18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800113c:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8001140:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001144:	2302      	movs	r3, #2
 8001146:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114a:	2300      	movs	r3, #0
 800114c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001150:	2300      	movs	r3, #0
 8001152:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001156:	230a      	movs	r3, #10
 8001158:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800115c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001160:	4619      	mov	r1, r3
 8001162:	4811      	ldr	r0, [pc, #68]	@ (80011a8 <HAL_QSPI_MspInit+0x164>)
 8001164:	f001 fcd8 	bl	8002b18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001168:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800116c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001170:	2302      	movs	r3, #2
 8001172:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117c:	2300      	movs	r3, #0
 800117e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001182:	2309      	movs	r3, #9
 8001184:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001188:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800118c:	4619      	mov	r1, r3
 800118e:	4807      	ldr	r0, [pc, #28]	@ (80011ac <HAL_QSPI_MspInit+0x168>)
 8001190:	f001 fcc2 	bl	8002b18 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001194:	bf00      	nop
 8001196:	37f0      	adds	r7, #240	@ 0xf0
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	52005000 	.word	0x52005000
 80011a0:	58024400 	.word	0x58024400
 80011a4:	58020400 	.word	0x58020400
 80011a8:	58021000 	.word	0x58021000
 80011ac:	58020800 	.word	0x58020800

080011b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b0bc      	sub	sp, #240	@ 0xf0
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	605a      	str	r2, [r3, #4]
 80011c2:	609a      	str	r2, [r3, #8]
 80011c4:	60da      	str	r2, [r3, #12]
 80011c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011c8:	f107 0318 	add.w	r3, r7, #24
 80011cc:	22c0      	movs	r2, #192	@ 0xc0
 80011ce:	2100      	movs	r1, #0
 80011d0:	4618      	mov	r0, r3
 80011d2:	f007 fd17 	bl	8008c04 <memset>
  if(huart->Instance==USART1)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a4d      	ldr	r2, [pc, #308]	@ (8001310 <HAL_UART_MspInit+0x160>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	d147      	bne.n	8001270 <HAL_UART_MspInit+0xc0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80011e0:	f04f 0201 	mov.w	r2, #1
 80011e4:	f04f 0300 	mov.w	r3, #0
 80011e8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80011ec:	2300      	movs	r3, #0
 80011ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011f2:	f107 0318 	add.w	r3, r7, #24
 80011f6:	4618      	mov	r0, r3
 80011f8:	f003 f8a8 	bl	800434c <HAL_RCCEx_PeriphCLKConfig>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001202:	f7ff fd73 	bl	8000cec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001206:	4b43      	ldr	r3, [pc, #268]	@ (8001314 <HAL_UART_MspInit+0x164>)
 8001208:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800120c:	4a41      	ldr	r2, [pc, #260]	@ (8001314 <HAL_UART_MspInit+0x164>)
 800120e:	f043 0310 	orr.w	r3, r3, #16
 8001212:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001216:	4b3f      	ldr	r3, [pc, #252]	@ (8001314 <HAL_UART_MspInit+0x164>)
 8001218:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800121c:	f003 0310 	and.w	r3, r3, #16
 8001220:	617b      	str	r3, [r7, #20]
 8001222:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001224:	4b3b      	ldr	r3, [pc, #236]	@ (8001314 <HAL_UART_MspInit+0x164>)
 8001226:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800122a:	4a3a      	ldr	r2, [pc, #232]	@ (8001314 <HAL_UART_MspInit+0x164>)
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001234:	4b37      	ldr	r3, [pc, #220]	@ (8001314 <HAL_UART_MspInit+0x164>)
 8001236:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	613b      	str	r3, [r7, #16]
 8001240:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001242:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001246:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124a:	2302      	movs	r3, #2
 800124c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001250:	2300      	movs	r3, #0
 8001252:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001256:	2300      	movs	r3, #0
 8001258:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800125c:	2307      	movs	r3, #7
 800125e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001262:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001266:	4619      	mov	r1, r3
 8001268:	482b      	ldr	r0, [pc, #172]	@ (8001318 <HAL_UART_MspInit+0x168>)
 800126a:	f001 fc55 	bl	8002b18 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800126e:	e04b      	b.n	8001308 <HAL_UART_MspInit+0x158>
  else if(huart->Instance==USART3)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a29      	ldr	r2, [pc, #164]	@ (800131c <HAL_UART_MspInit+0x16c>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d146      	bne.n	8001308 <HAL_UART_MspInit+0x158>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800127a:	f04f 0202 	mov.w	r2, #2
 800127e:	f04f 0300 	mov.w	r3, #0
 8001282:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001286:	2300      	movs	r3, #0
 8001288:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800128c:	f107 0318 	add.w	r3, r7, #24
 8001290:	4618      	mov	r0, r3
 8001292:	f003 f85b 	bl	800434c <HAL_RCCEx_PeriphCLKConfig>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 800129c:	f7ff fd26 	bl	8000cec <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80012a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001314 <HAL_UART_MspInit+0x164>)
 80012a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012a6:	4a1b      	ldr	r2, [pc, #108]	@ (8001314 <HAL_UART_MspInit+0x164>)
 80012a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012ac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80012b0:	4b18      	ldr	r3, [pc, #96]	@ (8001314 <HAL_UART_MspInit+0x164>)
 80012b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012be:	4b15      	ldr	r3, [pc, #84]	@ (8001314 <HAL_UART_MspInit+0x164>)
 80012c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012c4:	4a13      	ldr	r2, [pc, #76]	@ (8001314 <HAL_UART_MspInit+0x164>)
 80012c6:	f043 0308 	orr.w	r3, r3, #8
 80012ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012ce:	4b11      	ldr	r3, [pc, #68]	@ (8001314 <HAL_UART_MspInit+0x164>)
 80012d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012d4:	f003 0308 	and.w	r3, r3, #8
 80012d8:	60bb      	str	r3, [r7, #8]
 80012da:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80012dc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80012e0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e4:	2302      	movs	r3, #2
 80012e6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ea:	2300      	movs	r3, #0
 80012ec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f0:	2300      	movs	r3, #0
 80012f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80012f6:	2307      	movs	r3, #7
 80012f8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012fc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001300:	4619      	mov	r1, r3
 8001302:	4807      	ldr	r0, [pc, #28]	@ (8001320 <HAL_UART_MspInit+0x170>)
 8001304:	f001 fc08 	bl	8002b18 <HAL_GPIO_Init>
}
 8001308:	bf00      	nop
 800130a:	37f0      	adds	r7, #240	@ 0xf0
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40011000 	.word	0x40011000
 8001314:	58024400 	.word	0x58024400
 8001318:	58020000 	.word	0x58020000
 800131c:	40004800 	.word	0x40004800
 8001320:	58020c00 	.word	0x58020c00

08001324 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b08e      	sub	sp, #56	@ 0x38
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM17 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2b0f      	cmp	r3, #15
 8001330:	d844      	bhi.n	80013bc <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority ,0);
 8001332:	2200      	movs	r2, #0
 8001334:	6879      	ldr	r1, [r7, #4]
 8001336:	2076      	movs	r0, #118	@ 0x76
 8001338:	f000 fa86 	bl	8001848 <HAL_NVIC_SetPriority>

     /* Enable the TIM17 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 800133c:	2076      	movs	r0, #118	@ 0x76
 800133e:	f000 fa9d 	bl	800187c <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001342:	4a24      	ldr	r2, [pc, #144]	@ (80013d4 <HAL_InitTick+0xb0>)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8001348:	4b23      	ldr	r3, [pc, #140]	@ (80013d8 <HAL_InitTick+0xb4>)
 800134a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800134e:	4a22      	ldr	r2, [pc, #136]	@ (80013d8 <HAL_InitTick+0xb4>)
 8001350:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001354:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001358:	4b1f      	ldr	r3, [pc, #124]	@ (80013d8 <HAL_InitTick+0xb4>)
 800135a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800135e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001366:	f107 020c 	add.w	r2, r7, #12
 800136a:	f107 0310 	add.w	r3, r7, #16
 800136e:	4611      	mov	r1, r2
 8001370:	4618      	mov	r0, r3
 8001372:	f002 ffa9 	bl	80042c8 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001376:	f002 ff91 	bl	800429c <HAL_RCC_GetPCLK2Freq>
 800137a:	4603      	mov	r3, r0
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001382:	4a16      	ldr	r2, [pc, #88]	@ (80013dc <HAL_InitTick+0xb8>)
 8001384:	fba2 2303 	umull	r2, r3, r2, r3
 8001388:	0c9b      	lsrs	r3, r3, #18
 800138a:	3b01      	subs	r3, #1
 800138c:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 800138e:	4b14      	ldr	r3, [pc, #80]	@ (80013e0 <HAL_InitTick+0xbc>)
 8001390:	4a14      	ldr	r2, [pc, #80]	@ (80013e4 <HAL_InitTick+0xc0>)
 8001392:	601a      	str	r2, [r3, #0]
   * Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8001394:	4b12      	ldr	r3, [pc, #72]	@ (80013e0 <HAL_InitTick+0xbc>)
 8001396:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800139a:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 800139c:	4a10      	ldr	r2, [pc, #64]	@ (80013e0 <HAL_InitTick+0xbc>)
 800139e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013a0:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 80013a2:	4b0f      	ldr	r3, [pc, #60]	@ (80013e0 <HAL_InitTick+0xbc>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013a8:	4b0d      	ldr	r3, [pc, #52]	@ (80013e0 <HAL_InitTick+0xbc>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 80013ae:	480c      	ldr	r0, [pc, #48]	@ (80013e0 <HAL_InitTick+0xbc>)
 80013b0:	f004 fdf8 	bl	8005fa4 <HAL_TIM_Base_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d107      	bne.n	80013ca <HAL_InitTick+0xa6>
 80013ba:	e001      	b.n	80013c0 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e005      	b.n	80013cc <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 80013c0:	4807      	ldr	r0, [pc, #28]	@ (80013e0 <HAL_InitTick+0xbc>)
 80013c2:	f004 fe51 	bl	8006068 <HAL_TIM_Base_Start_IT>
 80013c6:	4603      	mov	r3, r0
 80013c8:	e000      	b.n	80013cc <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3738      	adds	r7, #56	@ 0x38
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	24000008 	.word	0x24000008
 80013d8:	58024400 	.word	0x58024400
 80013dc:	431bde83 	.word	0x431bde83
 80013e0:	24000740 	.word	0x24000740
 80013e4:	40014800 	.word	0x40014800

080013e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013ec:	bf00      	nop
 80013ee:	e7fd      	b.n	80013ec <NMI_Handler+0x4>

080013f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013f4:	bf00      	nop
 80013f6:	e7fd      	b.n	80013f4 <HardFault_Handler+0x4>

080013f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013fc:	bf00      	nop
 80013fe:	e7fd      	b.n	80013fc <MemManage_Handler+0x4>

08001400 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001404:	bf00      	nop
 8001406:	e7fd      	b.n	8001404 <BusFault_Handler+0x4>

08001408 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800140c:	bf00      	nop
 800140e:	e7fd      	b.n	800140c <UsageFault_Handler+0x4>

08001410 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
	...

08001420 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001424:	4802      	ldr	r0, [pc, #8]	@ (8001430 <ETH_IRQHandler+0x10>)
 8001426:	f000 fbad 	bl	8001b84 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	24000418 	.word	0x24000418

08001434 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001438:	4802      	ldr	r0, [pc, #8]	@ (8001444 <TIM17_IRQHandler+0x10>)
 800143a:	f004 fe8d 	bl	8006158 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	24000740 	.word	0x24000740

08001448 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800144c:	4b37      	ldr	r3, [pc, #220]	@ (800152c <SystemInit+0xe4>)
 800144e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001452:	4a36      	ldr	r2, [pc, #216]	@ (800152c <SystemInit+0xe4>)
 8001454:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001458:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800145c:	4b34      	ldr	r3, [pc, #208]	@ (8001530 <SystemInit+0xe8>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f003 030f 	and.w	r3, r3, #15
 8001464:	2b06      	cmp	r3, #6
 8001466:	d807      	bhi.n	8001478 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001468:	4b31      	ldr	r3, [pc, #196]	@ (8001530 <SystemInit+0xe8>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f023 030f 	bic.w	r3, r3, #15
 8001470:	4a2f      	ldr	r2, [pc, #188]	@ (8001530 <SystemInit+0xe8>)
 8001472:	f043 0307 	orr.w	r3, r3, #7
 8001476:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001478:	4b2e      	ldr	r3, [pc, #184]	@ (8001534 <SystemInit+0xec>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a2d      	ldr	r2, [pc, #180]	@ (8001534 <SystemInit+0xec>)
 800147e:	f043 0301 	orr.w	r3, r3, #1
 8001482:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001484:	4b2b      	ldr	r3, [pc, #172]	@ (8001534 <SystemInit+0xec>)
 8001486:	2200      	movs	r2, #0
 8001488:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800148a:	4b2a      	ldr	r3, [pc, #168]	@ (8001534 <SystemInit+0xec>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	4929      	ldr	r1, [pc, #164]	@ (8001534 <SystemInit+0xec>)
 8001490:	4b29      	ldr	r3, [pc, #164]	@ (8001538 <SystemInit+0xf0>)
 8001492:	4013      	ands	r3, r2
 8001494:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001496:	4b26      	ldr	r3, [pc, #152]	@ (8001530 <SystemInit+0xe8>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 0308 	and.w	r3, r3, #8
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d007      	beq.n	80014b2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80014a2:	4b23      	ldr	r3, [pc, #140]	@ (8001530 <SystemInit+0xe8>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f023 030f 	bic.w	r3, r3, #15
 80014aa:	4a21      	ldr	r2, [pc, #132]	@ (8001530 <SystemInit+0xe8>)
 80014ac:	f043 0307 	orr.w	r3, r3, #7
 80014b0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80014b2:	4b20      	ldr	r3, [pc, #128]	@ (8001534 <SystemInit+0xec>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80014b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001534 <SystemInit+0xec>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80014be:	4b1d      	ldr	r3, [pc, #116]	@ (8001534 <SystemInit+0xec>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80014c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001534 <SystemInit+0xec>)
 80014c6:	4a1d      	ldr	r2, [pc, #116]	@ (800153c <SystemInit+0xf4>)
 80014c8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80014ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001534 <SystemInit+0xec>)
 80014cc:	4a1c      	ldr	r2, [pc, #112]	@ (8001540 <SystemInit+0xf8>)
 80014ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80014d0:	4b18      	ldr	r3, [pc, #96]	@ (8001534 <SystemInit+0xec>)
 80014d2:	4a1c      	ldr	r2, [pc, #112]	@ (8001544 <SystemInit+0xfc>)
 80014d4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80014d6:	4b17      	ldr	r3, [pc, #92]	@ (8001534 <SystemInit+0xec>)
 80014d8:	2200      	movs	r2, #0
 80014da:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80014dc:	4b15      	ldr	r3, [pc, #84]	@ (8001534 <SystemInit+0xec>)
 80014de:	4a19      	ldr	r2, [pc, #100]	@ (8001544 <SystemInit+0xfc>)
 80014e0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80014e2:	4b14      	ldr	r3, [pc, #80]	@ (8001534 <SystemInit+0xec>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80014e8:	4b12      	ldr	r3, [pc, #72]	@ (8001534 <SystemInit+0xec>)
 80014ea:	4a16      	ldr	r2, [pc, #88]	@ (8001544 <SystemInit+0xfc>)
 80014ec:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80014ee:	4b11      	ldr	r3, [pc, #68]	@ (8001534 <SystemInit+0xec>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80014f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001534 <SystemInit+0xec>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a0e      	ldr	r2, [pc, #56]	@ (8001534 <SystemInit+0xec>)
 80014fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014fe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001500:	4b0c      	ldr	r3, [pc, #48]	@ (8001534 <SystemInit+0xec>)
 8001502:	2200      	movs	r2, #0
 8001504:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001506:	4b10      	ldr	r3, [pc, #64]	@ (8001548 <SystemInit+0x100>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	4b10      	ldr	r3, [pc, #64]	@ (800154c <SystemInit+0x104>)
 800150c:	4013      	ands	r3, r2
 800150e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001512:	d202      	bcs.n	800151a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001514:	4b0e      	ldr	r3, [pc, #56]	@ (8001550 <SystemInit+0x108>)
 8001516:	2201      	movs	r2, #1
 8001518:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800151a:	4b0e      	ldr	r3, [pc, #56]	@ (8001554 <SystemInit+0x10c>)
 800151c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001520:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001522:	bf00      	nop
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	e000ed00 	.word	0xe000ed00
 8001530:	52002000 	.word	0x52002000
 8001534:	58024400 	.word	0x58024400
 8001538:	eaf6ed7f 	.word	0xeaf6ed7f
 800153c:	02020200 	.word	0x02020200
 8001540:	01ff0000 	.word	0x01ff0000
 8001544:	01010280 	.word	0x01010280
 8001548:	5c001000 	.word	0x5c001000
 800154c:	ffff0000 	.word	0xffff0000
 8001550:	51008108 	.word	0x51008108
 8001554:	52004000 	.word	0x52004000

08001558 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800155c:	4b09      	ldr	r3, [pc, #36]	@ (8001584 <ExitRun0Mode+0x2c>)
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	4a08      	ldr	r2, [pc, #32]	@ (8001584 <ExitRun0Mode+0x2c>)
 8001562:	f043 0302 	orr.w	r3, r3, #2
 8001566:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001568:	bf00      	nop
 800156a:	4b06      	ldr	r3, [pc, #24]	@ (8001584 <ExitRun0Mode+0x2c>)
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d0f9      	beq.n	800156a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001576:	bf00      	nop
 8001578:	bf00      	nop
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	58024800 	.word	0x58024800

08001588 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001588:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80015c4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800158c:	f7ff ffe4 	bl	8001558 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001590:	f7ff ff5a 	bl	8001448 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001594:	480c      	ldr	r0, [pc, #48]	@ (80015c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001596:	490d      	ldr	r1, [pc, #52]	@ (80015cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001598:	4a0d      	ldr	r2, [pc, #52]	@ (80015d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800159a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800159c:	e002      	b.n	80015a4 <LoopCopyDataInit>

0800159e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800159e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015a2:	3304      	adds	r3, #4

080015a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015a8:	d3f9      	bcc.n	800159e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015aa:	4a0a      	ldr	r2, [pc, #40]	@ (80015d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015ac:	4c0a      	ldr	r4, [pc, #40]	@ (80015d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015b0:	e001      	b.n	80015b6 <LoopFillZerobss>

080015b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015b4:	3204      	adds	r2, #4

080015b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015b8:	d3fb      	bcc.n	80015b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015ba:	f007 fb89 	bl	8008cd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015be:	f7ff f83f 	bl	8000640 <main>
  bx  lr
 80015c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80015c4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80015c8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80015cc:	24000064 	.word	0x24000064
  ldr r2, =_sidata
 80015d0:	08008ee4 	.word	0x08008ee4
  ldr r2, =_sbss
 80015d4:	24000124 	.word	0x24000124
  ldr r4, =_ebss
 80015d8:	24004624 	.word	0x24004624

080015dc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015dc:	e7fe      	b.n	80015dc <ADC3_IRQHandler>
	...

080015e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015e6:	2003      	movs	r0, #3
 80015e8:	f000 f923 	bl	8001832 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80015ec:	f002 fc96 	bl	8003f1c <HAL_RCC_GetSysClockFreq>
 80015f0:	4602      	mov	r2, r0
 80015f2:	4b15      	ldr	r3, [pc, #84]	@ (8001648 <HAL_Init+0x68>)
 80015f4:	699b      	ldr	r3, [r3, #24]
 80015f6:	0a1b      	lsrs	r3, r3, #8
 80015f8:	f003 030f 	and.w	r3, r3, #15
 80015fc:	4913      	ldr	r1, [pc, #76]	@ (800164c <HAL_Init+0x6c>)
 80015fe:	5ccb      	ldrb	r3, [r1, r3]
 8001600:	f003 031f 	and.w	r3, r3, #31
 8001604:	fa22 f303 	lsr.w	r3, r2, r3
 8001608:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800160a:	4b0f      	ldr	r3, [pc, #60]	@ (8001648 <HAL_Init+0x68>)
 800160c:	699b      	ldr	r3, [r3, #24]
 800160e:	f003 030f 	and.w	r3, r3, #15
 8001612:	4a0e      	ldr	r2, [pc, #56]	@ (800164c <HAL_Init+0x6c>)
 8001614:	5cd3      	ldrb	r3, [r2, r3]
 8001616:	f003 031f 	and.w	r3, r3, #31
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	fa22 f303 	lsr.w	r3, r2, r3
 8001620:	4a0b      	ldr	r2, [pc, #44]	@ (8001650 <HAL_Init+0x70>)
 8001622:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001624:	4a0b      	ldr	r2, [pc, #44]	@ (8001654 <HAL_Init+0x74>)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800162a:	200f      	movs	r0, #15
 800162c:	f7ff fe7a 	bl	8001324 <HAL_InitTick>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	e002      	b.n	8001640 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800163a:	f7ff fb5d 	bl	8000cf8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800163e:	2300      	movs	r3, #0
}
 8001640:	4618      	mov	r0, r3
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	58024400 	.word	0x58024400
 800164c:	08008e9c 	.word	0x08008e9c
 8001650:	24000004 	.word	0x24000004
 8001654:	24000000 	.word	0x24000000

08001658 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800165c:	4b06      	ldr	r3, [pc, #24]	@ (8001678 <HAL_IncTick+0x20>)
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	461a      	mov	r2, r3
 8001662:	4b06      	ldr	r3, [pc, #24]	@ (800167c <HAL_IncTick+0x24>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4413      	add	r3, r2
 8001668:	4a04      	ldr	r2, [pc, #16]	@ (800167c <HAL_IncTick+0x24>)
 800166a:	6013      	str	r3, [r2, #0]
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	2400000c 	.word	0x2400000c
 800167c:	2400078c 	.word	0x2400078c

08001680 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  return uwTick;
 8001684:	4b03      	ldr	r3, [pc, #12]	@ (8001694 <HAL_GetTick+0x14>)
 8001686:	681b      	ldr	r3, [r3, #0]
}
 8001688:	4618      	mov	r0, r3
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	2400078c 	.word	0x2400078c

08001698 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800169c:	4b03      	ldr	r3, [pc, #12]	@ (80016ac <HAL_GetREVID+0x14>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	0c1b      	lsrs	r3, r3, #16
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr
 80016ac:	5c001000 	.word	0x5c001000

080016b0 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80016b8:	4b06      	ldr	r3, [pc, #24]	@ (80016d4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 80016c0:	4904      	ldr	r1, [pc, #16]	@ (80016d4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	604b      	str	r3, [r1, #4]
}
 80016c8:	bf00      	nop
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr
 80016d4:	58000400 	.word	0x58000400

080016d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f003 0307 	and.w	r3, r3, #7
 80016e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001718 <__NVIC_SetPriorityGrouping+0x40>)
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ee:	68ba      	ldr	r2, [r7, #8]
 80016f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016f4:	4013      	ands	r3, r2
 80016f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001700:	4b06      	ldr	r3, [pc, #24]	@ (800171c <__NVIC_SetPriorityGrouping+0x44>)
 8001702:	4313      	orrs	r3, r2
 8001704:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001706:	4a04      	ldr	r2, [pc, #16]	@ (8001718 <__NVIC_SetPriorityGrouping+0x40>)
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	60d3      	str	r3, [r2, #12]
}
 800170c:	bf00      	nop
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	e000ed00 	.word	0xe000ed00
 800171c:	05fa0000 	.word	0x05fa0000

08001720 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001724:	4b04      	ldr	r3, [pc, #16]	@ (8001738 <__NVIC_GetPriorityGrouping+0x18>)
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	0a1b      	lsrs	r3, r3, #8
 800172a:	f003 0307 	and.w	r3, r3, #7
}
 800172e:	4618      	mov	r0, r3
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	e000ed00 	.word	0xe000ed00

0800173c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001746:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800174a:	2b00      	cmp	r3, #0
 800174c:	db0b      	blt.n	8001766 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800174e:	88fb      	ldrh	r3, [r7, #6]
 8001750:	f003 021f 	and.w	r2, r3, #31
 8001754:	4907      	ldr	r1, [pc, #28]	@ (8001774 <__NVIC_EnableIRQ+0x38>)
 8001756:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800175a:	095b      	lsrs	r3, r3, #5
 800175c:	2001      	movs	r0, #1
 800175e:	fa00 f202 	lsl.w	r2, r0, r2
 8001762:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	e000e100 	.word	0xe000e100

08001778 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	6039      	str	r1, [r7, #0]
 8001782:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001784:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001788:	2b00      	cmp	r3, #0
 800178a:	db0a      	blt.n	80017a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	b2da      	uxtb	r2, r3
 8001790:	490c      	ldr	r1, [pc, #48]	@ (80017c4 <__NVIC_SetPriority+0x4c>)
 8001792:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001796:	0112      	lsls	r2, r2, #4
 8001798:	b2d2      	uxtb	r2, r2
 800179a:	440b      	add	r3, r1
 800179c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017a0:	e00a      	b.n	80017b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	b2da      	uxtb	r2, r3
 80017a6:	4908      	ldr	r1, [pc, #32]	@ (80017c8 <__NVIC_SetPriority+0x50>)
 80017a8:	88fb      	ldrh	r3, [r7, #6]
 80017aa:	f003 030f 	and.w	r3, r3, #15
 80017ae:	3b04      	subs	r3, #4
 80017b0:	0112      	lsls	r2, r2, #4
 80017b2:	b2d2      	uxtb	r2, r2
 80017b4:	440b      	add	r3, r1
 80017b6:	761a      	strb	r2, [r3, #24]
}
 80017b8:	bf00      	nop
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	e000e100 	.word	0xe000e100
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b089      	sub	sp, #36	@ 0x24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f003 0307 	and.w	r3, r3, #7
 80017de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	f1c3 0307 	rsb	r3, r3, #7
 80017e6:	2b04      	cmp	r3, #4
 80017e8:	bf28      	it	cs
 80017ea:	2304      	movcs	r3, #4
 80017ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	3304      	adds	r3, #4
 80017f2:	2b06      	cmp	r3, #6
 80017f4:	d902      	bls.n	80017fc <NVIC_EncodePriority+0x30>
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	3b03      	subs	r3, #3
 80017fa:	e000      	b.n	80017fe <NVIC_EncodePriority+0x32>
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001800:	f04f 32ff 	mov.w	r2, #4294967295
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	fa02 f303 	lsl.w	r3, r2, r3
 800180a:	43da      	mvns	r2, r3
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	401a      	ands	r2, r3
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001814:	f04f 31ff 	mov.w	r1, #4294967295
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	fa01 f303 	lsl.w	r3, r1, r3
 800181e:	43d9      	mvns	r1, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001824:	4313      	orrs	r3, r2
         );
}
 8001826:	4618      	mov	r0, r3
 8001828:	3724      	adds	r7, #36	@ 0x24
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr

08001832 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f7ff ff4c 	bl	80016d8 <__NVIC_SetPriorityGrouping>
}
 8001840:	bf00      	nop
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	60b9      	str	r1, [r7, #8]
 8001852:	607a      	str	r2, [r7, #4]
 8001854:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001856:	f7ff ff63 	bl	8001720 <__NVIC_GetPriorityGrouping>
 800185a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	68b9      	ldr	r1, [r7, #8]
 8001860:	6978      	ldr	r0, [r7, #20]
 8001862:	f7ff ffb3 	bl	80017cc <NVIC_EncodePriority>
 8001866:	4602      	mov	r2, r0
 8001868:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800186c:	4611      	mov	r1, r2
 800186e:	4618      	mov	r0, r3
 8001870:	f7ff ff82 	bl	8001778 <__NVIC_SetPriority>
}
 8001874:	bf00      	nop
 8001876:	3718      	adds	r7, #24
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}

0800187c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001886:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff ff56 	bl	800173c <__NVIC_EnableIRQ>
}
 8001890:	bf00      	nop
 8001892:	3708      	adds	r7, #8
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}

08001898 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800189c:	f3bf 8f5f 	dmb	sy
}
 80018a0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80018a2:	4b07      	ldr	r3, [pc, #28]	@ (80018c0 <HAL_MPU_Disable+0x28>)
 80018a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018a6:	4a06      	ldr	r2, [pc, #24]	@ (80018c0 <HAL_MPU_Disable+0x28>)
 80018a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018ac:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80018ae:	4b05      	ldr	r3, [pc, #20]	@ (80018c4 <HAL_MPU_Disable+0x2c>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	605a      	str	r2, [r3, #4]
}
 80018b4:	bf00      	nop
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	e000ed00 	.word	0xe000ed00
 80018c4:	e000ed90 	.word	0xe000ed90

080018c8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80018d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001900 <HAL_MPU_Enable+0x38>)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	f043 0301 	orr.w	r3, r3, #1
 80018d8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80018da:	4b0a      	ldr	r3, [pc, #40]	@ (8001904 <HAL_MPU_Enable+0x3c>)
 80018dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018de:	4a09      	ldr	r2, [pc, #36]	@ (8001904 <HAL_MPU_Enable+0x3c>)
 80018e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018e4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80018e6:	f3bf 8f4f 	dsb	sy
}
 80018ea:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80018ec:	f3bf 8f6f 	isb	sy
}
 80018f0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80018f2:	bf00      	nop
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	e000ed90 	.word	0xe000ed90
 8001904:	e000ed00 	.word	0xe000ed00

08001908 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	785a      	ldrb	r2, [r3, #1]
 8001914:	4b1b      	ldr	r3, [pc, #108]	@ (8001984 <HAL_MPU_ConfigRegion+0x7c>)
 8001916:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001918:	4b1a      	ldr	r3, [pc, #104]	@ (8001984 <HAL_MPU_ConfigRegion+0x7c>)
 800191a:	691b      	ldr	r3, [r3, #16]
 800191c:	4a19      	ldr	r2, [pc, #100]	@ (8001984 <HAL_MPU_ConfigRegion+0x7c>)
 800191e:	f023 0301 	bic.w	r3, r3, #1
 8001922:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001924:	4a17      	ldr	r2, [pc, #92]	@ (8001984 <HAL_MPU_ConfigRegion+0x7c>)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	7b1b      	ldrb	r3, [r3, #12]
 8001930:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	7adb      	ldrb	r3, [r3, #11]
 8001936:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001938:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	7a9b      	ldrb	r3, [r3, #10]
 800193e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001940:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	7b5b      	ldrb	r3, [r3, #13]
 8001946:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001948:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	7b9b      	ldrb	r3, [r3, #14]
 800194e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001950:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	7bdb      	ldrb	r3, [r3, #15]
 8001956:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001958:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	7a5b      	ldrb	r3, [r3, #9]
 800195e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001960:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	7a1b      	ldrb	r3, [r3, #8]
 8001966:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001968:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	7812      	ldrb	r2, [r2, #0]
 800196e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001970:	4a04      	ldr	r2, [pc, #16]	@ (8001984 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001972:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001974:	6113      	str	r3, [r2, #16]
}
 8001976:	bf00      	nop
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	e000ed90 	.word	0xe000ed90

08001988 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d101      	bne.n	800199a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e0e3      	b.n	8001b62 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d106      	bne.n	80019b2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2220      	movs	r2, #32
 80019a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f7ff f9c1 	bl	8000d34 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b2:	4b6e      	ldr	r3, [pc, #440]	@ (8001b6c <HAL_ETH_Init+0x1e4>)
 80019b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80019b8:	4a6c      	ldr	r2, [pc, #432]	@ (8001b6c <HAL_ETH_Init+0x1e4>)
 80019ba:	f043 0302 	orr.w	r3, r3, #2
 80019be:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80019c2:	4b6a      	ldr	r3, [pc, #424]	@ (8001b6c <HAL_ETH_Init+0x1e4>)
 80019c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80019c8:	f003 0302 	and.w	r3, r3, #2
 80019cc:	60bb      	str	r3, [r7, #8]
 80019ce:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	7a1b      	ldrb	r3, [r3, #8]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d103      	bne.n	80019e0 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80019d8:	2000      	movs	r0, #0
 80019da:	f7ff fe69 	bl	80016b0 <HAL_SYSCFG_ETHInterfaceSelect>
 80019de:	e003      	b.n	80019e8 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80019e0:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80019e4:	f7ff fe64 	bl	80016b0 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 80019e8:	4b61      	ldr	r3, [pc, #388]	@ (8001b70 <HAL_ETH_Init+0x1e8>)
 80019ea:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	6812      	ldr	r2, [r2, #0]
 80019fa:	f043 0301 	orr.w	r3, r3, #1
 80019fe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001a02:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a04:	f7ff fe3c 	bl	8001680 <HAL_GetTick>
 8001a08:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001a0a:	e011      	b.n	8001a30 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001a0c:	f7ff fe38 	bl	8001680 <HAL_GetTick>
 8001a10:	4602      	mov	r2, r0
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001a1a:	d909      	bls.n	8001a30 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2204      	movs	r2, #4
 8001a20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	22e0      	movs	r2, #224	@ 0xe0
 8001a28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e098      	b.n	8001b62 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d1e4      	bne.n	8001a0c <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f000 f9ce 	bl	8001de4 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8001a48:	f002 fbe2 	bl	8004210 <HAL_RCC_GetHCLKFreq>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	4a49      	ldr	r2, [pc, #292]	@ (8001b74 <HAL_ETH_Init+0x1ec>)
 8001a50:	fba2 2303 	umull	r2, r3, r2, r3
 8001a54:	0c9a      	lsrs	r2, r3, #18
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	3a01      	subs	r2, #1
 8001a5c:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f000 fbb1 	bl	80021c8 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a6e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001a72:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8001a76:	687a      	ldr	r2, [r7, #4]
 8001a78:	6812      	ldr	r2, [r2, #0]
 8001a7a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001a7e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001a82:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	695b      	ldr	r3, [r3, #20]
 8001a8a:	f003 0303 	and.w	r3, r3, #3
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d009      	beq.n	8001aa6 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2201      	movs	r2, #1
 8001a96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	22e0      	movs	r2, #224	@ 0xe0
 8001a9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e05d      	b.n	8001b62 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001aae:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8001ab2:	4b31      	ldr	r3, [pc, #196]	@ (8001b78 <HAL_ETH_Init+0x1f0>)
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	6952      	ldr	r2, [r2, #20]
 8001aba:	0051      	lsls	r1, r2, #1
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	6812      	ldr	r2, [r2, #0]
 8001ac0:	430b      	orrs	r3, r1
 8001ac2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001ac6:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f000 fc19 	bl	8002302 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f000 fc5f 	bl	8002394 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	3305      	adds	r3, #5
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	021a      	lsls	r2, r3, #8
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	3304      	adds	r3, #4
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	4619      	mov	r1, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	430a      	orrs	r2, r1
 8001af0:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	3303      	adds	r3, #3
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	061a      	lsls	r2, r3, #24
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	3302      	adds	r3, #2
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	041b      	lsls	r3, r3, #16
 8001b08:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001b14:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001b22:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001b24:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	4b11      	ldr	r3, [pc, #68]	@ (8001b7c <HAL_ETH_Init+0x1f4>)
 8001b36:	430b      	orrs	r3, r1
 8001b38:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	4b0d      	ldr	r3, [pc, #52]	@ (8001b80 <HAL_ETH_Init+0x1f8>)
 8001b4a:	430b      	orrs	r3, r1
 8001b4c:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2200      	movs	r2, #0
 8001b54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2210      	movs	r2, #16
 8001b5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3710      	adds	r7, #16
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	58024400 	.word	0x58024400
 8001b70:	58000400 	.word	0x58000400
 8001b74:	431bde83 	.word	0x431bde83
 8001b78:	ffff8001 	.word	0xffff8001
 8001b7c:	0c020060 	.word	0x0c020060
 8001b80:	0c20c000 	.word	0x0c20c000

08001b84 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8001b94:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b9e:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001ba2:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bac:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001bb0:	60fb      	str	r3, [r7, #12]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 8001bb2:	4b6d      	ldr	r3, [pc, #436]	@ (8001d68 <HAL_ETH_IRQHandler+0x1e4>)
 8001bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bb6:	60bb      	str	r3, [r7, #8]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d010      	beq.n	8001be4 <HAL_ETH_IRQHandler+0x60>
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d00b      	beq.n	8001be4 <HAL_ETH_IRQHandler+0x60>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	f248 0340 	movw	r3, #32832	@ 0x8040
 8001bda:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f000 f8ce 	bl	8001d80 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	f003 0301 	and.w	r3, r3, #1
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d010      	beq.n	8001c10 <HAL_ETH_IRQHandler+0x8c>
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	f003 0301 	and.w	r3, r3, #1
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d00b      	beq.n	8001c10 <HAL_ETH_IRQHandler+0x8c>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c00:	461a      	mov	r2, r3
 8001c02:	f248 0301 	movw	r3, #32769	@ 0x8001
 8001c06:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f000 f8ae 	bl	8001d6c <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d047      	beq.n	8001caa <HAL_ETH_IRQHandler+0x126>
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d042      	beq.n	8001caa <HAL_ETH_IRQHandler+0x126>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c2a:	f043 0208 	orr.w	r2, r3, #8
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d01e      	beq.n	8001c7c <HAL_ETH_IRQHandler+0xf8>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c46:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8001c4a:	f241 1302 	movw	r3, #4354	@ 0x1102
 8001c4e:	4013      	ands	r3, r2
 8001c50:	687a      	ldr	r2, [r7, #4]
 8001c52:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c5e:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	6812      	ldr	r2, [r2, #0]
 8001c66:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001c6a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001c6e:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	22e0      	movs	r2, #224	@ 0xe0
 8001c76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8001c7a:	e013      	b.n	8001ca4 <HAL_ETH_IRQHandler+0x120>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c84:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001c88:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 8001ca0:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f000 f875 	bl	8001d94 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d104      	bne.n	8001cbe <HAL_ETH_IRQHandler+0x13a>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d019      	beq.n	8001cf2 <HAL_ETH_IRQHandler+0x16e>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cc4:	f043 0210 	orr.w	r2, r3, #16
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	22e0      	movs	r2, #224	@ 0xe0
 8001ce0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f000 f855 	bl	8001d94 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	f003 0310 	and.w	r3, r3, #16
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d00f      	beq.n	8001d1c <HAL_ETH_IRQHandler+0x198>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001d04:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f000 f84a 	bl	8001da8 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	f003 0320 	and.w	r3, r3, #32
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d00f      	beq.n	8001d46 <HAL_ETH_IRQHandler+0x1c2>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8001d2e:	f003 020f 	and.w	r2, r3, #15
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	f000 f83f 	bl	8001dbc <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2200      	movs	r2, #0
 8001d42:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }
#else /* DUAL_CORE not defined */
  /* check ETH WAKEUP exti flag */
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d006      	beq.n	8001d5e <HAL_ETH_IRQHandler+0x1da>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8001d50:	4b05      	ldr	r3, [pc, #20]	@ (8001d68 <HAL_ETH_IRQHandler+0x1e4>)
 8001d52:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001d56:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f000 f839 	bl	8001dd0 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 8001d5e:	bf00      	nop
 8001d60:	3718      	adds	r7, #24
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	58000080 	.word	0x58000080

08001d6c <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <HAL_ETH_RxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */
}
 8001d88:	bf00      	nop
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <HAL_ETH_ErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */
}
 8001d9c:	bf00      	nop
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8001dc4:	bf00      	nop
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8001dd8:	bf00      	nop
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001df4:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001dfc:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001dfe:	f002 fa07 	bl	8004210 <HAL_RCC_GetHCLKFreq>
 8001e02:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	4a1a      	ldr	r2, [pc, #104]	@ (8001e70 <HAL_ETH_SetMDIOClockRange+0x8c>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d804      	bhi.n	8001e16 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	e022      	b.n	8001e5c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	4a16      	ldr	r2, [pc, #88]	@ (8001e74 <HAL_ETH_SetMDIOClockRange+0x90>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d204      	bcs.n	8001e28 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001e24:	60fb      	str	r3, [r7, #12]
 8001e26:	e019      	b.n	8001e5c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	4a13      	ldr	r2, [pc, #76]	@ (8001e78 <HAL_ETH_SetMDIOClockRange+0x94>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d915      	bls.n	8001e5c <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	4a12      	ldr	r2, [pc, #72]	@ (8001e7c <HAL_ETH_SetMDIOClockRange+0x98>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d804      	bhi.n	8001e42 <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e3e:	60fb      	str	r3, [r7, #12]
 8001e40:	e00c      	b.n	8001e5c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	4a0e      	ldr	r2, [pc, #56]	@ (8001e80 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d804      	bhi.n	8001e54 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	e003      	b.n	8001e5c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8001e5a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68fa      	ldr	r2, [r7, #12]
 8001e62:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8001e66:	bf00      	nop
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	02160ebf 	.word	0x02160ebf
 8001e74:	03938700 	.word	0x03938700
 8001e78:	05f5e0ff 	.word	0x05f5e0ff
 8001e7c:	08f0d17f 	.word	0x08f0d17f
 8001e80:	0ee6b27f 	.word	0x0ee6b27f

08001e84 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b085      	sub	sp, #20
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8001e96:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	791b      	ldrb	r3, [r3, #4]
 8001e9c:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8001e9e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	7b1b      	ldrb	r3, [r3, #12]
 8001ea4:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8001ea6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	7b5b      	ldrb	r3, [r3, #13]
 8001eac:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001eae:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	7b9b      	ldrb	r3, [r3, #14]
 8001eb4:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8001eb6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	7bdb      	ldrb	r3, [r3, #15]
 8001ebc:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001ebe:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001ec0:	683a      	ldr	r2, [r7, #0]
 8001ec2:	7c12      	ldrb	r2, [r2, #16]
 8001ec4:	2a00      	cmp	r2, #0
 8001ec6:	d102      	bne.n	8001ece <ETH_SetMACConfig+0x4a>
 8001ec8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001ecc:	e000      	b.n	8001ed0 <ETH_SetMACConfig+0x4c>
 8001ece:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001ed0:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001ed2:	683a      	ldr	r2, [r7, #0]
 8001ed4:	7c52      	ldrb	r2, [r2, #17]
 8001ed6:	2a00      	cmp	r2, #0
 8001ed8:	d102      	bne.n	8001ee0 <ETH_SetMACConfig+0x5c>
 8001eda:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ede:	e000      	b.n	8001ee2 <ETH_SetMACConfig+0x5e>
 8001ee0:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001ee2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	7c9b      	ldrb	r3, [r3, #18]
 8001ee8:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001eea:	431a      	orrs	r2, r3
               macconf->Speed |
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8001ef0:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8001ef6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	7f1b      	ldrb	r3, [r3, #28]
 8001efc:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8001efe:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	7f5b      	ldrb	r3, [r3, #29]
 8001f04:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8001f06:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001f08:	683a      	ldr	r2, [r7, #0]
 8001f0a:	7f92      	ldrb	r2, [r2, #30]
 8001f0c:	2a00      	cmp	r2, #0
 8001f0e:	d102      	bne.n	8001f16 <ETH_SetMACConfig+0x92>
 8001f10:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f14:	e000      	b.n	8001f18 <ETH_SetMACConfig+0x94>
 8001f16:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001f18:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	7fdb      	ldrb	r3, [r3, #31]
 8001f1e:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001f20:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001f22:	683a      	ldr	r2, [r7, #0]
 8001f24:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001f28:	2a00      	cmp	r2, #0
 8001f2a:	d102      	bne.n	8001f32 <ETH_SetMACConfig+0xae>
 8001f2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f30:	e000      	b.n	8001f34 <ETH_SetMACConfig+0xb0>
 8001f32:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001f34:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001f3a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001f42:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8001f44:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	4b56      	ldr	r3, [pc, #344]	@ (80020b0 <ETH_SetMACConfig+0x22c>)
 8001f56:	4013      	ands	r3, r2
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	6812      	ldr	r2, [r2, #0]
 8001f5c:	68f9      	ldr	r1, [r7, #12]
 8001f5e:	430b      	orrs	r3, r1
 8001f60:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f66:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001f6e:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001f70:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001f78:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001f7a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001f82:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001f84:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8001f86:	683a      	ldr	r2, [r7, #0]
 8001f88:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8001f8c:	2a00      	cmp	r2, #0
 8001f8e:	d102      	bne.n	8001f96 <ETH_SetMACConfig+0x112>
 8001f90:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001f94:	e000      	b.n	8001f98 <ETH_SetMACConfig+0x114>
 8001f96:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001f98:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	685a      	ldr	r2, [r3, #4]
 8001fa8:	4b42      	ldr	r3, [pc, #264]	@ (80020b4 <ETH_SetMACConfig+0x230>)
 8001faa:	4013      	ands	r3, r2
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	6812      	ldr	r2, [r2, #0]
 8001fb0:	68f9      	ldr	r1, [r7, #12]
 8001fb2:	430b      	orrs	r3, r1
 8001fb4:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001fbc:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	68da      	ldr	r2, [r3, #12]
 8001fcc:	4b3a      	ldr	r3, [pc, #232]	@ (80020b8 <ETH_SetMACConfig+0x234>)
 8001fce:	4013      	ands	r3, r2
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	6812      	ldr	r2, [r2, #0]
 8001fd4:	68f9      	ldr	r1, [r7, #12]
 8001fd6:	430b      	orrs	r3, r1
 8001fd8:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001fe0:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001fe6:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8001fe8:	683a      	ldr	r2, [r7, #0]
 8001fea:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001fee:	2a00      	cmp	r2, #0
 8001ff0:	d101      	bne.n	8001ff6 <ETH_SetMACConfig+0x172>
 8001ff2:	2280      	movs	r2, #128	@ 0x80
 8001ff4:	e000      	b.n	8001ff8 <ETH_SetMACConfig+0x174>
 8001ff6:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8001ff8:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ffe:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002000:	4313      	orrs	r3, r2
 8002002:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800200a:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 800200e:	4013      	ands	r3, r2
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	6812      	ldr	r2, [r2, #0]
 8002014:	68f9      	ldr	r1, [r7, #12]
 8002016:	430b      	orrs	r3, r1
 8002018:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8002020:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8002028:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800202a:	4313      	orrs	r3, r2
 800202c:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002036:	f023 0103 	bic.w	r1, r3, #3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	430a      	orrs	r2, r1
 8002042:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 800204e:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	430a      	orrs	r2, r1
 800205c:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002064:	683a      	ldr	r2, [r7, #0]
 8002066:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 800206a:	2a00      	cmp	r2, #0
 800206c:	d101      	bne.n	8002072 <ETH_SetMACConfig+0x1ee>
 800206e:	2240      	movs	r2, #64	@ 0x40
 8002070:	e000      	b.n	8002074 <ETH_SetMACConfig+0x1f0>
 8002072:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8002074:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800207c:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800207e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002086:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8002088:	4313      	orrs	r3, r2
 800208a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8002094:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	68fa      	ldr	r2, [r7, #12]
 800209e:	430a      	orrs	r2, r1
 80020a0:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 80020a4:	bf00      	nop
 80020a6:	3714      	adds	r7, #20
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	00048083 	.word	0x00048083
 80020b4:	c0f88000 	.word	0xc0f88000
 80020b8:	fffffef0 	.word	0xfffffef0

080020bc <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	4b38      	ldr	r3, [pc, #224]	@ (80021b4 <ETH_SetDMAConfig+0xf8>)
 80020d2:	4013      	ands	r3, r2
 80020d4:	683a      	ldr	r2, [r7, #0]
 80020d6:	6811      	ldr	r1, [r2, #0]
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	6812      	ldr	r2, [r2, #0]
 80020dc:	430b      	orrs	r3, r1
 80020de:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80020e2:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	791b      	ldrb	r3, [r3, #4]
 80020e8:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80020ee:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	7b1b      	ldrb	r3, [r3, #12]
 80020f4:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80020f6:	4313      	orrs	r3, r2
 80020f8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002102:	685a      	ldr	r2, [r3, #4]
 8002104:	4b2c      	ldr	r3, [pc, #176]	@ (80021b8 <ETH_SetDMAConfig+0xfc>)
 8002106:	4013      	ands	r3, r2
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	6812      	ldr	r2, [r2, #0]
 800210c:	68f9      	ldr	r1, [r7, #12]
 800210e:	430b      	orrs	r3, r1
 8002110:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002114:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	7b5b      	ldrb	r3, [r3, #13]
 800211a:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002120:	4313      	orrs	r3, r2
 8002122:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800212c:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8002130:	4b22      	ldr	r3, [pc, #136]	@ (80021bc <ETH_SetDMAConfig+0x100>)
 8002132:	4013      	ands	r3, r2
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	6812      	ldr	r2, [r2, #0]
 8002138:	68f9      	ldr	r1, [r7, #12]
 800213a:	430b      	orrs	r3, r1
 800213c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002140:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	7d1b      	ldrb	r3, [r3, #20]
 800214c:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 800214e:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	7f5b      	ldrb	r3, [r3, #29]
 8002154:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8002156:	4313      	orrs	r3, r2
 8002158:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002162:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8002166:	4b16      	ldr	r3, [pc, #88]	@ (80021c0 <ETH_SetDMAConfig+0x104>)
 8002168:	4013      	ands	r3, r2
 800216a:	687a      	ldr	r2, [r7, #4]
 800216c:	6812      	ldr	r2, [r2, #0]
 800216e:	68f9      	ldr	r1, [r7, #12]
 8002170:	430b      	orrs	r3, r1
 8002172:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002176:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	7f1b      	ldrb	r3, [r3, #28]
 800217e:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002184:	4313      	orrs	r3, r2
 8002186:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002190:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8002194:	4b0b      	ldr	r3, [pc, #44]	@ (80021c4 <ETH_SetDMAConfig+0x108>)
 8002196:	4013      	ands	r3, r2
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	6812      	ldr	r2, [r2, #0]
 800219c:	68f9      	ldr	r1, [r7, #12]
 800219e:	430b      	orrs	r3, r1
 80021a0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80021a4:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 80021a8:	bf00      	nop
 80021aa:	3714      	adds	r7, #20
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr
 80021b4:	ffff87fd 	.word	0xffff87fd
 80021b8:	ffff2ffe 	.word	0xffff2ffe
 80021bc:	fffec000 	.word	0xfffec000
 80021c0:	ffc0efef 	.word	0xffc0efef
 80021c4:	7fc0ffff 	.word	0x7fc0ffff

080021c8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b0a4      	sub	sp, #144	@ 0x90
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80021d0:	2301      	movs	r3, #1
 80021d2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80021d6:	2300      	movs	r3, #0
 80021d8:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 80021da:	2300      	movs	r3, #0
 80021dc:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80021e0:	2300      	movs	r3, #0
 80021e2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 80021e6:	2301      	movs	r3, #1
 80021e8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 80021ec:	2301      	movs	r3, #1
 80021ee:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80021f2:	2301      	movs	r3, #1
 80021f4:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 80021f8:	2300      	movs	r3, #0
 80021fa:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80021fe:	2301      	movs	r3, #1
 8002200:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002204:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002208:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800220a:	2300      	movs	r3, #0
 800220c:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8002210:	2300      	movs	r3, #0
 8002212:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8002214:	2300      	movs	r3, #0
 8002216:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 800221a:	2300      	movs	r3, #0
 800221c:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8002220:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8002224:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8002226:	2300      	movs	r3, #0
 8002228:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 800222c:	2300      	movs	r3, #0
 800222e:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8002230:	2301      	movs	r3, #1
 8002232:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8002236:	2300      	movs	r3, #0
 8002238:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 800223c:	2300      	movs	r3, #0
 800223e:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8002242:	2300      	movs	r3, #0
 8002244:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8002246:	2300      	movs	r3, #0
 8002248:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800224a:	2300      	movs	r3, #0
 800224c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 800224e:	2300      	movs	r3, #0
 8002250:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002254:	2300      	movs	r3, #0
 8002256:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 800225a:	2301      	movs	r3, #1
 800225c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8002260:	2320      	movs	r3, #32
 8002262:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8002266:	2301      	movs	r3, #1
 8002268:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 800226c:	2300      	movs	r3, #0
 800226e:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8002272:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8002276:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002278:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800227c:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800227e:	2300      	movs	r3, #0
 8002280:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8002284:	2302      	movs	r3, #2
 8002286:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800228a:	2300      	movs	r3, #0
 800228c:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002290:	2300      	movs	r3, #0
 8002292:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8002296:	2300      	movs	r3, #0
 8002298:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 800229c:	2301      	movs	r3, #1
 800229e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80022a2:	2300      	movs	r3, #0
 80022a4:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80022a6:	2301      	movs	r3, #1
 80022a8:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80022ac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80022b0:	4619      	mov	r1, r3
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f7ff fde6 	bl	8001e84 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80022b8:	2301      	movs	r3, #1
 80022ba:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80022bc:	2301      	movs	r3, #1
 80022be:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80022c0:	2300      	movs	r3, #0
 80022c2:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 80022c4:	2300      	movs	r3, #0
 80022c6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 80022ca:	2300      	movs	r3, #0
 80022cc:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 80022ce:	2300      	movs	r3, #0
 80022d0:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80022d2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80022d6:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 80022d8:	2300      	movs	r3, #0
 80022da:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80022dc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80022e0:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80022e2:	2300      	movs	r3, #0
 80022e4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 80022e8:	f44f 7306 	mov.w	r3, #536	@ 0x218
 80022ec:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80022ee:	f107 0308 	add.w	r3, r7, #8
 80022f2:	4619      	mov	r1, r3
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f7ff fee1 	bl	80020bc <ETH_SetDMAConfig>
}
 80022fa:	bf00      	nop
 80022fc:	3790      	adds	r7, #144	@ 0x90
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002302:	b480      	push	{r7}
 8002304:	b085      	sub	sp, #20
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800230a:	2300      	movs	r3, #0
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	e01d      	b.n	800234c <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	68d9      	ldr	r1, [r3, #12]
 8002314:	68fa      	ldr	r2, [r7, #12]
 8002316:	4613      	mov	r3, r2
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	4413      	add	r3, r2
 800231c:	00db      	lsls	r3, r3, #3
 800231e:	440b      	add	r3, r1
 8002320:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	2200      	movs	r2, #0
 800232c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	2200      	movs	r2, #0
 8002332:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	2200      	movs	r2, #0
 8002338:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800233a:	68b9      	ldr	r1, [r7, #8]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	3206      	adds	r2, #6
 8002342:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	3301      	adds	r3, #1
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2b03      	cmp	r3, #3
 8002350:	d9de      	bls.n	8002310 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2200      	movs	r2, #0
 8002356:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002360:	461a      	mov	r2, r3
 8002362:	2303      	movs	r3, #3
 8002364:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	68da      	ldr	r2, [r3, #12]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002374:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	68da      	ldr	r2, [r3, #12]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002384:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8002388:	bf00      	nop
 800238a:	3714      	adds	r7, #20
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800239c:	2300      	movs	r3, #0
 800239e:	60fb      	str	r3, [r7, #12]
 80023a0:	e023      	b.n	80023ea <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6919      	ldr	r1, [r3, #16]
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	4613      	mov	r3, r2
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	4413      	add	r3, r2
 80023ae:	00db      	lsls	r3, r3, #3
 80023b0:	440b      	add	r3, r1
 80023b2:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	2200      	movs	r2, #0
 80023b8:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	2200      	movs	r2, #0
 80023be:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	2200      	movs	r2, #0
 80023c4:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	2200      	movs	r2, #0
 80023ca:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	2200      	movs	r2, #0
 80023d0:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	2200      	movs	r2, #0
 80023d6:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80023d8:	68b9      	ldr	r1, [r7, #8]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	3212      	adds	r2, #18
 80023e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	3301      	adds	r3, #1
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2b03      	cmp	r3, #3
 80023ee:	d9d8      	bls.n	80023a2 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002416:	461a      	mov	r2, r3
 8002418:	2303      	movs	r3, #3
 800241a:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	691a      	ldr	r2, [r3, #16]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800242a:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	691b      	ldr	r3, [r3, #16]
 8002432:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800243e:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8002442:	bf00      	nop
 8002444:	3714      	adds	r7, #20
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
	...

08002450 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b098      	sub	sp, #96	@ 0x60
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002458:	4a84      	ldr	r2, [pc, #528]	@ (800266c <HAL_FDCAN_Init+0x21c>)
 800245a:	f107 030c 	add.w	r3, r7, #12
 800245e:	4611      	mov	r1, r2
 8002460:	224c      	movs	r2, #76	@ 0x4c
 8002462:	4618      	mov	r0, r3
 8002464:	f006 fc5a 	bl	8008d1c <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d101      	bne.n	8002472 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e1c6      	b.n	8002800 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a7e      	ldr	r2, [pc, #504]	@ (8002670 <HAL_FDCAN_Init+0x220>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d106      	bne.n	800248a <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002484:	461a      	mov	r2, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002490:	b2db      	uxtb	r3, r3
 8002492:	2b00      	cmp	r3, #0
 8002494:	d106      	bne.n	80024a4 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2200      	movs	r2, #0
 800249a:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f7fe fcfc 	bl	8000e9c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	699a      	ldr	r2, [r3, #24]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f022 0210 	bic.w	r2, r2, #16
 80024b2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024b4:	f7ff f8e4 	bl	8001680 <HAL_GetTick>
 80024b8:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80024ba:	e014      	b.n	80024e6 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80024bc:	f7ff f8e0 	bl	8001680 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b0a      	cmp	r3, #10
 80024c8:	d90d      	bls.n	80024e6 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80024d0:	f043 0201 	orr.w	r2, r3, #1
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2203      	movs	r2, #3
 80024de:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e18c      	b.n	8002800 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	699b      	ldr	r3, [r3, #24]
 80024ec:	f003 0308 	and.w	r3, r3, #8
 80024f0:	2b08      	cmp	r3, #8
 80024f2:	d0e3      	beq.n	80024bc <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	699a      	ldr	r2, [r3, #24]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f042 0201 	orr.w	r2, r2, #1
 8002502:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002504:	f7ff f8bc 	bl	8001680 <HAL_GetTick>
 8002508:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800250a:	e014      	b.n	8002536 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800250c:	f7ff f8b8 	bl	8001680 <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	2b0a      	cmp	r3, #10
 8002518:	d90d      	bls.n	8002536 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002520:	f043 0201 	orr.w	r2, r3, #1
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2203      	movs	r2, #3
 800252e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e164      	b.n	8002800 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	699b      	ldr	r3, [r3, #24]
 800253c:	f003 0301 	and.w	r3, r3, #1
 8002540:	2b00      	cmp	r3, #0
 8002542:	d0e3      	beq.n	800250c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	699a      	ldr	r2, [r3, #24]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f042 0202 	orr.w	r2, r2, #2
 8002552:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	7c1b      	ldrb	r3, [r3, #16]
 8002558:	2b01      	cmp	r3, #1
 800255a:	d108      	bne.n	800256e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	699a      	ldr	r2, [r3, #24]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800256a:	619a      	str	r2, [r3, #24]
 800256c:	e007      	b.n	800257e <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	699a      	ldr	r2, [r3, #24]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800257c:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	7c5b      	ldrb	r3, [r3, #17]
 8002582:	2b01      	cmp	r3, #1
 8002584:	d108      	bne.n	8002598 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	699a      	ldr	r2, [r3, #24]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002594:	619a      	str	r2, [r3, #24]
 8002596:	e007      	b.n	80025a8 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	699a      	ldr	r2, [r3, #24]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80025a6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	7c9b      	ldrb	r3, [r3, #18]
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d108      	bne.n	80025c2 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	699a      	ldr	r2, [r3, #24]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80025be:	619a      	str	r2, [r3, #24]
 80025c0:	e007      	b.n	80025d2 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	699a      	ldr	r2, [r3, #24]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80025d0:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689a      	ldr	r2, [r3, #8]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	430a      	orrs	r2, r1
 80025e6:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	699a      	ldr	r2, [r3, #24]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80025f6:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	691a      	ldr	r2, [r3, #16]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f022 0210 	bic.w	r2, r2, #16
 8002606:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	2b01      	cmp	r3, #1
 800260e:	d108      	bne.n	8002622 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	699a      	ldr	r2, [r3, #24]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f042 0204 	orr.w	r2, r2, #4
 800261e:	619a      	str	r2, [r3, #24]
 8002620:	e030      	b.n	8002684 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d02c      	beq.n	8002684 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	2b02      	cmp	r3, #2
 8002630:	d020      	beq.n	8002674 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	699a      	ldr	r2, [r3, #24]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002640:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	691a      	ldr	r2, [r3, #16]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f042 0210 	orr.w	r2, r2, #16
 8002650:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	2b03      	cmp	r3, #3
 8002658:	d114      	bne.n	8002684 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	699a      	ldr	r2, [r3, #24]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f042 0220 	orr.w	r2, r2, #32
 8002668:	619a      	str	r2, [r3, #24]
 800266a:	e00b      	b.n	8002684 <HAL_FDCAN_Init+0x234>
 800266c:	08008e48 	.word	0x08008e48
 8002670:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	699a      	ldr	r2, [r3, #24]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f042 0220 	orr.w	r2, r2, #32
 8002682:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	3b01      	subs	r3, #1
 800268a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	69db      	ldr	r3, [r3, #28]
 8002690:	3b01      	subs	r3, #1
 8002692:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002694:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a1b      	ldr	r3, [r3, #32]
 800269a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800269c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	695b      	ldr	r3, [r3, #20]
 80026a4:	3b01      	subs	r3, #1
 80026a6:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80026ac:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80026ae:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80026b8:	d115      	bne.n	80026e6 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026be:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026c4:	3b01      	subs	r3, #1
 80026c6:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80026c8:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ce:	3b01      	subs	r3, #1
 80026d0:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80026d2:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026da:	3b01      	subs	r3, #1
 80026dc:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80026e2:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80026e4:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d00a      	beq.n	8002704 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	430a      	orrs	r2, r1
 8002700:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800270c:	4413      	add	r3, r2
 800270e:	2b00      	cmp	r3, #0
 8002710:	d011      	beq.n	8002736 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800271a:	f023 0107 	bic.w	r1, r3, #7
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	3360      	adds	r3, #96	@ 0x60
 8002726:	443b      	add	r3, r7
 8002728:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	430a      	orrs	r2, r1
 8002732:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273a:	2b00      	cmp	r3, #0
 800273c:	d011      	beq.n	8002762 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002746:	f023 0107 	bic.w	r1, r3, #7
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	3360      	adds	r3, #96	@ 0x60
 8002752:	443b      	add	r3, r7
 8002754:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	430a      	orrs	r2, r1
 800275e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002766:	2b00      	cmp	r3, #0
 8002768:	d012      	beq.n	8002790 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002772:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	3360      	adds	r3, #96	@ 0x60
 800277e:	443b      	add	r3, r7
 8002780:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002784:	011a      	lsls	r2, r3, #4
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	430a      	orrs	r2, r1
 800278c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002794:	2b00      	cmp	r3, #0
 8002796:	d012      	beq.n	80027be <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80027a0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	3360      	adds	r3, #96	@ 0x60
 80027ac:	443b      	add	r3, r7
 80027ae:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80027b2:	021a      	lsls	r2, r3, #8
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	430a      	orrs	r2, r1
 80027ba:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a11      	ldr	r2, [pc, #68]	@ (8002808 <HAL_FDCAN_Init+0x3b8>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d107      	bne.n	80027d8 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	689a      	ldr	r2, [r3, #8]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f022 0203 	bic.w	r2, r2, #3
 80027d6:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f000 f80b 	bl	800280c <FDCAN_CalcultateRamBlockAddresses>
 80027f6:	4603      	mov	r3, r0
 80027f8:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80027fc:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002800:	4618      	mov	r0, r3
 8002802:	3760      	adds	r7, #96	@ 0x60
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	4000a000 	.word	0x4000a000

0800280c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002818:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002822:	4ba7      	ldr	r3, [pc, #668]	@ (8002ac0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002824:	4013      	ands	r3, r2
 8002826:	68ba      	ldr	r2, [r7, #8]
 8002828:	0091      	lsls	r1, r2, #2
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	6812      	ldr	r2, [r2, #0]
 800282e:	430b      	orrs	r3, r1
 8002830:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800283c:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002844:	041a      	lsls	r2, r3, #16
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002854:	68ba      	ldr	r2, [r7, #8]
 8002856:	4413      	add	r3, r2
 8002858:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002862:	4b97      	ldr	r3, [pc, #604]	@ (8002ac0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002864:	4013      	ands	r3, r2
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	0091      	lsls	r1, r2, #2
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	6812      	ldr	r2, [r2, #0]
 800286e:	430b      	orrs	r3, r1
 8002870:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800287c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002884:	041a      	lsls	r2, r3, #16
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	430a      	orrs	r2, r1
 800288c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	68ba      	ldr	r2, [r7, #8]
 8002898:	4413      	add	r3, r2
 800289a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80028a4:	4b86      	ldr	r3, [pc, #536]	@ (8002ac0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80028a6:	4013      	ands	r3, r2
 80028a8:	68ba      	ldr	r2, [r7, #8]
 80028aa:	0091      	lsls	r1, r2, #2
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	6812      	ldr	r2, [r2, #0]
 80028b0:	430b      	orrs	r3, r1
 80028b2:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80028be:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c6:	041a      	lsls	r2, r3, #16
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	430a      	orrs	r2, r1
 80028ce:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80028da:	fb02 f303 	mul.w	r3, r2, r3
 80028de:	68ba      	ldr	r2, [r7, #8]
 80028e0:	4413      	add	r3, r2
 80028e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80028ec:	4b74      	ldr	r3, [pc, #464]	@ (8002ac0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80028ee:	4013      	ands	r3, r2
 80028f0:	68ba      	ldr	r2, [r7, #8]
 80028f2:	0091      	lsls	r1, r2, #2
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	6812      	ldr	r2, [r2, #0]
 80028f8:	430b      	orrs	r3, r1
 80028fa:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002906:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800290e:	041a      	lsls	r2, r3, #16
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	430a      	orrs	r2, r1
 8002916:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002922:	fb02 f303 	mul.w	r3, r2, r3
 8002926:	68ba      	ldr	r2, [r7, #8]
 8002928:	4413      	add	r3, r2
 800292a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8002934:	4b62      	ldr	r3, [pc, #392]	@ (8002ac0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002936:	4013      	ands	r3, r2
 8002938:	68ba      	ldr	r2, [r7, #8]
 800293a:	0091      	lsls	r1, r2, #2
 800293c:	687a      	ldr	r2, [r7, #4]
 800293e:	6812      	ldr	r2, [r2, #0]
 8002940:	430b      	orrs	r3, r1
 8002942:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800294e:	fb02 f303 	mul.w	r3, r2, r3
 8002952:	68ba      	ldr	r2, [r7, #8]
 8002954:	4413      	add	r3, r2
 8002956:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002960:	4b57      	ldr	r3, [pc, #348]	@ (8002ac0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002962:	4013      	ands	r3, r2
 8002964:	68ba      	ldr	r2, [r7, #8]
 8002966:	0091      	lsls	r1, r2, #2
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	6812      	ldr	r2, [r2, #0]
 800296c:	430b      	orrs	r3, r1
 800296e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800297a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002982:	041a      	lsls	r2, r3, #16
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	430a      	orrs	r2, r1
 800298a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	68ba      	ldr	r2, [r7, #8]
 8002996:	4413      	add	r3, r2
 8002998:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80029a2:	4b47      	ldr	r3, [pc, #284]	@ (8002ac0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80029a4:	4013      	ands	r3, r2
 80029a6:	68ba      	ldr	r2, [r7, #8]
 80029a8:	0091      	lsls	r1, r2, #2
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	6812      	ldr	r2, [r2, #0]
 80029ae:	430b      	orrs	r3, r1
 80029b0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80029bc:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c4:	041a      	lsls	r2, r3, #16
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	430a      	orrs	r2, r1
 80029cc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80029d8:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029e0:	061a      	lsls	r2, r3, #24
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	430a      	orrs	r2, r1
 80029e8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029f0:	4b34      	ldr	r3, [pc, #208]	@ (8002ac4 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80029f2:	4413      	add	r3, r2
 80029f4:	009a      	lsls	r2, r3, #2
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	441a      	add	r2, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a12:	00db      	lsls	r3, r3, #3
 8002a14:	441a      	add	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a22:	6879      	ldr	r1, [r7, #4]
 8002a24:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8002a26:	fb01 f303 	mul.w	r3, r1, r3
 8002a2a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002a2c:	441a      	add	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a3a:	6879      	ldr	r1, [r7, #4]
 8002a3c:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8002a3e:	fb01 f303 	mul.w	r3, r1, r3
 8002a42:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002a44:	441a      	add	r2, r3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a52:	6879      	ldr	r1, [r7, #4]
 8002a54:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8002a56:	fb01 f303 	mul.w	r3, r1, r3
 8002a5a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8002a5c:	441a      	add	r2, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	441a      	add	r2, r3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a82:	6879      	ldr	r1, [r7, #4]
 8002a84:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002a86:	fb01 f303 	mul.w	r3, r1, r3
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	441a      	add	r2, r3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a9e:	6879      	ldr	r1, [r7, #4]
 8002aa0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002aa2:	fb01 f303 	mul.w	r3, r1, r3
 8002aa6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002aa8:	441a      	add	r2, r3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ab6:	4a04      	ldr	r2, [pc, #16]	@ (8002ac8 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d915      	bls.n	8002ae8 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8002abc:	e006      	b.n	8002acc <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8002abe:	bf00      	nop
 8002ac0:	ffff0003 	.word	0xffff0003
 8002ac4:	10002b00 	.word	0x10002b00
 8002ac8:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ad2:	f043 0220 	orr.w	r2, r3, #32
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2203      	movs	r2, #3
 8002ae0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e010      	b.n	8002b0a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002aec:	60fb      	str	r3, [r7, #12]
 8002aee:	e005      	b.n	8002afc <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2200      	movs	r2, #0
 8002af4:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	3304      	adds	r3, #4
 8002afa:	60fb      	str	r3, [r7, #12]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b02:	68fa      	ldr	r2, [r7, #12]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d3f3      	bcc.n	8002af0 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002b08:	2300      	movs	r3, #0
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3714      	adds	r7, #20
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop

08002b18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b089      	sub	sp, #36	@ 0x24
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002b22:	2300      	movs	r3, #0
 8002b24:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002b26:	4b89      	ldr	r3, [pc, #548]	@ (8002d4c <HAL_GPIO_Init+0x234>)
 8002b28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002b2a:	e194      	b.n	8002e56 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	2101      	movs	r1, #1
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	fa01 f303 	lsl.w	r3, r1, r3
 8002b38:	4013      	ands	r3, r2
 8002b3a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	f000 8186 	beq.w	8002e50 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f003 0303 	and.w	r3, r3, #3
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d005      	beq.n	8002b5c <HAL_GPIO_Init+0x44>
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f003 0303 	and.w	r3, r3, #3
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d130      	bne.n	8002bbe <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	005b      	lsls	r3, r3, #1
 8002b66:	2203      	movs	r2, #3
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	4013      	ands	r3, r2
 8002b72:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	68da      	ldr	r2, [r3, #12]
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b80:	69ba      	ldr	r2, [r7, #24]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	69ba      	ldr	r2, [r7, #24]
 8002b8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b92:	2201      	movs	r2, #1
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9a:	43db      	mvns	r3, r3
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	091b      	lsrs	r3, r3, #4
 8002ba8:	f003 0201 	and.w	r2, r3, #1
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	69ba      	ldr	r2, [r7, #24]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	69ba      	ldr	r2, [r7, #24]
 8002bbc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f003 0303 	and.w	r3, r3, #3
 8002bc6:	2b03      	cmp	r3, #3
 8002bc8:	d017      	beq.n	8002bfa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	2203      	movs	r2, #3
 8002bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bda:	43db      	mvns	r3, r3
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	4013      	ands	r3, r2
 8002be0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	689a      	ldr	r2, [r3, #8]
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	fa02 f303 	lsl.w	r3, r2, r3
 8002bee:	69ba      	ldr	r2, [r7, #24]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	69ba      	ldr	r2, [r7, #24]
 8002bf8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f003 0303 	and.w	r3, r3, #3
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d123      	bne.n	8002c4e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	08da      	lsrs	r2, r3, #3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	3208      	adds	r2, #8
 8002c0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	f003 0307 	and.w	r3, r3, #7
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	220f      	movs	r2, #15
 8002c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c22:	43db      	mvns	r3, r3
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	4013      	ands	r3, r2
 8002c28:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	691a      	ldr	r2, [r3, #16]
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	f003 0307 	and.w	r3, r3, #7
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3a:	69ba      	ldr	r2, [r7, #24]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	08da      	lsrs	r2, r3, #3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	3208      	adds	r2, #8
 8002c48:	69b9      	ldr	r1, [r7, #24]
 8002c4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	2203      	movs	r2, #3
 8002c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5e:	43db      	mvns	r3, r3
 8002c60:	69ba      	ldr	r2, [r7, #24]
 8002c62:	4013      	ands	r3, r2
 8002c64:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f003 0203 	and.w	r2, r3, #3
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	fa02 f303 	lsl.w	r3, r2, r3
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	69ba      	ldr	r2, [r7, #24]
 8002c80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	f000 80e0 	beq.w	8002e50 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c90:	4b2f      	ldr	r3, [pc, #188]	@ (8002d50 <HAL_GPIO_Init+0x238>)
 8002c92:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002c96:	4a2e      	ldr	r2, [pc, #184]	@ (8002d50 <HAL_GPIO_Init+0x238>)
 8002c98:	f043 0302 	orr.w	r3, r3, #2
 8002c9c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002ca0:	4b2b      	ldr	r3, [pc, #172]	@ (8002d50 <HAL_GPIO_Init+0x238>)
 8002ca2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	60fb      	str	r3, [r7, #12]
 8002cac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cae:	4a29      	ldr	r2, [pc, #164]	@ (8002d54 <HAL_GPIO_Init+0x23c>)
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	089b      	lsrs	r3, r3, #2
 8002cb4:	3302      	adds	r3, #2
 8002cb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	f003 0303 	and.w	r3, r3, #3
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	220f      	movs	r2, #15
 8002cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cca:	43db      	mvns	r3, r3
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	4013      	ands	r3, r2
 8002cd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a20      	ldr	r2, [pc, #128]	@ (8002d58 <HAL_GPIO_Init+0x240>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d052      	beq.n	8002d80 <HAL_GPIO_Init+0x268>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a1f      	ldr	r2, [pc, #124]	@ (8002d5c <HAL_GPIO_Init+0x244>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d031      	beq.n	8002d46 <HAL_GPIO_Init+0x22e>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a1e      	ldr	r2, [pc, #120]	@ (8002d60 <HAL_GPIO_Init+0x248>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d02b      	beq.n	8002d42 <HAL_GPIO_Init+0x22a>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a1d      	ldr	r2, [pc, #116]	@ (8002d64 <HAL_GPIO_Init+0x24c>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d025      	beq.n	8002d3e <HAL_GPIO_Init+0x226>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a1c      	ldr	r2, [pc, #112]	@ (8002d68 <HAL_GPIO_Init+0x250>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d01f      	beq.n	8002d3a <HAL_GPIO_Init+0x222>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a1b      	ldr	r2, [pc, #108]	@ (8002d6c <HAL_GPIO_Init+0x254>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d019      	beq.n	8002d36 <HAL_GPIO_Init+0x21e>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a1a      	ldr	r2, [pc, #104]	@ (8002d70 <HAL_GPIO_Init+0x258>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d013      	beq.n	8002d32 <HAL_GPIO_Init+0x21a>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a19      	ldr	r2, [pc, #100]	@ (8002d74 <HAL_GPIO_Init+0x25c>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d00d      	beq.n	8002d2e <HAL_GPIO_Init+0x216>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a18      	ldr	r2, [pc, #96]	@ (8002d78 <HAL_GPIO_Init+0x260>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d007      	beq.n	8002d2a <HAL_GPIO_Init+0x212>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a17      	ldr	r2, [pc, #92]	@ (8002d7c <HAL_GPIO_Init+0x264>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d101      	bne.n	8002d26 <HAL_GPIO_Init+0x20e>
 8002d22:	2309      	movs	r3, #9
 8002d24:	e02d      	b.n	8002d82 <HAL_GPIO_Init+0x26a>
 8002d26:	230a      	movs	r3, #10
 8002d28:	e02b      	b.n	8002d82 <HAL_GPIO_Init+0x26a>
 8002d2a:	2308      	movs	r3, #8
 8002d2c:	e029      	b.n	8002d82 <HAL_GPIO_Init+0x26a>
 8002d2e:	2307      	movs	r3, #7
 8002d30:	e027      	b.n	8002d82 <HAL_GPIO_Init+0x26a>
 8002d32:	2306      	movs	r3, #6
 8002d34:	e025      	b.n	8002d82 <HAL_GPIO_Init+0x26a>
 8002d36:	2305      	movs	r3, #5
 8002d38:	e023      	b.n	8002d82 <HAL_GPIO_Init+0x26a>
 8002d3a:	2304      	movs	r3, #4
 8002d3c:	e021      	b.n	8002d82 <HAL_GPIO_Init+0x26a>
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e01f      	b.n	8002d82 <HAL_GPIO_Init+0x26a>
 8002d42:	2302      	movs	r3, #2
 8002d44:	e01d      	b.n	8002d82 <HAL_GPIO_Init+0x26a>
 8002d46:	2301      	movs	r3, #1
 8002d48:	e01b      	b.n	8002d82 <HAL_GPIO_Init+0x26a>
 8002d4a:	bf00      	nop
 8002d4c:	58000080 	.word	0x58000080
 8002d50:	58024400 	.word	0x58024400
 8002d54:	58000400 	.word	0x58000400
 8002d58:	58020000 	.word	0x58020000
 8002d5c:	58020400 	.word	0x58020400
 8002d60:	58020800 	.word	0x58020800
 8002d64:	58020c00 	.word	0x58020c00
 8002d68:	58021000 	.word	0x58021000
 8002d6c:	58021400 	.word	0x58021400
 8002d70:	58021800 	.word	0x58021800
 8002d74:	58021c00 	.word	0x58021c00
 8002d78:	58022000 	.word	0x58022000
 8002d7c:	58022400 	.word	0x58022400
 8002d80:	2300      	movs	r3, #0
 8002d82:	69fa      	ldr	r2, [r7, #28]
 8002d84:	f002 0203 	and.w	r2, r2, #3
 8002d88:	0092      	lsls	r2, r2, #2
 8002d8a:	4093      	lsls	r3, r2
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d92:	4938      	ldr	r1, [pc, #224]	@ (8002e74 <HAL_GPIO_Init+0x35c>)
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	089b      	lsrs	r3, r3, #2
 8002d98:	3302      	adds	r3, #2
 8002d9a:	69ba      	ldr	r2, [r7, #24]
 8002d9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002da0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	43db      	mvns	r3, r3
 8002dac:	69ba      	ldr	r2, [r7, #24]
 8002dae:	4013      	ands	r3, r2
 8002db0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d003      	beq.n	8002dc6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002dbe:	69ba      	ldr	r2, [r7, #24]
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002dc6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002dce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	43db      	mvns	r3, r3
 8002dda:	69ba      	ldr	r2, [r7, #24]
 8002ddc:	4013      	ands	r3, r2
 8002dde:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d003      	beq.n	8002df4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002df4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002df8:	69bb      	ldr	r3, [r7, #24]
 8002dfa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	43db      	mvns	r3, r3
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d003      	beq.n	8002e20 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002e18:	69ba      	ldr	r2, [r7, #24]
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	69ba      	ldr	r2, [r7, #24]
 8002e24:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	43db      	mvns	r3, r3
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	4013      	ands	r3, r2
 8002e34:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002e42:	69ba      	ldr	r2, [r7, #24]
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	69ba      	ldr	r2, [r7, #24]
 8002e4e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	3301      	adds	r3, #1
 8002e54:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	fa22 f303 	lsr.w	r3, r2, r3
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	f47f ae63 	bne.w	8002b2c <HAL_GPIO_Init+0x14>
  }
}
 8002e66:	bf00      	nop
 8002e68:	bf00      	nop
 8002e6a:	3724      	adds	r7, #36	@ 0x24
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr
 8002e74:	58000400 	.word	0x58000400

08002e78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	460b      	mov	r3, r1
 8002e82:	807b      	strh	r3, [r7, #2]
 8002e84:	4613      	mov	r3, r2
 8002e86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e88:	787b      	ldrb	r3, [r7, #1]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d003      	beq.n	8002e96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e8e:	887a      	ldrh	r2, [r7, #2]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002e94:	e003      	b.n	8002e9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002e96:	887b      	ldrh	r3, [r7, #2]
 8002e98:	041a      	lsls	r2, r3, #16
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	619a      	str	r2, [r3, #24]
}
 8002e9e:	bf00      	nop
 8002ea0:	370c      	adds	r7, #12
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
	...

08002eac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e08b      	b.n	8002fd6 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d106      	bne.n	8002ed8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f7fe f84c 	bl	8000f70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2224      	movs	r2, #36	@ 0x24
 8002edc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 0201 	bic.w	r2, r2, #1
 8002eee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	685a      	ldr	r2, [r3, #4]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002efc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	689a      	ldr	r2, [r3, #8]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f0c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d107      	bne.n	8002f26 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689a      	ldr	r2, [r3, #8]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f22:	609a      	str	r2, [r3, #8]
 8002f24:	e006      	b.n	8002f34 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	689a      	ldr	r2, [r3, #8]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002f32:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d108      	bne.n	8002f4e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	685a      	ldr	r2, [r3, #4]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f4a:	605a      	str	r2, [r3, #4]
 8002f4c:	e007      	b.n	8002f5e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	685a      	ldr	r2, [r3, #4]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f5c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	6859      	ldr	r1, [r3, #4]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	4b1d      	ldr	r3, [pc, #116]	@ (8002fe0 <HAL_I2C_Init+0x134>)
 8002f6a:	430b      	orrs	r3, r1
 8002f6c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	68da      	ldr	r2, [r3, #12]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f7c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	691a      	ldr	r2, [r3, #16]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	430a      	orrs	r2, r1
 8002f96:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	69d9      	ldr	r1, [r3, #28]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a1a      	ldr	r2, [r3, #32]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f042 0201 	orr.w	r2, r2, #1
 8002fb6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2220      	movs	r2, #32
 8002fc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3708      	adds	r7, #8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	02008000 	.word	0x02008000

08002fe4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	2b20      	cmp	r3, #32
 8002ff8:	d138      	bne.n	800306c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003000:	2b01      	cmp	r3, #1
 8003002:	d101      	bne.n	8003008 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003004:	2302      	movs	r3, #2
 8003006:	e032      	b.n	800306e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2224      	movs	r2, #36	@ 0x24
 8003014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f022 0201 	bic.w	r2, r2, #1
 8003026:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003036:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6819      	ldr	r1, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	430a      	orrs	r2, r1
 8003046:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f042 0201 	orr.w	r2, r2, #1
 8003056:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2220      	movs	r2, #32
 800305c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003068:	2300      	movs	r3, #0
 800306a:	e000      	b.n	800306e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800306c:	2302      	movs	r3, #2
  }
}
 800306e:	4618      	mov	r0, r3
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr

0800307a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800307a:	b480      	push	{r7}
 800307c:	b085      	sub	sp, #20
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
 8003082:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800308a:	b2db      	uxtb	r3, r3
 800308c:	2b20      	cmp	r3, #32
 800308e:	d139      	bne.n	8003104 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003096:	2b01      	cmp	r3, #1
 8003098:	d101      	bne.n	800309e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800309a:	2302      	movs	r3, #2
 800309c:	e033      	b.n	8003106 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2201      	movs	r2, #1
 80030a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2224      	movs	r2, #36	@ 0x24
 80030aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f022 0201 	bic.w	r2, r2, #1
 80030bc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80030cc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	021b      	lsls	r3, r3, #8
 80030d2:	68fa      	ldr	r2, [r7, #12]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f042 0201 	orr.w	r2, r2, #1
 80030ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2220      	movs	r2, #32
 80030f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003100:	2300      	movs	r3, #0
 8003102:	e000      	b.n	8003106 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003104:	2302      	movs	r3, #2
  }
}
 8003106:	4618      	mov	r0, r3
 8003108:	3714      	adds	r7, #20
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
	...

08003114 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800311c:	4b19      	ldr	r3, [pc, #100]	@ (8003184 <HAL_PWREx_ConfigSupply+0x70>)
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	f003 0304 	and.w	r3, r3, #4
 8003124:	2b04      	cmp	r3, #4
 8003126:	d00a      	beq.n	800313e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003128:	4b16      	ldr	r3, [pc, #88]	@ (8003184 <HAL_PWREx_ConfigSupply+0x70>)
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	f003 0307 	and.w	r3, r3, #7
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	429a      	cmp	r2, r3
 8003134:	d001      	beq.n	800313a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e01f      	b.n	800317a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800313a:	2300      	movs	r3, #0
 800313c:	e01d      	b.n	800317a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800313e:	4b11      	ldr	r3, [pc, #68]	@ (8003184 <HAL_PWREx_ConfigSupply+0x70>)
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	f023 0207 	bic.w	r2, r3, #7
 8003146:	490f      	ldr	r1, [pc, #60]	@ (8003184 <HAL_PWREx_ConfigSupply+0x70>)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	4313      	orrs	r3, r2
 800314c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800314e:	f7fe fa97 	bl	8001680 <HAL_GetTick>
 8003152:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003154:	e009      	b.n	800316a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003156:	f7fe fa93 	bl	8001680 <HAL_GetTick>
 800315a:	4602      	mov	r2, r0
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003164:	d901      	bls.n	800316a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e007      	b.n	800317a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800316a:	4b06      	ldr	r3, [pc, #24]	@ (8003184 <HAL_PWREx_ConfigSupply+0x70>)
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003172:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003176:	d1ee      	bne.n	8003156 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3710      	adds	r7, #16
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	58024800 	.word	0x58024800

08003188 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af02      	add	r7, sp, #8
 800318e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003190:	f7fe fa76 	bl	8001680 <HAL_GetTick>
 8003194:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d101      	bne.n	80031a0 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e05f      	b.n	8003260 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d107      	bne.n	80031bc <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f7fd ff49 	bl	8001044 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80031b2:	f241 3188 	movw	r1, #5000	@ 0x1388
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f000 f85a 	bl	8003270 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	3b01      	subs	r3, #1
 80031cc:	021a      	lsls	r2, r3, #8
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	430a      	orrs	r2, r1
 80031d4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	2120      	movs	r1, #32
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 f852 	bl	800328c <QSPI_WaitFlagStateUntilTimeout>
 80031e8:	4603      	mov	r3, r0
 80031ea:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80031ec:	7afb      	ldrb	r3, [r7, #11]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d135      	bne.n	800325e <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003268 <HAL_QSPI_Init+0xe0>)
 80031fa:	4013      	ands	r3, r2
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	6852      	ldr	r2, [r2, #4]
 8003200:	0611      	lsls	r1, r2, #24
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	68d2      	ldr	r2, [r2, #12]
 8003206:	4311      	orrs	r1, r2
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	69d2      	ldr	r2, [r2, #28]
 800320c:	4311      	orrs	r1, r2
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	6a12      	ldr	r2, [r2, #32]
 8003212:	4311      	orrs	r1, r2
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	6812      	ldr	r2, [r2, #0]
 8003218:	430b      	orrs	r3, r1
 800321a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	685a      	ldr	r2, [r3, #4]
 8003222:	4b12      	ldr	r3, [pc, #72]	@ (800326c <HAL_QSPI_Init+0xe4>)
 8003224:	4013      	ands	r3, r2
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	6912      	ldr	r2, [r2, #16]
 800322a:	0411      	lsls	r1, r2, #16
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	6952      	ldr	r2, [r2, #20]
 8003230:	4311      	orrs	r1, r2
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	6992      	ldr	r2, [r2, #24]
 8003236:	4311      	orrs	r1, r2
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	6812      	ldr	r2, [r2, #0]
 800323c:	430b      	orrs	r3, r1
 800323e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f042 0201 	orr.w	r2, r2, #1
 800324e:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2201      	movs	r2, #1
 800325a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 800325e:	7afb      	ldrb	r3, [r7, #11]
}
 8003260:	4618      	mov	r0, r3
 8003262:	3710      	adds	r7, #16
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	00ffff2f 	.word	0x00ffff2f
 800326c:	ffe0f8fe 	.word	0xffe0f8fe

08003270 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	683a      	ldr	r2, [r7, #0]
 800327e:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8003280:	bf00      	nop
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	60b9      	str	r1, [r7, #8]
 8003296:	603b      	str	r3, [r7, #0]
 8003298:	4613      	mov	r3, r2
 800329a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800329c:	e01a      	b.n	80032d4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032a4:	d016      	beq.n	80032d4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032a6:	f7fe f9eb 	bl	8001680 <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	69ba      	ldr	r2, [r7, #24]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d302      	bcc.n	80032bc <QSPI_WaitFlagStateUntilTimeout+0x30>
 80032b6:	69bb      	ldr	r3, [r7, #24]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d10b      	bne.n	80032d4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2204      	movs	r2, #4
 80032c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032c8:	f043 0201 	orr.w	r2, r3, #1
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e00e      	b.n	80032f2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	689a      	ldr	r2, [r3, #8]
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	4013      	ands	r3, r2
 80032de:	2b00      	cmp	r3, #0
 80032e0:	bf14      	ite	ne
 80032e2:	2301      	movne	r3, #1
 80032e4:	2300      	moveq	r3, #0
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	461a      	mov	r2, r3
 80032ea:	79fb      	ldrb	r3, [r7, #7]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d1d6      	bne.n	800329e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
	...

080032fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b08c      	sub	sp, #48	@ 0x30
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d102      	bne.n	8003310 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	f000 bc48 	b.w	8003ba0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0301 	and.w	r3, r3, #1
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 8088 	beq.w	800342e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800331e:	4b99      	ldr	r3, [pc, #612]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 8003320:	691b      	ldr	r3, [r3, #16]
 8003322:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003326:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003328:	4b96      	ldr	r3, [pc, #600]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 800332a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800332c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800332e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003330:	2b10      	cmp	r3, #16
 8003332:	d007      	beq.n	8003344 <HAL_RCC_OscConfig+0x48>
 8003334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003336:	2b18      	cmp	r3, #24
 8003338:	d111      	bne.n	800335e <HAL_RCC_OscConfig+0x62>
 800333a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800333c:	f003 0303 	and.w	r3, r3, #3
 8003340:	2b02      	cmp	r3, #2
 8003342:	d10c      	bne.n	800335e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003344:	4b8f      	ldr	r3, [pc, #572]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d06d      	beq.n	800342c <HAL_RCC_OscConfig+0x130>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d169      	bne.n	800342c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	f000 bc21 	b.w	8003ba0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003366:	d106      	bne.n	8003376 <HAL_RCC_OscConfig+0x7a>
 8003368:	4b86      	ldr	r3, [pc, #536]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a85      	ldr	r2, [pc, #532]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 800336e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003372:	6013      	str	r3, [r2, #0]
 8003374:	e02e      	b.n	80033d4 <HAL_RCC_OscConfig+0xd8>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d10c      	bne.n	8003398 <HAL_RCC_OscConfig+0x9c>
 800337e:	4b81      	ldr	r3, [pc, #516]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a80      	ldr	r2, [pc, #512]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 8003384:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003388:	6013      	str	r3, [r2, #0]
 800338a:	4b7e      	ldr	r3, [pc, #504]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a7d      	ldr	r2, [pc, #500]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 8003390:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003394:	6013      	str	r3, [r2, #0]
 8003396:	e01d      	b.n	80033d4 <HAL_RCC_OscConfig+0xd8>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033a0:	d10c      	bne.n	80033bc <HAL_RCC_OscConfig+0xc0>
 80033a2:	4b78      	ldr	r3, [pc, #480]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a77      	ldr	r2, [pc, #476]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 80033a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033ac:	6013      	str	r3, [r2, #0]
 80033ae:	4b75      	ldr	r3, [pc, #468]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a74      	ldr	r2, [pc, #464]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 80033b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033b8:	6013      	str	r3, [r2, #0]
 80033ba:	e00b      	b.n	80033d4 <HAL_RCC_OscConfig+0xd8>
 80033bc:	4b71      	ldr	r3, [pc, #452]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a70      	ldr	r2, [pc, #448]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 80033c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033c6:	6013      	str	r3, [r2, #0]
 80033c8:	4b6e      	ldr	r3, [pc, #440]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a6d      	ldr	r2, [pc, #436]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 80033ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d013      	beq.n	8003404 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033dc:	f7fe f950 	bl	8001680 <HAL_GetTick>
 80033e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033e2:	e008      	b.n	80033f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033e4:	f7fe f94c 	bl	8001680 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	2b64      	cmp	r3, #100	@ 0x64
 80033f0:	d901      	bls.n	80033f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	e3d4      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033f6:	4b63      	ldr	r3, [pc, #396]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d0f0      	beq.n	80033e4 <HAL_RCC_OscConfig+0xe8>
 8003402:	e014      	b.n	800342e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003404:	f7fe f93c 	bl	8001680 <HAL_GetTick>
 8003408:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800340a:	e008      	b.n	800341e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800340c:	f7fe f938 	bl	8001680 <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	2b64      	cmp	r3, #100	@ 0x64
 8003418:	d901      	bls.n	800341e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	e3c0      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800341e:	4b59      	ldr	r3, [pc, #356]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d1f0      	bne.n	800340c <HAL_RCC_OscConfig+0x110>
 800342a:	e000      	b.n	800342e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800342c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b00      	cmp	r3, #0
 8003438:	f000 80ca 	beq.w	80035d0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800343c:	4b51      	ldr	r3, [pc, #324]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003444:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003446:	4b4f      	ldr	r3, [pc, #316]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 8003448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800344a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800344c:	6a3b      	ldr	r3, [r7, #32]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d007      	beq.n	8003462 <HAL_RCC_OscConfig+0x166>
 8003452:	6a3b      	ldr	r3, [r7, #32]
 8003454:	2b18      	cmp	r3, #24
 8003456:	d156      	bne.n	8003506 <HAL_RCC_OscConfig+0x20a>
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	f003 0303 	and.w	r3, r3, #3
 800345e:	2b00      	cmp	r3, #0
 8003460:	d151      	bne.n	8003506 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003462:	4b48      	ldr	r3, [pc, #288]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0304 	and.w	r3, r3, #4
 800346a:	2b00      	cmp	r3, #0
 800346c:	d005      	beq.n	800347a <HAL_RCC_OscConfig+0x17e>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	68db      	ldr	r3, [r3, #12]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d101      	bne.n	800347a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e392      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800347a:	4b42      	ldr	r3, [pc, #264]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f023 0219 	bic.w	r2, r3, #25
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	493f      	ldr	r1, [pc, #252]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 8003488:	4313      	orrs	r3, r2
 800348a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800348c:	f7fe f8f8 	bl	8001680 <HAL_GetTick>
 8003490:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003492:	e008      	b.n	80034a6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003494:	f7fe f8f4 	bl	8001680 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e37c      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034a6:	4b37      	ldr	r3, [pc, #220]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0304 	and.w	r3, r3, #4
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d0f0      	beq.n	8003494 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034b2:	f7fe f8f1 	bl	8001698 <HAL_GetREVID>
 80034b6:	4603      	mov	r3, r0
 80034b8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80034bc:	4293      	cmp	r3, r2
 80034be:	d817      	bhi.n	80034f0 <HAL_RCC_OscConfig+0x1f4>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	2b40      	cmp	r3, #64	@ 0x40
 80034c6:	d108      	bne.n	80034da <HAL_RCC_OscConfig+0x1de>
 80034c8:	4b2e      	ldr	r3, [pc, #184]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80034d0:	4a2c      	ldr	r2, [pc, #176]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 80034d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034d6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034d8:	e07a      	b.n	80035d0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034da:	4b2a      	ldr	r3, [pc, #168]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	691b      	ldr	r3, [r3, #16]
 80034e6:	031b      	lsls	r3, r3, #12
 80034e8:	4926      	ldr	r1, [pc, #152]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 80034ea:	4313      	orrs	r3, r2
 80034ec:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034ee:	e06f      	b.n	80035d0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034f0:	4b24      	ldr	r3, [pc, #144]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	691b      	ldr	r3, [r3, #16]
 80034fc:	061b      	lsls	r3, r3, #24
 80034fe:	4921      	ldr	r1, [pc, #132]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 8003500:	4313      	orrs	r3, r2
 8003502:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003504:	e064      	b.n	80035d0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d047      	beq.n	800359e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800350e:	4b1d      	ldr	r3, [pc, #116]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f023 0219 	bic.w	r2, r3, #25
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	491a      	ldr	r1, [pc, #104]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 800351c:	4313      	orrs	r3, r2
 800351e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003520:	f7fe f8ae 	bl	8001680 <HAL_GetTick>
 8003524:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003526:	e008      	b.n	800353a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003528:	f7fe f8aa 	bl	8001680 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b02      	cmp	r3, #2
 8003534:	d901      	bls.n	800353a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e332      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800353a:	4b12      	ldr	r3, [pc, #72]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 0304 	and.w	r3, r3, #4
 8003542:	2b00      	cmp	r3, #0
 8003544:	d0f0      	beq.n	8003528 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003546:	f7fe f8a7 	bl	8001698 <HAL_GetREVID>
 800354a:	4603      	mov	r3, r0
 800354c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003550:	4293      	cmp	r3, r2
 8003552:	d819      	bhi.n	8003588 <HAL_RCC_OscConfig+0x28c>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	691b      	ldr	r3, [r3, #16]
 8003558:	2b40      	cmp	r3, #64	@ 0x40
 800355a:	d108      	bne.n	800356e <HAL_RCC_OscConfig+0x272>
 800355c:	4b09      	ldr	r3, [pc, #36]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003564:	4a07      	ldr	r2, [pc, #28]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 8003566:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800356a:	6053      	str	r3, [r2, #4]
 800356c:	e030      	b.n	80035d0 <HAL_RCC_OscConfig+0x2d4>
 800356e:	4b05      	ldr	r3, [pc, #20]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	691b      	ldr	r3, [r3, #16]
 800357a:	031b      	lsls	r3, r3, #12
 800357c:	4901      	ldr	r1, [pc, #4]	@ (8003584 <HAL_RCC_OscConfig+0x288>)
 800357e:	4313      	orrs	r3, r2
 8003580:	604b      	str	r3, [r1, #4]
 8003582:	e025      	b.n	80035d0 <HAL_RCC_OscConfig+0x2d4>
 8003584:	58024400 	.word	0x58024400
 8003588:	4b9a      	ldr	r3, [pc, #616]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	691b      	ldr	r3, [r3, #16]
 8003594:	061b      	lsls	r3, r3, #24
 8003596:	4997      	ldr	r1, [pc, #604]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 8003598:	4313      	orrs	r3, r2
 800359a:	604b      	str	r3, [r1, #4]
 800359c:	e018      	b.n	80035d0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800359e:	4b95      	ldr	r3, [pc, #596]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a94      	ldr	r2, [pc, #592]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 80035a4:	f023 0301 	bic.w	r3, r3, #1
 80035a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035aa:	f7fe f869 	bl	8001680 <HAL_GetTick>
 80035ae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80035b0:	e008      	b.n	80035c4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035b2:	f7fe f865 	bl	8001680 <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d901      	bls.n	80035c4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e2ed      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80035c4:	4b8b      	ldr	r3, [pc, #556]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0304 	and.w	r3, r3, #4
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d1f0      	bne.n	80035b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0310 	and.w	r3, r3, #16
 80035d8:	2b00      	cmp	r3, #0
 80035da:	f000 80a9 	beq.w	8003730 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035de:	4b85      	ldr	r3, [pc, #532]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 80035e0:	691b      	ldr	r3, [r3, #16]
 80035e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80035e6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80035e8:	4b82      	ldr	r3, [pc, #520]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 80035ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ec:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80035ee:	69bb      	ldr	r3, [r7, #24]
 80035f0:	2b08      	cmp	r3, #8
 80035f2:	d007      	beq.n	8003604 <HAL_RCC_OscConfig+0x308>
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	2b18      	cmp	r3, #24
 80035f8:	d13a      	bne.n	8003670 <HAL_RCC_OscConfig+0x374>
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	f003 0303 	and.w	r3, r3, #3
 8003600:	2b01      	cmp	r3, #1
 8003602:	d135      	bne.n	8003670 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003604:	4b7b      	ldr	r3, [pc, #492]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800360c:	2b00      	cmp	r3, #0
 800360e:	d005      	beq.n	800361c <HAL_RCC_OscConfig+0x320>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	69db      	ldr	r3, [r3, #28]
 8003614:	2b80      	cmp	r3, #128	@ 0x80
 8003616:	d001      	beq.n	800361c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e2c1      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800361c:	f7fe f83c 	bl	8001698 <HAL_GetREVID>
 8003620:	4603      	mov	r3, r0
 8003622:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003626:	4293      	cmp	r3, r2
 8003628:	d817      	bhi.n	800365a <HAL_RCC_OscConfig+0x35e>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a1b      	ldr	r3, [r3, #32]
 800362e:	2b20      	cmp	r3, #32
 8003630:	d108      	bne.n	8003644 <HAL_RCC_OscConfig+0x348>
 8003632:	4b70      	ldr	r3, [pc, #448]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800363a:	4a6e      	ldr	r2, [pc, #440]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 800363c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003640:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003642:	e075      	b.n	8003730 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003644:	4b6b      	ldr	r3, [pc, #428]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6a1b      	ldr	r3, [r3, #32]
 8003650:	069b      	lsls	r3, r3, #26
 8003652:	4968      	ldr	r1, [pc, #416]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 8003654:	4313      	orrs	r3, r2
 8003656:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003658:	e06a      	b.n	8003730 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800365a:	4b66      	ldr	r3, [pc, #408]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a1b      	ldr	r3, [r3, #32]
 8003666:	061b      	lsls	r3, r3, #24
 8003668:	4962      	ldr	r1, [pc, #392]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 800366a:	4313      	orrs	r3, r2
 800366c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800366e:	e05f      	b.n	8003730 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	69db      	ldr	r3, [r3, #28]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d042      	beq.n	80036fe <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003678:	4b5e      	ldr	r3, [pc, #376]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a5d      	ldr	r2, [pc, #372]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 800367e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003682:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003684:	f7fd fffc 	bl	8001680 <HAL_GetTick>
 8003688:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800368a:	e008      	b.n	800369e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800368c:	f7fd fff8 	bl	8001680 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b02      	cmp	r3, #2
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e280      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800369e:	4b55      	ldr	r3, [pc, #340]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d0f0      	beq.n	800368c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80036aa:	f7fd fff5 	bl	8001698 <HAL_GetREVID>
 80036ae:	4603      	mov	r3, r0
 80036b0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d817      	bhi.n	80036e8 <HAL_RCC_OscConfig+0x3ec>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a1b      	ldr	r3, [r3, #32]
 80036bc:	2b20      	cmp	r3, #32
 80036be:	d108      	bne.n	80036d2 <HAL_RCC_OscConfig+0x3d6>
 80036c0:	4b4c      	ldr	r3, [pc, #304]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80036c8:	4a4a      	ldr	r2, [pc, #296]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 80036ca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80036ce:	6053      	str	r3, [r2, #4]
 80036d0:	e02e      	b.n	8003730 <HAL_RCC_OscConfig+0x434>
 80036d2:	4b48      	ldr	r3, [pc, #288]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6a1b      	ldr	r3, [r3, #32]
 80036de:	069b      	lsls	r3, r3, #26
 80036e0:	4944      	ldr	r1, [pc, #272]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	604b      	str	r3, [r1, #4]
 80036e6:	e023      	b.n	8003730 <HAL_RCC_OscConfig+0x434>
 80036e8:	4b42      	ldr	r3, [pc, #264]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a1b      	ldr	r3, [r3, #32]
 80036f4:	061b      	lsls	r3, r3, #24
 80036f6:	493f      	ldr	r1, [pc, #252]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 80036f8:	4313      	orrs	r3, r2
 80036fa:	60cb      	str	r3, [r1, #12]
 80036fc:	e018      	b.n	8003730 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80036fe:	4b3d      	ldr	r3, [pc, #244]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a3c      	ldr	r2, [pc, #240]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 8003704:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003708:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800370a:	f7fd ffb9 	bl	8001680 <HAL_GetTick>
 800370e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003710:	e008      	b.n	8003724 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003712:	f7fd ffb5 	bl	8001680 <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	2b02      	cmp	r3, #2
 800371e:	d901      	bls.n	8003724 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	e23d      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003724:	4b33      	ldr	r3, [pc, #204]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800372c:	2b00      	cmp	r3, #0
 800372e:	d1f0      	bne.n	8003712 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0308 	and.w	r3, r3, #8
 8003738:	2b00      	cmp	r3, #0
 800373a:	d036      	beq.n	80037aa <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	695b      	ldr	r3, [r3, #20]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d019      	beq.n	8003778 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003744:	4b2b      	ldr	r3, [pc, #172]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 8003746:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003748:	4a2a      	ldr	r2, [pc, #168]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 800374a:	f043 0301 	orr.w	r3, r3, #1
 800374e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003750:	f7fd ff96 	bl	8001680 <HAL_GetTick>
 8003754:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003756:	e008      	b.n	800376a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003758:	f7fd ff92 	bl	8001680 <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	2b02      	cmp	r3, #2
 8003764:	d901      	bls.n	800376a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003766:	2303      	movs	r3, #3
 8003768:	e21a      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800376a:	4b22      	ldr	r3, [pc, #136]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 800376c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800376e:	f003 0302 	and.w	r3, r3, #2
 8003772:	2b00      	cmp	r3, #0
 8003774:	d0f0      	beq.n	8003758 <HAL_RCC_OscConfig+0x45c>
 8003776:	e018      	b.n	80037aa <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003778:	4b1e      	ldr	r3, [pc, #120]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 800377a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800377c:	4a1d      	ldr	r2, [pc, #116]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 800377e:	f023 0301 	bic.w	r3, r3, #1
 8003782:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003784:	f7fd ff7c 	bl	8001680 <HAL_GetTick>
 8003788:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800378a:	e008      	b.n	800379e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800378c:	f7fd ff78 	bl	8001680 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	2b02      	cmp	r3, #2
 8003798:	d901      	bls.n	800379e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e200      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800379e:	4b15      	ldr	r3, [pc, #84]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 80037a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1f0      	bne.n	800378c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0320 	and.w	r3, r3, #32
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d039      	beq.n	800382a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d01c      	beq.n	80037f8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80037be:	4b0d      	ldr	r3, [pc, #52]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a0c      	ldr	r2, [pc, #48]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 80037c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80037c8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80037ca:	f7fd ff59 	bl	8001680 <HAL_GetTick>
 80037ce:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80037d0:	e008      	b.n	80037e4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037d2:	f7fd ff55 	bl	8001680 <HAL_GetTick>
 80037d6:	4602      	mov	r2, r0
 80037d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037da:	1ad3      	subs	r3, r2, r3
 80037dc:	2b02      	cmp	r3, #2
 80037de:	d901      	bls.n	80037e4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e1dd      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80037e4:	4b03      	ldr	r3, [pc, #12]	@ (80037f4 <HAL_RCC_OscConfig+0x4f8>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d0f0      	beq.n	80037d2 <HAL_RCC_OscConfig+0x4d6>
 80037f0:	e01b      	b.n	800382a <HAL_RCC_OscConfig+0x52e>
 80037f2:	bf00      	nop
 80037f4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80037f8:	4b9b      	ldr	r3, [pc, #620]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a9a      	ldr	r2, [pc, #616]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 80037fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003802:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003804:	f7fd ff3c 	bl	8001680 <HAL_GetTick>
 8003808:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800380a:	e008      	b.n	800381e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800380c:	f7fd ff38 	bl	8001680 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d901      	bls.n	800381e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e1c0      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800381e:	4b92      	ldr	r3, [pc, #584]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1f0      	bne.n	800380c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0304 	and.w	r3, r3, #4
 8003832:	2b00      	cmp	r3, #0
 8003834:	f000 8081 	beq.w	800393a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003838:	4b8c      	ldr	r3, [pc, #560]	@ (8003a6c <HAL_RCC_OscConfig+0x770>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a8b      	ldr	r2, [pc, #556]	@ (8003a6c <HAL_RCC_OscConfig+0x770>)
 800383e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003842:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003844:	f7fd ff1c 	bl	8001680 <HAL_GetTick>
 8003848:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800384a:	e008      	b.n	800385e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800384c:	f7fd ff18 	bl	8001680 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b64      	cmp	r3, #100	@ 0x64
 8003858:	d901      	bls.n	800385e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e1a0      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800385e:	4b83      	ldr	r3, [pc, #524]	@ (8003a6c <HAL_RCC_OscConfig+0x770>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003866:	2b00      	cmp	r3, #0
 8003868:	d0f0      	beq.n	800384c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	2b01      	cmp	r3, #1
 8003870:	d106      	bne.n	8003880 <HAL_RCC_OscConfig+0x584>
 8003872:	4b7d      	ldr	r3, [pc, #500]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003874:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003876:	4a7c      	ldr	r2, [pc, #496]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003878:	f043 0301 	orr.w	r3, r3, #1
 800387c:	6713      	str	r3, [r2, #112]	@ 0x70
 800387e:	e02d      	b.n	80038dc <HAL_RCC_OscConfig+0x5e0>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d10c      	bne.n	80038a2 <HAL_RCC_OscConfig+0x5a6>
 8003888:	4b77      	ldr	r3, [pc, #476]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 800388a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800388c:	4a76      	ldr	r2, [pc, #472]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 800388e:	f023 0301 	bic.w	r3, r3, #1
 8003892:	6713      	str	r3, [r2, #112]	@ 0x70
 8003894:	4b74      	ldr	r3, [pc, #464]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003896:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003898:	4a73      	ldr	r2, [pc, #460]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 800389a:	f023 0304 	bic.w	r3, r3, #4
 800389e:	6713      	str	r3, [r2, #112]	@ 0x70
 80038a0:	e01c      	b.n	80038dc <HAL_RCC_OscConfig+0x5e0>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	2b05      	cmp	r3, #5
 80038a8:	d10c      	bne.n	80038c4 <HAL_RCC_OscConfig+0x5c8>
 80038aa:	4b6f      	ldr	r3, [pc, #444]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 80038ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ae:	4a6e      	ldr	r2, [pc, #440]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 80038b0:	f043 0304 	orr.w	r3, r3, #4
 80038b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80038b6:	4b6c      	ldr	r3, [pc, #432]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 80038b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ba:	4a6b      	ldr	r2, [pc, #428]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 80038bc:	f043 0301 	orr.w	r3, r3, #1
 80038c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80038c2:	e00b      	b.n	80038dc <HAL_RCC_OscConfig+0x5e0>
 80038c4:	4b68      	ldr	r3, [pc, #416]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 80038c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038c8:	4a67      	ldr	r2, [pc, #412]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 80038ca:	f023 0301 	bic.w	r3, r3, #1
 80038ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80038d0:	4b65      	ldr	r3, [pc, #404]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 80038d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038d4:	4a64      	ldr	r2, [pc, #400]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 80038d6:	f023 0304 	bic.w	r3, r3, #4
 80038da:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d015      	beq.n	8003910 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038e4:	f7fd fecc 	bl	8001680 <HAL_GetTick>
 80038e8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038ea:	e00a      	b.n	8003902 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ec:	f7fd fec8 	bl	8001680 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d901      	bls.n	8003902 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e14e      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003902:	4b59      	ldr	r3, [pc, #356]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003906:	f003 0302 	and.w	r3, r3, #2
 800390a:	2b00      	cmp	r3, #0
 800390c:	d0ee      	beq.n	80038ec <HAL_RCC_OscConfig+0x5f0>
 800390e:	e014      	b.n	800393a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003910:	f7fd feb6 	bl	8001680 <HAL_GetTick>
 8003914:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003916:	e00a      	b.n	800392e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003918:	f7fd feb2 	bl	8001680 <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003926:	4293      	cmp	r3, r2
 8003928:	d901      	bls.n	800392e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e138      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800392e:	4b4e      	ldr	r3, [pc, #312]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003930:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003932:	f003 0302 	and.w	r3, r3, #2
 8003936:	2b00      	cmp	r3, #0
 8003938:	d1ee      	bne.n	8003918 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800393e:	2b00      	cmp	r3, #0
 8003940:	f000 812d 	beq.w	8003b9e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003944:	4b48      	ldr	r3, [pc, #288]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800394c:	2b18      	cmp	r3, #24
 800394e:	f000 80bd 	beq.w	8003acc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003956:	2b02      	cmp	r3, #2
 8003958:	f040 809e 	bne.w	8003a98 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800395c:	4b42      	ldr	r3, [pc, #264]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a41      	ldr	r2, [pc, #260]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003962:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003966:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003968:	f7fd fe8a 	bl	8001680 <HAL_GetTick>
 800396c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800396e:	e008      	b.n	8003982 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003970:	f7fd fe86 	bl	8001680 <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	2b02      	cmp	r3, #2
 800397c:	d901      	bls.n	8003982 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	e10e      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003982:	4b39      	ldr	r3, [pc, #228]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d1f0      	bne.n	8003970 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800398e:	4b36      	ldr	r3, [pc, #216]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003990:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003992:	4b37      	ldr	r3, [pc, #220]	@ (8003a70 <HAL_RCC_OscConfig+0x774>)
 8003994:	4013      	ands	r3, r2
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800399e:	0112      	lsls	r2, r2, #4
 80039a0:	430a      	orrs	r2, r1
 80039a2:	4931      	ldr	r1, [pc, #196]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	628b      	str	r3, [r1, #40]	@ 0x28
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ac:	3b01      	subs	r3, #1
 80039ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039b6:	3b01      	subs	r3, #1
 80039b8:	025b      	lsls	r3, r3, #9
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	431a      	orrs	r2, r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039c2:	3b01      	subs	r3, #1
 80039c4:	041b      	lsls	r3, r3, #16
 80039c6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80039ca:	431a      	orrs	r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d0:	3b01      	subs	r3, #1
 80039d2:	061b      	lsls	r3, r3, #24
 80039d4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80039d8:	4923      	ldr	r1, [pc, #140]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80039de:	4b22      	ldr	r3, [pc, #136]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 80039e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039e2:	4a21      	ldr	r2, [pc, #132]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 80039e4:	f023 0301 	bic.w	r3, r3, #1
 80039e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80039ea:	4b1f      	ldr	r3, [pc, #124]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 80039ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039ee:	4b21      	ldr	r3, [pc, #132]	@ (8003a74 <HAL_RCC_OscConfig+0x778>)
 80039f0:	4013      	ands	r3, r2
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80039f6:	00d2      	lsls	r2, r2, #3
 80039f8:	491b      	ldr	r1, [pc, #108]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80039fe:	4b1a      	ldr	r3, [pc, #104]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a02:	f023 020c 	bic.w	r2, r3, #12
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0a:	4917      	ldr	r1, [pc, #92]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003a10:	4b15      	ldr	r3, [pc, #84]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a14:	f023 0202 	bic.w	r2, r3, #2
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a1c:	4912      	ldr	r1, [pc, #72]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003a22:	4b11      	ldr	r3, [pc, #68]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a26:	4a10      	ldr	r2, [pc, #64]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003a28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a32:	4a0d      	ldr	r2, [pc, #52]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003a34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a38:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a3e:	4a0a      	ldr	r2, [pc, #40]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003a40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a44:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003a46:	4b08      	ldr	r3, [pc, #32]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a4a:	4a07      	ldr	r2, [pc, #28]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003a4c:	f043 0301 	orr.w	r3, r3, #1
 8003a50:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a52:	4b05      	ldr	r3, [pc, #20]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a04      	ldr	r2, [pc, #16]	@ (8003a68 <HAL_RCC_OscConfig+0x76c>)
 8003a58:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a5e:	f7fd fe0f 	bl	8001680 <HAL_GetTick>
 8003a62:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003a64:	e011      	b.n	8003a8a <HAL_RCC_OscConfig+0x78e>
 8003a66:	bf00      	nop
 8003a68:	58024400 	.word	0x58024400
 8003a6c:	58024800 	.word	0x58024800
 8003a70:	fffffc0c 	.word	0xfffffc0c
 8003a74:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a78:	f7fd fe02 	bl	8001680 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e08a      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003a8a:	4b47      	ldr	r3, [pc, #284]	@ (8003ba8 <HAL_RCC_OscConfig+0x8ac>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d0f0      	beq.n	8003a78 <HAL_RCC_OscConfig+0x77c>
 8003a96:	e082      	b.n	8003b9e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a98:	4b43      	ldr	r3, [pc, #268]	@ (8003ba8 <HAL_RCC_OscConfig+0x8ac>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a42      	ldr	r2, [pc, #264]	@ (8003ba8 <HAL_RCC_OscConfig+0x8ac>)
 8003a9e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003aa2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa4:	f7fd fdec 	bl	8001680 <HAL_GetTick>
 8003aa8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aac:	f7fd fde8 	bl	8001680 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e070      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003abe:	4b3a      	ldr	r3, [pc, #232]	@ (8003ba8 <HAL_RCC_OscConfig+0x8ac>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1f0      	bne.n	8003aac <HAL_RCC_OscConfig+0x7b0>
 8003aca:	e068      	b.n	8003b9e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003acc:	4b36      	ldr	r3, [pc, #216]	@ (8003ba8 <HAL_RCC_OscConfig+0x8ac>)
 8003ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003ad2:	4b35      	ldr	r3, [pc, #212]	@ (8003ba8 <HAL_RCC_OscConfig+0x8ac>)
 8003ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d031      	beq.n	8003b44 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	f003 0203 	and.w	r2, r3, #3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d12a      	bne.n	8003b44 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	091b      	lsrs	r3, r3, #4
 8003af2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d122      	bne.n	8003b44 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b08:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d11a      	bne.n	8003b44 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	0a5b      	lsrs	r3, r3, #9
 8003b12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b1a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d111      	bne.n	8003b44 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	0c1b      	lsrs	r3, r3, #16
 8003b24:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b2c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d108      	bne.n	8003b44 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	0e1b      	lsrs	r3, r3, #24
 8003b36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b3e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d001      	beq.n	8003b48 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e02b      	b.n	8003ba0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003b48:	4b17      	ldr	r3, [pc, #92]	@ (8003ba8 <HAL_RCC_OscConfig+0x8ac>)
 8003b4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b4c:	08db      	lsrs	r3, r3, #3
 8003b4e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003b52:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b58:	693a      	ldr	r2, [r7, #16]
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d01f      	beq.n	8003b9e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003b5e:	4b12      	ldr	r3, [pc, #72]	@ (8003ba8 <HAL_RCC_OscConfig+0x8ac>)
 8003b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b62:	4a11      	ldr	r2, [pc, #68]	@ (8003ba8 <HAL_RCC_OscConfig+0x8ac>)
 8003b64:	f023 0301 	bic.w	r3, r3, #1
 8003b68:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b6a:	f7fd fd89 	bl	8001680 <HAL_GetTick>
 8003b6e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003b70:	bf00      	nop
 8003b72:	f7fd fd85 	bl	8001680 <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d0f9      	beq.n	8003b72 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003b7e:	4b0a      	ldr	r3, [pc, #40]	@ (8003ba8 <HAL_RCC_OscConfig+0x8ac>)
 8003b80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b82:	4b0a      	ldr	r3, [pc, #40]	@ (8003bac <HAL_RCC_OscConfig+0x8b0>)
 8003b84:	4013      	ands	r3, r2
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003b8a:	00d2      	lsls	r2, r2, #3
 8003b8c:	4906      	ldr	r1, [pc, #24]	@ (8003ba8 <HAL_RCC_OscConfig+0x8ac>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003b92:	4b05      	ldr	r3, [pc, #20]	@ (8003ba8 <HAL_RCC_OscConfig+0x8ac>)
 8003b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b96:	4a04      	ldr	r2, [pc, #16]	@ (8003ba8 <HAL_RCC_OscConfig+0x8ac>)
 8003b98:	f043 0301 	orr.w	r3, r3, #1
 8003b9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003b9e:	2300      	movs	r3, #0
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3730      	adds	r7, #48	@ 0x30
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	58024400 	.word	0x58024400
 8003bac:	ffff0007 	.word	0xffff0007

08003bb0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b086      	sub	sp, #24
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d101      	bne.n	8003bc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e19c      	b.n	8003efe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bc4:	4b8a      	ldr	r3, [pc, #552]	@ (8003df0 <HAL_RCC_ClockConfig+0x240>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 030f 	and.w	r3, r3, #15
 8003bcc:	683a      	ldr	r2, [r7, #0]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d910      	bls.n	8003bf4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bd2:	4b87      	ldr	r3, [pc, #540]	@ (8003df0 <HAL_RCC_ClockConfig+0x240>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f023 020f 	bic.w	r2, r3, #15
 8003bda:	4985      	ldr	r1, [pc, #532]	@ (8003df0 <HAL_RCC_ClockConfig+0x240>)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003be2:	4b83      	ldr	r3, [pc, #524]	@ (8003df0 <HAL_RCC_ClockConfig+0x240>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 030f 	and.w	r3, r3, #15
 8003bea:	683a      	ldr	r2, [r7, #0]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d001      	beq.n	8003bf4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e184      	b.n	8003efe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0304 	and.w	r3, r3, #4
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d010      	beq.n	8003c22 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	691a      	ldr	r2, [r3, #16]
 8003c04:	4b7b      	ldr	r3, [pc, #492]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003c06:	699b      	ldr	r3, [r3, #24]
 8003c08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d908      	bls.n	8003c22 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003c10:	4b78      	ldr	r3, [pc, #480]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	691b      	ldr	r3, [r3, #16]
 8003c1c:	4975      	ldr	r1, [pc, #468]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0308 	and.w	r3, r3, #8
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d010      	beq.n	8003c50 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	695a      	ldr	r2, [r3, #20]
 8003c32:	4b70      	ldr	r3, [pc, #448]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003c34:	69db      	ldr	r3, [r3, #28]
 8003c36:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d908      	bls.n	8003c50 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003c3e:	4b6d      	ldr	r3, [pc, #436]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003c40:	69db      	ldr	r3, [r3, #28]
 8003c42:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	695b      	ldr	r3, [r3, #20]
 8003c4a:	496a      	ldr	r1, [pc, #424]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0310 	and.w	r3, r3, #16
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d010      	beq.n	8003c7e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	699a      	ldr	r2, [r3, #24]
 8003c60:	4b64      	ldr	r3, [pc, #400]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003c62:	69db      	ldr	r3, [r3, #28]
 8003c64:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d908      	bls.n	8003c7e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003c6c:	4b61      	ldr	r3, [pc, #388]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003c6e:	69db      	ldr	r3, [r3, #28]
 8003c70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	699b      	ldr	r3, [r3, #24]
 8003c78:	495e      	ldr	r1, [pc, #376]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0320 	and.w	r3, r3, #32
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d010      	beq.n	8003cac <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	69da      	ldr	r2, [r3, #28]
 8003c8e:	4b59      	ldr	r3, [pc, #356]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003c90:	6a1b      	ldr	r3, [r3, #32]
 8003c92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c96:	429a      	cmp	r2, r3
 8003c98:	d908      	bls.n	8003cac <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003c9a:	4b56      	ldr	r3, [pc, #344]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003c9c:	6a1b      	ldr	r3, [r3, #32]
 8003c9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	69db      	ldr	r3, [r3, #28]
 8003ca6:	4953      	ldr	r1, [pc, #332]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0302 	and.w	r3, r3, #2
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d010      	beq.n	8003cda <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	68da      	ldr	r2, [r3, #12]
 8003cbc:	4b4d      	ldr	r3, [pc, #308]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003cbe:	699b      	ldr	r3, [r3, #24]
 8003cc0:	f003 030f 	and.w	r3, r3, #15
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d908      	bls.n	8003cda <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cc8:	4b4a      	ldr	r3, [pc, #296]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	f023 020f 	bic.w	r2, r3, #15
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	4947      	ldr	r1, [pc, #284]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d055      	beq.n	8003d92 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003ce6:	4b43      	ldr	r3, [pc, #268]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	4940      	ldr	r1, [pc, #256]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d107      	bne.n	8003d10 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d00:	4b3c      	ldr	r3, [pc, #240]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d121      	bne.n	8003d50 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e0f6      	b.n	8003efe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	2b03      	cmp	r3, #3
 8003d16:	d107      	bne.n	8003d28 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003d18:	4b36      	ldr	r3, [pc, #216]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d115      	bne.n	8003d50 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e0ea      	b.n	8003efe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d107      	bne.n	8003d40 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003d30:	4b30      	ldr	r3, [pc, #192]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d109      	bne.n	8003d50 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e0de      	b.n	8003efe <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d40:	4b2c      	ldr	r3, [pc, #176]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0304 	and.w	r3, r3, #4
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d101      	bne.n	8003d50 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e0d6      	b.n	8003efe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d50:	4b28      	ldr	r3, [pc, #160]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	f023 0207 	bic.w	r2, r3, #7
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	4925      	ldr	r1, [pc, #148]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d62:	f7fd fc8d 	bl	8001680 <HAL_GetTick>
 8003d66:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d68:	e00a      	b.n	8003d80 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d6a:	f7fd fc89 	bl	8001680 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d901      	bls.n	8003d80 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e0be      	b.n	8003efe <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d80:	4b1c      	ldr	r3, [pc, #112]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003d82:	691b      	ldr	r3, [r3, #16]
 8003d84:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	00db      	lsls	r3, r3, #3
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d1eb      	bne.n	8003d6a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0302 	and.w	r3, r3, #2
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d010      	beq.n	8003dc0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	68da      	ldr	r2, [r3, #12]
 8003da2:	4b14      	ldr	r3, [pc, #80]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	f003 030f 	and.w	r3, r3, #15
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d208      	bcs.n	8003dc0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dae:	4b11      	ldr	r3, [pc, #68]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003db0:	699b      	ldr	r3, [r3, #24]
 8003db2:	f023 020f 	bic.w	r2, r3, #15
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	490e      	ldr	r1, [pc, #56]	@ (8003df4 <HAL_RCC_ClockConfig+0x244>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8003df0 <HAL_RCC_ClockConfig+0x240>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 030f 	and.w	r3, r3, #15
 8003dc8:	683a      	ldr	r2, [r7, #0]
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d214      	bcs.n	8003df8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dce:	4b08      	ldr	r3, [pc, #32]	@ (8003df0 <HAL_RCC_ClockConfig+0x240>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f023 020f 	bic.w	r2, r3, #15
 8003dd6:	4906      	ldr	r1, [pc, #24]	@ (8003df0 <HAL_RCC_ClockConfig+0x240>)
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dde:	4b04      	ldr	r3, [pc, #16]	@ (8003df0 <HAL_RCC_ClockConfig+0x240>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 030f 	and.w	r3, r3, #15
 8003de6:	683a      	ldr	r2, [r7, #0]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d005      	beq.n	8003df8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e086      	b.n	8003efe <HAL_RCC_ClockConfig+0x34e>
 8003df0:	52002000 	.word	0x52002000
 8003df4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0304 	and.w	r3, r3, #4
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d010      	beq.n	8003e26 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	691a      	ldr	r2, [r3, #16]
 8003e08:	4b3f      	ldr	r3, [pc, #252]	@ (8003f08 <HAL_RCC_ClockConfig+0x358>)
 8003e0a:	699b      	ldr	r3, [r3, #24]
 8003e0c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d208      	bcs.n	8003e26 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003e14:	4b3c      	ldr	r3, [pc, #240]	@ (8003f08 <HAL_RCC_ClockConfig+0x358>)
 8003e16:	699b      	ldr	r3, [r3, #24]
 8003e18:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	691b      	ldr	r3, [r3, #16]
 8003e20:	4939      	ldr	r1, [pc, #228]	@ (8003f08 <HAL_RCC_ClockConfig+0x358>)
 8003e22:	4313      	orrs	r3, r2
 8003e24:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0308 	and.w	r3, r3, #8
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d010      	beq.n	8003e54 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	695a      	ldr	r2, [r3, #20]
 8003e36:	4b34      	ldr	r3, [pc, #208]	@ (8003f08 <HAL_RCC_ClockConfig+0x358>)
 8003e38:	69db      	ldr	r3, [r3, #28]
 8003e3a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d208      	bcs.n	8003e54 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003e42:	4b31      	ldr	r3, [pc, #196]	@ (8003f08 <HAL_RCC_ClockConfig+0x358>)
 8003e44:	69db      	ldr	r3, [r3, #28]
 8003e46:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	695b      	ldr	r3, [r3, #20]
 8003e4e:	492e      	ldr	r1, [pc, #184]	@ (8003f08 <HAL_RCC_ClockConfig+0x358>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0310 	and.w	r3, r3, #16
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d010      	beq.n	8003e82 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	699a      	ldr	r2, [r3, #24]
 8003e64:	4b28      	ldr	r3, [pc, #160]	@ (8003f08 <HAL_RCC_ClockConfig+0x358>)
 8003e66:	69db      	ldr	r3, [r3, #28]
 8003e68:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d208      	bcs.n	8003e82 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003e70:	4b25      	ldr	r3, [pc, #148]	@ (8003f08 <HAL_RCC_ClockConfig+0x358>)
 8003e72:	69db      	ldr	r3, [r3, #28]
 8003e74:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	699b      	ldr	r3, [r3, #24]
 8003e7c:	4922      	ldr	r1, [pc, #136]	@ (8003f08 <HAL_RCC_ClockConfig+0x358>)
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0320 	and.w	r3, r3, #32
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d010      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	69da      	ldr	r2, [r3, #28]
 8003e92:	4b1d      	ldr	r3, [pc, #116]	@ (8003f08 <HAL_RCC_ClockConfig+0x358>)
 8003e94:	6a1b      	ldr	r3, [r3, #32]
 8003e96:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d208      	bcs.n	8003eb0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003e9e:	4b1a      	ldr	r3, [pc, #104]	@ (8003f08 <HAL_RCC_ClockConfig+0x358>)
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
 8003ea2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	69db      	ldr	r3, [r3, #28]
 8003eaa:	4917      	ldr	r1, [pc, #92]	@ (8003f08 <HAL_RCC_ClockConfig+0x358>)
 8003eac:	4313      	orrs	r3, r2
 8003eae:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003eb0:	f000 f834 	bl	8003f1c <HAL_RCC_GetSysClockFreq>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	4b14      	ldr	r3, [pc, #80]	@ (8003f08 <HAL_RCC_ClockConfig+0x358>)
 8003eb8:	699b      	ldr	r3, [r3, #24]
 8003eba:	0a1b      	lsrs	r3, r3, #8
 8003ebc:	f003 030f 	and.w	r3, r3, #15
 8003ec0:	4912      	ldr	r1, [pc, #72]	@ (8003f0c <HAL_RCC_ClockConfig+0x35c>)
 8003ec2:	5ccb      	ldrb	r3, [r1, r3]
 8003ec4:	f003 031f 	and.w	r3, r3, #31
 8003ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8003ecc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003ece:	4b0e      	ldr	r3, [pc, #56]	@ (8003f08 <HAL_RCC_ClockConfig+0x358>)
 8003ed0:	699b      	ldr	r3, [r3, #24]
 8003ed2:	f003 030f 	and.w	r3, r3, #15
 8003ed6:	4a0d      	ldr	r2, [pc, #52]	@ (8003f0c <HAL_RCC_ClockConfig+0x35c>)
 8003ed8:	5cd3      	ldrb	r3, [r2, r3]
 8003eda:	f003 031f 	and.w	r3, r3, #31
 8003ede:	693a      	ldr	r2, [r7, #16]
 8003ee0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ee4:	4a0a      	ldr	r2, [pc, #40]	@ (8003f10 <HAL_RCC_ClockConfig+0x360>)
 8003ee6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003ee8:	4a0a      	ldr	r2, [pc, #40]	@ (8003f14 <HAL_RCC_ClockConfig+0x364>)
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003eee:	4b0a      	ldr	r3, [pc, #40]	@ (8003f18 <HAL_RCC_ClockConfig+0x368>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f7fd fa16 	bl	8001324 <HAL_InitTick>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3718      	adds	r7, #24
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	58024400 	.word	0x58024400
 8003f0c:	08008e9c 	.word	0x08008e9c
 8003f10:	24000004 	.word	0x24000004
 8003f14:	24000000 	.word	0x24000000
 8003f18:	24000008 	.word	0x24000008

08003f1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b089      	sub	sp, #36	@ 0x24
 8003f20:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f22:	4bb3      	ldr	r3, [pc, #716]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f2a:	2b18      	cmp	r3, #24
 8003f2c:	f200 8155 	bhi.w	80041da <HAL_RCC_GetSysClockFreq+0x2be>
 8003f30:	a201      	add	r2, pc, #4	@ (adr r2, 8003f38 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f36:	bf00      	nop
 8003f38:	08003f9d 	.word	0x08003f9d
 8003f3c:	080041db 	.word	0x080041db
 8003f40:	080041db 	.word	0x080041db
 8003f44:	080041db 	.word	0x080041db
 8003f48:	080041db 	.word	0x080041db
 8003f4c:	080041db 	.word	0x080041db
 8003f50:	080041db 	.word	0x080041db
 8003f54:	080041db 	.word	0x080041db
 8003f58:	08003fc3 	.word	0x08003fc3
 8003f5c:	080041db 	.word	0x080041db
 8003f60:	080041db 	.word	0x080041db
 8003f64:	080041db 	.word	0x080041db
 8003f68:	080041db 	.word	0x080041db
 8003f6c:	080041db 	.word	0x080041db
 8003f70:	080041db 	.word	0x080041db
 8003f74:	080041db 	.word	0x080041db
 8003f78:	08003fc9 	.word	0x08003fc9
 8003f7c:	080041db 	.word	0x080041db
 8003f80:	080041db 	.word	0x080041db
 8003f84:	080041db 	.word	0x080041db
 8003f88:	080041db 	.word	0x080041db
 8003f8c:	080041db 	.word	0x080041db
 8003f90:	080041db 	.word	0x080041db
 8003f94:	080041db 	.word	0x080041db
 8003f98:	08003fcf 	.word	0x08003fcf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f9c:	4b94      	ldr	r3, [pc, #592]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 0320 	and.w	r3, r3, #32
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d009      	beq.n	8003fbc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003fa8:	4b91      	ldr	r3, [pc, #580]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	08db      	lsrs	r3, r3, #3
 8003fae:	f003 0303 	and.w	r3, r3, #3
 8003fb2:	4a90      	ldr	r2, [pc, #576]	@ (80041f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003fb4:	fa22 f303 	lsr.w	r3, r2, r3
 8003fb8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003fba:	e111      	b.n	80041e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003fbc:	4b8d      	ldr	r3, [pc, #564]	@ (80041f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003fbe:	61bb      	str	r3, [r7, #24]
      break;
 8003fc0:	e10e      	b.n	80041e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003fc2:	4b8d      	ldr	r3, [pc, #564]	@ (80041f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003fc4:	61bb      	str	r3, [r7, #24]
      break;
 8003fc6:	e10b      	b.n	80041e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003fc8:	4b8c      	ldr	r3, [pc, #560]	@ (80041fc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003fca:	61bb      	str	r3, [r7, #24]
      break;
 8003fcc:	e108      	b.n	80041e0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003fce:	4b88      	ldr	r3, [pc, #544]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd2:	f003 0303 	and.w	r3, r3, #3
 8003fd6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003fd8:	4b85      	ldr	r3, [pc, #532]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fdc:	091b      	lsrs	r3, r3, #4
 8003fde:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fe2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003fe4:	4b82      	ldr	r3, [pc, #520]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe8:	f003 0301 	and.w	r3, r3, #1
 8003fec:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003fee:	4b80      	ldr	r3, [pc, #512]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ff0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ff2:	08db      	lsrs	r3, r3, #3
 8003ff4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003ff8:	68fa      	ldr	r2, [r7, #12]
 8003ffa:	fb02 f303 	mul.w	r3, r2, r3
 8003ffe:	ee07 3a90 	vmov	s15, r3
 8004002:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004006:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	2b00      	cmp	r3, #0
 800400e:	f000 80e1 	beq.w	80041d4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	2b02      	cmp	r3, #2
 8004016:	f000 8083 	beq.w	8004120 <HAL_RCC_GetSysClockFreq+0x204>
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	2b02      	cmp	r3, #2
 800401e:	f200 80a1 	bhi.w	8004164 <HAL_RCC_GetSysClockFreq+0x248>
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d003      	beq.n	8004030 <HAL_RCC_GetSysClockFreq+0x114>
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d056      	beq.n	80040dc <HAL_RCC_GetSysClockFreq+0x1c0>
 800402e:	e099      	b.n	8004164 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004030:	4b6f      	ldr	r3, [pc, #444]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0320 	and.w	r3, r3, #32
 8004038:	2b00      	cmp	r3, #0
 800403a:	d02d      	beq.n	8004098 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800403c:	4b6c      	ldr	r3, [pc, #432]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	08db      	lsrs	r3, r3, #3
 8004042:	f003 0303 	and.w	r3, r3, #3
 8004046:	4a6b      	ldr	r2, [pc, #428]	@ (80041f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004048:	fa22 f303 	lsr.w	r3, r2, r3
 800404c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	ee07 3a90 	vmov	s15, r3
 8004054:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	ee07 3a90 	vmov	s15, r3
 800405e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004062:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004066:	4b62      	ldr	r3, [pc, #392]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800406a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800406e:	ee07 3a90 	vmov	s15, r3
 8004072:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004076:	ed97 6a02 	vldr	s12, [r7, #8]
 800407a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004200 <HAL_RCC_GetSysClockFreq+0x2e4>
 800407e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004082:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004086:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800408a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800408e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004092:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004096:	e087      	b.n	80041a8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	ee07 3a90 	vmov	s15, r3
 800409e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040a2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004204 <HAL_RCC_GetSysClockFreq+0x2e8>
 80040a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040aa:	4b51      	ldr	r3, [pc, #324]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040b2:	ee07 3a90 	vmov	s15, r3
 80040b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80040be:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004200 <HAL_RCC_GetSysClockFreq+0x2e4>
 80040c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80040da:	e065      	b.n	80041a8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	ee07 3a90 	vmov	s15, r3
 80040e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040e6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004208 <HAL_RCC_GetSysClockFreq+0x2ec>
 80040ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040ee:	4b40      	ldr	r3, [pc, #256]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040f6:	ee07 3a90 	vmov	s15, r3
 80040fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8004102:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004200 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004106:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800410a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800410e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004112:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800411a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800411e:	e043      	b.n	80041a8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	ee07 3a90 	vmov	s15, r3
 8004126:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800412a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800420c <HAL_RCC_GetSysClockFreq+0x2f0>
 800412e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004132:	4b2f      	ldr	r3, [pc, #188]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004136:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800413a:	ee07 3a90 	vmov	s15, r3
 800413e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004142:	ed97 6a02 	vldr	s12, [r7, #8]
 8004146:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004200 <HAL_RCC_GetSysClockFreq+0x2e4>
 800414a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800414e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004152:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004156:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800415a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800415e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004162:	e021      	b.n	80041a8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	ee07 3a90 	vmov	s15, r3
 800416a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800416e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004208 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004172:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004176:	4b1e      	ldr	r3, [pc, #120]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800417a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800417e:	ee07 3a90 	vmov	s15, r3
 8004182:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004186:	ed97 6a02 	vldr	s12, [r7, #8]
 800418a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004200 <HAL_RCC_GetSysClockFreq+0x2e4>
 800418e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004192:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004196:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800419a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800419e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80041a6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80041a8:	4b11      	ldr	r3, [pc, #68]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ac:	0a5b      	lsrs	r3, r3, #9
 80041ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041b2:	3301      	adds	r3, #1
 80041b4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	ee07 3a90 	vmov	s15, r3
 80041bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80041c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041cc:	ee17 3a90 	vmov	r3, s15
 80041d0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80041d2:	e005      	b.n	80041e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80041d4:	2300      	movs	r3, #0
 80041d6:	61bb      	str	r3, [r7, #24]
      break;
 80041d8:	e002      	b.n	80041e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80041da:	4b07      	ldr	r3, [pc, #28]	@ (80041f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80041dc:	61bb      	str	r3, [r7, #24]
      break;
 80041de:	bf00      	nop
  }

  return sysclockfreq;
 80041e0:	69bb      	ldr	r3, [r7, #24]
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3724      	adds	r7, #36	@ 0x24
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	58024400 	.word	0x58024400
 80041f4:	03d09000 	.word	0x03d09000
 80041f8:	003d0900 	.word	0x003d0900
 80041fc:	017d7840 	.word	0x017d7840
 8004200:	46000000 	.word	0x46000000
 8004204:	4c742400 	.word	0x4c742400
 8004208:	4a742400 	.word	0x4a742400
 800420c:	4bbebc20 	.word	0x4bbebc20

08004210 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b082      	sub	sp, #8
 8004214:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004216:	f7ff fe81 	bl	8003f1c <HAL_RCC_GetSysClockFreq>
 800421a:	4602      	mov	r2, r0
 800421c:	4b10      	ldr	r3, [pc, #64]	@ (8004260 <HAL_RCC_GetHCLKFreq+0x50>)
 800421e:	699b      	ldr	r3, [r3, #24]
 8004220:	0a1b      	lsrs	r3, r3, #8
 8004222:	f003 030f 	and.w	r3, r3, #15
 8004226:	490f      	ldr	r1, [pc, #60]	@ (8004264 <HAL_RCC_GetHCLKFreq+0x54>)
 8004228:	5ccb      	ldrb	r3, [r1, r3]
 800422a:	f003 031f 	and.w	r3, r3, #31
 800422e:	fa22 f303 	lsr.w	r3, r2, r3
 8004232:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004234:	4b0a      	ldr	r3, [pc, #40]	@ (8004260 <HAL_RCC_GetHCLKFreq+0x50>)
 8004236:	699b      	ldr	r3, [r3, #24]
 8004238:	f003 030f 	and.w	r3, r3, #15
 800423c:	4a09      	ldr	r2, [pc, #36]	@ (8004264 <HAL_RCC_GetHCLKFreq+0x54>)
 800423e:	5cd3      	ldrb	r3, [r2, r3]
 8004240:	f003 031f 	and.w	r3, r3, #31
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	fa22 f303 	lsr.w	r3, r2, r3
 800424a:	4a07      	ldr	r2, [pc, #28]	@ (8004268 <HAL_RCC_GetHCLKFreq+0x58>)
 800424c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800424e:	4a07      	ldr	r2, [pc, #28]	@ (800426c <HAL_RCC_GetHCLKFreq+0x5c>)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004254:	4b04      	ldr	r3, [pc, #16]	@ (8004268 <HAL_RCC_GetHCLKFreq+0x58>)
 8004256:	681b      	ldr	r3, [r3, #0]
}
 8004258:	4618      	mov	r0, r3
 800425a:	3708      	adds	r7, #8
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}
 8004260:	58024400 	.word	0x58024400
 8004264:	08008e9c 	.word	0x08008e9c
 8004268:	24000004 	.word	0x24000004
 800426c:	24000000 	.word	0x24000000

08004270 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004274:	f7ff ffcc 	bl	8004210 <HAL_RCC_GetHCLKFreq>
 8004278:	4602      	mov	r2, r0
 800427a:	4b06      	ldr	r3, [pc, #24]	@ (8004294 <HAL_RCC_GetPCLK1Freq+0x24>)
 800427c:	69db      	ldr	r3, [r3, #28]
 800427e:	091b      	lsrs	r3, r3, #4
 8004280:	f003 0307 	and.w	r3, r3, #7
 8004284:	4904      	ldr	r1, [pc, #16]	@ (8004298 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004286:	5ccb      	ldrb	r3, [r1, r3]
 8004288:	f003 031f 	and.w	r3, r3, #31
 800428c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004290:	4618      	mov	r0, r3
 8004292:	bd80      	pop	{r7, pc}
 8004294:	58024400 	.word	0x58024400
 8004298:	08008e9c 	.word	0x08008e9c

0800429c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80042a0:	f7ff ffb6 	bl	8004210 <HAL_RCC_GetHCLKFreq>
 80042a4:	4602      	mov	r2, r0
 80042a6:	4b06      	ldr	r3, [pc, #24]	@ (80042c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042a8:	69db      	ldr	r3, [r3, #28]
 80042aa:	0a1b      	lsrs	r3, r3, #8
 80042ac:	f003 0307 	and.w	r3, r3, #7
 80042b0:	4904      	ldr	r1, [pc, #16]	@ (80042c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80042b2:	5ccb      	ldrb	r3, [r1, r3]
 80042b4:	f003 031f 	and.w	r3, r3, #31
 80042b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80042bc:	4618      	mov	r0, r3
 80042be:	bd80      	pop	{r7, pc}
 80042c0:	58024400 	.word	0x58024400
 80042c4:	08008e9c 	.word	0x08008e9c

080042c8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	223f      	movs	r2, #63	@ 0x3f
 80042d6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80042d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004344 <HAL_RCC_GetClockConfig+0x7c>)
 80042da:	691b      	ldr	r3, [r3, #16]
 80042dc:	f003 0207 	and.w	r2, r3, #7
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80042e4:	4b17      	ldr	r3, [pc, #92]	@ (8004344 <HAL_RCC_GetClockConfig+0x7c>)
 80042e6:	699b      	ldr	r3, [r3, #24]
 80042e8:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80042f0:	4b14      	ldr	r3, [pc, #80]	@ (8004344 <HAL_RCC_GetClockConfig+0x7c>)
 80042f2:	699b      	ldr	r3, [r3, #24]
 80042f4:	f003 020f 	and.w	r2, r3, #15
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80042fc:	4b11      	ldr	r3, [pc, #68]	@ (8004344 <HAL_RCC_GetClockConfig+0x7c>)
 80042fe:	699b      	ldr	r3, [r3, #24]
 8004300:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004308:	4b0e      	ldr	r3, [pc, #56]	@ (8004344 <HAL_RCC_GetClockConfig+0x7c>)
 800430a:	69db      	ldr	r3, [r3, #28]
 800430c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004314:	4b0b      	ldr	r3, [pc, #44]	@ (8004344 <HAL_RCC_GetClockConfig+0x7c>)
 8004316:	69db      	ldr	r3, [r3, #28]
 8004318:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004320:	4b08      	ldr	r3, [pc, #32]	@ (8004344 <HAL_RCC_GetClockConfig+0x7c>)
 8004322:	6a1b      	ldr	r3, [r3, #32]
 8004324:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800432c:	4b06      	ldr	r3, [pc, #24]	@ (8004348 <HAL_RCC_GetClockConfig+0x80>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 020f 	and.w	r2, r3, #15
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	601a      	str	r2, [r3, #0]
}
 8004338:	bf00      	nop
 800433a:	370c      	adds	r7, #12
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr
 8004344:	58024400 	.word	0x58024400
 8004348:	52002000 	.word	0x52002000

0800434c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800434c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004350:	b0ca      	sub	sp, #296	@ 0x128
 8004352:	af00      	add	r7, sp, #0
 8004354:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004358:	2300      	movs	r3, #0
 800435a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800435e:	2300      	movs	r3, #0
 8004360:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004370:	2500      	movs	r5, #0
 8004372:	ea54 0305 	orrs.w	r3, r4, r5
 8004376:	d049      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004378:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800437c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800437e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004382:	d02f      	beq.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004384:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004388:	d828      	bhi.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800438a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800438e:	d01a      	beq.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004390:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004394:	d822      	bhi.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004396:	2b00      	cmp	r3, #0
 8004398:	d003      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800439a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800439e:	d007      	beq.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80043a0:	e01c      	b.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043a2:	4bb8      	ldr	r3, [pc, #736]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a6:	4ab7      	ldr	r2, [pc, #732]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80043ae:	e01a      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80043b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b4:	3308      	adds	r3, #8
 80043b6:	2102      	movs	r1, #2
 80043b8:	4618      	mov	r0, r3
 80043ba:	f001 fc8f 	bl	8005cdc <RCCEx_PLL2_Config>
 80043be:	4603      	mov	r3, r0
 80043c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80043c4:	e00f      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80043c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ca:	3328      	adds	r3, #40	@ 0x28
 80043cc:	2102      	movs	r1, #2
 80043ce:	4618      	mov	r0, r3
 80043d0:	f001 fd36 	bl	8005e40 <RCCEx_PLL3_Config>
 80043d4:	4603      	mov	r3, r0
 80043d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80043da:	e004      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043e2:	e000      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80043e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d10a      	bne.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80043ee:	4ba5      	ldr	r3, [pc, #660]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043f2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80043f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80043fc:	4aa1      	ldr	r2, [pc, #644]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043fe:	430b      	orrs	r3, r1
 8004400:	6513      	str	r3, [r2, #80]	@ 0x50
 8004402:	e003      	b.n	800440c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004404:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004408:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800440c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004414:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004418:	f04f 0900 	mov.w	r9, #0
 800441c:	ea58 0309 	orrs.w	r3, r8, r9
 8004420:	d047      	beq.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004428:	2b04      	cmp	r3, #4
 800442a:	d82a      	bhi.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800442c:	a201      	add	r2, pc, #4	@ (adr r2, 8004434 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800442e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004432:	bf00      	nop
 8004434:	08004449 	.word	0x08004449
 8004438:	08004457 	.word	0x08004457
 800443c:	0800446d 	.word	0x0800446d
 8004440:	0800448b 	.word	0x0800448b
 8004444:	0800448b 	.word	0x0800448b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004448:	4b8e      	ldr	r3, [pc, #568]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800444a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444c:	4a8d      	ldr	r2, [pc, #564]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800444e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004452:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004454:	e01a      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800445a:	3308      	adds	r3, #8
 800445c:	2100      	movs	r1, #0
 800445e:	4618      	mov	r0, r3
 8004460:	f001 fc3c 	bl	8005cdc <RCCEx_PLL2_Config>
 8004464:	4603      	mov	r3, r0
 8004466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800446a:	e00f      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800446c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004470:	3328      	adds	r3, #40	@ 0x28
 8004472:	2100      	movs	r1, #0
 8004474:	4618      	mov	r0, r3
 8004476:	f001 fce3 	bl	8005e40 <RCCEx_PLL3_Config>
 800447a:	4603      	mov	r3, r0
 800447c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004480:	e004      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004488:	e000      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800448a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800448c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004490:	2b00      	cmp	r3, #0
 8004492:	d10a      	bne.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004494:	4b7b      	ldr	r3, [pc, #492]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004496:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004498:	f023 0107 	bic.w	r1, r3, #7
 800449c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044a2:	4a78      	ldr	r2, [pc, #480]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044a4:	430b      	orrs	r3, r1
 80044a6:	6513      	str	r3, [r2, #80]	@ 0x50
 80044a8:	e003      	b.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80044b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ba:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80044be:	f04f 0b00 	mov.w	fp, #0
 80044c2:	ea5a 030b 	orrs.w	r3, sl, fp
 80044c6:	d04c      	beq.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80044c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044d2:	d030      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80044d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044d8:	d829      	bhi.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80044da:	2bc0      	cmp	r3, #192	@ 0xc0
 80044dc:	d02d      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80044de:	2bc0      	cmp	r3, #192	@ 0xc0
 80044e0:	d825      	bhi.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80044e2:	2b80      	cmp	r3, #128	@ 0x80
 80044e4:	d018      	beq.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80044e6:	2b80      	cmp	r3, #128	@ 0x80
 80044e8:	d821      	bhi.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d002      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80044ee:	2b40      	cmp	r3, #64	@ 0x40
 80044f0:	d007      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80044f2:	e01c      	b.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044f4:	4b63      	ldr	r3, [pc, #396]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f8:	4a62      	ldr	r2, [pc, #392]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004500:	e01c      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004506:	3308      	adds	r3, #8
 8004508:	2100      	movs	r1, #0
 800450a:	4618      	mov	r0, r3
 800450c:	f001 fbe6 	bl	8005cdc <RCCEx_PLL2_Config>
 8004510:	4603      	mov	r3, r0
 8004512:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004516:	e011      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451c:	3328      	adds	r3, #40	@ 0x28
 800451e:	2100      	movs	r1, #0
 8004520:	4618      	mov	r0, r3
 8004522:	f001 fc8d 	bl	8005e40 <RCCEx_PLL3_Config>
 8004526:	4603      	mov	r3, r0
 8004528:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800452c:	e006      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004534:	e002      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004536:	bf00      	nop
 8004538:	e000      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800453a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800453c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004540:	2b00      	cmp	r3, #0
 8004542:	d10a      	bne.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004544:	4b4f      	ldr	r3, [pc, #316]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004546:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004548:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800454c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004550:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004552:	4a4c      	ldr	r2, [pc, #304]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004554:	430b      	orrs	r3, r1
 8004556:	6513      	str	r3, [r2, #80]	@ 0x50
 8004558:	e003      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800455a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800455e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800456a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800456e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004572:	2300      	movs	r3, #0
 8004574:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004578:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800457c:	460b      	mov	r3, r1
 800457e:	4313      	orrs	r3, r2
 8004580:	d053      	beq.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004586:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800458a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800458e:	d035      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004590:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004594:	d82e      	bhi.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004596:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800459a:	d031      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800459c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80045a0:	d828      	bhi.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80045a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045a6:	d01a      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x292>
 80045a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045ac:	d822      	bhi.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d003      	beq.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80045b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80045b6:	d007      	beq.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80045b8:	e01c      	b.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045ba:	4b32      	ldr	r3, [pc, #200]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045be:	4a31      	ldr	r2, [pc, #196]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045c6:	e01c      	b.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045cc:	3308      	adds	r3, #8
 80045ce:	2100      	movs	r1, #0
 80045d0:	4618      	mov	r0, r3
 80045d2:	f001 fb83 	bl	8005cdc <RCCEx_PLL2_Config>
 80045d6:	4603      	mov	r3, r0
 80045d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80045dc:	e011      	b.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80045de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e2:	3328      	adds	r3, #40	@ 0x28
 80045e4:	2100      	movs	r1, #0
 80045e6:	4618      	mov	r0, r3
 80045e8:	f001 fc2a 	bl	8005e40 <RCCEx_PLL3_Config>
 80045ec:	4603      	mov	r3, r0
 80045ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045f2:	e006      	b.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045fa:	e002      	b.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80045fc:	bf00      	nop
 80045fe:	e000      	b.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004600:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004602:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004606:	2b00      	cmp	r3, #0
 8004608:	d10b      	bne.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800460a:	4b1e      	ldr	r3, [pc, #120]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800460c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800460e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004616:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800461a:	4a1a      	ldr	r2, [pc, #104]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800461c:	430b      	orrs	r3, r1
 800461e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004620:	e003      	b.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004622:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004626:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800462a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800462e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004632:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004636:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800463a:	2300      	movs	r3, #0
 800463c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004640:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004644:	460b      	mov	r3, r1
 8004646:	4313      	orrs	r3, r2
 8004648:	d056      	beq.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800464a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800464e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004652:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004656:	d038      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004658:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800465c:	d831      	bhi.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800465e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004662:	d034      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004664:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004668:	d82b      	bhi.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800466a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800466e:	d01d      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004670:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004674:	d825      	bhi.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004676:	2b00      	cmp	r3, #0
 8004678:	d006      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800467a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800467e:	d00a      	beq.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004680:	e01f      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004682:	bf00      	nop
 8004684:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004688:	4ba2      	ldr	r3, [pc, #648]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800468a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800468c:	4aa1      	ldr	r2, [pc, #644]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800468e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004692:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004694:	e01c      	b.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800469a:	3308      	adds	r3, #8
 800469c:	2100      	movs	r1, #0
 800469e:	4618      	mov	r0, r3
 80046a0:	f001 fb1c 	bl	8005cdc <RCCEx_PLL2_Config>
 80046a4:	4603      	mov	r3, r0
 80046a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80046aa:	e011      	b.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b0:	3328      	adds	r3, #40	@ 0x28
 80046b2:	2100      	movs	r1, #0
 80046b4:	4618      	mov	r0, r3
 80046b6:	f001 fbc3 	bl	8005e40 <RCCEx_PLL3_Config>
 80046ba:	4603      	mov	r3, r0
 80046bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80046c0:	e006      	b.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046c8:	e002      	b.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80046ca:	bf00      	nop
 80046cc:	e000      	b.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80046ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d10b      	bne.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80046d8:	4b8e      	ldr	r3, [pc, #568]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046dc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80046e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80046e8:	4a8a      	ldr	r2, [pc, #552]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046ea:	430b      	orrs	r3, r1
 80046ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80046ee:	e003      	b.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80046f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004700:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004704:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004708:	2300      	movs	r3, #0
 800470a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800470e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004712:	460b      	mov	r3, r1
 8004714:	4313      	orrs	r3, r2
 8004716:	d03a      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004718:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800471c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800471e:	2b30      	cmp	r3, #48	@ 0x30
 8004720:	d01f      	beq.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004722:	2b30      	cmp	r3, #48	@ 0x30
 8004724:	d819      	bhi.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004726:	2b20      	cmp	r3, #32
 8004728:	d00c      	beq.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800472a:	2b20      	cmp	r3, #32
 800472c:	d815      	bhi.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800472e:	2b00      	cmp	r3, #0
 8004730:	d019      	beq.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004732:	2b10      	cmp	r3, #16
 8004734:	d111      	bne.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004736:	4b77      	ldr	r3, [pc, #476]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473a:	4a76      	ldr	r2, [pc, #472]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800473c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004740:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004742:	e011      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004748:	3308      	adds	r3, #8
 800474a:	2102      	movs	r1, #2
 800474c:	4618      	mov	r0, r3
 800474e:	f001 fac5 	bl	8005cdc <RCCEx_PLL2_Config>
 8004752:	4603      	mov	r3, r0
 8004754:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004758:	e006      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004760:	e002      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004762:	bf00      	nop
 8004764:	e000      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004766:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004768:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800476c:	2b00      	cmp	r3, #0
 800476e:	d10a      	bne.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004770:	4b68      	ldr	r3, [pc, #416]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004772:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004774:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800477c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800477e:	4a65      	ldr	r2, [pc, #404]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004780:	430b      	orrs	r3, r1
 8004782:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004784:	e003      	b.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004786:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800478a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800478e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004796:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800479a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800479e:	2300      	movs	r3, #0
 80047a0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80047a4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80047a8:	460b      	mov	r3, r1
 80047aa:	4313      	orrs	r3, r2
 80047ac:	d051      	beq.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80047ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047b8:	d035      	beq.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80047ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047be:	d82e      	bhi.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80047c0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80047c4:	d031      	beq.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80047c6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80047ca:	d828      	bhi.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80047cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047d0:	d01a      	beq.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80047d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047d6:	d822      	bhi.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d003      	beq.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80047dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047e0:	d007      	beq.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80047e2:	e01c      	b.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047e4:	4b4b      	ldr	r3, [pc, #300]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e8:	4a4a      	ldr	r2, [pc, #296]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80047f0:	e01c      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f6:	3308      	adds	r3, #8
 80047f8:	2100      	movs	r1, #0
 80047fa:	4618      	mov	r0, r3
 80047fc:	f001 fa6e 	bl	8005cdc <RCCEx_PLL2_Config>
 8004800:	4603      	mov	r3, r0
 8004802:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004806:	e011      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800480c:	3328      	adds	r3, #40	@ 0x28
 800480e:	2100      	movs	r1, #0
 8004810:	4618      	mov	r0, r3
 8004812:	f001 fb15 	bl	8005e40 <RCCEx_PLL3_Config>
 8004816:	4603      	mov	r3, r0
 8004818:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800481c:	e006      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004824:	e002      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004826:	bf00      	nop
 8004828:	e000      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800482a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800482c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004830:	2b00      	cmp	r3, #0
 8004832:	d10a      	bne.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004834:	4b37      	ldr	r3, [pc, #220]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004836:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004838:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800483c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004842:	4a34      	ldr	r2, [pc, #208]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004844:	430b      	orrs	r3, r1
 8004846:	6513      	str	r3, [r2, #80]	@ 0x50
 8004848:	e003      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800484a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800484e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800485a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800485e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004862:	2300      	movs	r3, #0
 8004864:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004868:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800486c:	460b      	mov	r3, r1
 800486e:	4313      	orrs	r3, r2
 8004870:	d056      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004876:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004878:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800487c:	d033      	beq.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800487e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004882:	d82c      	bhi.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004884:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004888:	d02f      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800488a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800488e:	d826      	bhi.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004890:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004894:	d02b      	beq.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004896:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800489a:	d820      	bhi.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x592>
 800489c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048a0:	d012      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80048a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048a6:	d81a      	bhi.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x592>
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d022      	beq.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80048ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048b0:	d115      	bne.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80048b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048b6:	3308      	adds	r3, #8
 80048b8:	2101      	movs	r1, #1
 80048ba:	4618      	mov	r0, r3
 80048bc:	f001 fa0e 	bl	8005cdc <RCCEx_PLL2_Config>
 80048c0:	4603      	mov	r3, r0
 80048c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80048c6:	e015      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80048c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048cc:	3328      	adds	r3, #40	@ 0x28
 80048ce:	2101      	movs	r1, #1
 80048d0:	4618      	mov	r0, r3
 80048d2:	f001 fab5 	bl	8005e40 <RCCEx_PLL3_Config>
 80048d6:	4603      	mov	r3, r0
 80048d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80048dc:	e00a      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048e4:	e006      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048e6:	bf00      	nop
 80048e8:	e004      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048ea:	bf00      	nop
 80048ec:	e002      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048ee:	bf00      	nop
 80048f0:	e000      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d10d      	bne.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80048fc:	4b05      	ldr	r3, [pc, #20]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004900:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004908:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800490a:	4a02      	ldr	r2, [pc, #8]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800490c:	430b      	orrs	r3, r1
 800490e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004910:	e006      	b.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004912:	bf00      	nop
 8004914:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004918:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800491c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004928:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800492c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004930:	2300      	movs	r3, #0
 8004932:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004936:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800493a:	460b      	mov	r3, r1
 800493c:	4313      	orrs	r3, r2
 800493e:	d055      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004940:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004944:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004948:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800494c:	d033      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800494e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004952:	d82c      	bhi.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004958:	d02f      	beq.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800495a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800495e:	d826      	bhi.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004960:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004964:	d02b      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004966:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800496a:	d820      	bhi.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x662>
 800496c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004970:	d012      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004972:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004976:	d81a      	bhi.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004978:	2b00      	cmp	r3, #0
 800497a:	d022      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800497c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004980:	d115      	bne.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004986:	3308      	adds	r3, #8
 8004988:	2101      	movs	r1, #1
 800498a:	4618      	mov	r0, r3
 800498c:	f001 f9a6 	bl	8005cdc <RCCEx_PLL2_Config>
 8004990:	4603      	mov	r3, r0
 8004992:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004996:	e015      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800499c:	3328      	adds	r3, #40	@ 0x28
 800499e:	2101      	movs	r1, #1
 80049a0:	4618      	mov	r0, r3
 80049a2:	f001 fa4d 	bl	8005e40 <RCCEx_PLL3_Config>
 80049a6:	4603      	mov	r3, r0
 80049a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80049ac:	e00a      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049b4:	e006      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80049b6:	bf00      	nop
 80049b8:	e004      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80049ba:	bf00      	nop
 80049bc:	e002      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80049be:	bf00      	nop
 80049c0:	e000      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80049c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d10b      	bne.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80049cc:	4ba3      	ldr	r3, [pc, #652]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049d0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80049d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80049dc:	4a9f      	ldr	r2, [pc, #636]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049de:	430b      	orrs	r3, r1
 80049e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80049e2:	e003      	b.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80049ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80049f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80049fc:	2300      	movs	r3, #0
 80049fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004a02:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004a06:	460b      	mov	r3, r1
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	d037      	beq.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004a0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a16:	d00e      	beq.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004a18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a1c:	d816      	bhi.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d018      	beq.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004a22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a26:	d111      	bne.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a28:	4b8c      	ldr	r3, [pc, #560]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a2c:	4a8b      	ldr	r2, [pc, #556]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004a34:	e00f      	b.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3a:	3308      	adds	r3, #8
 8004a3c:	2101      	movs	r1, #1
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f001 f94c 	bl	8005cdc <RCCEx_PLL2_Config>
 8004a44:	4603      	mov	r3, r0
 8004a46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004a4a:	e004      	b.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a52:	e000      	b.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004a54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d10a      	bne.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a5e:	4b7f      	ldr	r3, [pc, #508]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a62:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a6c:	4a7b      	ldr	r2, [pc, #492]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a6e:	430b      	orrs	r3, r1
 8004a70:	6513      	str	r3, [r2, #80]	@ 0x50
 8004a72:	e003      	b.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a84:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004a88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004a92:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004a96:	460b      	mov	r3, r1
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	d039      	beq.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004a9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aa0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004aa2:	2b03      	cmp	r3, #3
 8004aa4:	d81c      	bhi.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8004aac <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aac:	08004ae9 	.word	0x08004ae9
 8004ab0:	08004abd 	.word	0x08004abd
 8004ab4:	08004acb 	.word	0x08004acb
 8004ab8:	08004ae9 	.word	0x08004ae9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004abc:	4b67      	ldr	r3, [pc, #412]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac0:	4a66      	ldr	r2, [pc, #408]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ac2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ac6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004ac8:	e00f      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ace:	3308      	adds	r3, #8
 8004ad0:	2102      	movs	r1, #2
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f001 f902 	bl	8005cdc <RCCEx_PLL2_Config>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004ade:	e004      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ae6:	e000      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004ae8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d10a      	bne.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004af2:	4b5a      	ldr	r3, [pc, #360]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004af6:	f023 0103 	bic.w	r1, r3, #3
 8004afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004afe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b00:	4a56      	ldr	r2, [pc, #344]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b02:	430b      	orrs	r3, r1
 8004b04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b06:	e003      	b.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b18:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004b1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b20:	2300      	movs	r3, #0
 8004b22:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004b26:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004b2a:	460b      	mov	r3, r1
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	f000 809f 	beq.w	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b32:	4b4b      	ldr	r3, [pc, #300]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a4a      	ldr	r2, [pc, #296]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004b38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b3c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b3e:	f7fc fd9f 	bl	8001680 <HAL_GetTick>
 8004b42:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b46:	e00b      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b48:	f7fc fd9a 	bl	8001680 <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	2b64      	cmp	r3, #100	@ 0x64
 8004b56:	d903      	bls.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b5e:	e005      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b60:	4b3f      	ldr	r3, [pc, #252]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d0ed      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004b6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d179      	bne.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004b74:	4b39      	ldr	r3, [pc, #228]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b76:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b7c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b80:	4053      	eors	r3, r2
 8004b82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d015      	beq.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b8a:	4b34      	ldr	r3, [pc, #208]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b92:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b96:	4b31      	ldr	r3, [pc, #196]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b9a:	4a30      	ldr	r2, [pc, #192]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ba0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ba2:	4b2e      	ldr	r3, [pc, #184]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ba6:	4a2d      	ldr	r2, [pc, #180]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ba8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bac:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004bae:	4a2b      	ldr	r2, [pc, #172]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bb0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004bb4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004bbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bc2:	d118      	bne.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc4:	f7fc fd5c 	bl	8001680 <HAL_GetTick>
 8004bc8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004bcc:	e00d      	b.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bce:	f7fc fd57 	bl	8001680 <HAL_GetTick>
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004bd8:	1ad2      	subs	r2, r2, r3
 8004bda:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d903      	bls.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004be8:	e005      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004bea:	4b1c      	ldr	r3, [pc, #112]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d0eb      	beq.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004bf6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d129      	bne.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c02:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004c06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c0e:	d10e      	bne.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004c10:	4b12      	ldr	r3, [pc, #72]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c12:	691b      	ldr	r3, [r3, #16]
 8004c14:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c1c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004c20:	091a      	lsrs	r2, r3, #4
 8004c22:	4b10      	ldr	r3, [pc, #64]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004c24:	4013      	ands	r3, r2
 8004c26:	4a0d      	ldr	r2, [pc, #52]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c28:	430b      	orrs	r3, r1
 8004c2a:	6113      	str	r3, [r2, #16]
 8004c2c:	e005      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c30:	691b      	ldr	r3, [r3, #16]
 8004c32:	4a0a      	ldr	r2, [pc, #40]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c34:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004c38:	6113      	str	r3, [r2, #16]
 8004c3a:	4b08      	ldr	r3, [pc, #32]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c3c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c42:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004c46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c4a:	4a04      	ldr	r2, [pc, #16]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c4c:	430b      	orrs	r3, r1
 8004c4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c50:	e00e      	b.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004c5a:	e009      	b.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004c5c:	58024400 	.word	0x58024400
 8004c60:	58024800 	.word	0x58024800
 8004c64:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c78:	f002 0301 	and.w	r3, r2, #1
 8004c7c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c80:	2300      	movs	r3, #0
 8004c82:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004c86:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004c8a:	460b      	mov	r3, r1
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	f000 8089 	beq.w	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c96:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c98:	2b28      	cmp	r3, #40	@ 0x28
 8004c9a:	d86b      	bhi.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ca2:	bf00      	nop
 8004ca4:	08004d7d 	.word	0x08004d7d
 8004ca8:	08004d75 	.word	0x08004d75
 8004cac:	08004d75 	.word	0x08004d75
 8004cb0:	08004d75 	.word	0x08004d75
 8004cb4:	08004d75 	.word	0x08004d75
 8004cb8:	08004d75 	.word	0x08004d75
 8004cbc:	08004d75 	.word	0x08004d75
 8004cc0:	08004d75 	.word	0x08004d75
 8004cc4:	08004d49 	.word	0x08004d49
 8004cc8:	08004d75 	.word	0x08004d75
 8004ccc:	08004d75 	.word	0x08004d75
 8004cd0:	08004d75 	.word	0x08004d75
 8004cd4:	08004d75 	.word	0x08004d75
 8004cd8:	08004d75 	.word	0x08004d75
 8004cdc:	08004d75 	.word	0x08004d75
 8004ce0:	08004d75 	.word	0x08004d75
 8004ce4:	08004d5f 	.word	0x08004d5f
 8004ce8:	08004d75 	.word	0x08004d75
 8004cec:	08004d75 	.word	0x08004d75
 8004cf0:	08004d75 	.word	0x08004d75
 8004cf4:	08004d75 	.word	0x08004d75
 8004cf8:	08004d75 	.word	0x08004d75
 8004cfc:	08004d75 	.word	0x08004d75
 8004d00:	08004d75 	.word	0x08004d75
 8004d04:	08004d7d 	.word	0x08004d7d
 8004d08:	08004d75 	.word	0x08004d75
 8004d0c:	08004d75 	.word	0x08004d75
 8004d10:	08004d75 	.word	0x08004d75
 8004d14:	08004d75 	.word	0x08004d75
 8004d18:	08004d75 	.word	0x08004d75
 8004d1c:	08004d75 	.word	0x08004d75
 8004d20:	08004d75 	.word	0x08004d75
 8004d24:	08004d7d 	.word	0x08004d7d
 8004d28:	08004d75 	.word	0x08004d75
 8004d2c:	08004d75 	.word	0x08004d75
 8004d30:	08004d75 	.word	0x08004d75
 8004d34:	08004d75 	.word	0x08004d75
 8004d38:	08004d75 	.word	0x08004d75
 8004d3c:	08004d75 	.word	0x08004d75
 8004d40:	08004d75 	.word	0x08004d75
 8004d44:	08004d7d 	.word	0x08004d7d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d4c:	3308      	adds	r3, #8
 8004d4e:	2101      	movs	r1, #1
 8004d50:	4618      	mov	r0, r3
 8004d52:	f000 ffc3 	bl	8005cdc <RCCEx_PLL2_Config>
 8004d56:	4603      	mov	r3, r0
 8004d58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004d5c:	e00f      	b.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d62:	3328      	adds	r3, #40	@ 0x28
 8004d64:	2101      	movs	r1, #1
 8004d66:	4618      	mov	r0, r3
 8004d68:	f001 f86a 	bl	8005e40 <RCCEx_PLL3_Config>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004d72:	e004      	b.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d7a:	e000      	b.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004d7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d10a      	bne.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004d86:	4bbf      	ldr	r3, [pc, #764]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d8a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d92:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d94:	4abb      	ldr	r2, [pc, #748]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d96:	430b      	orrs	r3, r1
 8004d98:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d9a:	e003      	b.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004da0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dac:	f002 0302 	and.w	r3, r2, #2
 8004db0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004db4:	2300      	movs	r3, #0
 8004db6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004dba:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	d041      	beq.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004dca:	2b05      	cmp	r3, #5
 8004dcc:	d824      	bhi.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004dce:	a201      	add	r2, pc, #4	@ (adr r2, 8004dd4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dd4:	08004e21 	.word	0x08004e21
 8004dd8:	08004ded 	.word	0x08004ded
 8004ddc:	08004e03 	.word	0x08004e03
 8004de0:	08004e21 	.word	0x08004e21
 8004de4:	08004e21 	.word	0x08004e21
 8004de8:	08004e21 	.word	0x08004e21
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004dec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df0:	3308      	adds	r3, #8
 8004df2:	2101      	movs	r1, #1
 8004df4:	4618      	mov	r0, r3
 8004df6:	f000 ff71 	bl	8005cdc <RCCEx_PLL2_Config>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004e00:	e00f      	b.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e06:	3328      	adds	r3, #40	@ 0x28
 8004e08:	2101      	movs	r1, #1
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f001 f818 	bl	8005e40 <RCCEx_PLL3_Config>
 8004e10:	4603      	mov	r3, r0
 8004e12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004e16:	e004      	b.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e1e:	e000      	b.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004e20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d10a      	bne.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004e2a:	4b96      	ldr	r3, [pc, #600]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e2e:	f023 0107 	bic.w	r1, r3, #7
 8004e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e36:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e38:	4a92      	ldr	r2, [pc, #584]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e3a:	430b      	orrs	r3, r1
 8004e3c:	6553      	str	r3, [r2, #84]	@ 0x54
 8004e3e:	e003      	b.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e50:	f002 0304 	and.w	r3, r2, #4
 8004e54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e58:	2300      	movs	r3, #0
 8004e5a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e5e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004e62:	460b      	mov	r3, r1
 8004e64:	4313      	orrs	r3, r2
 8004e66:	d044      	beq.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004e68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e70:	2b05      	cmp	r3, #5
 8004e72:	d825      	bhi.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004e74:	a201      	add	r2, pc, #4	@ (adr r2, 8004e7c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e7a:	bf00      	nop
 8004e7c:	08004ec9 	.word	0x08004ec9
 8004e80:	08004e95 	.word	0x08004e95
 8004e84:	08004eab 	.word	0x08004eab
 8004e88:	08004ec9 	.word	0x08004ec9
 8004e8c:	08004ec9 	.word	0x08004ec9
 8004e90:	08004ec9 	.word	0x08004ec9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e98:	3308      	adds	r3, #8
 8004e9a:	2101      	movs	r1, #1
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f000 ff1d 	bl	8005cdc <RCCEx_PLL2_Config>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004ea8:	e00f      	b.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eae:	3328      	adds	r3, #40	@ 0x28
 8004eb0:	2101      	movs	r1, #1
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f000 ffc4 	bl	8005e40 <RCCEx_PLL3_Config>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004ebe:	e004      	b.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ec6:	e000      	b.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004ec8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d10b      	bne.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ed2:	4b6c      	ldr	r3, [pc, #432]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ed6:	f023 0107 	bic.w	r1, r3, #7
 8004eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ede:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ee2:	4a68      	ldr	r2, [pc, #416]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ee4:	430b      	orrs	r3, r1
 8004ee6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ee8:	e003      	b.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004efa:	f002 0320 	and.w	r3, r2, #32
 8004efe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004f02:	2300      	movs	r3, #0
 8004f04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004f08:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	d055      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f1e:	d033      	beq.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004f20:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f24:	d82c      	bhi.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004f26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f2a:	d02f      	beq.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f30:	d826      	bhi.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004f32:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f36:	d02b      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004f38:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f3c:	d820      	bhi.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004f3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f42:	d012      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004f44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f48:	d81a      	bhi.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d022      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004f4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f52:	d115      	bne.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f58:	3308      	adds	r3, #8
 8004f5a:	2100      	movs	r1, #0
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f000 febd 	bl	8005cdc <RCCEx_PLL2_Config>
 8004f62:	4603      	mov	r3, r0
 8004f64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004f68:	e015      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f6e:	3328      	adds	r3, #40	@ 0x28
 8004f70:	2102      	movs	r1, #2
 8004f72:	4618      	mov	r0, r3
 8004f74:	f000 ff64 	bl	8005e40 <RCCEx_PLL3_Config>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004f7e:	e00a      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f86:	e006      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f88:	bf00      	nop
 8004f8a:	e004      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f8c:	bf00      	nop
 8004f8e:	e002      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f90:	bf00      	nop
 8004f92:	e000      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d10b      	bne.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f9e:	4b39      	ldr	r3, [pc, #228]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fa2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004fa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fae:	4a35      	ldr	r2, [pc, #212]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004fb0:	430b      	orrs	r3, r1
 8004fb2:	6553      	str	r3, [r2, #84]	@ 0x54
 8004fb4:	e003      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004fca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004fce:	2300      	movs	r3, #0
 8004fd0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004fd4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004fd8:	460b      	mov	r3, r1
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	d058      	beq.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004fde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fe2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fe6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004fea:	d033      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004fec:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004ff0:	d82c      	bhi.n	800504c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004ff2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ff6:	d02f      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004ff8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ffc:	d826      	bhi.n	800504c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004ffe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005002:	d02b      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005004:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005008:	d820      	bhi.n	800504c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800500a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800500e:	d012      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005010:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005014:	d81a      	bhi.n	800504c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005016:	2b00      	cmp	r3, #0
 8005018:	d022      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800501a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800501e:	d115      	bne.n	800504c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005024:	3308      	adds	r3, #8
 8005026:	2100      	movs	r1, #0
 8005028:	4618      	mov	r0, r3
 800502a:	f000 fe57 	bl	8005cdc <RCCEx_PLL2_Config>
 800502e:	4603      	mov	r3, r0
 8005030:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005034:	e015      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800503a:	3328      	adds	r3, #40	@ 0x28
 800503c:	2102      	movs	r1, #2
 800503e:	4618      	mov	r0, r3
 8005040:	f000 fefe 	bl	8005e40 <RCCEx_PLL3_Config>
 8005044:	4603      	mov	r3, r0
 8005046:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800504a:	e00a      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005052:	e006      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005054:	bf00      	nop
 8005056:	e004      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005058:	bf00      	nop
 800505a:	e002      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800505c:	bf00      	nop
 800505e:	e000      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005060:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005062:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005066:	2b00      	cmp	r3, #0
 8005068:	d10e      	bne.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800506a:	4b06      	ldr	r3, [pc, #24]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800506c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800506e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005076:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800507a:	4a02      	ldr	r2, [pc, #8]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800507c:	430b      	orrs	r3, r1
 800507e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005080:	e006      	b.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005082:	bf00      	nop
 8005084:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005088:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800508c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005098:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800509c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80050a0:	2300      	movs	r3, #0
 80050a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80050a6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80050aa:	460b      	mov	r3, r1
 80050ac:	4313      	orrs	r3, r2
 80050ae:	d055      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80050b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050b4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80050b8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80050bc:	d033      	beq.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80050be:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80050c2:	d82c      	bhi.n	800511e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80050c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050c8:	d02f      	beq.n	800512a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80050ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050ce:	d826      	bhi.n	800511e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80050d0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80050d4:	d02b      	beq.n	800512e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80050d6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80050da:	d820      	bhi.n	800511e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80050dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050e0:	d012      	beq.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80050e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050e6:	d81a      	bhi.n	800511e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d022      	beq.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80050ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050f0:	d115      	bne.n	800511e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f6:	3308      	adds	r3, #8
 80050f8:	2100      	movs	r1, #0
 80050fa:	4618      	mov	r0, r3
 80050fc:	f000 fdee 	bl	8005cdc <RCCEx_PLL2_Config>
 8005100:	4603      	mov	r3, r0
 8005102:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005106:	e015      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800510c:	3328      	adds	r3, #40	@ 0x28
 800510e:	2102      	movs	r1, #2
 8005110:	4618      	mov	r0, r3
 8005112:	f000 fe95 	bl	8005e40 <RCCEx_PLL3_Config>
 8005116:	4603      	mov	r3, r0
 8005118:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800511c:	e00a      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005124:	e006      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005126:	bf00      	nop
 8005128:	e004      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800512a:	bf00      	nop
 800512c:	e002      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800512e:	bf00      	nop
 8005130:	e000      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005132:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005134:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005138:	2b00      	cmp	r3, #0
 800513a:	d10b      	bne.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800513c:	4ba1      	ldr	r3, [pc, #644]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800513e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005140:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005148:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800514c:	4a9d      	ldr	r2, [pc, #628]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800514e:	430b      	orrs	r3, r1
 8005150:	6593      	str	r3, [r2, #88]	@ 0x58
 8005152:	e003      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005154:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005158:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800515c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005164:	f002 0308 	and.w	r3, r2, #8
 8005168:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800516c:	2300      	movs	r3, #0
 800516e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005172:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005176:	460b      	mov	r3, r1
 8005178:	4313      	orrs	r3, r2
 800517a:	d01e      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800517c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005180:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005184:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005188:	d10c      	bne.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800518a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518e:	3328      	adds	r3, #40	@ 0x28
 8005190:	2102      	movs	r1, #2
 8005192:	4618      	mov	r0, r3
 8005194:	f000 fe54 	bl	8005e40 <RCCEx_PLL3_Config>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	d002      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80051a4:	4b87      	ldr	r3, [pc, #540]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051a8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80051ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051b4:	4a83      	ldr	r2, [pc, #524]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051b6:	430b      	orrs	r3, r1
 80051b8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80051ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c2:	f002 0310 	and.w	r3, r2, #16
 80051c6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80051ca:	2300      	movs	r3, #0
 80051cc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80051d0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80051d4:	460b      	mov	r3, r1
 80051d6:	4313      	orrs	r3, r2
 80051d8:	d01e      	beq.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80051da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051e6:	d10c      	bne.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80051e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ec:	3328      	adds	r3, #40	@ 0x28
 80051ee:	2102      	movs	r1, #2
 80051f0:	4618      	mov	r0, r3
 80051f2:	f000 fe25 	bl	8005e40 <RCCEx_PLL3_Config>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d002      	beq.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005202:	4b70      	ldr	r3, [pc, #448]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005206:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800520a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800520e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005212:	4a6c      	ldr	r2, [pc, #432]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005214:	430b      	orrs	r3, r1
 8005216:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005218:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800521c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005220:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005224:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005228:	2300      	movs	r3, #0
 800522a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800522e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005232:	460b      	mov	r3, r1
 8005234:	4313      	orrs	r3, r2
 8005236:	d03e      	beq.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005238:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800523c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005240:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005244:	d022      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005246:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800524a:	d81b      	bhi.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800524c:	2b00      	cmp	r3, #0
 800524e:	d003      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005250:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005254:	d00b      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005256:	e015      	b.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800525c:	3308      	adds	r3, #8
 800525e:	2100      	movs	r1, #0
 8005260:	4618      	mov	r0, r3
 8005262:	f000 fd3b 	bl	8005cdc <RCCEx_PLL2_Config>
 8005266:	4603      	mov	r3, r0
 8005268:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800526c:	e00f      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800526e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005272:	3328      	adds	r3, #40	@ 0x28
 8005274:	2102      	movs	r1, #2
 8005276:	4618      	mov	r0, r3
 8005278:	f000 fde2 	bl	8005e40 <RCCEx_PLL3_Config>
 800527c:	4603      	mov	r3, r0
 800527e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005282:	e004      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800528a:	e000      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800528c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800528e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005292:	2b00      	cmp	r3, #0
 8005294:	d10b      	bne.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005296:	4b4b      	ldr	r3, [pc, #300]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800529a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800529e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052a2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80052a6:	4a47      	ldr	r2, [pc, #284]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052a8:	430b      	orrs	r3, r1
 80052aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80052ac:	e003      	b.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80052b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052be:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80052c2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80052c4:	2300      	movs	r3, #0
 80052c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80052c8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80052cc:	460b      	mov	r3, r1
 80052ce:	4313      	orrs	r3, r2
 80052d0:	d03b      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80052d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052da:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80052de:	d01f      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80052e0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80052e4:	d818      	bhi.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80052e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052ea:	d003      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80052ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80052f0:	d007      	beq.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80052f2:	e011      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052f4:	4b33      	ldr	r3, [pc, #204]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052f8:	4a32      	ldr	r2, [pc, #200]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005300:	e00f      	b.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005306:	3328      	adds	r3, #40	@ 0x28
 8005308:	2101      	movs	r1, #1
 800530a:	4618      	mov	r0, r3
 800530c:	f000 fd98 	bl	8005e40 <RCCEx_PLL3_Config>
 8005310:	4603      	mov	r3, r0
 8005312:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005316:	e004      	b.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800531e:	e000      	b.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005320:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005322:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10b      	bne.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800532a:	4b26      	ldr	r3, [pc, #152]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800532c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800532e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005332:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800533a:	4a22      	ldr	r2, [pc, #136]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800533c:	430b      	orrs	r3, r1
 800533e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005340:	e003      	b.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005342:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005346:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800534a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800534e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005352:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005356:	673b      	str	r3, [r7, #112]	@ 0x70
 8005358:	2300      	movs	r3, #0
 800535a:	677b      	str	r3, [r7, #116]	@ 0x74
 800535c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005360:	460b      	mov	r3, r1
 8005362:	4313      	orrs	r3, r2
 8005364:	d034      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800536a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800536c:	2b00      	cmp	r3, #0
 800536e:	d003      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005370:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005374:	d007      	beq.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005376:	e011      	b.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005378:	4b12      	ldr	r3, [pc, #72]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800537a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800537c:	4a11      	ldr	r2, [pc, #68]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800537e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005382:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005384:	e00e      	b.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800538a:	3308      	adds	r3, #8
 800538c:	2102      	movs	r1, #2
 800538e:	4618      	mov	r0, r3
 8005390:	f000 fca4 	bl	8005cdc <RCCEx_PLL2_Config>
 8005394:	4603      	mov	r3, r0
 8005396:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800539a:	e003      	b.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d10d      	bne.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80053ac:	4b05      	ldr	r3, [pc, #20]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80053ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053b0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80053b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053ba:	4a02      	ldr	r2, [pc, #8]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80053bc:	430b      	orrs	r3, r1
 80053be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80053c0:	e006      	b.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80053c2:	bf00      	nop
 80053c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80053d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80053dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80053de:	2300      	movs	r3, #0
 80053e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80053e2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80053e6:	460b      	mov	r3, r1
 80053e8:	4313      	orrs	r3, r2
 80053ea:	d00c      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80053ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053f0:	3328      	adds	r3, #40	@ 0x28
 80053f2:	2102      	movs	r1, #2
 80053f4:	4618      	mov	r0, r3
 80053f6:	f000 fd23 	bl	8005e40 <RCCEx_PLL3_Config>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d002      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800540a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800540e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005412:	663b      	str	r3, [r7, #96]	@ 0x60
 8005414:	2300      	movs	r3, #0
 8005416:	667b      	str	r3, [r7, #100]	@ 0x64
 8005418:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800541c:	460b      	mov	r3, r1
 800541e:	4313      	orrs	r3, r2
 8005420:	d038      	beq.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005426:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800542a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800542e:	d018      	beq.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005430:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005434:	d811      	bhi.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005436:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800543a:	d014      	beq.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800543c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005440:	d80b      	bhi.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005442:	2b00      	cmp	r3, #0
 8005444:	d011      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005446:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800544a:	d106      	bne.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800544c:	4bc3      	ldr	r3, [pc, #780]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800544e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005450:	4ac2      	ldr	r2, [pc, #776]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005452:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005456:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005458:	e008      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005460:	e004      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005462:	bf00      	nop
 8005464:	e002      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005466:	bf00      	nop
 8005468:	e000      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800546a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800546c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005470:	2b00      	cmp	r3, #0
 8005472:	d10b      	bne.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005474:	4bb9      	ldr	r3, [pc, #740]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005478:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800547c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005480:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005484:	4ab5      	ldr	r2, [pc, #724]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005486:	430b      	orrs	r3, r1
 8005488:	6553      	str	r3, [r2, #84]	@ 0x54
 800548a:	e003      	b.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800548c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005490:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80054a0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80054a2:	2300      	movs	r3, #0
 80054a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80054a6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80054aa:	460b      	mov	r3, r1
 80054ac:	4313      	orrs	r3, r2
 80054ae:	d009      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80054b0:	4baa      	ldr	r3, [pc, #680]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054b4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80054b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054be:	4aa7      	ldr	r2, [pc, #668]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054c0:	430b      	orrs	r3, r1
 80054c2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80054c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054cc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80054d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80054d2:	2300      	movs	r3, #0
 80054d4:	657b      	str	r3, [r7, #84]	@ 0x54
 80054d6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80054da:	460b      	mov	r3, r1
 80054dc:	4313      	orrs	r3, r2
 80054de:	d00a      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80054e0:	4b9e      	ldr	r3, [pc, #632]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054e2:	691b      	ldr	r3, [r3, #16]
 80054e4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80054e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ec:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80054f0:	4a9a      	ldr	r2, [pc, #616]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054f2:	430b      	orrs	r3, r1
 80054f4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80054f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054fe:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005502:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005504:	2300      	movs	r3, #0
 8005506:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005508:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800550c:	460b      	mov	r3, r1
 800550e:	4313      	orrs	r3, r2
 8005510:	d009      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005512:	4b92      	ldr	r3, [pc, #584]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005514:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005516:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800551a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800551e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005520:	4a8e      	ldr	r2, [pc, #568]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005522:	430b      	orrs	r3, r1
 8005524:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800552a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005532:	643b      	str	r3, [r7, #64]	@ 0x40
 8005534:	2300      	movs	r3, #0
 8005536:	647b      	str	r3, [r7, #68]	@ 0x44
 8005538:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800553c:	460b      	mov	r3, r1
 800553e:	4313      	orrs	r3, r2
 8005540:	d00e      	beq.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005542:	4b86      	ldr	r3, [pc, #536]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005544:	691b      	ldr	r3, [r3, #16]
 8005546:	4a85      	ldr	r2, [pc, #532]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005548:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800554c:	6113      	str	r3, [r2, #16]
 800554e:	4b83      	ldr	r3, [pc, #524]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005550:	6919      	ldr	r1, [r3, #16]
 8005552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005556:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800555a:	4a80      	ldr	r2, [pc, #512]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800555c:	430b      	orrs	r3, r1
 800555e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005568:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800556c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800556e:	2300      	movs	r3, #0
 8005570:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005572:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005576:	460b      	mov	r3, r1
 8005578:	4313      	orrs	r3, r2
 800557a:	d009      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800557c:	4b77      	ldr	r3, [pc, #476]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800557e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005580:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800558a:	4a74      	ldr	r2, [pc, #464]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800558c:	430b      	orrs	r3, r1
 800558e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005598:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800559c:	633b      	str	r3, [r7, #48]	@ 0x30
 800559e:	2300      	movs	r3, #0
 80055a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80055a2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80055a6:	460b      	mov	r3, r1
 80055a8:	4313      	orrs	r3, r2
 80055aa:	d00a      	beq.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80055ac:	4b6b      	ldr	r3, [pc, #428]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055b0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80055b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055bc:	4a67      	ldr	r2, [pc, #412]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055be:	430b      	orrs	r3, r1
 80055c0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80055c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ca:	2100      	movs	r1, #0
 80055cc:	62b9      	str	r1, [r7, #40]	@ 0x28
 80055ce:	f003 0301 	and.w	r3, r3, #1
 80055d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055d4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80055d8:	460b      	mov	r3, r1
 80055da:	4313      	orrs	r3, r2
 80055dc:	d011      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80055de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055e2:	3308      	adds	r3, #8
 80055e4:	2100      	movs	r1, #0
 80055e6:	4618      	mov	r0, r3
 80055e8:	f000 fb78 	bl	8005cdc <RCCEx_PLL2_Config>
 80055ec:	4603      	mov	r3, r0
 80055ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80055f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d003      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800560a:	2100      	movs	r1, #0
 800560c:	6239      	str	r1, [r7, #32]
 800560e:	f003 0302 	and.w	r3, r3, #2
 8005612:	627b      	str	r3, [r7, #36]	@ 0x24
 8005614:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005618:	460b      	mov	r3, r1
 800561a:	4313      	orrs	r3, r2
 800561c:	d011      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800561e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005622:	3308      	adds	r3, #8
 8005624:	2101      	movs	r1, #1
 8005626:	4618      	mov	r0, r3
 8005628:	f000 fb58 	bl	8005cdc <RCCEx_PLL2_Config>
 800562c:	4603      	mov	r3, r0
 800562e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005632:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005636:	2b00      	cmp	r3, #0
 8005638:	d003      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800563a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800563e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800564a:	2100      	movs	r1, #0
 800564c:	61b9      	str	r1, [r7, #24]
 800564e:	f003 0304 	and.w	r3, r3, #4
 8005652:	61fb      	str	r3, [r7, #28]
 8005654:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005658:	460b      	mov	r3, r1
 800565a:	4313      	orrs	r3, r2
 800565c:	d011      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800565e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005662:	3308      	adds	r3, #8
 8005664:	2102      	movs	r1, #2
 8005666:	4618      	mov	r0, r3
 8005668:	f000 fb38 	bl	8005cdc <RCCEx_PLL2_Config>
 800566c:	4603      	mov	r3, r0
 800566e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005672:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005676:	2b00      	cmp	r3, #0
 8005678:	d003      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800567a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800567e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800568a:	2100      	movs	r1, #0
 800568c:	6139      	str	r1, [r7, #16]
 800568e:	f003 0308 	and.w	r3, r3, #8
 8005692:	617b      	str	r3, [r7, #20]
 8005694:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005698:	460b      	mov	r3, r1
 800569a:	4313      	orrs	r3, r2
 800569c:	d011      	beq.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800569e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056a2:	3328      	adds	r3, #40	@ 0x28
 80056a4:	2100      	movs	r1, #0
 80056a6:	4618      	mov	r0, r3
 80056a8:	f000 fbca 	bl	8005e40 <RCCEx_PLL3_Config>
 80056ac:	4603      	mov	r3, r0
 80056ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80056b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d003      	beq.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80056c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ca:	2100      	movs	r1, #0
 80056cc:	60b9      	str	r1, [r7, #8]
 80056ce:	f003 0310 	and.w	r3, r3, #16
 80056d2:	60fb      	str	r3, [r7, #12]
 80056d4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80056d8:	460b      	mov	r3, r1
 80056da:	4313      	orrs	r3, r2
 80056dc:	d011      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80056de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056e2:	3328      	adds	r3, #40	@ 0x28
 80056e4:	2101      	movs	r1, #1
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 fbaa 	bl	8005e40 <RCCEx_PLL3_Config>
 80056ec:	4603      	mov	r3, r0
 80056ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80056f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d003      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800570a:	2100      	movs	r1, #0
 800570c:	6039      	str	r1, [r7, #0]
 800570e:	f003 0320 	and.w	r3, r3, #32
 8005712:	607b      	str	r3, [r7, #4]
 8005714:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005718:	460b      	mov	r3, r1
 800571a:	4313      	orrs	r3, r2
 800571c:	d011      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800571e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005722:	3328      	adds	r3, #40	@ 0x28
 8005724:	2102      	movs	r1, #2
 8005726:	4618      	mov	r0, r3
 8005728:	f000 fb8a 	bl	8005e40 <RCCEx_PLL3_Config>
 800572c:	4603      	mov	r3, r0
 800572e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005732:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005736:	2b00      	cmp	r3, #0
 8005738:	d003      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800573a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800573e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005742:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005746:	2b00      	cmp	r3, #0
 8005748:	d101      	bne.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800574a:	2300      	movs	r3, #0
 800574c:	e000      	b.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
}
 8005750:	4618      	mov	r0, r3
 8005752:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005756:	46bd      	mov	sp, r7
 8005758:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800575c:	58024400 	.word	0x58024400

08005760 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005764:	f7fe fd54 	bl	8004210 <HAL_RCC_GetHCLKFreq>
 8005768:	4602      	mov	r2, r0
 800576a:	4b06      	ldr	r3, [pc, #24]	@ (8005784 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800576c:	6a1b      	ldr	r3, [r3, #32]
 800576e:	091b      	lsrs	r3, r3, #4
 8005770:	f003 0307 	and.w	r3, r3, #7
 8005774:	4904      	ldr	r1, [pc, #16]	@ (8005788 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005776:	5ccb      	ldrb	r3, [r1, r3]
 8005778:	f003 031f 	and.w	r3, r3, #31
 800577c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005780:	4618      	mov	r0, r3
 8005782:	bd80      	pop	{r7, pc}
 8005784:	58024400 	.word	0x58024400
 8005788:	08008e9c 	.word	0x08008e9c

0800578c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800578c:	b480      	push	{r7}
 800578e:	b089      	sub	sp, #36	@ 0x24
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005794:	4ba1      	ldr	r3, [pc, #644]	@ (8005a1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005798:	f003 0303 	and.w	r3, r3, #3
 800579c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800579e:	4b9f      	ldr	r3, [pc, #636]	@ (8005a1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057a2:	0b1b      	lsrs	r3, r3, #12
 80057a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80057a8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80057aa:	4b9c      	ldr	r3, [pc, #624]	@ (8005a1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ae:	091b      	lsrs	r3, r3, #4
 80057b0:	f003 0301 	and.w	r3, r3, #1
 80057b4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80057b6:	4b99      	ldr	r3, [pc, #612]	@ (8005a1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057ba:	08db      	lsrs	r3, r3, #3
 80057bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80057c0:	693a      	ldr	r2, [r7, #16]
 80057c2:	fb02 f303 	mul.w	r3, r2, r3
 80057c6:	ee07 3a90 	vmov	s15, r3
 80057ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057ce:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	f000 8111 	beq.w	80059fc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	2b02      	cmp	r3, #2
 80057de:	f000 8083 	beq.w	80058e8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	2b02      	cmp	r3, #2
 80057e6:	f200 80a1 	bhi.w	800592c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80057ea:	69bb      	ldr	r3, [r7, #24]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d003      	beq.n	80057f8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80057f0:	69bb      	ldr	r3, [r7, #24]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d056      	beq.n	80058a4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80057f6:	e099      	b.n	800592c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80057f8:	4b88      	ldr	r3, [pc, #544]	@ (8005a1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0320 	and.w	r3, r3, #32
 8005800:	2b00      	cmp	r3, #0
 8005802:	d02d      	beq.n	8005860 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005804:	4b85      	ldr	r3, [pc, #532]	@ (8005a1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	08db      	lsrs	r3, r3, #3
 800580a:	f003 0303 	and.w	r3, r3, #3
 800580e:	4a84      	ldr	r2, [pc, #528]	@ (8005a20 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005810:	fa22 f303 	lsr.w	r3, r2, r3
 8005814:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	ee07 3a90 	vmov	s15, r3
 800581c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	ee07 3a90 	vmov	s15, r3
 8005826:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800582a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800582e:	4b7b      	ldr	r3, [pc, #492]	@ (8005a1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005830:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005832:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005836:	ee07 3a90 	vmov	s15, r3
 800583a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800583e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005842:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005a24 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005846:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800584a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800584e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005852:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005856:	ee67 7a27 	vmul.f32	s15, s14, s15
 800585a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800585e:	e087      	b.n	8005970 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	ee07 3a90 	vmov	s15, r3
 8005866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800586a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005a28 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800586e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005872:	4b6a      	ldr	r3, [pc, #424]	@ (8005a1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005876:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800587a:	ee07 3a90 	vmov	s15, r3
 800587e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005882:	ed97 6a03 	vldr	s12, [r7, #12]
 8005886:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005a24 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800588a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800588e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005892:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005896:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800589a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800589e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80058a2:	e065      	b.n	8005970 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	ee07 3a90 	vmov	s15, r3
 80058aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058ae:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005a2c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80058b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058b6:	4b59      	ldr	r3, [pc, #356]	@ (8005a1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058be:	ee07 3a90 	vmov	s15, r3
 80058c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80058ca:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005a24 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80058ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80058e6:	e043      	b.n	8005970 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	ee07 3a90 	vmov	s15, r3
 80058ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058f2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005a30 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80058f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058fa:	4b48      	ldr	r3, [pc, #288]	@ (8005a1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005902:	ee07 3a90 	vmov	s15, r3
 8005906:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800590a:	ed97 6a03 	vldr	s12, [r7, #12]
 800590e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005a24 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005912:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005916:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800591a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800591e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005922:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005926:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800592a:	e021      	b.n	8005970 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	ee07 3a90 	vmov	s15, r3
 8005932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005936:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005a2c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800593a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800593e:	4b37      	ldr	r3, [pc, #220]	@ (8005a1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005942:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005946:	ee07 3a90 	vmov	s15, r3
 800594a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800594e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005952:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005a24 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005956:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800595a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800595e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005962:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005966:	ee67 7a27 	vmul.f32	s15, s14, s15
 800596a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800596e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005970:	4b2a      	ldr	r3, [pc, #168]	@ (8005a1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005974:	0a5b      	lsrs	r3, r3, #9
 8005976:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800597a:	ee07 3a90 	vmov	s15, r3
 800597e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005982:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005986:	ee37 7a87 	vadd.f32	s14, s15, s14
 800598a:	edd7 6a07 	vldr	s13, [r7, #28]
 800598e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005992:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005996:	ee17 2a90 	vmov	r2, s15
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800599e:	4b1f      	ldr	r3, [pc, #124]	@ (8005a1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80059a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059a2:	0c1b      	lsrs	r3, r3, #16
 80059a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059a8:	ee07 3a90 	vmov	s15, r3
 80059ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80059b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80059b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80059bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059c4:	ee17 2a90 	vmov	r2, s15
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80059cc:	4b13      	ldr	r3, [pc, #76]	@ (8005a1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80059ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059d0:	0e1b      	lsrs	r3, r3, #24
 80059d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059d6:	ee07 3a90 	vmov	s15, r3
 80059da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80059e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80059e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80059ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059f2:	ee17 2a90 	vmov	r2, s15
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80059fa:	e008      	b.n	8005a0e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2200      	movs	r2, #0
 8005a00:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	609a      	str	r2, [r3, #8]
}
 8005a0e:	bf00      	nop
 8005a10:	3724      	adds	r7, #36	@ 0x24
 8005a12:	46bd      	mov	sp, r7
 8005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a18:	4770      	bx	lr
 8005a1a:	bf00      	nop
 8005a1c:	58024400 	.word	0x58024400
 8005a20:	03d09000 	.word	0x03d09000
 8005a24:	46000000 	.word	0x46000000
 8005a28:	4c742400 	.word	0x4c742400
 8005a2c:	4a742400 	.word	0x4a742400
 8005a30:	4bbebc20 	.word	0x4bbebc20

08005a34 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b089      	sub	sp, #36	@ 0x24
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005a3c:	4ba1      	ldr	r3, [pc, #644]	@ (8005cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a40:	f003 0303 	and.w	r3, r3, #3
 8005a44:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005a46:	4b9f      	ldr	r3, [pc, #636]	@ (8005cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4a:	0d1b      	lsrs	r3, r3, #20
 8005a4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a50:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005a52:	4b9c      	ldr	r3, [pc, #624]	@ (8005cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a56:	0a1b      	lsrs	r3, r3, #8
 8005a58:	f003 0301 	and.w	r3, r3, #1
 8005a5c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005a5e:	4b99      	ldr	r3, [pc, #612]	@ (8005cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a62:	08db      	lsrs	r3, r3, #3
 8005a64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005a68:	693a      	ldr	r2, [r7, #16]
 8005a6a:	fb02 f303 	mul.w	r3, r2, r3
 8005a6e:	ee07 3a90 	vmov	s15, r3
 8005a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a76:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	f000 8111 	beq.w	8005ca4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005a82:	69bb      	ldr	r3, [r7, #24]
 8005a84:	2b02      	cmp	r3, #2
 8005a86:	f000 8083 	beq.w	8005b90 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005a8a:	69bb      	ldr	r3, [r7, #24]
 8005a8c:	2b02      	cmp	r3, #2
 8005a8e:	f200 80a1 	bhi.w	8005bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005a92:	69bb      	ldr	r3, [r7, #24]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d003      	beq.n	8005aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005a98:	69bb      	ldr	r3, [r7, #24]
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d056      	beq.n	8005b4c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005a9e:	e099      	b.n	8005bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005aa0:	4b88      	ldr	r3, [pc, #544]	@ (8005cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 0320 	and.w	r3, r3, #32
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d02d      	beq.n	8005b08 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005aac:	4b85      	ldr	r3, [pc, #532]	@ (8005cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	08db      	lsrs	r3, r3, #3
 8005ab2:	f003 0303 	and.w	r3, r3, #3
 8005ab6:	4a84      	ldr	r2, [pc, #528]	@ (8005cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005ab8:	fa22 f303 	lsr.w	r3, r2, r3
 8005abc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	ee07 3a90 	vmov	s15, r3
 8005ac4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	ee07 3a90 	vmov	s15, r3
 8005ace:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ad2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ad6:	4b7b      	ldr	r3, [pc, #492]	@ (8005cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ada:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ade:	ee07 3a90 	vmov	s15, r3
 8005ae2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ae6:	ed97 6a03 	vldr	s12, [r7, #12]
 8005aea:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005ccc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005aee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005af2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005af6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005afa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005afe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b02:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005b06:	e087      	b.n	8005c18 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	ee07 3a90 	vmov	s15, r3
 8005b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b12:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005cd0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005b16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b1a:	4b6a      	ldr	r3, [pc, #424]	@ (8005cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b22:	ee07 3a90 	vmov	s15, r3
 8005b26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b2e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005ccc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005b32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b4a:	e065      	b.n	8005c18 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	ee07 3a90 	vmov	s15, r3
 8005b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b56:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005b5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b5e:	4b59      	ldr	r3, [pc, #356]	@ (8005cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b66:	ee07 3a90 	vmov	s15, r3
 8005b6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b72:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005ccc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005b76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b8e:	e043      	b.n	8005c18 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	ee07 3a90 	vmov	s15, r3
 8005b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b9a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005cd8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005b9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ba2:	4b48      	ldr	r3, [pc, #288]	@ (8005cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005baa:	ee07 3a90 	vmov	s15, r3
 8005bae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005bb6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005ccc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005bba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005bd2:	e021      	b.n	8005c18 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	ee07 3a90 	vmov	s15, r3
 8005bda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bde:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005be2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005be6:	4b37      	ldr	r3, [pc, #220]	@ (8005cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bee:	ee07 3a90 	vmov	s15, r3
 8005bf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bf6:	ed97 6a03 	vldr	s12, [r7, #12]
 8005bfa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005ccc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005bfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c16:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005c18:	4b2a      	ldr	r3, [pc, #168]	@ (8005cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c1c:	0a5b      	lsrs	r3, r3, #9
 8005c1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c22:	ee07 3a90 	vmov	s15, r3
 8005c26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005c32:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c3e:	ee17 2a90 	vmov	r2, s15
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005c46:	4b1f      	ldr	r3, [pc, #124]	@ (8005cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c4a:	0c1b      	lsrs	r3, r3, #16
 8005c4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c50:	ee07 3a90 	vmov	s15, r3
 8005c54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c58:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c5c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005c60:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c6c:	ee17 2a90 	vmov	r2, s15
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005c74:	4b13      	ldr	r3, [pc, #76]	@ (8005cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c78:	0e1b      	lsrs	r3, r3, #24
 8005c7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c7e:	ee07 3a90 	vmov	s15, r3
 8005c82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c8a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005c8e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c9a:	ee17 2a90 	vmov	r2, s15
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005ca2:	e008      	b.n	8005cb6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	609a      	str	r2, [r3, #8]
}
 8005cb6:	bf00      	nop
 8005cb8:	3724      	adds	r7, #36	@ 0x24
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr
 8005cc2:	bf00      	nop
 8005cc4:	58024400 	.word	0x58024400
 8005cc8:	03d09000 	.word	0x03d09000
 8005ccc:	46000000 	.word	0x46000000
 8005cd0:	4c742400 	.word	0x4c742400
 8005cd4:	4a742400 	.word	0x4a742400
 8005cd8:	4bbebc20 	.word	0x4bbebc20

08005cdc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005cea:	4b53      	ldr	r3, [pc, #332]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cee:	f003 0303 	and.w	r3, r3, #3
 8005cf2:	2b03      	cmp	r3, #3
 8005cf4:	d101      	bne.n	8005cfa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e099      	b.n	8005e2e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005cfa:	4b4f      	ldr	r3, [pc, #316]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a4e      	ldr	r2, [pc, #312]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005d00:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d06:	f7fb fcbb 	bl	8001680 <HAL_GetTick>
 8005d0a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005d0c:	e008      	b.n	8005d20 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005d0e:	f7fb fcb7 	bl	8001680 <HAL_GetTick>
 8005d12:	4602      	mov	r2, r0
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	1ad3      	subs	r3, r2, r3
 8005d18:	2b02      	cmp	r3, #2
 8005d1a:	d901      	bls.n	8005d20 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e086      	b.n	8005e2e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005d20:	4b45      	ldr	r3, [pc, #276]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d1f0      	bne.n	8005d0e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005d2c:	4b42      	ldr	r3, [pc, #264]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d30:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	031b      	lsls	r3, r3, #12
 8005d3a:	493f      	ldr	r1, [pc, #252]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	3b01      	subs	r3, #1
 8005d46:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	3b01      	subs	r3, #1
 8005d50:	025b      	lsls	r3, r3, #9
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	431a      	orrs	r2, r3
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	041b      	lsls	r3, r3, #16
 8005d5e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005d62:	431a      	orrs	r2, r3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	691b      	ldr	r3, [r3, #16]
 8005d68:	3b01      	subs	r3, #1
 8005d6a:	061b      	lsls	r3, r3, #24
 8005d6c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005d70:	4931      	ldr	r1, [pc, #196]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005d72:	4313      	orrs	r3, r2
 8005d74:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005d76:	4b30      	ldr	r3, [pc, #192]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d7a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	492d      	ldr	r1, [pc, #180]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005d84:	4313      	orrs	r3, r2
 8005d86:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005d88:	4b2b      	ldr	r3, [pc, #172]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d8c:	f023 0220 	bic.w	r2, r3, #32
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	699b      	ldr	r3, [r3, #24]
 8005d94:	4928      	ldr	r1, [pc, #160]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005d96:	4313      	orrs	r3, r2
 8005d98:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005d9a:	4b27      	ldr	r3, [pc, #156]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d9e:	4a26      	ldr	r2, [pc, #152]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005da0:	f023 0310 	bic.w	r3, r3, #16
 8005da4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005da6:	4b24      	ldr	r3, [pc, #144]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005da8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005daa:	4b24      	ldr	r3, [pc, #144]	@ (8005e3c <RCCEx_PLL2_Config+0x160>)
 8005dac:	4013      	ands	r3, r2
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	69d2      	ldr	r2, [r2, #28]
 8005db2:	00d2      	lsls	r2, r2, #3
 8005db4:	4920      	ldr	r1, [pc, #128]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005db6:	4313      	orrs	r3, r2
 8005db8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005dba:	4b1f      	ldr	r3, [pc, #124]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dbe:	4a1e      	ldr	r2, [pc, #120]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005dc0:	f043 0310 	orr.w	r3, r3, #16
 8005dc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d106      	bne.n	8005dda <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd0:	4a19      	ldr	r2, [pc, #100]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005dd2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005dd6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005dd8:	e00f      	b.n	8005dfa <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d106      	bne.n	8005dee <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005de0:	4b15      	ldr	r3, [pc, #84]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de4:	4a14      	ldr	r2, [pc, #80]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005de6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005dea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005dec:	e005      	b.n	8005dfa <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005dee:	4b12      	ldr	r3, [pc, #72]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005df2:	4a11      	ldr	r2, [pc, #68]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005df4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005df8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a0e      	ldr	r2, [pc, #56]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005e00:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005e04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e06:	f7fb fc3b 	bl	8001680 <HAL_GetTick>
 8005e0a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005e0c:	e008      	b.n	8005e20 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005e0e:	f7fb fc37 	bl	8001680 <HAL_GetTick>
 8005e12:	4602      	mov	r2, r0
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	1ad3      	subs	r3, r2, r3
 8005e18:	2b02      	cmp	r3, #2
 8005e1a:	d901      	bls.n	8005e20 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005e1c:	2303      	movs	r3, #3
 8005e1e:	e006      	b.n	8005e2e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005e20:	4b05      	ldr	r3, [pc, #20]	@ (8005e38 <RCCEx_PLL2_Config+0x15c>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d0f0      	beq.n	8005e0e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3710      	adds	r7, #16
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	58024400 	.word	0x58024400
 8005e3c:	ffff0007 	.word	0xffff0007

08005e40 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005e4e:	4b53      	ldr	r3, [pc, #332]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e52:	f003 0303 	and.w	r3, r3, #3
 8005e56:	2b03      	cmp	r3, #3
 8005e58:	d101      	bne.n	8005e5e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e099      	b.n	8005f92 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005e5e:	4b4f      	ldr	r3, [pc, #316]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a4e      	ldr	r2, [pc, #312]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005e64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e6a:	f7fb fc09 	bl	8001680 <HAL_GetTick>
 8005e6e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005e70:	e008      	b.n	8005e84 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005e72:	f7fb fc05 	bl	8001680 <HAL_GetTick>
 8005e76:	4602      	mov	r2, r0
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	1ad3      	subs	r3, r2, r3
 8005e7c:	2b02      	cmp	r3, #2
 8005e7e:	d901      	bls.n	8005e84 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005e80:	2303      	movs	r3, #3
 8005e82:	e086      	b.n	8005f92 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005e84:	4b45      	ldr	r3, [pc, #276]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d1f0      	bne.n	8005e72 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005e90:	4b42      	ldr	r3, [pc, #264]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e94:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	051b      	lsls	r3, r3, #20
 8005e9e:	493f      	ldr	r1, [pc, #252]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	628b      	str	r3, [r1, #40]	@ 0x28
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	3b01      	subs	r3, #1
 8005eb4:	025b      	lsls	r3, r3, #9
 8005eb6:	b29b      	uxth	r3, r3
 8005eb8:	431a      	orrs	r2, r3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	3b01      	subs	r3, #1
 8005ec0:	041b      	lsls	r3, r3, #16
 8005ec2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005ec6:	431a      	orrs	r2, r3
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	691b      	ldr	r3, [r3, #16]
 8005ecc:	3b01      	subs	r3, #1
 8005ece:	061b      	lsls	r3, r3, #24
 8005ed0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005ed4:	4931      	ldr	r1, [pc, #196]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005eda:	4b30      	ldr	r3, [pc, #192]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ede:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	695b      	ldr	r3, [r3, #20]
 8005ee6:	492d      	ldr	r1, [pc, #180]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005eec:	4b2b      	ldr	r3, [pc, #172]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ef0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	699b      	ldr	r3, [r3, #24]
 8005ef8:	4928      	ldr	r1, [pc, #160]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005efa:	4313      	orrs	r3, r2
 8005efc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005efe:	4b27      	ldr	r3, [pc, #156]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f02:	4a26      	ldr	r2, [pc, #152]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005f04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f08:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005f0a:	4b24      	ldr	r3, [pc, #144]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005f0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f0e:	4b24      	ldr	r3, [pc, #144]	@ (8005fa0 <RCCEx_PLL3_Config+0x160>)
 8005f10:	4013      	ands	r3, r2
 8005f12:	687a      	ldr	r2, [r7, #4]
 8005f14:	69d2      	ldr	r2, [r2, #28]
 8005f16:	00d2      	lsls	r2, r2, #3
 8005f18:	4920      	ldr	r1, [pc, #128]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005f1e:	4b1f      	ldr	r3, [pc, #124]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f22:	4a1e      	ldr	r2, [pc, #120]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005f24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f28:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d106      	bne.n	8005f3e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005f30:	4b1a      	ldr	r3, [pc, #104]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f34:	4a19      	ldr	r2, [pc, #100]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005f36:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005f3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005f3c:	e00f      	b.n	8005f5e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	d106      	bne.n	8005f52 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005f44:	4b15      	ldr	r3, [pc, #84]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f48:	4a14      	ldr	r2, [pc, #80]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005f4a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005f4e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005f50:	e005      	b.n	8005f5e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005f52:	4b12      	ldr	r3, [pc, #72]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f56:	4a11      	ldr	r2, [pc, #68]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005f58:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a0e      	ldr	r2, [pc, #56]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005f64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f6a:	f7fb fb89 	bl	8001680 <HAL_GetTick>
 8005f6e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005f70:	e008      	b.n	8005f84 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005f72:	f7fb fb85 	bl	8001680 <HAL_GetTick>
 8005f76:	4602      	mov	r2, r0
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	1ad3      	subs	r3, r2, r3
 8005f7c:	2b02      	cmp	r3, #2
 8005f7e:	d901      	bls.n	8005f84 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005f80:	2303      	movs	r3, #3
 8005f82:	e006      	b.n	8005f92 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005f84:	4b05      	ldr	r3, [pc, #20]	@ (8005f9c <RCCEx_PLL3_Config+0x15c>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d0f0      	beq.n	8005f72 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3710      	adds	r7, #16
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}
 8005f9a:	bf00      	nop
 8005f9c:	58024400 	.word	0x58024400
 8005fa0:	ffff0007 	.word	0xffff0007

08005fa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b082      	sub	sp, #8
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d101      	bne.n	8005fb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e049      	b.n	800604a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d106      	bne.n	8005fd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f000 f841 	bl	8006052 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2202      	movs	r2, #2
 8005fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	3304      	adds	r3, #4
 8005fe0:	4619      	mov	r1, r3
 8005fe2:	4610      	mov	r0, r2
 8005fe4:	f000 f9e8 	bl	80063b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	3708      	adds	r7, #8
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}

08006052 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006052:	b480      	push	{r7}
 8006054:	b083      	sub	sp, #12
 8006056:	af00      	add	r7, sp, #0
 8006058:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800605a:	bf00      	nop
 800605c:	370c      	adds	r7, #12
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr
	...

08006068 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006068:	b480      	push	{r7}
 800606a:	b085      	sub	sp, #20
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006076:	b2db      	uxtb	r3, r3
 8006078:	2b01      	cmp	r3, #1
 800607a:	d001      	beq.n	8006080 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	e054      	b.n	800612a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2202      	movs	r2, #2
 8006084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	68da      	ldr	r2, [r3, #12]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f042 0201 	orr.w	r2, r2, #1
 8006096:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a26      	ldr	r2, [pc, #152]	@ (8006138 <HAL_TIM_Base_Start_IT+0xd0>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d022      	beq.n	80060e8 <HAL_TIM_Base_Start_IT+0x80>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060aa:	d01d      	beq.n	80060e8 <HAL_TIM_Base_Start_IT+0x80>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a22      	ldr	r2, [pc, #136]	@ (800613c <HAL_TIM_Base_Start_IT+0xd4>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d018      	beq.n	80060e8 <HAL_TIM_Base_Start_IT+0x80>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a21      	ldr	r2, [pc, #132]	@ (8006140 <HAL_TIM_Base_Start_IT+0xd8>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d013      	beq.n	80060e8 <HAL_TIM_Base_Start_IT+0x80>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a1f      	ldr	r2, [pc, #124]	@ (8006144 <HAL_TIM_Base_Start_IT+0xdc>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d00e      	beq.n	80060e8 <HAL_TIM_Base_Start_IT+0x80>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a1e      	ldr	r2, [pc, #120]	@ (8006148 <HAL_TIM_Base_Start_IT+0xe0>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d009      	beq.n	80060e8 <HAL_TIM_Base_Start_IT+0x80>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a1c      	ldr	r2, [pc, #112]	@ (800614c <HAL_TIM_Base_Start_IT+0xe4>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d004      	beq.n	80060e8 <HAL_TIM_Base_Start_IT+0x80>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a1b      	ldr	r2, [pc, #108]	@ (8006150 <HAL_TIM_Base_Start_IT+0xe8>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d115      	bne.n	8006114 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	689a      	ldr	r2, [r3, #8]
 80060ee:	4b19      	ldr	r3, [pc, #100]	@ (8006154 <HAL_TIM_Base_Start_IT+0xec>)
 80060f0:	4013      	ands	r3, r2
 80060f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2b06      	cmp	r3, #6
 80060f8:	d015      	beq.n	8006126 <HAL_TIM_Base_Start_IT+0xbe>
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006100:	d011      	beq.n	8006126 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f042 0201 	orr.w	r2, r2, #1
 8006110:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006112:	e008      	b.n	8006126 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f042 0201 	orr.w	r2, r2, #1
 8006122:	601a      	str	r2, [r3, #0]
 8006124:	e000      	b.n	8006128 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006126:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006128:	2300      	movs	r3, #0
}
 800612a:	4618      	mov	r0, r3
 800612c:	3714      	adds	r7, #20
 800612e:	46bd      	mov	sp, r7
 8006130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006134:	4770      	bx	lr
 8006136:	bf00      	nop
 8006138:	40010000 	.word	0x40010000
 800613c:	40000400 	.word	0x40000400
 8006140:	40000800 	.word	0x40000800
 8006144:	40000c00 	.word	0x40000c00
 8006148:	40010400 	.word	0x40010400
 800614c:	40001800 	.word	0x40001800
 8006150:	40014000 	.word	0x40014000
 8006154:	00010007 	.word	0x00010007

08006158 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b084      	sub	sp, #16
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	f003 0302 	and.w	r3, r3, #2
 8006176:	2b00      	cmp	r3, #0
 8006178:	d020      	beq.n	80061bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f003 0302 	and.w	r3, r3, #2
 8006180:	2b00      	cmp	r3, #0
 8006182:	d01b      	beq.n	80061bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f06f 0202 	mvn.w	r2, #2
 800618c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2201      	movs	r2, #1
 8006192:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	699b      	ldr	r3, [r3, #24]
 800619a:	f003 0303 	and.w	r3, r3, #3
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d003      	beq.n	80061aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 f8e9 	bl	800637a <HAL_TIM_IC_CaptureCallback>
 80061a8:	e005      	b.n	80061b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 f8db 	bl	8006366 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f000 f8ec 	bl	800638e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	f003 0304 	and.w	r3, r3, #4
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d020      	beq.n	8006208 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f003 0304 	and.w	r3, r3, #4
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d01b      	beq.n	8006208 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f06f 0204 	mvn.w	r2, #4
 80061d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2202      	movs	r2, #2
 80061de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	699b      	ldr	r3, [r3, #24]
 80061e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d003      	beq.n	80061f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f000 f8c3 	bl	800637a <HAL_TIM_IC_CaptureCallback>
 80061f4:	e005      	b.n	8006202 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f000 f8b5 	bl	8006366 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f000 f8c6 	bl	800638e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	f003 0308 	and.w	r3, r3, #8
 800620e:	2b00      	cmp	r3, #0
 8006210:	d020      	beq.n	8006254 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	f003 0308 	and.w	r3, r3, #8
 8006218:	2b00      	cmp	r3, #0
 800621a:	d01b      	beq.n	8006254 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f06f 0208 	mvn.w	r2, #8
 8006224:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2204      	movs	r2, #4
 800622a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	69db      	ldr	r3, [r3, #28]
 8006232:	f003 0303 	and.w	r3, r3, #3
 8006236:	2b00      	cmp	r3, #0
 8006238:	d003      	beq.n	8006242 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	f000 f89d 	bl	800637a <HAL_TIM_IC_CaptureCallback>
 8006240:	e005      	b.n	800624e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 f88f 	bl	8006366 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f000 f8a0 	bl	800638e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	f003 0310 	and.w	r3, r3, #16
 800625a:	2b00      	cmp	r3, #0
 800625c:	d020      	beq.n	80062a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	f003 0310 	and.w	r3, r3, #16
 8006264:	2b00      	cmp	r3, #0
 8006266:	d01b      	beq.n	80062a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f06f 0210 	mvn.w	r2, #16
 8006270:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2208      	movs	r2, #8
 8006276:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	69db      	ldr	r3, [r3, #28]
 800627e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006282:	2b00      	cmp	r3, #0
 8006284:	d003      	beq.n	800628e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f000 f877 	bl	800637a <HAL_TIM_IC_CaptureCallback>
 800628c:	e005      	b.n	800629a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f000 f869 	bl	8006366 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	f000 f87a 	bl	800638e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	f003 0301 	and.w	r3, r3, #1
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d00c      	beq.n	80062c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	f003 0301 	and.w	r3, r3, #1
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d007      	beq.n	80062c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f06f 0201 	mvn.w	r2, #1
 80062bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f7fa fd02 	bl	8000cc8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d104      	bne.n	80062d8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d00c      	beq.n	80062f2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d007      	beq.n	80062f2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80062ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f000 f90d 	bl	800650c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d00c      	beq.n	8006316 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006302:	2b00      	cmp	r3, #0
 8006304:	d007      	beq.n	8006316 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800630e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f000 f905 	bl	8006520 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800631c:	2b00      	cmp	r3, #0
 800631e:	d00c      	beq.n	800633a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006326:	2b00      	cmp	r3, #0
 8006328:	d007      	beq.n	800633a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006332:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006334:	6878      	ldr	r0, [r7, #4]
 8006336:	f000 f834 	bl	80063a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	f003 0320 	and.w	r3, r3, #32
 8006340:	2b00      	cmp	r3, #0
 8006342:	d00c      	beq.n	800635e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f003 0320 	and.w	r3, r3, #32
 800634a:	2b00      	cmp	r3, #0
 800634c:	d007      	beq.n	800635e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f06f 0220 	mvn.w	r2, #32
 8006356:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f000 f8cd 	bl	80064f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800635e:	bf00      	nop
 8006360:	3710      	adds	r7, #16
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}

08006366 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006366:	b480      	push	{r7}
 8006368:	b083      	sub	sp, #12
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800636e:	bf00      	nop
 8006370:	370c      	adds	r7, #12
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr

0800637a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800637a:	b480      	push	{r7}
 800637c:	b083      	sub	sp, #12
 800637e:	af00      	add	r7, sp, #0
 8006380:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006382:	bf00      	nop
 8006384:	370c      	adds	r7, #12
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr

0800638e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800638e:	b480      	push	{r7}
 8006390:	b083      	sub	sp, #12
 8006392:	af00      	add	r7, sp, #0
 8006394:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006396:	bf00      	nop
 8006398:	370c      	adds	r7, #12
 800639a:	46bd      	mov	sp, r7
 800639c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a0:	4770      	bx	lr

080063a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80063a2:	b480      	push	{r7}
 80063a4:	b083      	sub	sp, #12
 80063a6:	af00      	add	r7, sp, #0
 80063a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80063aa:	bf00      	nop
 80063ac:	370c      	adds	r7, #12
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr
	...

080063b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b085      	sub	sp, #20
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
 80063c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	4a43      	ldr	r2, [pc, #268]	@ (80064d8 <TIM_Base_SetConfig+0x120>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d013      	beq.n	80063f8 <TIM_Base_SetConfig+0x40>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063d6:	d00f      	beq.n	80063f8 <TIM_Base_SetConfig+0x40>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	4a40      	ldr	r2, [pc, #256]	@ (80064dc <TIM_Base_SetConfig+0x124>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d00b      	beq.n	80063f8 <TIM_Base_SetConfig+0x40>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	4a3f      	ldr	r2, [pc, #252]	@ (80064e0 <TIM_Base_SetConfig+0x128>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d007      	beq.n	80063f8 <TIM_Base_SetConfig+0x40>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	4a3e      	ldr	r2, [pc, #248]	@ (80064e4 <TIM_Base_SetConfig+0x12c>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d003      	beq.n	80063f8 <TIM_Base_SetConfig+0x40>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	4a3d      	ldr	r2, [pc, #244]	@ (80064e8 <TIM_Base_SetConfig+0x130>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d108      	bne.n	800640a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	68fa      	ldr	r2, [r7, #12]
 8006406:	4313      	orrs	r3, r2
 8006408:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	4a32      	ldr	r2, [pc, #200]	@ (80064d8 <TIM_Base_SetConfig+0x120>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d01f      	beq.n	8006452 <TIM_Base_SetConfig+0x9a>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006418:	d01b      	beq.n	8006452 <TIM_Base_SetConfig+0x9a>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	4a2f      	ldr	r2, [pc, #188]	@ (80064dc <TIM_Base_SetConfig+0x124>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d017      	beq.n	8006452 <TIM_Base_SetConfig+0x9a>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	4a2e      	ldr	r2, [pc, #184]	@ (80064e0 <TIM_Base_SetConfig+0x128>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d013      	beq.n	8006452 <TIM_Base_SetConfig+0x9a>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	4a2d      	ldr	r2, [pc, #180]	@ (80064e4 <TIM_Base_SetConfig+0x12c>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d00f      	beq.n	8006452 <TIM_Base_SetConfig+0x9a>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	4a2c      	ldr	r2, [pc, #176]	@ (80064e8 <TIM_Base_SetConfig+0x130>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d00b      	beq.n	8006452 <TIM_Base_SetConfig+0x9a>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	4a2b      	ldr	r2, [pc, #172]	@ (80064ec <TIM_Base_SetConfig+0x134>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d007      	beq.n	8006452 <TIM_Base_SetConfig+0x9a>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	4a2a      	ldr	r2, [pc, #168]	@ (80064f0 <TIM_Base_SetConfig+0x138>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d003      	beq.n	8006452 <TIM_Base_SetConfig+0x9a>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a29      	ldr	r2, [pc, #164]	@ (80064f4 <TIM_Base_SetConfig+0x13c>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d108      	bne.n	8006464 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006458:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	68fa      	ldr	r2, [r7, #12]
 8006460:	4313      	orrs	r3, r2
 8006462:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	695b      	ldr	r3, [r3, #20]
 800646e:	4313      	orrs	r3, r2
 8006470:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	689a      	ldr	r2, [r3, #8]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	4a14      	ldr	r2, [pc, #80]	@ (80064d8 <TIM_Base_SetConfig+0x120>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d00f      	beq.n	80064aa <TIM_Base_SetConfig+0xf2>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4a16      	ldr	r2, [pc, #88]	@ (80064e8 <TIM_Base_SetConfig+0x130>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d00b      	beq.n	80064aa <TIM_Base_SetConfig+0xf2>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	4a15      	ldr	r2, [pc, #84]	@ (80064ec <TIM_Base_SetConfig+0x134>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d007      	beq.n	80064aa <TIM_Base_SetConfig+0xf2>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	4a14      	ldr	r2, [pc, #80]	@ (80064f0 <TIM_Base_SetConfig+0x138>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d003      	beq.n	80064aa <TIM_Base_SetConfig+0xf2>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	4a13      	ldr	r2, [pc, #76]	@ (80064f4 <TIM_Base_SetConfig+0x13c>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d103      	bne.n	80064b2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	691a      	ldr	r2, [r3, #16]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f043 0204 	orr.w	r2, r3, #4
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2201      	movs	r2, #1
 80064c2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	601a      	str	r2, [r3, #0]
}
 80064ca:	bf00      	nop
 80064cc:	3714      	adds	r7, #20
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr
 80064d6:	bf00      	nop
 80064d8:	40010000 	.word	0x40010000
 80064dc:	40000400 	.word	0x40000400
 80064e0:	40000800 	.word	0x40000800
 80064e4:	40000c00 	.word	0x40000c00
 80064e8:	40010400 	.word	0x40010400
 80064ec:	40014000 	.word	0x40014000
 80064f0:	40014400 	.word	0x40014400
 80064f4:	40014800 	.word	0x40014800

080064f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006500:	bf00      	nop
 8006502:	370c      	adds	r7, #12
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr

0800650c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800650c:	b480      	push	{r7}
 800650e:	b083      	sub	sp, #12
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006514:	bf00      	nop
 8006516:	370c      	adds	r7, #12
 8006518:	46bd      	mov	sp, r7
 800651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651e:	4770      	bx	lr

08006520 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006520:	b480      	push	{r7}
 8006522:	b083      	sub	sp, #12
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006528:	bf00      	nop
 800652a:	370c      	adds	r7, #12
 800652c:	46bd      	mov	sp, r7
 800652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006532:	4770      	bx	lr

08006534 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d101      	bne.n	8006546 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e042      	b.n	80065cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800654c:	2b00      	cmp	r3, #0
 800654e:	d106      	bne.n	800655e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f7fa fe29 	bl	80011b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2224      	movs	r2, #36	@ 0x24
 8006562:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f022 0201 	bic.w	r2, r2, #1
 8006574:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800657a:	2b00      	cmp	r3, #0
 800657c:	d002      	beq.n	8006584 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f000 fd90 	bl	80070a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f000 f825 	bl	80065d4 <UART_SetConfig>
 800658a:	4603      	mov	r3, r0
 800658c:	2b01      	cmp	r3, #1
 800658e:	d101      	bne.n	8006594 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e01b      	b.n	80065cc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	685a      	ldr	r2, [r3, #4]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80065a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	689a      	ldr	r2, [r3, #8]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80065b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f042 0201 	orr.w	r2, r2, #1
 80065c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f000 fe0f 	bl	80071e8 <UART_CheckIdleState>
 80065ca:	4603      	mov	r3, r0
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3708      	adds	r7, #8
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065d8:	b092      	sub	sp, #72	@ 0x48
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80065de:	2300      	movs	r3, #0
 80065e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	689a      	ldr	r2, [r3, #8]
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	691b      	ldr	r3, [r3, #16]
 80065ec:	431a      	orrs	r2, r3
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	695b      	ldr	r3, [r3, #20]
 80065f2:	431a      	orrs	r2, r3
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	69db      	ldr	r3, [r3, #28]
 80065f8:	4313      	orrs	r3, r2
 80065fa:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	4bbe      	ldr	r3, [pc, #760]	@ (80068fc <UART_SetConfig+0x328>)
 8006604:	4013      	ands	r3, r2
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	6812      	ldr	r2, [r2, #0]
 800660a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800660c:	430b      	orrs	r3, r1
 800660e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	68da      	ldr	r2, [r3, #12]
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	430a      	orrs	r2, r1
 8006624:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	699b      	ldr	r3, [r3, #24]
 800662a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4ab3      	ldr	r2, [pc, #716]	@ (8006900 <UART_SetConfig+0x32c>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d004      	beq.n	8006640 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	6a1b      	ldr	r3, [r3, #32]
 800663a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800663c:	4313      	orrs	r3, r2
 800663e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	689a      	ldr	r2, [r3, #8]
 8006646:	4baf      	ldr	r3, [pc, #700]	@ (8006904 <UART_SetConfig+0x330>)
 8006648:	4013      	ands	r3, r2
 800664a:	697a      	ldr	r2, [r7, #20]
 800664c:	6812      	ldr	r2, [r2, #0]
 800664e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006650:	430b      	orrs	r3, r1
 8006652:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800665a:	f023 010f 	bic.w	r1, r3, #15
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	430a      	orrs	r2, r1
 8006668:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4aa6      	ldr	r2, [pc, #664]	@ (8006908 <UART_SetConfig+0x334>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d177      	bne.n	8006764 <UART_SetConfig+0x190>
 8006674:	4ba5      	ldr	r3, [pc, #660]	@ (800690c <UART_SetConfig+0x338>)
 8006676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006678:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800667c:	2b28      	cmp	r3, #40	@ 0x28
 800667e:	d86d      	bhi.n	800675c <UART_SetConfig+0x188>
 8006680:	a201      	add	r2, pc, #4	@ (adr r2, 8006688 <UART_SetConfig+0xb4>)
 8006682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006686:	bf00      	nop
 8006688:	0800672d 	.word	0x0800672d
 800668c:	0800675d 	.word	0x0800675d
 8006690:	0800675d 	.word	0x0800675d
 8006694:	0800675d 	.word	0x0800675d
 8006698:	0800675d 	.word	0x0800675d
 800669c:	0800675d 	.word	0x0800675d
 80066a0:	0800675d 	.word	0x0800675d
 80066a4:	0800675d 	.word	0x0800675d
 80066a8:	08006735 	.word	0x08006735
 80066ac:	0800675d 	.word	0x0800675d
 80066b0:	0800675d 	.word	0x0800675d
 80066b4:	0800675d 	.word	0x0800675d
 80066b8:	0800675d 	.word	0x0800675d
 80066bc:	0800675d 	.word	0x0800675d
 80066c0:	0800675d 	.word	0x0800675d
 80066c4:	0800675d 	.word	0x0800675d
 80066c8:	0800673d 	.word	0x0800673d
 80066cc:	0800675d 	.word	0x0800675d
 80066d0:	0800675d 	.word	0x0800675d
 80066d4:	0800675d 	.word	0x0800675d
 80066d8:	0800675d 	.word	0x0800675d
 80066dc:	0800675d 	.word	0x0800675d
 80066e0:	0800675d 	.word	0x0800675d
 80066e4:	0800675d 	.word	0x0800675d
 80066e8:	08006745 	.word	0x08006745
 80066ec:	0800675d 	.word	0x0800675d
 80066f0:	0800675d 	.word	0x0800675d
 80066f4:	0800675d 	.word	0x0800675d
 80066f8:	0800675d 	.word	0x0800675d
 80066fc:	0800675d 	.word	0x0800675d
 8006700:	0800675d 	.word	0x0800675d
 8006704:	0800675d 	.word	0x0800675d
 8006708:	0800674d 	.word	0x0800674d
 800670c:	0800675d 	.word	0x0800675d
 8006710:	0800675d 	.word	0x0800675d
 8006714:	0800675d 	.word	0x0800675d
 8006718:	0800675d 	.word	0x0800675d
 800671c:	0800675d 	.word	0x0800675d
 8006720:	0800675d 	.word	0x0800675d
 8006724:	0800675d 	.word	0x0800675d
 8006728:	08006755 	.word	0x08006755
 800672c:	2301      	movs	r3, #1
 800672e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006732:	e222      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006734:	2304      	movs	r3, #4
 8006736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800673a:	e21e      	b.n	8006b7a <UART_SetConfig+0x5a6>
 800673c:	2308      	movs	r3, #8
 800673e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006742:	e21a      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006744:	2310      	movs	r3, #16
 8006746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800674a:	e216      	b.n	8006b7a <UART_SetConfig+0x5a6>
 800674c:	2320      	movs	r3, #32
 800674e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006752:	e212      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006754:	2340      	movs	r3, #64	@ 0x40
 8006756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800675a:	e20e      	b.n	8006b7a <UART_SetConfig+0x5a6>
 800675c:	2380      	movs	r3, #128	@ 0x80
 800675e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006762:	e20a      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a69      	ldr	r2, [pc, #420]	@ (8006910 <UART_SetConfig+0x33c>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d130      	bne.n	80067d0 <UART_SetConfig+0x1fc>
 800676e:	4b67      	ldr	r3, [pc, #412]	@ (800690c <UART_SetConfig+0x338>)
 8006770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006772:	f003 0307 	and.w	r3, r3, #7
 8006776:	2b05      	cmp	r3, #5
 8006778:	d826      	bhi.n	80067c8 <UART_SetConfig+0x1f4>
 800677a:	a201      	add	r2, pc, #4	@ (adr r2, 8006780 <UART_SetConfig+0x1ac>)
 800677c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006780:	08006799 	.word	0x08006799
 8006784:	080067a1 	.word	0x080067a1
 8006788:	080067a9 	.word	0x080067a9
 800678c:	080067b1 	.word	0x080067b1
 8006790:	080067b9 	.word	0x080067b9
 8006794:	080067c1 	.word	0x080067c1
 8006798:	2300      	movs	r3, #0
 800679a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800679e:	e1ec      	b.n	8006b7a <UART_SetConfig+0x5a6>
 80067a0:	2304      	movs	r3, #4
 80067a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067a6:	e1e8      	b.n	8006b7a <UART_SetConfig+0x5a6>
 80067a8:	2308      	movs	r3, #8
 80067aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067ae:	e1e4      	b.n	8006b7a <UART_SetConfig+0x5a6>
 80067b0:	2310      	movs	r3, #16
 80067b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067b6:	e1e0      	b.n	8006b7a <UART_SetConfig+0x5a6>
 80067b8:	2320      	movs	r3, #32
 80067ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067be:	e1dc      	b.n	8006b7a <UART_SetConfig+0x5a6>
 80067c0:	2340      	movs	r3, #64	@ 0x40
 80067c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067c6:	e1d8      	b.n	8006b7a <UART_SetConfig+0x5a6>
 80067c8:	2380      	movs	r3, #128	@ 0x80
 80067ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067ce:	e1d4      	b.n	8006b7a <UART_SetConfig+0x5a6>
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a4f      	ldr	r2, [pc, #316]	@ (8006914 <UART_SetConfig+0x340>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d130      	bne.n	800683c <UART_SetConfig+0x268>
 80067da:	4b4c      	ldr	r3, [pc, #304]	@ (800690c <UART_SetConfig+0x338>)
 80067dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067de:	f003 0307 	and.w	r3, r3, #7
 80067e2:	2b05      	cmp	r3, #5
 80067e4:	d826      	bhi.n	8006834 <UART_SetConfig+0x260>
 80067e6:	a201      	add	r2, pc, #4	@ (adr r2, 80067ec <UART_SetConfig+0x218>)
 80067e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ec:	08006805 	.word	0x08006805
 80067f0:	0800680d 	.word	0x0800680d
 80067f4:	08006815 	.word	0x08006815
 80067f8:	0800681d 	.word	0x0800681d
 80067fc:	08006825 	.word	0x08006825
 8006800:	0800682d 	.word	0x0800682d
 8006804:	2300      	movs	r3, #0
 8006806:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800680a:	e1b6      	b.n	8006b7a <UART_SetConfig+0x5a6>
 800680c:	2304      	movs	r3, #4
 800680e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006812:	e1b2      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006814:	2308      	movs	r3, #8
 8006816:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800681a:	e1ae      	b.n	8006b7a <UART_SetConfig+0x5a6>
 800681c:	2310      	movs	r3, #16
 800681e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006822:	e1aa      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006824:	2320      	movs	r3, #32
 8006826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800682a:	e1a6      	b.n	8006b7a <UART_SetConfig+0x5a6>
 800682c:	2340      	movs	r3, #64	@ 0x40
 800682e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006832:	e1a2      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006834:	2380      	movs	r3, #128	@ 0x80
 8006836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800683a:	e19e      	b.n	8006b7a <UART_SetConfig+0x5a6>
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a35      	ldr	r2, [pc, #212]	@ (8006918 <UART_SetConfig+0x344>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d130      	bne.n	80068a8 <UART_SetConfig+0x2d4>
 8006846:	4b31      	ldr	r3, [pc, #196]	@ (800690c <UART_SetConfig+0x338>)
 8006848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800684a:	f003 0307 	and.w	r3, r3, #7
 800684e:	2b05      	cmp	r3, #5
 8006850:	d826      	bhi.n	80068a0 <UART_SetConfig+0x2cc>
 8006852:	a201      	add	r2, pc, #4	@ (adr r2, 8006858 <UART_SetConfig+0x284>)
 8006854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006858:	08006871 	.word	0x08006871
 800685c:	08006879 	.word	0x08006879
 8006860:	08006881 	.word	0x08006881
 8006864:	08006889 	.word	0x08006889
 8006868:	08006891 	.word	0x08006891
 800686c:	08006899 	.word	0x08006899
 8006870:	2300      	movs	r3, #0
 8006872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006876:	e180      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006878:	2304      	movs	r3, #4
 800687a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800687e:	e17c      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006880:	2308      	movs	r3, #8
 8006882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006886:	e178      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006888:	2310      	movs	r3, #16
 800688a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800688e:	e174      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006890:	2320      	movs	r3, #32
 8006892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006896:	e170      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006898:	2340      	movs	r3, #64	@ 0x40
 800689a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800689e:	e16c      	b.n	8006b7a <UART_SetConfig+0x5a6>
 80068a0:	2380      	movs	r3, #128	@ 0x80
 80068a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068a6:	e168      	b.n	8006b7a <UART_SetConfig+0x5a6>
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a1b      	ldr	r2, [pc, #108]	@ (800691c <UART_SetConfig+0x348>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d142      	bne.n	8006938 <UART_SetConfig+0x364>
 80068b2:	4b16      	ldr	r3, [pc, #88]	@ (800690c <UART_SetConfig+0x338>)
 80068b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068b6:	f003 0307 	and.w	r3, r3, #7
 80068ba:	2b05      	cmp	r3, #5
 80068bc:	d838      	bhi.n	8006930 <UART_SetConfig+0x35c>
 80068be:	a201      	add	r2, pc, #4	@ (adr r2, 80068c4 <UART_SetConfig+0x2f0>)
 80068c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068c4:	080068dd 	.word	0x080068dd
 80068c8:	080068e5 	.word	0x080068e5
 80068cc:	080068ed 	.word	0x080068ed
 80068d0:	080068f5 	.word	0x080068f5
 80068d4:	08006921 	.word	0x08006921
 80068d8:	08006929 	.word	0x08006929
 80068dc:	2300      	movs	r3, #0
 80068de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068e2:	e14a      	b.n	8006b7a <UART_SetConfig+0x5a6>
 80068e4:	2304      	movs	r3, #4
 80068e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068ea:	e146      	b.n	8006b7a <UART_SetConfig+0x5a6>
 80068ec:	2308      	movs	r3, #8
 80068ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068f2:	e142      	b.n	8006b7a <UART_SetConfig+0x5a6>
 80068f4:	2310      	movs	r3, #16
 80068f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068fa:	e13e      	b.n	8006b7a <UART_SetConfig+0x5a6>
 80068fc:	cfff69f3 	.word	0xcfff69f3
 8006900:	58000c00 	.word	0x58000c00
 8006904:	11fff4ff 	.word	0x11fff4ff
 8006908:	40011000 	.word	0x40011000
 800690c:	58024400 	.word	0x58024400
 8006910:	40004400 	.word	0x40004400
 8006914:	40004800 	.word	0x40004800
 8006918:	40004c00 	.word	0x40004c00
 800691c:	40005000 	.word	0x40005000
 8006920:	2320      	movs	r3, #32
 8006922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006926:	e128      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006928:	2340      	movs	r3, #64	@ 0x40
 800692a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800692e:	e124      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006930:	2380      	movs	r3, #128	@ 0x80
 8006932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006936:	e120      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4acb      	ldr	r2, [pc, #812]	@ (8006c6c <UART_SetConfig+0x698>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d176      	bne.n	8006a30 <UART_SetConfig+0x45c>
 8006942:	4bcb      	ldr	r3, [pc, #812]	@ (8006c70 <UART_SetConfig+0x69c>)
 8006944:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006946:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800694a:	2b28      	cmp	r3, #40	@ 0x28
 800694c:	d86c      	bhi.n	8006a28 <UART_SetConfig+0x454>
 800694e:	a201      	add	r2, pc, #4	@ (adr r2, 8006954 <UART_SetConfig+0x380>)
 8006950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006954:	080069f9 	.word	0x080069f9
 8006958:	08006a29 	.word	0x08006a29
 800695c:	08006a29 	.word	0x08006a29
 8006960:	08006a29 	.word	0x08006a29
 8006964:	08006a29 	.word	0x08006a29
 8006968:	08006a29 	.word	0x08006a29
 800696c:	08006a29 	.word	0x08006a29
 8006970:	08006a29 	.word	0x08006a29
 8006974:	08006a01 	.word	0x08006a01
 8006978:	08006a29 	.word	0x08006a29
 800697c:	08006a29 	.word	0x08006a29
 8006980:	08006a29 	.word	0x08006a29
 8006984:	08006a29 	.word	0x08006a29
 8006988:	08006a29 	.word	0x08006a29
 800698c:	08006a29 	.word	0x08006a29
 8006990:	08006a29 	.word	0x08006a29
 8006994:	08006a09 	.word	0x08006a09
 8006998:	08006a29 	.word	0x08006a29
 800699c:	08006a29 	.word	0x08006a29
 80069a0:	08006a29 	.word	0x08006a29
 80069a4:	08006a29 	.word	0x08006a29
 80069a8:	08006a29 	.word	0x08006a29
 80069ac:	08006a29 	.word	0x08006a29
 80069b0:	08006a29 	.word	0x08006a29
 80069b4:	08006a11 	.word	0x08006a11
 80069b8:	08006a29 	.word	0x08006a29
 80069bc:	08006a29 	.word	0x08006a29
 80069c0:	08006a29 	.word	0x08006a29
 80069c4:	08006a29 	.word	0x08006a29
 80069c8:	08006a29 	.word	0x08006a29
 80069cc:	08006a29 	.word	0x08006a29
 80069d0:	08006a29 	.word	0x08006a29
 80069d4:	08006a19 	.word	0x08006a19
 80069d8:	08006a29 	.word	0x08006a29
 80069dc:	08006a29 	.word	0x08006a29
 80069e0:	08006a29 	.word	0x08006a29
 80069e4:	08006a29 	.word	0x08006a29
 80069e8:	08006a29 	.word	0x08006a29
 80069ec:	08006a29 	.word	0x08006a29
 80069f0:	08006a29 	.word	0x08006a29
 80069f4:	08006a21 	.word	0x08006a21
 80069f8:	2301      	movs	r3, #1
 80069fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069fe:	e0bc      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006a00:	2304      	movs	r3, #4
 8006a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a06:	e0b8      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006a08:	2308      	movs	r3, #8
 8006a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a0e:	e0b4      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006a10:	2310      	movs	r3, #16
 8006a12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a16:	e0b0      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006a18:	2320      	movs	r3, #32
 8006a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a1e:	e0ac      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006a20:	2340      	movs	r3, #64	@ 0x40
 8006a22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a26:	e0a8      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006a28:	2380      	movs	r3, #128	@ 0x80
 8006a2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a2e:	e0a4      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a8f      	ldr	r2, [pc, #572]	@ (8006c74 <UART_SetConfig+0x6a0>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d130      	bne.n	8006a9c <UART_SetConfig+0x4c8>
 8006a3a:	4b8d      	ldr	r3, [pc, #564]	@ (8006c70 <UART_SetConfig+0x69c>)
 8006a3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a3e:	f003 0307 	and.w	r3, r3, #7
 8006a42:	2b05      	cmp	r3, #5
 8006a44:	d826      	bhi.n	8006a94 <UART_SetConfig+0x4c0>
 8006a46:	a201      	add	r2, pc, #4	@ (adr r2, 8006a4c <UART_SetConfig+0x478>)
 8006a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a4c:	08006a65 	.word	0x08006a65
 8006a50:	08006a6d 	.word	0x08006a6d
 8006a54:	08006a75 	.word	0x08006a75
 8006a58:	08006a7d 	.word	0x08006a7d
 8006a5c:	08006a85 	.word	0x08006a85
 8006a60:	08006a8d 	.word	0x08006a8d
 8006a64:	2300      	movs	r3, #0
 8006a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a6a:	e086      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006a6c:	2304      	movs	r3, #4
 8006a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a72:	e082      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006a74:	2308      	movs	r3, #8
 8006a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a7a:	e07e      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006a7c:	2310      	movs	r3, #16
 8006a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a82:	e07a      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006a84:	2320      	movs	r3, #32
 8006a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a8a:	e076      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006a8c:	2340      	movs	r3, #64	@ 0x40
 8006a8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a92:	e072      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006a94:	2380      	movs	r3, #128	@ 0x80
 8006a96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a9a:	e06e      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a75      	ldr	r2, [pc, #468]	@ (8006c78 <UART_SetConfig+0x6a4>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d130      	bne.n	8006b08 <UART_SetConfig+0x534>
 8006aa6:	4b72      	ldr	r3, [pc, #456]	@ (8006c70 <UART_SetConfig+0x69c>)
 8006aa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aaa:	f003 0307 	and.w	r3, r3, #7
 8006aae:	2b05      	cmp	r3, #5
 8006ab0:	d826      	bhi.n	8006b00 <UART_SetConfig+0x52c>
 8006ab2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ab8 <UART_SetConfig+0x4e4>)
 8006ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ab8:	08006ad1 	.word	0x08006ad1
 8006abc:	08006ad9 	.word	0x08006ad9
 8006ac0:	08006ae1 	.word	0x08006ae1
 8006ac4:	08006ae9 	.word	0x08006ae9
 8006ac8:	08006af1 	.word	0x08006af1
 8006acc:	08006af9 	.word	0x08006af9
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ad6:	e050      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006ad8:	2304      	movs	r3, #4
 8006ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ade:	e04c      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006ae0:	2308      	movs	r3, #8
 8006ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ae6:	e048      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006ae8:	2310      	movs	r3, #16
 8006aea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006aee:	e044      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006af0:	2320      	movs	r3, #32
 8006af2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006af6:	e040      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006af8:	2340      	movs	r3, #64	@ 0x40
 8006afa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006afe:	e03c      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006b00:	2380      	movs	r3, #128	@ 0x80
 8006b02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b06:	e038      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a5b      	ldr	r2, [pc, #364]	@ (8006c7c <UART_SetConfig+0x6a8>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d130      	bne.n	8006b74 <UART_SetConfig+0x5a0>
 8006b12:	4b57      	ldr	r3, [pc, #348]	@ (8006c70 <UART_SetConfig+0x69c>)
 8006b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b16:	f003 0307 	and.w	r3, r3, #7
 8006b1a:	2b05      	cmp	r3, #5
 8006b1c:	d826      	bhi.n	8006b6c <UART_SetConfig+0x598>
 8006b1e:	a201      	add	r2, pc, #4	@ (adr r2, 8006b24 <UART_SetConfig+0x550>)
 8006b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b24:	08006b3d 	.word	0x08006b3d
 8006b28:	08006b45 	.word	0x08006b45
 8006b2c:	08006b4d 	.word	0x08006b4d
 8006b30:	08006b55 	.word	0x08006b55
 8006b34:	08006b5d 	.word	0x08006b5d
 8006b38:	08006b65 	.word	0x08006b65
 8006b3c:	2302      	movs	r3, #2
 8006b3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b42:	e01a      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006b44:	2304      	movs	r3, #4
 8006b46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b4a:	e016      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006b4c:	2308      	movs	r3, #8
 8006b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b52:	e012      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006b54:	2310      	movs	r3, #16
 8006b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b5a:	e00e      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006b5c:	2320      	movs	r3, #32
 8006b5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b62:	e00a      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006b64:	2340      	movs	r3, #64	@ 0x40
 8006b66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b6a:	e006      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006b6c:	2380      	movs	r3, #128	@ 0x80
 8006b6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b72:	e002      	b.n	8006b7a <UART_SetConfig+0x5a6>
 8006b74:	2380      	movs	r3, #128	@ 0x80
 8006b76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a3f      	ldr	r2, [pc, #252]	@ (8006c7c <UART_SetConfig+0x6a8>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	f040 80f8 	bne.w	8006d76 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006b86:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006b8a:	2b20      	cmp	r3, #32
 8006b8c:	dc46      	bgt.n	8006c1c <UART_SetConfig+0x648>
 8006b8e:	2b02      	cmp	r3, #2
 8006b90:	f2c0 8082 	blt.w	8006c98 <UART_SetConfig+0x6c4>
 8006b94:	3b02      	subs	r3, #2
 8006b96:	2b1e      	cmp	r3, #30
 8006b98:	d87e      	bhi.n	8006c98 <UART_SetConfig+0x6c4>
 8006b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8006ba0 <UART_SetConfig+0x5cc>)
 8006b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ba0:	08006c23 	.word	0x08006c23
 8006ba4:	08006c99 	.word	0x08006c99
 8006ba8:	08006c2b 	.word	0x08006c2b
 8006bac:	08006c99 	.word	0x08006c99
 8006bb0:	08006c99 	.word	0x08006c99
 8006bb4:	08006c99 	.word	0x08006c99
 8006bb8:	08006c3b 	.word	0x08006c3b
 8006bbc:	08006c99 	.word	0x08006c99
 8006bc0:	08006c99 	.word	0x08006c99
 8006bc4:	08006c99 	.word	0x08006c99
 8006bc8:	08006c99 	.word	0x08006c99
 8006bcc:	08006c99 	.word	0x08006c99
 8006bd0:	08006c99 	.word	0x08006c99
 8006bd4:	08006c99 	.word	0x08006c99
 8006bd8:	08006c4b 	.word	0x08006c4b
 8006bdc:	08006c99 	.word	0x08006c99
 8006be0:	08006c99 	.word	0x08006c99
 8006be4:	08006c99 	.word	0x08006c99
 8006be8:	08006c99 	.word	0x08006c99
 8006bec:	08006c99 	.word	0x08006c99
 8006bf0:	08006c99 	.word	0x08006c99
 8006bf4:	08006c99 	.word	0x08006c99
 8006bf8:	08006c99 	.word	0x08006c99
 8006bfc:	08006c99 	.word	0x08006c99
 8006c00:	08006c99 	.word	0x08006c99
 8006c04:	08006c99 	.word	0x08006c99
 8006c08:	08006c99 	.word	0x08006c99
 8006c0c:	08006c99 	.word	0x08006c99
 8006c10:	08006c99 	.word	0x08006c99
 8006c14:	08006c99 	.word	0x08006c99
 8006c18:	08006c8b 	.word	0x08006c8b
 8006c1c:	2b40      	cmp	r3, #64	@ 0x40
 8006c1e:	d037      	beq.n	8006c90 <UART_SetConfig+0x6bc>
 8006c20:	e03a      	b.n	8006c98 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006c22:	f7fe fd9d 	bl	8005760 <HAL_RCCEx_GetD3PCLK1Freq>
 8006c26:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006c28:	e03c      	b.n	8006ca4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f7fe fdac 	bl	800578c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c38:	e034      	b.n	8006ca4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006c3a:	f107 0318 	add.w	r3, r7, #24
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f7fe fef8 	bl	8005a34 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c48:	e02c      	b.n	8006ca4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c4a:	4b09      	ldr	r3, [pc, #36]	@ (8006c70 <UART_SetConfig+0x69c>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f003 0320 	and.w	r3, r3, #32
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d016      	beq.n	8006c84 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006c56:	4b06      	ldr	r3, [pc, #24]	@ (8006c70 <UART_SetConfig+0x69c>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	08db      	lsrs	r3, r3, #3
 8006c5c:	f003 0303 	and.w	r3, r3, #3
 8006c60:	4a07      	ldr	r2, [pc, #28]	@ (8006c80 <UART_SetConfig+0x6ac>)
 8006c62:	fa22 f303 	lsr.w	r3, r2, r3
 8006c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006c68:	e01c      	b.n	8006ca4 <UART_SetConfig+0x6d0>
 8006c6a:	bf00      	nop
 8006c6c:	40011400 	.word	0x40011400
 8006c70:	58024400 	.word	0x58024400
 8006c74:	40007800 	.word	0x40007800
 8006c78:	40007c00 	.word	0x40007c00
 8006c7c:	58000c00 	.word	0x58000c00
 8006c80:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006c84:	4b9d      	ldr	r3, [pc, #628]	@ (8006efc <UART_SetConfig+0x928>)
 8006c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c88:	e00c      	b.n	8006ca4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006c8a:	4b9d      	ldr	r3, [pc, #628]	@ (8006f00 <UART_SetConfig+0x92c>)
 8006c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c8e:	e009      	b.n	8006ca4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c96:	e005      	b.n	8006ca4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006ca2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006ca4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	f000 81de 	beq.w	8007068 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cb0:	4a94      	ldr	r2, [pc, #592]	@ (8006f04 <UART_SetConfig+0x930>)
 8006cb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006cb6:	461a      	mov	r2, r3
 8006cb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cba:	fbb3 f3f2 	udiv	r3, r3, r2
 8006cbe:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	685a      	ldr	r2, [r3, #4]
 8006cc4:	4613      	mov	r3, r2
 8006cc6:	005b      	lsls	r3, r3, #1
 8006cc8:	4413      	add	r3, r2
 8006cca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	d305      	bcc.n	8006cdc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006cd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d903      	bls.n	8006ce4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006ce2:	e1c1      	b.n	8007068 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ce4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	60bb      	str	r3, [r7, #8]
 8006cea:	60fa      	str	r2, [r7, #12]
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cf0:	4a84      	ldr	r2, [pc, #528]	@ (8006f04 <UART_SetConfig+0x930>)
 8006cf2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	603b      	str	r3, [r7, #0]
 8006cfc:	607a      	str	r2, [r7, #4]
 8006cfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d02:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006d06:	f7f9 faeb 	bl	80002e0 <__aeabi_uldivmod>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	4610      	mov	r0, r2
 8006d10:	4619      	mov	r1, r3
 8006d12:	f04f 0200 	mov.w	r2, #0
 8006d16:	f04f 0300 	mov.w	r3, #0
 8006d1a:	020b      	lsls	r3, r1, #8
 8006d1c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006d20:	0202      	lsls	r2, r0, #8
 8006d22:	6979      	ldr	r1, [r7, #20]
 8006d24:	6849      	ldr	r1, [r1, #4]
 8006d26:	0849      	lsrs	r1, r1, #1
 8006d28:	2000      	movs	r0, #0
 8006d2a:	460c      	mov	r4, r1
 8006d2c:	4605      	mov	r5, r0
 8006d2e:	eb12 0804 	adds.w	r8, r2, r4
 8006d32:	eb43 0905 	adc.w	r9, r3, r5
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	469a      	mov	sl, r3
 8006d3e:	4693      	mov	fp, r2
 8006d40:	4652      	mov	r2, sl
 8006d42:	465b      	mov	r3, fp
 8006d44:	4640      	mov	r0, r8
 8006d46:	4649      	mov	r1, r9
 8006d48:	f7f9 faca 	bl	80002e0 <__aeabi_uldivmod>
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	460b      	mov	r3, r1
 8006d50:	4613      	mov	r3, r2
 8006d52:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d5a:	d308      	bcc.n	8006d6e <UART_SetConfig+0x79a>
 8006d5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d62:	d204      	bcs.n	8006d6e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006d6a:	60da      	str	r2, [r3, #12]
 8006d6c:	e17c      	b.n	8007068 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006d74:	e178      	b.n	8007068 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	69db      	ldr	r3, [r3, #28]
 8006d7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d7e:	f040 80c5 	bne.w	8006f0c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006d82:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006d86:	2b20      	cmp	r3, #32
 8006d88:	dc48      	bgt.n	8006e1c <UART_SetConfig+0x848>
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	db7b      	blt.n	8006e86 <UART_SetConfig+0x8b2>
 8006d8e:	2b20      	cmp	r3, #32
 8006d90:	d879      	bhi.n	8006e86 <UART_SetConfig+0x8b2>
 8006d92:	a201      	add	r2, pc, #4	@ (adr r2, 8006d98 <UART_SetConfig+0x7c4>)
 8006d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d98:	08006e23 	.word	0x08006e23
 8006d9c:	08006e2b 	.word	0x08006e2b
 8006da0:	08006e87 	.word	0x08006e87
 8006da4:	08006e87 	.word	0x08006e87
 8006da8:	08006e33 	.word	0x08006e33
 8006dac:	08006e87 	.word	0x08006e87
 8006db0:	08006e87 	.word	0x08006e87
 8006db4:	08006e87 	.word	0x08006e87
 8006db8:	08006e43 	.word	0x08006e43
 8006dbc:	08006e87 	.word	0x08006e87
 8006dc0:	08006e87 	.word	0x08006e87
 8006dc4:	08006e87 	.word	0x08006e87
 8006dc8:	08006e87 	.word	0x08006e87
 8006dcc:	08006e87 	.word	0x08006e87
 8006dd0:	08006e87 	.word	0x08006e87
 8006dd4:	08006e87 	.word	0x08006e87
 8006dd8:	08006e53 	.word	0x08006e53
 8006ddc:	08006e87 	.word	0x08006e87
 8006de0:	08006e87 	.word	0x08006e87
 8006de4:	08006e87 	.word	0x08006e87
 8006de8:	08006e87 	.word	0x08006e87
 8006dec:	08006e87 	.word	0x08006e87
 8006df0:	08006e87 	.word	0x08006e87
 8006df4:	08006e87 	.word	0x08006e87
 8006df8:	08006e87 	.word	0x08006e87
 8006dfc:	08006e87 	.word	0x08006e87
 8006e00:	08006e87 	.word	0x08006e87
 8006e04:	08006e87 	.word	0x08006e87
 8006e08:	08006e87 	.word	0x08006e87
 8006e0c:	08006e87 	.word	0x08006e87
 8006e10:	08006e87 	.word	0x08006e87
 8006e14:	08006e87 	.word	0x08006e87
 8006e18:	08006e79 	.word	0x08006e79
 8006e1c:	2b40      	cmp	r3, #64	@ 0x40
 8006e1e:	d02e      	beq.n	8006e7e <UART_SetConfig+0x8aa>
 8006e20:	e031      	b.n	8006e86 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e22:	f7fd fa25 	bl	8004270 <HAL_RCC_GetPCLK1Freq>
 8006e26:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006e28:	e033      	b.n	8006e92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e2a:	f7fd fa37 	bl	800429c <HAL_RCC_GetPCLK2Freq>
 8006e2e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006e30:	e02f      	b.n	8006e92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e36:	4618      	mov	r0, r3
 8006e38:	f7fe fca8 	bl	800578c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e40:	e027      	b.n	8006e92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e42:	f107 0318 	add.w	r3, r7, #24
 8006e46:	4618      	mov	r0, r3
 8006e48:	f7fe fdf4 	bl	8005a34 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006e4c:	69fb      	ldr	r3, [r7, #28]
 8006e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e50:	e01f      	b.n	8006e92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e52:	4b2d      	ldr	r3, [pc, #180]	@ (8006f08 <UART_SetConfig+0x934>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 0320 	and.w	r3, r3, #32
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d009      	beq.n	8006e72 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006e5e:	4b2a      	ldr	r3, [pc, #168]	@ (8006f08 <UART_SetConfig+0x934>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	08db      	lsrs	r3, r3, #3
 8006e64:	f003 0303 	and.w	r3, r3, #3
 8006e68:	4a24      	ldr	r2, [pc, #144]	@ (8006efc <UART_SetConfig+0x928>)
 8006e6a:	fa22 f303 	lsr.w	r3, r2, r3
 8006e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006e70:	e00f      	b.n	8006e92 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006e72:	4b22      	ldr	r3, [pc, #136]	@ (8006efc <UART_SetConfig+0x928>)
 8006e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e76:	e00c      	b.n	8006e92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006e78:	4b21      	ldr	r3, [pc, #132]	@ (8006f00 <UART_SetConfig+0x92c>)
 8006e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e7c:	e009      	b.n	8006e92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e84:	e005      	b.n	8006e92 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006e86:	2300      	movs	r3, #0
 8006e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006e90:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006e92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	f000 80e7 	beq.w	8007068 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e9e:	4a19      	ldr	r2, [pc, #100]	@ (8006f04 <UART_SetConfig+0x930>)
 8006ea0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ea4:	461a      	mov	r2, r3
 8006ea6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ea8:	fbb3 f3f2 	udiv	r3, r3, r2
 8006eac:	005a      	lsls	r2, r3, #1
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	085b      	lsrs	r3, r3, #1
 8006eb4:	441a      	add	r2, r3
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	685b      	ldr	r3, [r3, #4]
 8006eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ebe:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ec2:	2b0f      	cmp	r3, #15
 8006ec4:	d916      	bls.n	8006ef4 <UART_SetConfig+0x920>
 8006ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ec8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ecc:	d212      	bcs.n	8006ef4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ed0:	b29b      	uxth	r3, r3
 8006ed2:	f023 030f 	bic.w	r3, r3, #15
 8006ed6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eda:	085b      	lsrs	r3, r3, #1
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	f003 0307 	and.w	r3, r3, #7
 8006ee2:	b29a      	uxth	r2, r3
 8006ee4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006ef0:	60da      	str	r2, [r3, #12]
 8006ef2:	e0b9      	b.n	8007068 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006efa:	e0b5      	b.n	8007068 <UART_SetConfig+0xa94>
 8006efc:	03d09000 	.word	0x03d09000
 8006f00:	003d0900 	.word	0x003d0900
 8006f04:	08008eac 	.word	0x08008eac
 8006f08:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006f0c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006f10:	2b20      	cmp	r3, #32
 8006f12:	dc49      	bgt.n	8006fa8 <UART_SetConfig+0x9d4>
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	db7c      	blt.n	8007012 <UART_SetConfig+0xa3e>
 8006f18:	2b20      	cmp	r3, #32
 8006f1a:	d87a      	bhi.n	8007012 <UART_SetConfig+0xa3e>
 8006f1c:	a201      	add	r2, pc, #4	@ (adr r2, 8006f24 <UART_SetConfig+0x950>)
 8006f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f22:	bf00      	nop
 8006f24:	08006faf 	.word	0x08006faf
 8006f28:	08006fb7 	.word	0x08006fb7
 8006f2c:	08007013 	.word	0x08007013
 8006f30:	08007013 	.word	0x08007013
 8006f34:	08006fbf 	.word	0x08006fbf
 8006f38:	08007013 	.word	0x08007013
 8006f3c:	08007013 	.word	0x08007013
 8006f40:	08007013 	.word	0x08007013
 8006f44:	08006fcf 	.word	0x08006fcf
 8006f48:	08007013 	.word	0x08007013
 8006f4c:	08007013 	.word	0x08007013
 8006f50:	08007013 	.word	0x08007013
 8006f54:	08007013 	.word	0x08007013
 8006f58:	08007013 	.word	0x08007013
 8006f5c:	08007013 	.word	0x08007013
 8006f60:	08007013 	.word	0x08007013
 8006f64:	08006fdf 	.word	0x08006fdf
 8006f68:	08007013 	.word	0x08007013
 8006f6c:	08007013 	.word	0x08007013
 8006f70:	08007013 	.word	0x08007013
 8006f74:	08007013 	.word	0x08007013
 8006f78:	08007013 	.word	0x08007013
 8006f7c:	08007013 	.word	0x08007013
 8006f80:	08007013 	.word	0x08007013
 8006f84:	08007013 	.word	0x08007013
 8006f88:	08007013 	.word	0x08007013
 8006f8c:	08007013 	.word	0x08007013
 8006f90:	08007013 	.word	0x08007013
 8006f94:	08007013 	.word	0x08007013
 8006f98:	08007013 	.word	0x08007013
 8006f9c:	08007013 	.word	0x08007013
 8006fa0:	08007013 	.word	0x08007013
 8006fa4:	08007005 	.word	0x08007005
 8006fa8:	2b40      	cmp	r3, #64	@ 0x40
 8006faa:	d02e      	beq.n	800700a <UART_SetConfig+0xa36>
 8006fac:	e031      	b.n	8007012 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fae:	f7fd f95f 	bl	8004270 <HAL_RCC_GetPCLK1Freq>
 8006fb2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006fb4:	e033      	b.n	800701e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fb6:	f7fd f971 	bl	800429c <HAL_RCC_GetPCLK2Freq>
 8006fba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006fbc:	e02f      	b.n	800701e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006fbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f7fe fbe2 	bl	800578c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fcc:	e027      	b.n	800701e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006fce:	f107 0318 	add.w	r3, r7, #24
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f7fe fd2e 	bl	8005a34 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fdc:	e01f      	b.n	800701e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006fde:	4b2d      	ldr	r3, [pc, #180]	@ (8007094 <UART_SetConfig+0xac0>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f003 0320 	and.w	r3, r3, #32
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d009      	beq.n	8006ffe <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006fea:	4b2a      	ldr	r3, [pc, #168]	@ (8007094 <UART_SetConfig+0xac0>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	08db      	lsrs	r3, r3, #3
 8006ff0:	f003 0303 	and.w	r3, r3, #3
 8006ff4:	4a28      	ldr	r2, [pc, #160]	@ (8007098 <UART_SetConfig+0xac4>)
 8006ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8006ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006ffc:	e00f      	b.n	800701e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8006ffe:	4b26      	ldr	r3, [pc, #152]	@ (8007098 <UART_SetConfig+0xac4>)
 8007000:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007002:	e00c      	b.n	800701e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007004:	4b25      	ldr	r3, [pc, #148]	@ (800709c <UART_SetConfig+0xac8>)
 8007006:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007008:	e009      	b.n	800701e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800700a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800700e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007010:	e005      	b.n	800701e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8007012:	2300      	movs	r3, #0
 8007014:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800701c:	bf00      	nop
    }

    if (pclk != 0U)
 800701e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007020:	2b00      	cmp	r3, #0
 8007022:	d021      	beq.n	8007068 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007028:	4a1d      	ldr	r2, [pc, #116]	@ (80070a0 <UART_SetConfig+0xacc>)
 800702a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800702e:	461a      	mov	r2, r3
 8007030:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007032:	fbb3 f2f2 	udiv	r2, r3, r2
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	085b      	lsrs	r3, r3, #1
 800703c:	441a      	add	r2, r3
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	fbb2 f3f3 	udiv	r3, r2, r3
 8007046:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800704a:	2b0f      	cmp	r3, #15
 800704c:	d909      	bls.n	8007062 <UART_SetConfig+0xa8e>
 800704e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007054:	d205      	bcs.n	8007062 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007058:	b29a      	uxth	r2, r3
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	60da      	str	r2, [r3, #12]
 8007060:	e002      	b.n	8007068 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007062:	2301      	movs	r3, #1
 8007064:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	2201      	movs	r2, #1
 800706c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	2201      	movs	r2, #1
 8007074:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	2200      	movs	r2, #0
 800707c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	2200      	movs	r2, #0
 8007082:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007084:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007088:	4618      	mov	r0, r3
 800708a:	3748      	adds	r7, #72	@ 0x48
 800708c:	46bd      	mov	sp, r7
 800708e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007092:	bf00      	nop
 8007094:	58024400 	.word	0x58024400
 8007098:	03d09000 	.word	0x03d09000
 800709c:	003d0900 	.word	0x003d0900
 80070a0:	08008eac 	.word	0x08008eac

080070a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070b0:	f003 0308 	and.w	r3, r3, #8
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d00a      	beq.n	80070ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	430a      	orrs	r2, r1
 80070cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070d2:	f003 0301 	and.w	r3, r3, #1
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d00a      	beq.n	80070f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	430a      	orrs	r2, r1
 80070ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070f4:	f003 0302 	and.w	r3, r3, #2
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d00a      	beq.n	8007112 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	430a      	orrs	r2, r1
 8007110:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007116:	f003 0304 	and.w	r3, r3, #4
 800711a:	2b00      	cmp	r3, #0
 800711c:	d00a      	beq.n	8007134 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	430a      	orrs	r2, r1
 8007132:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007138:	f003 0310 	and.w	r3, r3, #16
 800713c:	2b00      	cmp	r3, #0
 800713e:	d00a      	beq.n	8007156 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	430a      	orrs	r2, r1
 8007154:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800715a:	f003 0320 	and.w	r3, r3, #32
 800715e:	2b00      	cmp	r3, #0
 8007160:	d00a      	beq.n	8007178 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	430a      	orrs	r2, r1
 8007176:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800717c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007180:	2b00      	cmp	r3, #0
 8007182:	d01a      	beq.n	80071ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	430a      	orrs	r2, r1
 8007198:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800719e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80071a2:	d10a      	bne.n	80071ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	430a      	orrs	r2, r1
 80071b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d00a      	beq.n	80071dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	430a      	orrs	r2, r1
 80071da:	605a      	str	r2, [r3, #4]
  }
}
 80071dc:	bf00      	nop
 80071de:	370c      	adds	r7, #12
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr

080071e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b098      	sub	sp, #96	@ 0x60
 80071ec:	af02      	add	r7, sp, #8
 80071ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80071f8:	f7fa fa42 	bl	8001680 <HAL_GetTick>
 80071fc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f003 0308 	and.w	r3, r3, #8
 8007208:	2b08      	cmp	r3, #8
 800720a:	d12f      	bne.n	800726c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800720c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007210:	9300      	str	r3, [sp, #0]
 8007212:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007214:	2200      	movs	r2, #0
 8007216:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f000 f88e 	bl	800733c <UART_WaitOnFlagUntilTimeout>
 8007220:	4603      	mov	r3, r0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d022      	beq.n	800726c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800722c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800722e:	e853 3f00 	ldrex	r3, [r3]
 8007232:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007236:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800723a:	653b      	str	r3, [r7, #80]	@ 0x50
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	461a      	mov	r2, r3
 8007242:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007244:	647b      	str	r3, [r7, #68]	@ 0x44
 8007246:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007248:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800724a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800724c:	e841 2300 	strex	r3, r2, [r1]
 8007250:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007252:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007254:	2b00      	cmp	r3, #0
 8007256:	d1e6      	bne.n	8007226 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2220      	movs	r2, #32
 800725c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2200      	movs	r2, #0
 8007264:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007268:	2303      	movs	r3, #3
 800726a:	e063      	b.n	8007334 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 0304 	and.w	r3, r3, #4
 8007276:	2b04      	cmp	r3, #4
 8007278:	d149      	bne.n	800730e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800727a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800727e:	9300      	str	r3, [sp, #0]
 8007280:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007282:	2200      	movs	r2, #0
 8007284:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 f857 	bl	800733c <UART_WaitOnFlagUntilTimeout>
 800728e:	4603      	mov	r3, r0
 8007290:	2b00      	cmp	r3, #0
 8007292:	d03c      	beq.n	800730e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800729a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800729c:	e853 3f00 	ldrex	r3, [r3]
 80072a0:	623b      	str	r3, [r7, #32]
   return(result);
 80072a2:	6a3b      	ldr	r3, [r7, #32]
 80072a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80072a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	461a      	mov	r2, r3
 80072b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80072b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072ba:	e841 2300 	strex	r3, r2, [r1]
 80072be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80072c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d1e6      	bne.n	8007294 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	3308      	adds	r3, #8
 80072cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	e853 3f00 	ldrex	r3, [r3]
 80072d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	f023 0301 	bic.w	r3, r3, #1
 80072dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	3308      	adds	r3, #8
 80072e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80072e6:	61fa      	str	r2, [r7, #28]
 80072e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ea:	69b9      	ldr	r1, [r7, #24]
 80072ec:	69fa      	ldr	r2, [r7, #28]
 80072ee:	e841 2300 	strex	r3, r2, [r1]
 80072f2:	617b      	str	r3, [r7, #20]
   return(result);
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d1e5      	bne.n	80072c6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2220      	movs	r2, #32
 80072fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800730a:	2303      	movs	r3, #3
 800730c:	e012      	b.n	8007334 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2220      	movs	r2, #32
 8007312:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2220      	movs	r2, #32
 800731a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2200      	movs	r2, #0
 8007322:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007332:	2300      	movs	r3, #0
}
 8007334:	4618      	mov	r0, r3
 8007336:	3758      	adds	r7, #88	@ 0x58
 8007338:	46bd      	mov	sp, r7
 800733a:	bd80      	pop	{r7, pc}

0800733c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b084      	sub	sp, #16
 8007340:	af00      	add	r7, sp, #0
 8007342:	60f8      	str	r0, [r7, #12]
 8007344:	60b9      	str	r1, [r7, #8]
 8007346:	603b      	str	r3, [r7, #0]
 8007348:	4613      	mov	r3, r2
 800734a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800734c:	e04f      	b.n	80073ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800734e:	69bb      	ldr	r3, [r7, #24]
 8007350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007354:	d04b      	beq.n	80073ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007356:	f7fa f993 	bl	8001680 <HAL_GetTick>
 800735a:	4602      	mov	r2, r0
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	1ad3      	subs	r3, r2, r3
 8007360:	69ba      	ldr	r2, [r7, #24]
 8007362:	429a      	cmp	r2, r3
 8007364:	d302      	bcc.n	800736c <UART_WaitOnFlagUntilTimeout+0x30>
 8007366:	69bb      	ldr	r3, [r7, #24]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d101      	bne.n	8007370 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800736c:	2303      	movs	r3, #3
 800736e:	e04e      	b.n	800740e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f003 0304 	and.w	r3, r3, #4
 800737a:	2b00      	cmp	r3, #0
 800737c:	d037      	beq.n	80073ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	2b80      	cmp	r3, #128	@ 0x80
 8007382:	d034      	beq.n	80073ee <UART_WaitOnFlagUntilTimeout+0xb2>
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	2b40      	cmp	r3, #64	@ 0x40
 8007388:	d031      	beq.n	80073ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	69db      	ldr	r3, [r3, #28]
 8007390:	f003 0308 	and.w	r3, r3, #8
 8007394:	2b08      	cmp	r3, #8
 8007396:	d110      	bne.n	80073ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2208      	movs	r2, #8
 800739e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80073a0:	68f8      	ldr	r0, [r7, #12]
 80073a2:	f000 f839 	bl	8007418 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2208      	movs	r2, #8
 80073aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2200      	movs	r2, #0
 80073b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80073b6:	2301      	movs	r3, #1
 80073b8:	e029      	b.n	800740e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	69db      	ldr	r3, [r3, #28]
 80073c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80073c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073c8:	d111      	bne.n	80073ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80073d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80073d4:	68f8      	ldr	r0, [r7, #12]
 80073d6:	f000 f81f 	bl	8007418 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2220      	movs	r2, #32
 80073de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2200      	movs	r2, #0
 80073e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80073ea:	2303      	movs	r3, #3
 80073ec:	e00f      	b.n	800740e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	69da      	ldr	r2, [r3, #28]
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	4013      	ands	r3, r2
 80073f8:	68ba      	ldr	r2, [r7, #8]
 80073fa:	429a      	cmp	r2, r3
 80073fc:	bf0c      	ite	eq
 80073fe:	2301      	moveq	r3, #1
 8007400:	2300      	movne	r3, #0
 8007402:	b2db      	uxtb	r3, r3
 8007404:	461a      	mov	r2, r3
 8007406:	79fb      	ldrb	r3, [r7, #7]
 8007408:	429a      	cmp	r2, r3
 800740a:	d0a0      	beq.n	800734e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800740c:	2300      	movs	r3, #0
}
 800740e:	4618      	mov	r0, r3
 8007410:	3710      	adds	r7, #16
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}
	...

08007418 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007418:	b480      	push	{r7}
 800741a:	b095      	sub	sp, #84	@ 0x54
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007426:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007428:	e853 3f00 	ldrex	r3, [r3]
 800742c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800742e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007430:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007434:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	461a      	mov	r2, r3
 800743c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800743e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007440:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007442:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007444:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007446:	e841 2300 	strex	r3, r2, [r1]
 800744a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800744c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800744e:	2b00      	cmp	r3, #0
 8007450:	d1e6      	bne.n	8007420 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	3308      	adds	r3, #8
 8007458:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745a:	6a3b      	ldr	r3, [r7, #32]
 800745c:	e853 3f00 	ldrex	r3, [r3]
 8007460:	61fb      	str	r3, [r7, #28]
   return(result);
 8007462:	69fa      	ldr	r2, [r7, #28]
 8007464:	4b1e      	ldr	r3, [pc, #120]	@ (80074e0 <UART_EndRxTransfer+0xc8>)
 8007466:	4013      	ands	r3, r2
 8007468:	64bb      	str	r3, [r7, #72]	@ 0x48
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	3308      	adds	r3, #8
 8007470:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007472:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007474:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007476:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007478:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800747a:	e841 2300 	strex	r3, r2, [r1]
 800747e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007482:	2b00      	cmp	r3, #0
 8007484:	d1e5      	bne.n	8007452 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800748a:	2b01      	cmp	r3, #1
 800748c:	d118      	bne.n	80074c0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	e853 3f00 	ldrex	r3, [r3]
 800749a:	60bb      	str	r3, [r7, #8]
   return(result);
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	f023 0310 	bic.w	r3, r3, #16
 80074a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	461a      	mov	r2, r3
 80074aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074ac:	61bb      	str	r3, [r7, #24]
 80074ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b0:	6979      	ldr	r1, [r7, #20]
 80074b2:	69ba      	ldr	r2, [r7, #24]
 80074b4:	e841 2300 	strex	r3, r2, [r1]
 80074b8:	613b      	str	r3, [r7, #16]
   return(result);
 80074ba:	693b      	ldr	r3, [r7, #16]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d1e6      	bne.n	800748e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2220      	movs	r2, #32
 80074c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2200      	movs	r2, #0
 80074cc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2200      	movs	r2, #0
 80074d2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80074d4:	bf00      	nop
 80074d6:	3754      	adds	r7, #84	@ 0x54
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr
 80074e0:	effffffe 	.word	0xeffffffe

080074e4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b085      	sub	sp, #20
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80074f2:	2b01      	cmp	r3, #1
 80074f4:	d101      	bne.n	80074fa <HAL_UARTEx_DisableFifoMode+0x16>
 80074f6:	2302      	movs	r3, #2
 80074f8:	e027      	b.n	800754a <HAL_UARTEx_DisableFifoMode+0x66>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2201      	movs	r2, #1
 80074fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2224      	movs	r2, #36	@ 0x24
 8007506:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	681a      	ldr	r2, [r3, #0]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f022 0201 	bic.w	r2, r2, #1
 8007520:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007528:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2200      	movs	r2, #0
 800752e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	68fa      	ldr	r2, [r7, #12]
 8007536:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2220      	movs	r2, #32
 800753c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2200      	movs	r2, #0
 8007544:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007548:	2300      	movs	r3, #0
}
 800754a:	4618      	mov	r0, r3
 800754c:	3714      	adds	r7, #20
 800754e:	46bd      	mov	sp, r7
 8007550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007554:	4770      	bx	lr

08007556 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007556:	b580      	push	{r7, lr}
 8007558:	b084      	sub	sp, #16
 800755a:	af00      	add	r7, sp, #0
 800755c:	6078      	str	r0, [r7, #4]
 800755e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007566:	2b01      	cmp	r3, #1
 8007568:	d101      	bne.n	800756e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800756a:	2302      	movs	r3, #2
 800756c:	e02d      	b.n	80075ca <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2201      	movs	r2, #1
 8007572:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2224      	movs	r2, #36	@ 0x24
 800757a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f022 0201 	bic.w	r2, r2, #1
 8007594:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	689b      	ldr	r3, [r3, #8]
 800759c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	683a      	ldr	r2, [r7, #0]
 80075a6:	430a      	orrs	r2, r1
 80075a8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f000 f850 	bl	8007650 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	68fa      	ldr	r2, [r7, #12]
 80075b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2220      	movs	r2, #32
 80075bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2200      	movs	r2, #0
 80075c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80075c8:	2300      	movs	r3, #0
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	3710      	adds	r7, #16
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}

080075d2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80075d2:	b580      	push	{r7, lr}
 80075d4:	b084      	sub	sp, #16
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
 80075da:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80075e2:	2b01      	cmp	r3, #1
 80075e4:	d101      	bne.n	80075ea <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80075e6:	2302      	movs	r3, #2
 80075e8:	e02d      	b.n	8007646 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2201      	movs	r2, #1
 80075ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2224      	movs	r2, #36	@ 0x24
 80075f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f022 0201 	bic.w	r2, r2, #1
 8007610:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	689b      	ldr	r3, [r3, #8]
 8007618:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	683a      	ldr	r2, [r7, #0]
 8007622:	430a      	orrs	r2, r1
 8007624:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f000 f812 	bl	8007650 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	68fa      	ldr	r2, [r7, #12]
 8007632:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2220      	movs	r2, #32
 8007638:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2200      	movs	r2, #0
 8007640:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007644:	2300      	movs	r3, #0
}
 8007646:	4618      	mov	r0, r3
 8007648:	3710      	adds	r7, #16
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
	...

08007650 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007650:	b480      	push	{r7}
 8007652:	b085      	sub	sp, #20
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800765c:	2b00      	cmp	r3, #0
 800765e:	d108      	bne.n	8007672 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2201      	movs	r2, #1
 8007664:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2201      	movs	r2, #1
 800766c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007670:	e031      	b.n	80076d6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007672:	2310      	movs	r3, #16
 8007674:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007676:	2310      	movs	r3, #16
 8007678:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	0e5b      	lsrs	r3, r3, #25
 8007682:	b2db      	uxtb	r3, r3
 8007684:	f003 0307 	and.w	r3, r3, #7
 8007688:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	689b      	ldr	r3, [r3, #8]
 8007690:	0f5b      	lsrs	r3, r3, #29
 8007692:	b2db      	uxtb	r3, r3
 8007694:	f003 0307 	and.w	r3, r3, #7
 8007698:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800769a:	7bbb      	ldrb	r3, [r7, #14]
 800769c:	7b3a      	ldrb	r2, [r7, #12]
 800769e:	4911      	ldr	r1, [pc, #68]	@ (80076e4 <UARTEx_SetNbDataToProcess+0x94>)
 80076a0:	5c8a      	ldrb	r2, [r1, r2]
 80076a2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80076a6:	7b3a      	ldrb	r2, [r7, #12]
 80076a8:	490f      	ldr	r1, [pc, #60]	@ (80076e8 <UARTEx_SetNbDataToProcess+0x98>)
 80076aa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80076ac:	fb93 f3f2 	sdiv	r3, r3, r2
 80076b0:	b29a      	uxth	r2, r3
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80076b8:	7bfb      	ldrb	r3, [r7, #15]
 80076ba:	7b7a      	ldrb	r2, [r7, #13]
 80076bc:	4909      	ldr	r1, [pc, #36]	@ (80076e4 <UARTEx_SetNbDataToProcess+0x94>)
 80076be:	5c8a      	ldrb	r2, [r1, r2]
 80076c0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80076c4:	7b7a      	ldrb	r2, [r7, #13]
 80076c6:	4908      	ldr	r1, [pc, #32]	@ (80076e8 <UARTEx_SetNbDataToProcess+0x98>)
 80076c8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80076ca:	fb93 f3f2 	sdiv	r3, r3, r2
 80076ce:	b29a      	uxth	r2, r3
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80076d6:	bf00      	nop
 80076d8:	3714      	adds	r7, #20
 80076da:	46bd      	mov	sp, r7
 80076dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e0:	4770      	bx	lr
 80076e2:	bf00      	nop
 80076e4:	08008ec4 	.word	0x08008ec4
 80076e8:	08008ecc 	.word	0x08008ecc

080076ec <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b085      	sub	sp, #20
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	4603      	mov	r3, r0
 80076f4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80076f6:	2300      	movs	r3, #0
 80076f8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80076fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80076fe:	2b84      	cmp	r3, #132	@ 0x84
 8007700:	d005      	beq.n	800770e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007702:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	4413      	add	r3, r2
 800770a:	3303      	adds	r3, #3
 800770c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800770e:	68fb      	ldr	r3, [r7, #12]
}
 8007710:	4618      	mov	r0, r3
 8007712:	3714      	adds	r7, #20
 8007714:	46bd      	mov	sp, r7
 8007716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771a:	4770      	bx	lr

0800771c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007720:	f000 fafc 	bl	8007d1c <vTaskStartScheduler>
  
  return osOK;
 8007724:	2300      	movs	r3, #0
}
 8007726:	4618      	mov	r0, r3
 8007728:	bd80      	pop	{r7, pc}

0800772a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800772a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800772c:	b089      	sub	sp, #36	@ 0x24
 800772e:	af04      	add	r7, sp, #16
 8007730:	6078      	str	r0, [r7, #4]
 8007732:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	695b      	ldr	r3, [r3, #20]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d020      	beq.n	800777e <osThreadCreate+0x54>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	699b      	ldr	r3, [r3, #24]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d01c      	beq.n	800777e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	685c      	ldr	r4, [r3, #4]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	691e      	ldr	r6, [r3, #16]
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007756:	4618      	mov	r0, r3
 8007758:	f7ff ffc8 	bl	80076ec <makeFreeRtosPriority>
 800775c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	695b      	ldr	r3, [r3, #20]
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007766:	9202      	str	r2, [sp, #8]
 8007768:	9301      	str	r3, [sp, #4]
 800776a:	9100      	str	r1, [sp, #0]
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	4632      	mov	r2, r6
 8007770:	4629      	mov	r1, r5
 8007772:	4620      	mov	r0, r4
 8007774:	f000 f8ed 	bl	8007952 <xTaskCreateStatic>
 8007778:	4603      	mov	r3, r0
 800777a:	60fb      	str	r3, [r7, #12]
 800777c:	e01c      	b.n	80077b8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	685c      	ldr	r4, [r3, #4]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800778a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007792:	4618      	mov	r0, r3
 8007794:	f7ff ffaa 	bl	80076ec <makeFreeRtosPriority>
 8007798:	4602      	mov	r2, r0
 800779a:	f107 030c 	add.w	r3, r7, #12
 800779e:	9301      	str	r3, [sp, #4]
 80077a0:	9200      	str	r2, [sp, #0]
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	4632      	mov	r2, r6
 80077a6:	4629      	mov	r1, r5
 80077a8:	4620      	mov	r0, r4
 80077aa:	f000 f932 	bl	8007a12 <xTaskCreate>
 80077ae:	4603      	mov	r3, r0
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	d001      	beq.n	80077b8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80077b4:	2300      	movs	r3, #0
 80077b6:	e000      	b.n	80077ba <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80077b8:	68fb      	ldr	r3, [r7, #12]
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3714      	adds	r7, #20
 80077be:	46bd      	mov	sp, r7
 80077c0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080077c2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80077c2:	b580      	push	{r7, lr}
 80077c4:	b084      	sub	sp, #16
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d001      	beq.n	80077d8 <osDelay+0x16>
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	e000      	b.n	80077da <osDelay+0x18>
 80077d8:	2301      	movs	r3, #1
 80077da:	4618      	mov	r0, r3
 80077dc:	f000 fa68 	bl	8007cb0 <vTaskDelay>
  
  return osOK;
 80077e0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3710      	adds	r7, #16
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}

080077ea <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80077ea:	b480      	push	{r7}
 80077ec:	b083      	sub	sp, #12
 80077ee:	af00      	add	r7, sp, #0
 80077f0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	f103 0208 	add.w	r2, r3, #8
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f04f 32ff 	mov.w	r2, #4294967295
 8007802:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f103 0208 	add.w	r2, r3, #8
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f103 0208 	add.w	r2, r3, #8
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2200      	movs	r2, #0
 800781c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800781e:	bf00      	nop
 8007820:	370c      	adds	r7, #12
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr

0800782a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800782a:	b480      	push	{r7}
 800782c:	b083      	sub	sp, #12
 800782e:	af00      	add	r7, sp, #0
 8007830:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2200      	movs	r2, #0
 8007836:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007838:	bf00      	nop
 800783a:	370c      	adds	r7, #12
 800783c:	46bd      	mov	sp, r7
 800783e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007842:	4770      	bx	lr

08007844 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007844:	b480      	push	{r7}
 8007846:	b085      	sub	sp, #20
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
 800784c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	68fa      	ldr	r2, [r7, #12]
 8007858:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	689a      	ldr	r2, [r3, #8]
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	689b      	ldr	r3, [r3, #8]
 8007866:	683a      	ldr	r2, [r7, #0]
 8007868:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	683a      	ldr	r2, [r7, #0]
 800786e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	1c5a      	adds	r2, r3, #1
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	601a      	str	r2, [r3, #0]
}
 8007880:	bf00      	nop
 8007882:	3714      	adds	r7, #20
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr

0800788c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800788c:	b480      	push	{r7}
 800788e:	b085      	sub	sp, #20
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
 8007894:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078a2:	d103      	bne.n	80078ac <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	691b      	ldr	r3, [r3, #16]
 80078a8:	60fb      	str	r3, [r7, #12]
 80078aa:	e00c      	b.n	80078c6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	3308      	adds	r3, #8
 80078b0:	60fb      	str	r3, [r7, #12]
 80078b2:	e002      	b.n	80078ba <vListInsert+0x2e>
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	60fb      	str	r3, [r7, #12]
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	68ba      	ldr	r2, [r7, #8]
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d2f6      	bcs.n	80078b4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	685a      	ldr	r2, [r3, #4]
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	683a      	ldr	r2, [r7, #0]
 80078d4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	68fa      	ldr	r2, [r7, #12]
 80078da:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	683a      	ldr	r2, [r7, #0]
 80078e0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	687a      	ldr	r2, [r7, #4]
 80078e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	1c5a      	adds	r2, r3, #1
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	601a      	str	r2, [r3, #0]
}
 80078f2:	bf00      	nop
 80078f4:	3714      	adds	r7, #20
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr

080078fe <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80078fe:	b480      	push	{r7}
 8007900:	b085      	sub	sp, #20
 8007902:	af00      	add	r7, sp, #0
 8007904:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	691b      	ldr	r3, [r3, #16]
 800790a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	687a      	ldr	r2, [r7, #4]
 8007912:	6892      	ldr	r2, [r2, #8]
 8007914:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	689b      	ldr	r3, [r3, #8]
 800791a:	687a      	ldr	r2, [r7, #4]
 800791c:	6852      	ldr	r2, [r2, #4]
 800791e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	687a      	ldr	r2, [r7, #4]
 8007926:	429a      	cmp	r2, r3
 8007928:	d103      	bne.n	8007932 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	689a      	ldr	r2, [r3, #8]
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2200      	movs	r2, #0
 8007936:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	1e5a      	subs	r2, r3, #1
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
}
 8007946:	4618      	mov	r0, r3
 8007948:	3714      	adds	r7, #20
 800794a:	46bd      	mov	sp, r7
 800794c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007950:	4770      	bx	lr

08007952 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007952:	b580      	push	{r7, lr}
 8007954:	b08e      	sub	sp, #56	@ 0x38
 8007956:	af04      	add	r7, sp, #16
 8007958:	60f8      	str	r0, [r7, #12]
 800795a:	60b9      	str	r1, [r7, #8]
 800795c:	607a      	str	r2, [r7, #4]
 800795e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007962:	2b00      	cmp	r3, #0
 8007964:	d10b      	bne.n	800797e <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796a:	f383 8811 	msr	BASEPRI, r3
 800796e:	f3bf 8f6f 	isb	sy
 8007972:	f3bf 8f4f 	dsb	sy
 8007976:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007978:	bf00      	nop
 800797a:	bf00      	nop
 800797c:	e7fd      	b.n	800797a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800797e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007980:	2b00      	cmp	r3, #0
 8007982:	d10b      	bne.n	800799c <xTaskCreateStatic+0x4a>
	__asm volatile
 8007984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007988:	f383 8811 	msr	BASEPRI, r3
 800798c:	f3bf 8f6f 	isb	sy
 8007990:	f3bf 8f4f 	dsb	sy
 8007994:	61fb      	str	r3, [r7, #28]
}
 8007996:	bf00      	nop
 8007998:	bf00      	nop
 800799a:	e7fd      	b.n	8007998 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800799c:	23a0      	movs	r3, #160	@ 0xa0
 800799e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	2ba0      	cmp	r3, #160	@ 0xa0
 80079a4:	d00b      	beq.n	80079be <xTaskCreateStatic+0x6c>
	__asm volatile
 80079a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079aa:	f383 8811 	msr	BASEPRI, r3
 80079ae:	f3bf 8f6f 	isb	sy
 80079b2:	f3bf 8f4f 	dsb	sy
 80079b6:	61bb      	str	r3, [r7, #24]
}
 80079b8:	bf00      	nop
 80079ba:	bf00      	nop
 80079bc:	e7fd      	b.n	80079ba <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80079be:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80079c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d01e      	beq.n	8007a04 <xTaskCreateStatic+0xb2>
 80079c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d01b      	beq.n	8007a04 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80079cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079ce:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80079d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80079d4:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80079d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d8:	2202      	movs	r2, #2
 80079da:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80079de:	2300      	movs	r3, #0
 80079e0:	9303      	str	r3, [sp, #12]
 80079e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079e4:	9302      	str	r3, [sp, #8]
 80079e6:	f107 0314 	add.w	r3, r7, #20
 80079ea:	9301      	str	r3, [sp, #4]
 80079ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ee:	9300      	str	r3, [sp, #0]
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	687a      	ldr	r2, [r7, #4]
 80079f4:	68b9      	ldr	r1, [r7, #8]
 80079f6:	68f8      	ldr	r0, [r7, #12]
 80079f8:	f000 f850 	bl	8007a9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80079fc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80079fe:	f000 f8ed 	bl	8007bdc <prvAddNewTaskToReadyList>
 8007a02:	e001      	b.n	8007a08 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007a04:	2300      	movs	r3, #0
 8007a06:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007a08:	697b      	ldr	r3, [r7, #20]
	}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3728      	adds	r7, #40	@ 0x28
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}

08007a12 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007a12:	b580      	push	{r7, lr}
 8007a14:	b08c      	sub	sp, #48	@ 0x30
 8007a16:	af04      	add	r7, sp, #16
 8007a18:	60f8      	str	r0, [r7, #12]
 8007a1a:	60b9      	str	r1, [r7, #8]
 8007a1c:	603b      	str	r3, [r7, #0]
 8007a1e:	4613      	mov	r3, r2
 8007a20:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007a22:	88fb      	ldrh	r3, [r7, #6]
 8007a24:	009b      	lsls	r3, r3, #2
 8007a26:	4618      	mov	r0, r3
 8007a28:	f000 fefe 	bl	8008828 <pvPortMalloc>
 8007a2c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d00e      	beq.n	8007a52 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007a34:	20a0      	movs	r0, #160	@ 0xa0
 8007a36:	f000 fef7 	bl	8008828 <pvPortMalloc>
 8007a3a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d003      	beq.n	8007a4a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007a42:	69fb      	ldr	r3, [r7, #28]
 8007a44:	697a      	ldr	r2, [r7, #20]
 8007a46:	631a      	str	r2, [r3, #48]	@ 0x30
 8007a48:	e005      	b.n	8007a56 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007a4a:	6978      	ldr	r0, [r7, #20]
 8007a4c:	f000 ffba 	bl	80089c4 <vPortFree>
 8007a50:	e001      	b.n	8007a56 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007a52:	2300      	movs	r3, #0
 8007a54:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007a56:	69fb      	ldr	r3, [r7, #28]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d017      	beq.n	8007a8c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007a5c:	69fb      	ldr	r3, [r7, #28]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007a64:	88fa      	ldrh	r2, [r7, #6]
 8007a66:	2300      	movs	r3, #0
 8007a68:	9303      	str	r3, [sp, #12]
 8007a6a:	69fb      	ldr	r3, [r7, #28]
 8007a6c:	9302      	str	r3, [sp, #8]
 8007a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a70:	9301      	str	r3, [sp, #4]
 8007a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a74:	9300      	str	r3, [sp, #0]
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	68b9      	ldr	r1, [r7, #8]
 8007a7a:	68f8      	ldr	r0, [r7, #12]
 8007a7c:	f000 f80e 	bl	8007a9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a80:	69f8      	ldr	r0, [r7, #28]
 8007a82:	f000 f8ab 	bl	8007bdc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007a86:	2301      	movs	r3, #1
 8007a88:	61bb      	str	r3, [r7, #24]
 8007a8a:	e002      	b.n	8007a92 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8007a90:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007a92:	69bb      	ldr	r3, [r7, #24]
	}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3720      	adds	r7, #32
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b088      	sub	sp, #32
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	60f8      	str	r0, [r7, #12]
 8007aa4:	60b9      	str	r1, [r7, #8]
 8007aa6:	607a      	str	r2, [r7, #4]
 8007aa8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007aae:	6879      	ldr	r1, [r7, #4]
 8007ab0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007ab4:	440b      	add	r3, r1
 8007ab6:	009b      	lsls	r3, r3, #2
 8007ab8:	4413      	add	r3, r2
 8007aba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007abc:	69bb      	ldr	r3, [r7, #24]
 8007abe:	f023 0307 	bic.w	r3, r3, #7
 8007ac2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007ac4:	69bb      	ldr	r3, [r7, #24]
 8007ac6:	f003 0307 	and.w	r3, r3, #7
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d00b      	beq.n	8007ae6 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ad2:	f383 8811 	msr	BASEPRI, r3
 8007ad6:	f3bf 8f6f 	isb	sy
 8007ada:	f3bf 8f4f 	dsb	sy
 8007ade:	617b      	str	r3, [r7, #20]
}
 8007ae0:	bf00      	nop
 8007ae2:	bf00      	nop
 8007ae4:	e7fd      	b.n	8007ae2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d01f      	beq.n	8007b2c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007aec:	2300      	movs	r3, #0
 8007aee:	61fb      	str	r3, [r7, #28]
 8007af0:	e012      	b.n	8007b18 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007af2:	68ba      	ldr	r2, [r7, #8]
 8007af4:	69fb      	ldr	r3, [r7, #28]
 8007af6:	4413      	add	r3, r2
 8007af8:	7819      	ldrb	r1, [r3, #0]
 8007afa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007afc:	69fb      	ldr	r3, [r7, #28]
 8007afe:	4413      	add	r3, r2
 8007b00:	3334      	adds	r3, #52	@ 0x34
 8007b02:	460a      	mov	r2, r1
 8007b04:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007b06:	68ba      	ldr	r2, [r7, #8]
 8007b08:	69fb      	ldr	r3, [r7, #28]
 8007b0a:	4413      	add	r3, r2
 8007b0c:	781b      	ldrb	r3, [r3, #0]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d006      	beq.n	8007b20 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007b12:	69fb      	ldr	r3, [r7, #28]
 8007b14:	3301      	adds	r3, #1
 8007b16:	61fb      	str	r3, [r7, #28]
 8007b18:	69fb      	ldr	r3, [r7, #28]
 8007b1a:	2b0f      	cmp	r3, #15
 8007b1c:	d9e9      	bls.n	8007af2 <prvInitialiseNewTask+0x56>
 8007b1e:	e000      	b.n	8007b22 <prvInitialiseNewTask+0x86>
			{
				break;
 8007b20:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b24:	2200      	movs	r2, #0
 8007b26:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007b2a:	e003      	b.n	8007b34 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2e:	2200      	movs	r2, #0
 8007b30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b36:	2b06      	cmp	r3, #6
 8007b38:	d901      	bls.n	8007b3e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007b3a:	2306      	movs	r3, #6
 8007b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b42:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b48:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b52:	3304      	adds	r3, #4
 8007b54:	4618      	mov	r0, r3
 8007b56:	f7ff fe68 	bl	800782a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b5c:	3318      	adds	r3, #24
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f7ff fe63 	bl	800782a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b68:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b6c:	f1c3 0207 	rsb	r2, r3, #7
 8007b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b72:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b78:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b84:	2200      	movs	r2, #0
 8007b86:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b8c:	334c      	adds	r3, #76	@ 0x4c
 8007b8e:	224c      	movs	r2, #76	@ 0x4c
 8007b90:	2100      	movs	r1, #0
 8007b92:	4618      	mov	r0, r3
 8007b94:	f001 f836 	bl	8008c04 <memset>
 8007b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b9a:	4a0d      	ldr	r2, [pc, #52]	@ (8007bd0 <prvInitialiseNewTask+0x134>)
 8007b9c:	651a      	str	r2, [r3, #80]	@ 0x50
 8007b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba0:	4a0c      	ldr	r2, [pc, #48]	@ (8007bd4 <prvInitialiseNewTask+0x138>)
 8007ba2:	655a      	str	r2, [r3, #84]	@ 0x54
 8007ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba6:	4a0c      	ldr	r2, [pc, #48]	@ (8007bd8 <prvInitialiseNewTask+0x13c>)
 8007ba8:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007baa:	683a      	ldr	r2, [r7, #0]
 8007bac:	68f9      	ldr	r1, [r7, #12]
 8007bae:	69b8      	ldr	r0, [r7, #24]
 8007bb0:	f000 fc2a 	bl	8008408 <pxPortInitialiseStack>
 8007bb4:	4602      	mov	r2, r0
 8007bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007bba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d002      	beq.n	8007bc6 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007bc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007bc6:	bf00      	nop
 8007bc8:	3720      	adds	r7, #32
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}
 8007bce:	bf00      	nop
 8007bd0:	240044e4 	.word	0x240044e4
 8007bd4:	2400454c 	.word	0x2400454c
 8007bd8:	240045b4 	.word	0x240045b4

08007bdc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b082      	sub	sp, #8
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007be4:	f000 fd40 	bl	8008668 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007be8:	4b2a      	ldr	r3, [pc, #168]	@ (8007c94 <prvAddNewTaskToReadyList+0xb8>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	3301      	adds	r3, #1
 8007bee:	4a29      	ldr	r2, [pc, #164]	@ (8007c94 <prvAddNewTaskToReadyList+0xb8>)
 8007bf0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007bf2:	4b29      	ldr	r3, [pc, #164]	@ (8007c98 <prvAddNewTaskToReadyList+0xbc>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d109      	bne.n	8007c0e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007bfa:	4a27      	ldr	r2, [pc, #156]	@ (8007c98 <prvAddNewTaskToReadyList+0xbc>)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007c00:	4b24      	ldr	r3, [pc, #144]	@ (8007c94 <prvAddNewTaskToReadyList+0xb8>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d110      	bne.n	8007c2a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007c08:	f000 fad4 	bl	80081b4 <prvInitialiseTaskLists>
 8007c0c:	e00d      	b.n	8007c2a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007c0e:	4b23      	ldr	r3, [pc, #140]	@ (8007c9c <prvAddNewTaskToReadyList+0xc0>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d109      	bne.n	8007c2a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007c16:	4b20      	ldr	r3, [pc, #128]	@ (8007c98 <prvAddNewTaskToReadyList+0xbc>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c20:	429a      	cmp	r2, r3
 8007c22:	d802      	bhi.n	8007c2a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007c24:	4a1c      	ldr	r2, [pc, #112]	@ (8007c98 <prvAddNewTaskToReadyList+0xbc>)
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007c2a:	4b1d      	ldr	r3, [pc, #116]	@ (8007ca0 <prvAddNewTaskToReadyList+0xc4>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	3301      	adds	r3, #1
 8007c30:	4a1b      	ldr	r2, [pc, #108]	@ (8007ca0 <prvAddNewTaskToReadyList+0xc4>)
 8007c32:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c38:	2201      	movs	r2, #1
 8007c3a:	409a      	lsls	r2, r3
 8007c3c:	4b19      	ldr	r3, [pc, #100]	@ (8007ca4 <prvAddNewTaskToReadyList+0xc8>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4313      	orrs	r3, r2
 8007c42:	4a18      	ldr	r2, [pc, #96]	@ (8007ca4 <prvAddNewTaskToReadyList+0xc8>)
 8007c44:	6013      	str	r3, [r2, #0]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c4a:	4613      	mov	r3, r2
 8007c4c:	009b      	lsls	r3, r3, #2
 8007c4e:	4413      	add	r3, r2
 8007c50:	009b      	lsls	r3, r3, #2
 8007c52:	4a15      	ldr	r2, [pc, #84]	@ (8007ca8 <prvAddNewTaskToReadyList+0xcc>)
 8007c54:	441a      	add	r2, r3
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	3304      	adds	r3, #4
 8007c5a:	4619      	mov	r1, r3
 8007c5c:	4610      	mov	r0, r2
 8007c5e:	f7ff fdf1 	bl	8007844 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007c62:	f000 fd33 	bl	80086cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007c66:	4b0d      	ldr	r3, [pc, #52]	@ (8007c9c <prvAddNewTaskToReadyList+0xc0>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d00e      	beq.n	8007c8c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8007c98 <prvAddNewTaskToReadyList+0xbc>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	d207      	bcs.n	8007c8c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8007cac <prvAddNewTaskToReadyList+0xd0>)
 8007c7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c82:	601a      	str	r2, [r3, #0]
 8007c84:	f3bf 8f4f 	dsb	sy
 8007c88:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c8c:	bf00      	nop
 8007c8e:	3708      	adds	r7, #8
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	24000890 	.word	0x24000890
 8007c98:	24000790 	.word	0x24000790
 8007c9c:	2400089c 	.word	0x2400089c
 8007ca0:	240008ac 	.word	0x240008ac
 8007ca4:	24000898 	.word	0x24000898
 8007ca8:	24000794 	.word	0x24000794
 8007cac:	e000ed04 	.word	0xe000ed04

08007cb0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b084      	sub	sp, #16
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007cb8:	2300      	movs	r3, #0
 8007cba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d018      	beq.n	8007cf4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007cc2:	4b14      	ldr	r3, [pc, #80]	@ (8007d14 <vTaskDelay+0x64>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d00b      	beq.n	8007ce2 <vTaskDelay+0x32>
	__asm volatile
 8007cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cce:	f383 8811 	msr	BASEPRI, r3
 8007cd2:	f3bf 8f6f 	isb	sy
 8007cd6:	f3bf 8f4f 	dsb	sy
 8007cda:	60bb      	str	r3, [r7, #8]
}
 8007cdc:	bf00      	nop
 8007cde:	bf00      	nop
 8007ce0:	e7fd      	b.n	8007cde <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007ce2:	f000 f885 	bl	8007df0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007ce6:	2100      	movs	r1, #0
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	f000 fb27 	bl	800833c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007cee:	f000 f88d 	bl	8007e0c <xTaskResumeAll>
 8007cf2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d107      	bne.n	8007d0a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007cfa:	4b07      	ldr	r3, [pc, #28]	@ (8007d18 <vTaskDelay+0x68>)
 8007cfc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d00:	601a      	str	r2, [r3, #0]
 8007d02:	f3bf 8f4f 	dsb	sy
 8007d06:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007d0a:	bf00      	nop
 8007d0c:	3710      	adds	r7, #16
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	bf00      	nop
 8007d14:	240008b8 	.word	0x240008b8
 8007d18:	e000ed04 	.word	0xe000ed04

08007d1c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b08a      	sub	sp, #40	@ 0x28
 8007d20:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007d22:	2300      	movs	r3, #0
 8007d24:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007d26:	2300      	movs	r3, #0
 8007d28:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007d2a:	463a      	mov	r2, r7
 8007d2c:	1d39      	adds	r1, r7, #4
 8007d2e:	f107 0308 	add.w	r3, r7, #8
 8007d32:	4618      	mov	r0, r3
 8007d34:	f7f8 fc6a 	bl	800060c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007d38:	6839      	ldr	r1, [r7, #0]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	68ba      	ldr	r2, [r7, #8]
 8007d3e:	9202      	str	r2, [sp, #8]
 8007d40:	9301      	str	r3, [sp, #4]
 8007d42:	2300      	movs	r3, #0
 8007d44:	9300      	str	r3, [sp, #0]
 8007d46:	2300      	movs	r3, #0
 8007d48:	460a      	mov	r2, r1
 8007d4a:	4921      	ldr	r1, [pc, #132]	@ (8007dd0 <vTaskStartScheduler+0xb4>)
 8007d4c:	4821      	ldr	r0, [pc, #132]	@ (8007dd4 <vTaskStartScheduler+0xb8>)
 8007d4e:	f7ff fe00 	bl	8007952 <xTaskCreateStatic>
 8007d52:	4603      	mov	r3, r0
 8007d54:	4a20      	ldr	r2, [pc, #128]	@ (8007dd8 <vTaskStartScheduler+0xbc>)
 8007d56:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007d58:	4b1f      	ldr	r3, [pc, #124]	@ (8007dd8 <vTaskStartScheduler+0xbc>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d002      	beq.n	8007d66 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007d60:	2301      	movs	r3, #1
 8007d62:	617b      	str	r3, [r7, #20]
 8007d64:	e001      	b.n	8007d6a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007d66:	2300      	movs	r3, #0
 8007d68:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007d6a:	697b      	ldr	r3, [r7, #20]
 8007d6c:	2b01      	cmp	r3, #1
 8007d6e:	d11b      	bne.n	8007da8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8007d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d74:	f383 8811 	msr	BASEPRI, r3
 8007d78:	f3bf 8f6f 	isb	sy
 8007d7c:	f3bf 8f4f 	dsb	sy
 8007d80:	613b      	str	r3, [r7, #16]
}
 8007d82:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007d84:	4b15      	ldr	r3, [pc, #84]	@ (8007ddc <vTaskStartScheduler+0xc0>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	334c      	adds	r3, #76	@ 0x4c
 8007d8a:	4a15      	ldr	r2, [pc, #84]	@ (8007de0 <vTaskStartScheduler+0xc4>)
 8007d8c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007d8e:	4b15      	ldr	r3, [pc, #84]	@ (8007de4 <vTaskStartScheduler+0xc8>)
 8007d90:	f04f 32ff 	mov.w	r2, #4294967295
 8007d94:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007d96:	4b14      	ldr	r3, [pc, #80]	@ (8007de8 <vTaskStartScheduler+0xcc>)
 8007d98:	2201      	movs	r2, #1
 8007d9a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007d9c:	4b13      	ldr	r3, [pc, #76]	@ (8007dec <vTaskStartScheduler+0xd0>)
 8007d9e:	2200      	movs	r2, #0
 8007da0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007da2:	f000 fbbd 	bl	8008520 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007da6:	e00f      	b.n	8007dc8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dae:	d10b      	bne.n	8007dc8 <vTaskStartScheduler+0xac>
	__asm volatile
 8007db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007db4:	f383 8811 	msr	BASEPRI, r3
 8007db8:	f3bf 8f6f 	isb	sy
 8007dbc:	f3bf 8f4f 	dsb	sy
 8007dc0:	60fb      	str	r3, [r7, #12]
}
 8007dc2:	bf00      	nop
 8007dc4:	bf00      	nop
 8007dc6:	e7fd      	b.n	8007dc4 <vTaskStartScheduler+0xa8>
}
 8007dc8:	bf00      	nop
 8007dca:	3718      	adds	r7, #24
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bd80      	pop	{r7, pc}
 8007dd0:	08008e94 	.word	0x08008e94
 8007dd4:	08008185 	.word	0x08008185
 8007dd8:	240008b4 	.word	0x240008b4
 8007ddc:	24000790 	.word	0x24000790
 8007de0:	24000014 	.word	0x24000014
 8007de4:	240008b0 	.word	0x240008b0
 8007de8:	2400089c 	.word	0x2400089c
 8007dec:	24000894 	.word	0x24000894

08007df0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007df0:	b480      	push	{r7}
 8007df2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007df4:	4b04      	ldr	r3, [pc, #16]	@ (8007e08 <vTaskSuspendAll+0x18>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	3301      	adds	r3, #1
 8007dfa:	4a03      	ldr	r2, [pc, #12]	@ (8007e08 <vTaskSuspendAll+0x18>)
 8007dfc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007dfe:	bf00      	nop
 8007e00:	46bd      	mov	sp, r7
 8007e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e06:	4770      	bx	lr
 8007e08:	240008b8 	.word	0x240008b8

08007e0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b084      	sub	sp, #16
 8007e10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007e12:	2300      	movs	r3, #0
 8007e14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007e16:	2300      	movs	r3, #0
 8007e18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007e1a:	4b42      	ldr	r3, [pc, #264]	@ (8007f24 <xTaskResumeAll+0x118>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d10b      	bne.n	8007e3a <xTaskResumeAll+0x2e>
	__asm volatile
 8007e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e26:	f383 8811 	msr	BASEPRI, r3
 8007e2a:	f3bf 8f6f 	isb	sy
 8007e2e:	f3bf 8f4f 	dsb	sy
 8007e32:	603b      	str	r3, [r7, #0]
}
 8007e34:	bf00      	nop
 8007e36:	bf00      	nop
 8007e38:	e7fd      	b.n	8007e36 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007e3a:	f000 fc15 	bl	8008668 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007e3e:	4b39      	ldr	r3, [pc, #228]	@ (8007f24 <xTaskResumeAll+0x118>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	3b01      	subs	r3, #1
 8007e44:	4a37      	ldr	r2, [pc, #220]	@ (8007f24 <xTaskResumeAll+0x118>)
 8007e46:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e48:	4b36      	ldr	r3, [pc, #216]	@ (8007f24 <xTaskResumeAll+0x118>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d161      	bne.n	8007f14 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007e50:	4b35      	ldr	r3, [pc, #212]	@ (8007f28 <xTaskResumeAll+0x11c>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d05d      	beq.n	8007f14 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007e58:	e02e      	b.n	8007eb8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e5a:	4b34      	ldr	r3, [pc, #208]	@ (8007f2c <xTaskResumeAll+0x120>)
 8007e5c:	68db      	ldr	r3, [r3, #12]
 8007e5e:	68db      	ldr	r3, [r3, #12]
 8007e60:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	3318      	adds	r3, #24
 8007e66:	4618      	mov	r0, r3
 8007e68:	f7ff fd49 	bl	80078fe <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	3304      	adds	r3, #4
 8007e70:	4618      	mov	r0, r3
 8007e72:	f7ff fd44 	bl	80078fe <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	409a      	lsls	r2, r3
 8007e7e:	4b2c      	ldr	r3, [pc, #176]	@ (8007f30 <xTaskResumeAll+0x124>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4313      	orrs	r3, r2
 8007e84:	4a2a      	ldr	r2, [pc, #168]	@ (8007f30 <xTaskResumeAll+0x124>)
 8007e86:	6013      	str	r3, [r2, #0]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e8c:	4613      	mov	r3, r2
 8007e8e:	009b      	lsls	r3, r3, #2
 8007e90:	4413      	add	r3, r2
 8007e92:	009b      	lsls	r3, r3, #2
 8007e94:	4a27      	ldr	r2, [pc, #156]	@ (8007f34 <xTaskResumeAll+0x128>)
 8007e96:	441a      	add	r2, r3
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	3304      	adds	r3, #4
 8007e9c:	4619      	mov	r1, r3
 8007e9e:	4610      	mov	r0, r2
 8007ea0:	f7ff fcd0 	bl	8007844 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ea8:	4b23      	ldr	r3, [pc, #140]	@ (8007f38 <xTaskResumeAll+0x12c>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	d302      	bcc.n	8007eb8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007eb2:	4b22      	ldr	r3, [pc, #136]	@ (8007f3c <xTaskResumeAll+0x130>)
 8007eb4:	2201      	movs	r2, #1
 8007eb6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007eb8:	4b1c      	ldr	r3, [pc, #112]	@ (8007f2c <xTaskResumeAll+0x120>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d1cc      	bne.n	8007e5a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d001      	beq.n	8007eca <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007ec6:	f000 fa19 	bl	80082fc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007eca:	4b1d      	ldr	r3, [pc, #116]	@ (8007f40 <xTaskResumeAll+0x134>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d010      	beq.n	8007ef8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007ed6:	f000 f837 	bl	8007f48 <xTaskIncrementTick>
 8007eda:	4603      	mov	r3, r0
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d002      	beq.n	8007ee6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007ee0:	4b16      	ldr	r3, [pc, #88]	@ (8007f3c <xTaskResumeAll+0x130>)
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	3b01      	subs	r3, #1
 8007eea:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d1f1      	bne.n	8007ed6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007ef2:	4b13      	ldr	r3, [pc, #76]	@ (8007f40 <xTaskResumeAll+0x134>)
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007ef8:	4b10      	ldr	r3, [pc, #64]	@ (8007f3c <xTaskResumeAll+0x130>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d009      	beq.n	8007f14 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007f00:	2301      	movs	r3, #1
 8007f02:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007f04:	4b0f      	ldr	r3, [pc, #60]	@ (8007f44 <xTaskResumeAll+0x138>)
 8007f06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f0a:	601a      	str	r2, [r3, #0]
 8007f0c:	f3bf 8f4f 	dsb	sy
 8007f10:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007f14:	f000 fbda 	bl	80086cc <vPortExitCritical>

	return xAlreadyYielded;
 8007f18:	68bb      	ldr	r3, [r7, #8]
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3710      	adds	r7, #16
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}
 8007f22:	bf00      	nop
 8007f24:	240008b8 	.word	0x240008b8
 8007f28:	24000890 	.word	0x24000890
 8007f2c:	24000850 	.word	0x24000850
 8007f30:	24000898 	.word	0x24000898
 8007f34:	24000794 	.word	0x24000794
 8007f38:	24000790 	.word	0x24000790
 8007f3c:	240008a4 	.word	0x240008a4
 8007f40:	240008a0 	.word	0x240008a0
 8007f44:	e000ed04 	.word	0xe000ed04

08007f48 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b086      	sub	sp, #24
 8007f4c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f52:	4b4f      	ldr	r3, [pc, #316]	@ (8008090 <xTaskIncrementTick+0x148>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	f040 808f 	bne.w	800807a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007f5c:	4b4d      	ldr	r3, [pc, #308]	@ (8008094 <xTaskIncrementTick+0x14c>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	3301      	adds	r3, #1
 8007f62:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007f64:	4a4b      	ldr	r2, [pc, #300]	@ (8008094 <xTaskIncrementTick+0x14c>)
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d121      	bne.n	8007fb4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007f70:	4b49      	ldr	r3, [pc, #292]	@ (8008098 <xTaskIncrementTick+0x150>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d00b      	beq.n	8007f92 <xTaskIncrementTick+0x4a>
	__asm volatile
 8007f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f7e:	f383 8811 	msr	BASEPRI, r3
 8007f82:	f3bf 8f6f 	isb	sy
 8007f86:	f3bf 8f4f 	dsb	sy
 8007f8a:	603b      	str	r3, [r7, #0]
}
 8007f8c:	bf00      	nop
 8007f8e:	bf00      	nop
 8007f90:	e7fd      	b.n	8007f8e <xTaskIncrementTick+0x46>
 8007f92:	4b41      	ldr	r3, [pc, #260]	@ (8008098 <xTaskIncrementTick+0x150>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	60fb      	str	r3, [r7, #12]
 8007f98:	4b40      	ldr	r3, [pc, #256]	@ (800809c <xTaskIncrementTick+0x154>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4a3e      	ldr	r2, [pc, #248]	@ (8008098 <xTaskIncrementTick+0x150>)
 8007f9e:	6013      	str	r3, [r2, #0]
 8007fa0:	4a3e      	ldr	r2, [pc, #248]	@ (800809c <xTaskIncrementTick+0x154>)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6013      	str	r3, [r2, #0]
 8007fa6:	4b3e      	ldr	r3, [pc, #248]	@ (80080a0 <xTaskIncrementTick+0x158>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	3301      	adds	r3, #1
 8007fac:	4a3c      	ldr	r2, [pc, #240]	@ (80080a0 <xTaskIncrementTick+0x158>)
 8007fae:	6013      	str	r3, [r2, #0]
 8007fb0:	f000 f9a4 	bl	80082fc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007fb4:	4b3b      	ldr	r3, [pc, #236]	@ (80080a4 <xTaskIncrementTick+0x15c>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	693a      	ldr	r2, [r7, #16]
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d348      	bcc.n	8008050 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007fbe:	4b36      	ldr	r3, [pc, #216]	@ (8008098 <xTaskIncrementTick+0x150>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d104      	bne.n	8007fd2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fc8:	4b36      	ldr	r3, [pc, #216]	@ (80080a4 <xTaskIncrementTick+0x15c>)
 8007fca:	f04f 32ff 	mov.w	r2, #4294967295
 8007fce:	601a      	str	r2, [r3, #0]
					break;
 8007fd0:	e03e      	b.n	8008050 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fd2:	4b31      	ldr	r3, [pc, #196]	@ (8008098 <xTaskIncrementTick+0x150>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	68db      	ldr	r3, [r3, #12]
 8007fd8:	68db      	ldr	r3, [r3, #12]
 8007fda:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007fe2:	693a      	ldr	r2, [r7, #16]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	429a      	cmp	r2, r3
 8007fe8:	d203      	bcs.n	8007ff2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007fea:	4a2e      	ldr	r2, [pc, #184]	@ (80080a4 <xTaskIncrementTick+0x15c>)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007ff0:	e02e      	b.n	8008050 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	3304      	adds	r3, #4
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	f7ff fc81 	bl	80078fe <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008000:	2b00      	cmp	r3, #0
 8008002:	d004      	beq.n	800800e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	3318      	adds	r3, #24
 8008008:	4618      	mov	r0, r3
 800800a:	f7ff fc78 	bl	80078fe <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008012:	2201      	movs	r2, #1
 8008014:	409a      	lsls	r2, r3
 8008016:	4b24      	ldr	r3, [pc, #144]	@ (80080a8 <xTaskIncrementTick+0x160>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4313      	orrs	r3, r2
 800801c:	4a22      	ldr	r2, [pc, #136]	@ (80080a8 <xTaskIncrementTick+0x160>)
 800801e:	6013      	str	r3, [r2, #0]
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008024:	4613      	mov	r3, r2
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	4413      	add	r3, r2
 800802a:	009b      	lsls	r3, r3, #2
 800802c:	4a1f      	ldr	r2, [pc, #124]	@ (80080ac <xTaskIncrementTick+0x164>)
 800802e:	441a      	add	r2, r3
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	3304      	adds	r3, #4
 8008034:	4619      	mov	r1, r3
 8008036:	4610      	mov	r0, r2
 8008038:	f7ff fc04 	bl	8007844 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008040:	4b1b      	ldr	r3, [pc, #108]	@ (80080b0 <xTaskIncrementTick+0x168>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008046:	429a      	cmp	r2, r3
 8008048:	d3b9      	bcc.n	8007fbe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800804a:	2301      	movs	r3, #1
 800804c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800804e:	e7b6      	b.n	8007fbe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008050:	4b17      	ldr	r3, [pc, #92]	@ (80080b0 <xTaskIncrementTick+0x168>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008056:	4915      	ldr	r1, [pc, #84]	@ (80080ac <xTaskIncrementTick+0x164>)
 8008058:	4613      	mov	r3, r2
 800805a:	009b      	lsls	r3, r3, #2
 800805c:	4413      	add	r3, r2
 800805e:	009b      	lsls	r3, r3, #2
 8008060:	440b      	add	r3, r1
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	2b01      	cmp	r3, #1
 8008066:	d901      	bls.n	800806c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008068:	2301      	movs	r3, #1
 800806a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800806c:	4b11      	ldr	r3, [pc, #68]	@ (80080b4 <xTaskIncrementTick+0x16c>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d007      	beq.n	8008084 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008074:	2301      	movs	r3, #1
 8008076:	617b      	str	r3, [r7, #20]
 8008078:	e004      	b.n	8008084 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800807a:	4b0f      	ldr	r3, [pc, #60]	@ (80080b8 <xTaskIncrementTick+0x170>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	3301      	adds	r3, #1
 8008080:	4a0d      	ldr	r2, [pc, #52]	@ (80080b8 <xTaskIncrementTick+0x170>)
 8008082:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008084:	697b      	ldr	r3, [r7, #20]
}
 8008086:	4618      	mov	r0, r3
 8008088:	3718      	adds	r7, #24
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}
 800808e:	bf00      	nop
 8008090:	240008b8 	.word	0x240008b8
 8008094:	24000894 	.word	0x24000894
 8008098:	24000848 	.word	0x24000848
 800809c:	2400084c 	.word	0x2400084c
 80080a0:	240008a8 	.word	0x240008a8
 80080a4:	240008b0 	.word	0x240008b0
 80080a8:	24000898 	.word	0x24000898
 80080ac:	24000794 	.word	0x24000794
 80080b0:	24000790 	.word	0x24000790
 80080b4:	240008a4 	.word	0x240008a4
 80080b8:	240008a0 	.word	0x240008a0

080080bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80080bc:	b480      	push	{r7}
 80080be:	b087      	sub	sp, #28
 80080c0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80080c2:	4b2a      	ldr	r3, [pc, #168]	@ (800816c <vTaskSwitchContext+0xb0>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d003      	beq.n	80080d2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80080ca:	4b29      	ldr	r3, [pc, #164]	@ (8008170 <vTaskSwitchContext+0xb4>)
 80080cc:	2201      	movs	r2, #1
 80080ce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80080d0:	e045      	b.n	800815e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80080d2:	4b27      	ldr	r3, [pc, #156]	@ (8008170 <vTaskSwitchContext+0xb4>)
 80080d4:	2200      	movs	r2, #0
 80080d6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080d8:	4b26      	ldr	r3, [pc, #152]	@ (8008174 <vTaskSwitchContext+0xb8>)
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	fab3 f383 	clz	r3, r3
 80080e4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80080e6:	7afb      	ldrb	r3, [r7, #11]
 80080e8:	f1c3 031f 	rsb	r3, r3, #31
 80080ec:	617b      	str	r3, [r7, #20]
 80080ee:	4922      	ldr	r1, [pc, #136]	@ (8008178 <vTaskSwitchContext+0xbc>)
 80080f0:	697a      	ldr	r2, [r7, #20]
 80080f2:	4613      	mov	r3, r2
 80080f4:	009b      	lsls	r3, r3, #2
 80080f6:	4413      	add	r3, r2
 80080f8:	009b      	lsls	r3, r3, #2
 80080fa:	440b      	add	r3, r1
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d10b      	bne.n	800811a <vTaskSwitchContext+0x5e>
	__asm volatile
 8008102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008106:	f383 8811 	msr	BASEPRI, r3
 800810a:	f3bf 8f6f 	isb	sy
 800810e:	f3bf 8f4f 	dsb	sy
 8008112:	607b      	str	r3, [r7, #4]
}
 8008114:	bf00      	nop
 8008116:	bf00      	nop
 8008118:	e7fd      	b.n	8008116 <vTaskSwitchContext+0x5a>
 800811a:	697a      	ldr	r2, [r7, #20]
 800811c:	4613      	mov	r3, r2
 800811e:	009b      	lsls	r3, r3, #2
 8008120:	4413      	add	r3, r2
 8008122:	009b      	lsls	r3, r3, #2
 8008124:	4a14      	ldr	r2, [pc, #80]	@ (8008178 <vTaskSwitchContext+0xbc>)
 8008126:	4413      	add	r3, r2
 8008128:	613b      	str	r3, [r7, #16]
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	685b      	ldr	r3, [r3, #4]
 800812e:	685a      	ldr	r2, [r3, #4]
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	605a      	str	r2, [r3, #4]
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	685a      	ldr	r2, [r3, #4]
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	3308      	adds	r3, #8
 800813c:	429a      	cmp	r2, r3
 800813e:	d104      	bne.n	800814a <vTaskSwitchContext+0x8e>
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	685a      	ldr	r2, [r3, #4]
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	605a      	str	r2, [r3, #4]
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	68db      	ldr	r3, [r3, #12]
 8008150:	4a0a      	ldr	r2, [pc, #40]	@ (800817c <vTaskSwitchContext+0xc0>)
 8008152:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008154:	4b09      	ldr	r3, [pc, #36]	@ (800817c <vTaskSwitchContext+0xc0>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	334c      	adds	r3, #76	@ 0x4c
 800815a:	4a09      	ldr	r2, [pc, #36]	@ (8008180 <vTaskSwitchContext+0xc4>)
 800815c:	6013      	str	r3, [r2, #0]
}
 800815e:	bf00      	nop
 8008160:	371c      	adds	r7, #28
 8008162:	46bd      	mov	sp, r7
 8008164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008168:	4770      	bx	lr
 800816a:	bf00      	nop
 800816c:	240008b8 	.word	0x240008b8
 8008170:	240008a4 	.word	0x240008a4
 8008174:	24000898 	.word	0x24000898
 8008178:	24000794 	.word	0x24000794
 800817c:	24000790 	.word	0x24000790
 8008180:	24000014 	.word	0x24000014

08008184 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b082      	sub	sp, #8
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800818c:	f000 f852 	bl	8008234 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008190:	4b06      	ldr	r3, [pc, #24]	@ (80081ac <prvIdleTask+0x28>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	2b01      	cmp	r3, #1
 8008196:	d9f9      	bls.n	800818c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008198:	4b05      	ldr	r3, [pc, #20]	@ (80081b0 <prvIdleTask+0x2c>)
 800819a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800819e:	601a      	str	r2, [r3, #0]
 80081a0:	f3bf 8f4f 	dsb	sy
 80081a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80081a8:	e7f0      	b.n	800818c <prvIdleTask+0x8>
 80081aa:	bf00      	nop
 80081ac:	24000794 	.word	0x24000794
 80081b0:	e000ed04 	.word	0xe000ed04

080081b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b082      	sub	sp, #8
 80081b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081ba:	2300      	movs	r3, #0
 80081bc:	607b      	str	r3, [r7, #4]
 80081be:	e00c      	b.n	80081da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80081c0:	687a      	ldr	r2, [r7, #4]
 80081c2:	4613      	mov	r3, r2
 80081c4:	009b      	lsls	r3, r3, #2
 80081c6:	4413      	add	r3, r2
 80081c8:	009b      	lsls	r3, r3, #2
 80081ca:	4a12      	ldr	r2, [pc, #72]	@ (8008214 <prvInitialiseTaskLists+0x60>)
 80081cc:	4413      	add	r3, r2
 80081ce:	4618      	mov	r0, r3
 80081d0:	f7ff fb0b 	bl	80077ea <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	3301      	adds	r3, #1
 80081d8:	607b      	str	r3, [r7, #4]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2b06      	cmp	r3, #6
 80081de:	d9ef      	bls.n	80081c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80081e0:	480d      	ldr	r0, [pc, #52]	@ (8008218 <prvInitialiseTaskLists+0x64>)
 80081e2:	f7ff fb02 	bl	80077ea <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80081e6:	480d      	ldr	r0, [pc, #52]	@ (800821c <prvInitialiseTaskLists+0x68>)
 80081e8:	f7ff faff 	bl	80077ea <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80081ec:	480c      	ldr	r0, [pc, #48]	@ (8008220 <prvInitialiseTaskLists+0x6c>)
 80081ee:	f7ff fafc 	bl	80077ea <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80081f2:	480c      	ldr	r0, [pc, #48]	@ (8008224 <prvInitialiseTaskLists+0x70>)
 80081f4:	f7ff faf9 	bl	80077ea <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80081f8:	480b      	ldr	r0, [pc, #44]	@ (8008228 <prvInitialiseTaskLists+0x74>)
 80081fa:	f7ff faf6 	bl	80077ea <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80081fe:	4b0b      	ldr	r3, [pc, #44]	@ (800822c <prvInitialiseTaskLists+0x78>)
 8008200:	4a05      	ldr	r2, [pc, #20]	@ (8008218 <prvInitialiseTaskLists+0x64>)
 8008202:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008204:	4b0a      	ldr	r3, [pc, #40]	@ (8008230 <prvInitialiseTaskLists+0x7c>)
 8008206:	4a05      	ldr	r2, [pc, #20]	@ (800821c <prvInitialiseTaskLists+0x68>)
 8008208:	601a      	str	r2, [r3, #0]
}
 800820a:	bf00      	nop
 800820c:	3708      	adds	r7, #8
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
 8008212:	bf00      	nop
 8008214:	24000794 	.word	0x24000794
 8008218:	24000820 	.word	0x24000820
 800821c:	24000834 	.word	0x24000834
 8008220:	24000850 	.word	0x24000850
 8008224:	24000864 	.word	0x24000864
 8008228:	2400087c 	.word	0x2400087c
 800822c:	24000848 	.word	0x24000848
 8008230:	2400084c 	.word	0x2400084c

08008234 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b082      	sub	sp, #8
 8008238:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800823a:	e019      	b.n	8008270 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800823c:	f000 fa14 	bl	8008668 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008240:	4b10      	ldr	r3, [pc, #64]	@ (8008284 <prvCheckTasksWaitingTermination+0x50>)
 8008242:	68db      	ldr	r3, [r3, #12]
 8008244:	68db      	ldr	r3, [r3, #12]
 8008246:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	3304      	adds	r3, #4
 800824c:	4618      	mov	r0, r3
 800824e:	f7ff fb56 	bl	80078fe <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008252:	4b0d      	ldr	r3, [pc, #52]	@ (8008288 <prvCheckTasksWaitingTermination+0x54>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	3b01      	subs	r3, #1
 8008258:	4a0b      	ldr	r2, [pc, #44]	@ (8008288 <prvCheckTasksWaitingTermination+0x54>)
 800825a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800825c:	4b0b      	ldr	r3, [pc, #44]	@ (800828c <prvCheckTasksWaitingTermination+0x58>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	3b01      	subs	r3, #1
 8008262:	4a0a      	ldr	r2, [pc, #40]	@ (800828c <prvCheckTasksWaitingTermination+0x58>)
 8008264:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008266:	f000 fa31 	bl	80086cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f000 f810 	bl	8008290 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008270:	4b06      	ldr	r3, [pc, #24]	@ (800828c <prvCheckTasksWaitingTermination+0x58>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d1e1      	bne.n	800823c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008278:	bf00      	nop
 800827a:	bf00      	nop
 800827c:	3708      	adds	r7, #8
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}
 8008282:	bf00      	nop
 8008284:	24000864 	.word	0x24000864
 8008288:	24000890 	.word	0x24000890
 800828c:	24000878 	.word	0x24000878

08008290 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008290:	b580      	push	{r7, lr}
 8008292:	b084      	sub	sp, #16
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	334c      	adds	r3, #76	@ 0x4c
 800829c:	4618      	mov	r0, r3
 800829e:	f000 fcb9 	bl	8008c14 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d108      	bne.n	80082be <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082b0:	4618      	mov	r0, r3
 80082b2:	f000 fb87 	bl	80089c4 <vPortFree>
				vPortFree( pxTCB );
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f000 fb84 	bl	80089c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80082bc:	e019      	b.n	80082f2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80082c4:	2b01      	cmp	r3, #1
 80082c6:	d103      	bne.n	80082d0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f000 fb7b 	bl	80089c4 <vPortFree>
	}
 80082ce:	e010      	b.n	80082f2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80082d6:	2b02      	cmp	r3, #2
 80082d8:	d00b      	beq.n	80082f2 <prvDeleteTCB+0x62>
	__asm volatile
 80082da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082de:	f383 8811 	msr	BASEPRI, r3
 80082e2:	f3bf 8f6f 	isb	sy
 80082e6:	f3bf 8f4f 	dsb	sy
 80082ea:	60fb      	str	r3, [r7, #12]
}
 80082ec:	bf00      	nop
 80082ee:	bf00      	nop
 80082f0:	e7fd      	b.n	80082ee <prvDeleteTCB+0x5e>
	}
 80082f2:	bf00      	nop
 80082f4:	3710      	adds	r7, #16
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}
	...

080082fc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80082fc:	b480      	push	{r7}
 80082fe:	b083      	sub	sp, #12
 8008300:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008302:	4b0c      	ldr	r3, [pc, #48]	@ (8008334 <prvResetNextTaskUnblockTime+0x38>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d104      	bne.n	8008316 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800830c:	4b0a      	ldr	r3, [pc, #40]	@ (8008338 <prvResetNextTaskUnblockTime+0x3c>)
 800830e:	f04f 32ff 	mov.w	r2, #4294967295
 8008312:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008314:	e008      	b.n	8008328 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008316:	4b07      	ldr	r3, [pc, #28]	@ (8008334 <prvResetNextTaskUnblockTime+0x38>)
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	68db      	ldr	r3, [r3, #12]
 800831c:	68db      	ldr	r3, [r3, #12]
 800831e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	685b      	ldr	r3, [r3, #4]
 8008324:	4a04      	ldr	r2, [pc, #16]	@ (8008338 <prvResetNextTaskUnblockTime+0x3c>)
 8008326:	6013      	str	r3, [r2, #0]
}
 8008328:	bf00      	nop
 800832a:	370c      	adds	r7, #12
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr
 8008334:	24000848 	.word	0x24000848
 8008338:	240008b0 	.word	0x240008b0

0800833c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b084      	sub	sp, #16
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008346:	4b29      	ldr	r3, [pc, #164]	@ (80083ec <prvAddCurrentTaskToDelayedList+0xb0>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800834c:	4b28      	ldr	r3, [pc, #160]	@ (80083f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	3304      	adds	r3, #4
 8008352:	4618      	mov	r0, r3
 8008354:	f7ff fad3 	bl	80078fe <uxListRemove>
 8008358:	4603      	mov	r3, r0
 800835a:	2b00      	cmp	r3, #0
 800835c:	d10b      	bne.n	8008376 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800835e:	4b24      	ldr	r3, [pc, #144]	@ (80083f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008364:	2201      	movs	r2, #1
 8008366:	fa02 f303 	lsl.w	r3, r2, r3
 800836a:	43da      	mvns	r2, r3
 800836c:	4b21      	ldr	r3, [pc, #132]	@ (80083f4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4013      	ands	r3, r2
 8008372:	4a20      	ldr	r2, [pc, #128]	@ (80083f4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008374:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800837c:	d10a      	bne.n	8008394 <prvAddCurrentTaskToDelayedList+0x58>
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d007      	beq.n	8008394 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008384:	4b1a      	ldr	r3, [pc, #104]	@ (80083f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	3304      	adds	r3, #4
 800838a:	4619      	mov	r1, r3
 800838c:	481a      	ldr	r0, [pc, #104]	@ (80083f8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800838e:	f7ff fa59 	bl	8007844 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008392:	e026      	b.n	80083e2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008394:	68fa      	ldr	r2, [r7, #12]
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	4413      	add	r3, r2
 800839a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800839c:	4b14      	ldr	r3, [pc, #80]	@ (80083f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	68ba      	ldr	r2, [r7, #8]
 80083a2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80083a4:	68ba      	ldr	r2, [r7, #8]
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	429a      	cmp	r2, r3
 80083aa:	d209      	bcs.n	80083c0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083ac:	4b13      	ldr	r3, [pc, #76]	@ (80083fc <prvAddCurrentTaskToDelayedList+0xc0>)
 80083ae:	681a      	ldr	r2, [r3, #0]
 80083b0:	4b0f      	ldr	r3, [pc, #60]	@ (80083f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	3304      	adds	r3, #4
 80083b6:	4619      	mov	r1, r3
 80083b8:	4610      	mov	r0, r2
 80083ba:	f7ff fa67 	bl	800788c <vListInsert>
}
 80083be:	e010      	b.n	80083e2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083c0:	4b0f      	ldr	r3, [pc, #60]	@ (8008400 <prvAddCurrentTaskToDelayedList+0xc4>)
 80083c2:	681a      	ldr	r2, [r3, #0]
 80083c4:	4b0a      	ldr	r3, [pc, #40]	@ (80083f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	3304      	adds	r3, #4
 80083ca:	4619      	mov	r1, r3
 80083cc:	4610      	mov	r0, r2
 80083ce:	f7ff fa5d 	bl	800788c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80083d2:	4b0c      	ldr	r3, [pc, #48]	@ (8008404 <prvAddCurrentTaskToDelayedList+0xc8>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	68ba      	ldr	r2, [r7, #8]
 80083d8:	429a      	cmp	r2, r3
 80083da:	d202      	bcs.n	80083e2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80083dc:	4a09      	ldr	r2, [pc, #36]	@ (8008404 <prvAddCurrentTaskToDelayedList+0xc8>)
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	6013      	str	r3, [r2, #0]
}
 80083e2:	bf00      	nop
 80083e4:	3710      	adds	r7, #16
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}
 80083ea:	bf00      	nop
 80083ec:	24000894 	.word	0x24000894
 80083f0:	24000790 	.word	0x24000790
 80083f4:	24000898 	.word	0x24000898
 80083f8:	2400087c 	.word	0x2400087c
 80083fc:	2400084c 	.word	0x2400084c
 8008400:	24000848 	.word	0x24000848
 8008404:	240008b0 	.word	0x240008b0

08008408 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008408:	b480      	push	{r7}
 800840a:	b085      	sub	sp, #20
 800840c:	af00      	add	r7, sp, #0
 800840e:	60f8      	str	r0, [r7, #12]
 8008410:	60b9      	str	r1, [r7, #8]
 8008412:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	3b04      	subs	r3, #4
 8008418:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008420:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	3b04      	subs	r3, #4
 8008426:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	f023 0201 	bic.w	r2, r3, #1
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	3b04      	subs	r3, #4
 8008436:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008438:	4a0c      	ldr	r2, [pc, #48]	@ (800846c <pxPortInitialiseStack+0x64>)
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	3b14      	subs	r3, #20
 8008442:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008444:	687a      	ldr	r2, [r7, #4]
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	3b04      	subs	r3, #4
 800844e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	f06f 0202 	mvn.w	r2, #2
 8008456:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	3b20      	subs	r3, #32
 800845c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800845e:	68fb      	ldr	r3, [r7, #12]
}
 8008460:	4618      	mov	r0, r3
 8008462:	3714      	adds	r7, #20
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr
 800846c:	08008471 	.word	0x08008471

08008470 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008470:	b480      	push	{r7}
 8008472:	b085      	sub	sp, #20
 8008474:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008476:	2300      	movs	r3, #0
 8008478:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800847a:	4b13      	ldr	r3, [pc, #76]	@ (80084c8 <prvTaskExitError+0x58>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008482:	d00b      	beq.n	800849c <prvTaskExitError+0x2c>
	__asm volatile
 8008484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008488:	f383 8811 	msr	BASEPRI, r3
 800848c:	f3bf 8f6f 	isb	sy
 8008490:	f3bf 8f4f 	dsb	sy
 8008494:	60fb      	str	r3, [r7, #12]
}
 8008496:	bf00      	nop
 8008498:	bf00      	nop
 800849a:	e7fd      	b.n	8008498 <prvTaskExitError+0x28>
	__asm volatile
 800849c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a0:	f383 8811 	msr	BASEPRI, r3
 80084a4:	f3bf 8f6f 	isb	sy
 80084a8:	f3bf 8f4f 	dsb	sy
 80084ac:	60bb      	str	r3, [r7, #8]
}
 80084ae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80084b0:	bf00      	nop
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d0fc      	beq.n	80084b2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80084b8:	bf00      	nop
 80084ba:	bf00      	nop
 80084bc:	3714      	adds	r7, #20
 80084be:	46bd      	mov	sp, r7
 80084c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c4:	4770      	bx	lr
 80084c6:	bf00      	nop
 80084c8:	24000010 	.word	0x24000010
 80084cc:	00000000 	.word	0x00000000

080084d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80084d0:	4b07      	ldr	r3, [pc, #28]	@ (80084f0 <pxCurrentTCBConst2>)
 80084d2:	6819      	ldr	r1, [r3, #0]
 80084d4:	6808      	ldr	r0, [r1, #0]
 80084d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084da:	f380 8809 	msr	PSP, r0
 80084de:	f3bf 8f6f 	isb	sy
 80084e2:	f04f 0000 	mov.w	r0, #0
 80084e6:	f380 8811 	msr	BASEPRI, r0
 80084ea:	4770      	bx	lr
 80084ec:	f3af 8000 	nop.w

080084f0 <pxCurrentTCBConst2>:
 80084f0:	24000790 	.word	0x24000790
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80084f4:	bf00      	nop
 80084f6:	bf00      	nop

080084f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80084f8:	4808      	ldr	r0, [pc, #32]	@ (800851c <prvPortStartFirstTask+0x24>)
 80084fa:	6800      	ldr	r0, [r0, #0]
 80084fc:	6800      	ldr	r0, [r0, #0]
 80084fe:	f380 8808 	msr	MSP, r0
 8008502:	f04f 0000 	mov.w	r0, #0
 8008506:	f380 8814 	msr	CONTROL, r0
 800850a:	b662      	cpsie	i
 800850c:	b661      	cpsie	f
 800850e:	f3bf 8f4f 	dsb	sy
 8008512:	f3bf 8f6f 	isb	sy
 8008516:	df00      	svc	0
 8008518:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800851a:	bf00      	nop
 800851c:	e000ed08 	.word	0xe000ed08

08008520 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b086      	sub	sp, #24
 8008524:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008526:	4b47      	ldr	r3, [pc, #284]	@ (8008644 <xPortStartScheduler+0x124>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a47      	ldr	r2, [pc, #284]	@ (8008648 <xPortStartScheduler+0x128>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d10b      	bne.n	8008548 <xPortStartScheduler+0x28>
	__asm volatile
 8008530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008534:	f383 8811 	msr	BASEPRI, r3
 8008538:	f3bf 8f6f 	isb	sy
 800853c:	f3bf 8f4f 	dsb	sy
 8008540:	60fb      	str	r3, [r7, #12]
}
 8008542:	bf00      	nop
 8008544:	bf00      	nop
 8008546:	e7fd      	b.n	8008544 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008548:	4b3e      	ldr	r3, [pc, #248]	@ (8008644 <xPortStartScheduler+0x124>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	4a3f      	ldr	r2, [pc, #252]	@ (800864c <xPortStartScheduler+0x12c>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d10b      	bne.n	800856a <xPortStartScheduler+0x4a>
	__asm volatile
 8008552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008556:	f383 8811 	msr	BASEPRI, r3
 800855a:	f3bf 8f6f 	isb	sy
 800855e:	f3bf 8f4f 	dsb	sy
 8008562:	613b      	str	r3, [r7, #16]
}
 8008564:	bf00      	nop
 8008566:	bf00      	nop
 8008568:	e7fd      	b.n	8008566 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800856a:	4b39      	ldr	r3, [pc, #228]	@ (8008650 <xPortStartScheduler+0x130>)
 800856c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	781b      	ldrb	r3, [r3, #0]
 8008572:	b2db      	uxtb	r3, r3
 8008574:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	22ff      	movs	r2, #255	@ 0xff
 800857a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	781b      	ldrb	r3, [r3, #0]
 8008580:	b2db      	uxtb	r3, r3
 8008582:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008584:	78fb      	ldrb	r3, [r7, #3]
 8008586:	b2db      	uxtb	r3, r3
 8008588:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800858c:	b2da      	uxtb	r2, r3
 800858e:	4b31      	ldr	r3, [pc, #196]	@ (8008654 <xPortStartScheduler+0x134>)
 8008590:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008592:	4b31      	ldr	r3, [pc, #196]	@ (8008658 <xPortStartScheduler+0x138>)
 8008594:	2207      	movs	r2, #7
 8008596:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008598:	e009      	b.n	80085ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800859a:	4b2f      	ldr	r3, [pc, #188]	@ (8008658 <xPortStartScheduler+0x138>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	3b01      	subs	r3, #1
 80085a0:	4a2d      	ldr	r2, [pc, #180]	@ (8008658 <xPortStartScheduler+0x138>)
 80085a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80085a4:	78fb      	ldrb	r3, [r7, #3]
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	005b      	lsls	r3, r3, #1
 80085aa:	b2db      	uxtb	r3, r3
 80085ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80085ae:	78fb      	ldrb	r3, [r7, #3]
 80085b0:	b2db      	uxtb	r3, r3
 80085b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085b6:	2b80      	cmp	r3, #128	@ 0x80
 80085b8:	d0ef      	beq.n	800859a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80085ba:	4b27      	ldr	r3, [pc, #156]	@ (8008658 <xPortStartScheduler+0x138>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f1c3 0307 	rsb	r3, r3, #7
 80085c2:	2b04      	cmp	r3, #4
 80085c4:	d00b      	beq.n	80085de <xPortStartScheduler+0xbe>
	__asm volatile
 80085c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ca:	f383 8811 	msr	BASEPRI, r3
 80085ce:	f3bf 8f6f 	isb	sy
 80085d2:	f3bf 8f4f 	dsb	sy
 80085d6:	60bb      	str	r3, [r7, #8]
}
 80085d8:	bf00      	nop
 80085da:	bf00      	nop
 80085dc:	e7fd      	b.n	80085da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80085de:	4b1e      	ldr	r3, [pc, #120]	@ (8008658 <xPortStartScheduler+0x138>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	021b      	lsls	r3, r3, #8
 80085e4:	4a1c      	ldr	r2, [pc, #112]	@ (8008658 <xPortStartScheduler+0x138>)
 80085e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80085e8:	4b1b      	ldr	r3, [pc, #108]	@ (8008658 <xPortStartScheduler+0x138>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80085f0:	4a19      	ldr	r2, [pc, #100]	@ (8008658 <xPortStartScheduler+0x138>)
 80085f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	b2da      	uxtb	r2, r3
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80085fc:	4b17      	ldr	r3, [pc, #92]	@ (800865c <xPortStartScheduler+0x13c>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a16      	ldr	r2, [pc, #88]	@ (800865c <xPortStartScheduler+0x13c>)
 8008602:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008606:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008608:	4b14      	ldr	r3, [pc, #80]	@ (800865c <xPortStartScheduler+0x13c>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a13      	ldr	r2, [pc, #76]	@ (800865c <xPortStartScheduler+0x13c>)
 800860e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008612:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008614:	f000 f8da 	bl	80087cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008618:	4b11      	ldr	r3, [pc, #68]	@ (8008660 <xPortStartScheduler+0x140>)
 800861a:	2200      	movs	r2, #0
 800861c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800861e:	f000 f8f9 	bl	8008814 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008622:	4b10      	ldr	r3, [pc, #64]	@ (8008664 <xPortStartScheduler+0x144>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a0f      	ldr	r2, [pc, #60]	@ (8008664 <xPortStartScheduler+0x144>)
 8008628:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800862c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800862e:	f7ff ff63 	bl	80084f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008632:	f7ff fd43 	bl	80080bc <vTaskSwitchContext>
	prvTaskExitError();
 8008636:	f7ff ff1b 	bl	8008470 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800863a:	2300      	movs	r3, #0
}
 800863c:	4618      	mov	r0, r3
 800863e:	3718      	adds	r7, #24
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}
 8008644:	e000ed00 	.word	0xe000ed00
 8008648:	410fc271 	.word	0x410fc271
 800864c:	410fc270 	.word	0x410fc270
 8008650:	e000e400 	.word	0xe000e400
 8008654:	240008bc 	.word	0x240008bc
 8008658:	240008c0 	.word	0x240008c0
 800865c:	e000ed20 	.word	0xe000ed20
 8008660:	24000010 	.word	0x24000010
 8008664:	e000ef34 	.word	0xe000ef34

08008668 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008668:	b480      	push	{r7}
 800866a:	b083      	sub	sp, #12
 800866c:	af00      	add	r7, sp, #0
	__asm volatile
 800866e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008672:	f383 8811 	msr	BASEPRI, r3
 8008676:	f3bf 8f6f 	isb	sy
 800867a:	f3bf 8f4f 	dsb	sy
 800867e:	607b      	str	r3, [r7, #4]
}
 8008680:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008682:	4b10      	ldr	r3, [pc, #64]	@ (80086c4 <vPortEnterCritical+0x5c>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	3301      	adds	r3, #1
 8008688:	4a0e      	ldr	r2, [pc, #56]	@ (80086c4 <vPortEnterCritical+0x5c>)
 800868a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800868c:	4b0d      	ldr	r3, [pc, #52]	@ (80086c4 <vPortEnterCritical+0x5c>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	2b01      	cmp	r3, #1
 8008692:	d110      	bne.n	80086b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008694:	4b0c      	ldr	r3, [pc, #48]	@ (80086c8 <vPortEnterCritical+0x60>)
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	b2db      	uxtb	r3, r3
 800869a:	2b00      	cmp	r3, #0
 800869c:	d00b      	beq.n	80086b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800869e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a2:	f383 8811 	msr	BASEPRI, r3
 80086a6:	f3bf 8f6f 	isb	sy
 80086aa:	f3bf 8f4f 	dsb	sy
 80086ae:	603b      	str	r3, [r7, #0]
}
 80086b0:	bf00      	nop
 80086b2:	bf00      	nop
 80086b4:	e7fd      	b.n	80086b2 <vPortEnterCritical+0x4a>
	}
}
 80086b6:	bf00      	nop
 80086b8:	370c      	adds	r7, #12
 80086ba:	46bd      	mov	sp, r7
 80086bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c0:	4770      	bx	lr
 80086c2:	bf00      	nop
 80086c4:	24000010 	.word	0x24000010
 80086c8:	e000ed04 	.word	0xe000ed04

080086cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80086cc:	b480      	push	{r7}
 80086ce:	b083      	sub	sp, #12
 80086d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80086d2:	4b12      	ldr	r3, [pc, #72]	@ (800871c <vPortExitCritical+0x50>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d10b      	bne.n	80086f2 <vPortExitCritical+0x26>
	__asm volatile
 80086da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086de:	f383 8811 	msr	BASEPRI, r3
 80086e2:	f3bf 8f6f 	isb	sy
 80086e6:	f3bf 8f4f 	dsb	sy
 80086ea:	607b      	str	r3, [r7, #4]
}
 80086ec:	bf00      	nop
 80086ee:	bf00      	nop
 80086f0:	e7fd      	b.n	80086ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80086f2:	4b0a      	ldr	r3, [pc, #40]	@ (800871c <vPortExitCritical+0x50>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	3b01      	subs	r3, #1
 80086f8:	4a08      	ldr	r2, [pc, #32]	@ (800871c <vPortExitCritical+0x50>)
 80086fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80086fc:	4b07      	ldr	r3, [pc, #28]	@ (800871c <vPortExitCritical+0x50>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d105      	bne.n	8008710 <vPortExitCritical+0x44>
 8008704:	2300      	movs	r3, #0
 8008706:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800870e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008710:	bf00      	nop
 8008712:	370c      	adds	r7, #12
 8008714:	46bd      	mov	sp, r7
 8008716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871a:	4770      	bx	lr
 800871c:	24000010 	.word	0x24000010

08008720 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008720:	f3ef 8009 	mrs	r0, PSP
 8008724:	f3bf 8f6f 	isb	sy
 8008728:	4b15      	ldr	r3, [pc, #84]	@ (8008780 <pxCurrentTCBConst>)
 800872a:	681a      	ldr	r2, [r3, #0]
 800872c:	f01e 0f10 	tst.w	lr, #16
 8008730:	bf08      	it	eq
 8008732:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008736:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800873a:	6010      	str	r0, [r2, #0]
 800873c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008740:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008744:	f380 8811 	msr	BASEPRI, r0
 8008748:	f3bf 8f4f 	dsb	sy
 800874c:	f3bf 8f6f 	isb	sy
 8008750:	f7ff fcb4 	bl	80080bc <vTaskSwitchContext>
 8008754:	f04f 0000 	mov.w	r0, #0
 8008758:	f380 8811 	msr	BASEPRI, r0
 800875c:	bc09      	pop	{r0, r3}
 800875e:	6819      	ldr	r1, [r3, #0]
 8008760:	6808      	ldr	r0, [r1, #0]
 8008762:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008766:	f01e 0f10 	tst.w	lr, #16
 800876a:	bf08      	it	eq
 800876c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008770:	f380 8809 	msr	PSP, r0
 8008774:	f3bf 8f6f 	isb	sy
 8008778:	4770      	bx	lr
 800877a:	bf00      	nop
 800877c:	f3af 8000 	nop.w

08008780 <pxCurrentTCBConst>:
 8008780:	24000790 	.word	0x24000790
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008784:	bf00      	nop
 8008786:	bf00      	nop

08008788 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b082      	sub	sp, #8
 800878c:	af00      	add	r7, sp, #0
	__asm volatile
 800878e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008792:	f383 8811 	msr	BASEPRI, r3
 8008796:	f3bf 8f6f 	isb	sy
 800879a:	f3bf 8f4f 	dsb	sy
 800879e:	607b      	str	r3, [r7, #4]
}
 80087a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80087a2:	f7ff fbd1 	bl	8007f48 <xTaskIncrementTick>
 80087a6:	4603      	mov	r3, r0
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d003      	beq.n	80087b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80087ac:	4b06      	ldr	r3, [pc, #24]	@ (80087c8 <SysTick_Handler+0x40>)
 80087ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087b2:	601a      	str	r2, [r3, #0]
 80087b4:	2300      	movs	r3, #0
 80087b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	f383 8811 	msr	BASEPRI, r3
}
 80087be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80087c0:	bf00      	nop
 80087c2:	3708      	adds	r7, #8
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}
 80087c8:	e000ed04 	.word	0xe000ed04

080087cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80087cc:	b480      	push	{r7}
 80087ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80087d0:	4b0b      	ldr	r3, [pc, #44]	@ (8008800 <vPortSetupTimerInterrupt+0x34>)
 80087d2:	2200      	movs	r2, #0
 80087d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80087d6:	4b0b      	ldr	r3, [pc, #44]	@ (8008804 <vPortSetupTimerInterrupt+0x38>)
 80087d8:	2200      	movs	r2, #0
 80087da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80087dc:	4b0a      	ldr	r3, [pc, #40]	@ (8008808 <vPortSetupTimerInterrupt+0x3c>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a0a      	ldr	r2, [pc, #40]	@ (800880c <vPortSetupTimerInterrupt+0x40>)
 80087e2:	fba2 2303 	umull	r2, r3, r2, r3
 80087e6:	099b      	lsrs	r3, r3, #6
 80087e8:	4a09      	ldr	r2, [pc, #36]	@ (8008810 <vPortSetupTimerInterrupt+0x44>)
 80087ea:	3b01      	subs	r3, #1
 80087ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80087ee:	4b04      	ldr	r3, [pc, #16]	@ (8008800 <vPortSetupTimerInterrupt+0x34>)
 80087f0:	2207      	movs	r2, #7
 80087f2:	601a      	str	r2, [r3, #0]
}
 80087f4:	bf00      	nop
 80087f6:	46bd      	mov	sp, r7
 80087f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fc:	4770      	bx	lr
 80087fe:	bf00      	nop
 8008800:	e000e010 	.word	0xe000e010
 8008804:	e000e018 	.word	0xe000e018
 8008808:	24000000 	.word	0x24000000
 800880c:	10624dd3 	.word	0x10624dd3
 8008810:	e000e014 	.word	0xe000e014

08008814 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008814:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008824 <vPortEnableVFP+0x10>
 8008818:	6801      	ldr	r1, [r0, #0]
 800881a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800881e:	6001      	str	r1, [r0, #0]
 8008820:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008822:	bf00      	nop
 8008824:	e000ed88 	.word	0xe000ed88

08008828 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b08a      	sub	sp, #40	@ 0x28
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008830:	2300      	movs	r3, #0
 8008832:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008834:	f7ff fadc 	bl	8007df0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008838:	4b5c      	ldr	r3, [pc, #368]	@ (80089ac <pvPortMalloc+0x184>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d101      	bne.n	8008844 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008840:	f000 f924 	bl	8008a8c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008844:	4b5a      	ldr	r3, [pc, #360]	@ (80089b0 <pvPortMalloc+0x188>)
 8008846:	681a      	ldr	r2, [r3, #0]
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	4013      	ands	r3, r2
 800884c:	2b00      	cmp	r3, #0
 800884e:	f040 8095 	bne.w	800897c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d01e      	beq.n	8008896 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008858:	2208      	movs	r2, #8
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	4413      	add	r3, r2
 800885e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f003 0307 	and.w	r3, r3, #7
 8008866:	2b00      	cmp	r3, #0
 8008868:	d015      	beq.n	8008896 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f023 0307 	bic.w	r3, r3, #7
 8008870:	3308      	adds	r3, #8
 8008872:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f003 0307 	and.w	r3, r3, #7
 800887a:	2b00      	cmp	r3, #0
 800887c:	d00b      	beq.n	8008896 <pvPortMalloc+0x6e>
	__asm volatile
 800887e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008882:	f383 8811 	msr	BASEPRI, r3
 8008886:	f3bf 8f6f 	isb	sy
 800888a:	f3bf 8f4f 	dsb	sy
 800888e:	617b      	str	r3, [r7, #20]
}
 8008890:	bf00      	nop
 8008892:	bf00      	nop
 8008894:	e7fd      	b.n	8008892 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d06f      	beq.n	800897c <pvPortMalloc+0x154>
 800889c:	4b45      	ldr	r3, [pc, #276]	@ (80089b4 <pvPortMalloc+0x18c>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	687a      	ldr	r2, [r7, #4]
 80088a2:	429a      	cmp	r2, r3
 80088a4:	d86a      	bhi.n	800897c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80088a6:	4b44      	ldr	r3, [pc, #272]	@ (80089b8 <pvPortMalloc+0x190>)
 80088a8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80088aa:	4b43      	ldr	r3, [pc, #268]	@ (80089b8 <pvPortMalloc+0x190>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80088b0:	e004      	b.n	80088bc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80088b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80088b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80088bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	687a      	ldr	r2, [r7, #4]
 80088c2:	429a      	cmp	r2, r3
 80088c4:	d903      	bls.n	80088ce <pvPortMalloc+0xa6>
 80088c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d1f1      	bne.n	80088b2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80088ce:	4b37      	ldr	r3, [pc, #220]	@ (80089ac <pvPortMalloc+0x184>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d051      	beq.n	800897c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80088d8:	6a3b      	ldr	r3, [r7, #32]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	2208      	movs	r2, #8
 80088de:	4413      	add	r3, r2
 80088e0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80088e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088e4:	681a      	ldr	r2, [r3, #0]
 80088e6:	6a3b      	ldr	r3, [r7, #32]
 80088e8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80088ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ec:	685a      	ldr	r2, [r3, #4]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	1ad2      	subs	r2, r2, r3
 80088f2:	2308      	movs	r3, #8
 80088f4:	005b      	lsls	r3, r3, #1
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d920      	bls.n	800893c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80088fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	4413      	add	r3, r2
 8008900:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008902:	69bb      	ldr	r3, [r7, #24]
 8008904:	f003 0307 	and.w	r3, r3, #7
 8008908:	2b00      	cmp	r3, #0
 800890a:	d00b      	beq.n	8008924 <pvPortMalloc+0xfc>
	__asm volatile
 800890c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008910:	f383 8811 	msr	BASEPRI, r3
 8008914:	f3bf 8f6f 	isb	sy
 8008918:	f3bf 8f4f 	dsb	sy
 800891c:	613b      	str	r3, [r7, #16]
}
 800891e:	bf00      	nop
 8008920:	bf00      	nop
 8008922:	e7fd      	b.n	8008920 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008926:	685a      	ldr	r2, [r3, #4]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	1ad2      	subs	r2, r2, r3
 800892c:	69bb      	ldr	r3, [r7, #24]
 800892e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008932:	687a      	ldr	r2, [r7, #4]
 8008934:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008936:	69b8      	ldr	r0, [r7, #24]
 8008938:	f000 f90a 	bl	8008b50 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800893c:	4b1d      	ldr	r3, [pc, #116]	@ (80089b4 <pvPortMalloc+0x18c>)
 800893e:	681a      	ldr	r2, [r3, #0]
 8008940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008942:	685b      	ldr	r3, [r3, #4]
 8008944:	1ad3      	subs	r3, r2, r3
 8008946:	4a1b      	ldr	r2, [pc, #108]	@ (80089b4 <pvPortMalloc+0x18c>)
 8008948:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800894a:	4b1a      	ldr	r3, [pc, #104]	@ (80089b4 <pvPortMalloc+0x18c>)
 800894c:	681a      	ldr	r2, [r3, #0]
 800894e:	4b1b      	ldr	r3, [pc, #108]	@ (80089bc <pvPortMalloc+0x194>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	429a      	cmp	r2, r3
 8008954:	d203      	bcs.n	800895e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008956:	4b17      	ldr	r3, [pc, #92]	@ (80089b4 <pvPortMalloc+0x18c>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a18      	ldr	r2, [pc, #96]	@ (80089bc <pvPortMalloc+0x194>)
 800895c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800895e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008960:	685a      	ldr	r2, [r3, #4]
 8008962:	4b13      	ldr	r3, [pc, #76]	@ (80089b0 <pvPortMalloc+0x188>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	431a      	orrs	r2, r3
 8008968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800896a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800896c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800896e:	2200      	movs	r2, #0
 8008970:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008972:	4b13      	ldr	r3, [pc, #76]	@ (80089c0 <pvPortMalloc+0x198>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	3301      	adds	r3, #1
 8008978:	4a11      	ldr	r2, [pc, #68]	@ (80089c0 <pvPortMalloc+0x198>)
 800897a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800897c:	f7ff fa46 	bl	8007e0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008980:	69fb      	ldr	r3, [r7, #28]
 8008982:	f003 0307 	and.w	r3, r3, #7
 8008986:	2b00      	cmp	r3, #0
 8008988:	d00b      	beq.n	80089a2 <pvPortMalloc+0x17a>
	__asm volatile
 800898a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800898e:	f383 8811 	msr	BASEPRI, r3
 8008992:	f3bf 8f6f 	isb	sy
 8008996:	f3bf 8f4f 	dsb	sy
 800899a:	60fb      	str	r3, [r7, #12]
}
 800899c:	bf00      	nop
 800899e:	bf00      	nop
 80089a0:	e7fd      	b.n	800899e <pvPortMalloc+0x176>
	return pvReturn;
 80089a2:	69fb      	ldr	r3, [r7, #28]
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	3728      	adds	r7, #40	@ 0x28
 80089a8:	46bd      	mov	sp, r7
 80089aa:	bd80      	pop	{r7, pc}
 80089ac:	240044cc 	.word	0x240044cc
 80089b0:	240044e0 	.word	0x240044e0
 80089b4:	240044d0 	.word	0x240044d0
 80089b8:	240044c4 	.word	0x240044c4
 80089bc:	240044d4 	.word	0x240044d4
 80089c0:	240044d8 	.word	0x240044d8

080089c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b086      	sub	sp, #24
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d04f      	beq.n	8008a76 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80089d6:	2308      	movs	r3, #8
 80089d8:	425b      	negs	r3, r3
 80089da:	697a      	ldr	r2, [r7, #20]
 80089dc:	4413      	add	r3, r2
 80089de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80089e0:	697b      	ldr	r3, [r7, #20]
 80089e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80089e4:	693b      	ldr	r3, [r7, #16]
 80089e6:	685a      	ldr	r2, [r3, #4]
 80089e8:	4b25      	ldr	r3, [pc, #148]	@ (8008a80 <vPortFree+0xbc>)
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4013      	ands	r3, r2
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d10b      	bne.n	8008a0a <vPortFree+0x46>
	__asm volatile
 80089f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f6:	f383 8811 	msr	BASEPRI, r3
 80089fa:	f3bf 8f6f 	isb	sy
 80089fe:	f3bf 8f4f 	dsb	sy
 8008a02:	60fb      	str	r3, [r7, #12]
}
 8008a04:	bf00      	nop
 8008a06:	bf00      	nop
 8008a08:	e7fd      	b.n	8008a06 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d00b      	beq.n	8008a2a <vPortFree+0x66>
	__asm volatile
 8008a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a16:	f383 8811 	msr	BASEPRI, r3
 8008a1a:	f3bf 8f6f 	isb	sy
 8008a1e:	f3bf 8f4f 	dsb	sy
 8008a22:	60bb      	str	r3, [r7, #8]
}
 8008a24:	bf00      	nop
 8008a26:	bf00      	nop
 8008a28:	e7fd      	b.n	8008a26 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008a2a:	693b      	ldr	r3, [r7, #16]
 8008a2c:	685a      	ldr	r2, [r3, #4]
 8008a2e:	4b14      	ldr	r3, [pc, #80]	@ (8008a80 <vPortFree+0xbc>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	4013      	ands	r3, r2
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d01e      	beq.n	8008a76 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008a38:	693b      	ldr	r3, [r7, #16]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d11a      	bne.n	8008a76 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	685a      	ldr	r2, [r3, #4]
 8008a44:	4b0e      	ldr	r3, [pc, #56]	@ (8008a80 <vPortFree+0xbc>)
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	43db      	mvns	r3, r3
 8008a4a:	401a      	ands	r2, r3
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008a50:	f7ff f9ce 	bl	8007df0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008a54:	693b      	ldr	r3, [r7, #16]
 8008a56:	685a      	ldr	r2, [r3, #4]
 8008a58:	4b0a      	ldr	r3, [pc, #40]	@ (8008a84 <vPortFree+0xc0>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4413      	add	r3, r2
 8008a5e:	4a09      	ldr	r2, [pc, #36]	@ (8008a84 <vPortFree+0xc0>)
 8008a60:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008a62:	6938      	ldr	r0, [r7, #16]
 8008a64:	f000 f874 	bl	8008b50 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008a68:	4b07      	ldr	r3, [pc, #28]	@ (8008a88 <vPortFree+0xc4>)
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	3301      	adds	r3, #1
 8008a6e:	4a06      	ldr	r2, [pc, #24]	@ (8008a88 <vPortFree+0xc4>)
 8008a70:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008a72:	f7ff f9cb 	bl	8007e0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008a76:	bf00      	nop
 8008a78:	3718      	adds	r7, #24
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}
 8008a7e:	bf00      	nop
 8008a80:	240044e0 	.word	0x240044e0
 8008a84:	240044d0 	.word	0x240044d0
 8008a88:	240044dc 	.word	0x240044dc

08008a8c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b085      	sub	sp, #20
 8008a90:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008a92:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008a96:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008a98:	4b27      	ldr	r3, [pc, #156]	@ (8008b38 <prvHeapInit+0xac>)
 8008a9a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f003 0307 	and.w	r3, r3, #7
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d00c      	beq.n	8008ac0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	3307      	adds	r3, #7
 8008aaa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f023 0307 	bic.w	r3, r3, #7
 8008ab2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008ab4:	68ba      	ldr	r2, [r7, #8]
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	1ad3      	subs	r3, r2, r3
 8008aba:	4a1f      	ldr	r2, [pc, #124]	@ (8008b38 <prvHeapInit+0xac>)
 8008abc:	4413      	add	r3, r2
 8008abe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008ac4:	4a1d      	ldr	r2, [pc, #116]	@ (8008b3c <prvHeapInit+0xb0>)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008aca:	4b1c      	ldr	r3, [pc, #112]	@ (8008b3c <prvHeapInit+0xb0>)
 8008acc:	2200      	movs	r2, #0
 8008ace:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	68ba      	ldr	r2, [r7, #8]
 8008ad4:	4413      	add	r3, r2
 8008ad6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008ad8:	2208      	movs	r2, #8
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	1a9b      	subs	r3, r3, r2
 8008ade:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	f023 0307 	bic.w	r3, r3, #7
 8008ae6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	4a15      	ldr	r2, [pc, #84]	@ (8008b40 <prvHeapInit+0xb4>)
 8008aec:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008aee:	4b14      	ldr	r3, [pc, #80]	@ (8008b40 <prvHeapInit+0xb4>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	2200      	movs	r2, #0
 8008af4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008af6:	4b12      	ldr	r3, [pc, #72]	@ (8008b40 <prvHeapInit+0xb4>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	2200      	movs	r2, #0
 8008afc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	68fa      	ldr	r2, [r7, #12]
 8008b06:	1ad2      	subs	r2, r2, r3
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8008b40 <prvHeapInit+0xb4>)
 8008b0e:	681a      	ldr	r2, [r3, #0]
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	4a0a      	ldr	r2, [pc, #40]	@ (8008b44 <prvHeapInit+0xb8>)
 8008b1a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	4a09      	ldr	r2, [pc, #36]	@ (8008b48 <prvHeapInit+0xbc>)
 8008b22:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008b24:	4b09      	ldr	r3, [pc, #36]	@ (8008b4c <prvHeapInit+0xc0>)
 8008b26:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008b2a:	601a      	str	r2, [r3, #0]
}
 8008b2c:	bf00      	nop
 8008b2e:	3714      	adds	r7, #20
 8008b30:	46bd      	mov	sp, r7
 8008b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b36:	4770      	bx	lr
 8008b38:	240008c4 	.word	0x240008c4
 8008b3c:	240044c4 	.word	0x240044c4
 8008b40:	240044cc 	.word	0x240044cc
 8008b44:	240044d4 	.word	0x240044d4
 8008b48:	240044d0 	.word	0x240044d0
 8008b4c:	240044e0 	.word	0x240044e0

08008b50 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008b50:	b480      	push	{r7}
 8008b52:	b085      	sub	sp, #20
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008b58:	4b28      	ldr	r3, [pc, #160]	@ (8008bfc <prvInsertBlockIntoFreeList+0xac>)
 8008b5a:	60fb      	str	r3, [r7, #12]
 8008b5c:	e002      	b.n	8008b64 <prvInsertBlockIntoFreeList+0x14>
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	60fb      	str	r3, [r7, #12]
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	687a      	ldr	r2, [r7, #4]
 8008b6a:	429a      	cmp	r2, r3
 8008b6c:	d8f7      	bhi.n	8008b5e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	685b      	ldr	r3, [r3, #4]
 8008b76:	68ba      	ldr	r2, [r7, #8]
 8008b78:	4413      	add	r3, r2
 8008b7a:	687a      	ldr	r2, [r7, #4]
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d108      	bne.n	8008b92 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	685a      	ldr	r2, [r3, #4]
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	685b      	ldr	r3, [r3, #4]
 8008b88:	441a      	add	r2, r3
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	685b      	ldr	r3, [r3, #4]
 8008b9a:	68ba      	ldr	r2, [r7, #8]
 8008b9c:	441a      	add	r2, r3
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d118      	bne.n	8008bd8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	4b15      	ldr	r3, [pc, #84]	@ (8008c00 <prvInsertBlockIntoFreeList+0xb0>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d00d      	beq.n	8008bce <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	685a      	ldr	r2, [r3, #4]
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	441a      	add	r2, r3
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	681a      	ldr	r2, [r3, #0]
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	601a      	str	r2, [r3, #0]
 8008bcc:	e008      	b.n	8008be0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008bce:	4b0c      	ldr	r3, [pc, #48]	@ (8008c00 <prvInsertBlockIntoFreeList+0xb0>)
 8008bd0:	681a      	ldr	r2, [r3, #0]
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	601a      	str	r2, [r3, #0]
 8008bd6:	e003      	b.n	8008be0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681a      	ldr	r2, [r3, #0]
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008be0:	68fa      	ldr	r2, [r7, #12]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	429a      	cmp	r2, r3
 8008be6:	d002      	beq.n	8008bee <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	687a      	ldr	r2, [r7, #4]
 8008bec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008bee:	bf00      	nop
 8008bf0:	3714      	adds	r7, #20
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf8:	4770      	bx	lr
 8008bfa:	bf00      	nop
 8008bfc:	240044c4 	.word	0x240044c4
 8008c00:	240044cc 	.word	0x240044cc

08008c04 <memset>:
 8008c04:	4402      	add	r2, r0
 8008c06:	4603      	mov	r3, r0
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d100      	bne.n	8008c0e <memset+0xa>
 8008c0c:	4770      	bx	lr
 8008c0e:	f803 1b01 	strb.w	r1, [r3], #1
 8008c12:	e7f9      	b.n	8008c08 <memset+0x4>

08008c14 <_reclaim_reent>:
 8008c14:	4b2d      	ldr	r3, [pc, #180]	@ (8008ccc <_reclaim_reent+0xb8>)
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4283      	cmp	r3, r0
 8008c1a:	b570      	push	{r4, r5, r6, lr}
 8008c1c:	4604      	mov	r4, r0
 8008c1e:	d053      	beq.n	8008cc8 <_reclaim_reent+0xb4>
 8008c20:	69c3      	ldr	r3, [r0, #28]
 8008c22:	b31b      	cbz	r3, 8008c6c <_reclaim_reent+0x58>
 8008c24:	68db      	ldr	r3, [r3, #12]
 8008c26:	b163      	cbz	r3, 8008c42 <_reclaim_reent+0x2e>
 8008c28:	2500      	movs	r5, #0
 8008c2a:	69e3      	ldr	r3, [r4, #28]
 8008c2c:	68db      	ldr	r3, [r3, #12]
 8008c2e:	5959      	ldr	r1, [r3, r5]
 8008c30:	b9b1      	cbnz	r1, 8008c60 <_reclaim_reent+0x4c>
 8008c32:	3504      	adds	r5, #4
 8008c34:	2d80      	cmp	r5, #128	@ 0x80
 8008c36:	d1f8      	bne.n	8008c2a <_reclaim_reent+0x16>
 8008c38:	69e3      	ldr	r3, [r4, #28]
 8008c3a:	4620      	mov	r0, r4
 8008c3c:	68d9      	ldr	r1, [r3, #12]
 8008c3e:	f000 f87b 	bl	8008d38 <_free_r>
 8008c42:	69e3      	ldr	r3, [r4, #28]
 8008c44:	6819      	ldr	r1, [r3, #0]
 8008c46:	b111      	cbz	r1, 8008c4e <_reclaim_reent+0x3a>
 8008c48:	4620      	mov	r0, r4
 8008c4a:	f000 f875 	bl	8008d38 <_free_r>
 8008c4e:	69e3      	ldr	r3, [r4, #28]
 8008c50:	689d      	ldr	r5, [r3, #8]
 8008c52:	b15d      	cbz	r5, 8008c6c <_reclaim_reent+0x58>
 8008c54:	4629      	mov	r1, r5
 8008c56:	4620      	mov	r0, r4
 8008c58:	682d      	ldr	r5, [r5, #0]
 8008c5a:	f000 f86d 	bl	8008d38 <_free_r>
 8008c5e:	e7f8      	b.n	8008c52 <_reclaim_reent+0x3e>
 8008c60:	680e      	ldr	r6, [r1, #0]
 8008c62:	4620      	mov	r0, r4
 8008c64:	f000 f868 	bl	8008d38 <_free_r>
 8008c68:	4631      	mov	r1, r6
 8008c6a:	e7e1      	b.n	8008c30 <_reclaim_reent+0x1c>
 8008c6c:	6961      	ldr	r1, [r4, #20]
 8008c6e:	b111      	cbz	r1, 8008c76 <_reclaim_reent+0x62>
 8008c70:	4620      	mov	r0, r4
 8008c72:	f000 f861 	bl	8008d38 <_free_r>
 8008c76:	69e1      	ldr	r1, [r4, #28]
 8008c78:	b111      	cbz	r1, 8008c80 <_reclaim_reent+0x6c>
 8008c7a:	4620      	mov	r0, r4
 8008c7c:	f000 f85c 	bl	8008d38 <_free_r>
 8008c80:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008c82:	b111      	cbz	r1, 8008c8a <_reclaim_reent+0x76>
 8008c84:	4620      	mov	r0, r4
 8008c86:	f000 f857 	bl	8008d38 <_free_r>
 8008c8a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c8c:	b111      	cbz	r1, 8008c94 <_reclaim_reent+0x80>
 8008c8e:	4620      	mov	r0, r4
 8008c90:	f000 f852 	bl	8008d38 <_free_r>
 8008c94:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008c96:	b111      	cbz	r1, 8008c9e <_reclaim_reent+0x8a>
 8008c98:	4620      	mov	r0, r4
 8008c9a:	f000 f84d 	bl	8008d38 <_free_r>
 8008c9e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008ca0:	b111      	cbz	r1, 8008ca8 <_reclaim_reent+0x94>
 8008ca2:	4620      	mov	r0, r4
 8008ca4:	f000 f848 	bl	8008d38 <_free_r>
 8008ca8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008caa:	b111      	cbz	r1, 8008cb2 <_reclaim_reent+0x9e>
 8008cac:	4620      	mov	r0, r4
 8008cae:	f000 f843 	bl	8008d38 <_free_r>
 8008cb2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008cb4:	b111      	cbz	r1, 8008cbc <_reclaim_reent+0xa8>
 8008cb6:	4620      	mov	r0, r4
 8008cb8:	f000 f83e 	bl	8008d38 <_free_r>
 8008cbc:	6a23      	ldr	r3, [r4, #32]
 8008cbe:	b11b      	cbz	r3, 8008cc8 <_reclaim_reent+0xb4>
 8008cc0:	4620      	mov	r0, r4
 8008cc2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008cc6:	4718      	bx	r3
 8008cc8:	bd70      	pop	{r4, r5, r6, pc}
 8008cca:	bf00      	nop
 8008ccc:	24000014 	.word	0x24000014

08008cd0 <__libc_init_array>:
 8008cd0:	b570      	push	{r4, r5, r6, lr}
 8008cd2:	4d0d      	ldr	r5, [pc, #52]	@ (8008d08 <__libc_init_array+0x38>)
 8008cd4:	4c0d      	ldr	r4, [pc, #52]	@ (8008d0c <__libc_init_array+0x3c>)
 8008cd6:	1b64      	subs	r4, r4, r5
 8008cd8:	10a4      	asrs	r4, r4, #2
 8008cda:	2600      	movs	r6, #0
 8008cdc:	42a6      	cmp	r6, r4
 8008cde:	d109      	bne.n	8008cf4 <__libc_init_array+0x24>
 8008ce0:	4d0b      	ldr	r5, [pc, #44]	@ (8008d10 <__libc_init_array+0x40>)
 8008ce2:	4c0c      	ldr	r4, [pc, #48]	@ (8008d14 <__libc_init_array+0x44>)
 8008ce4:	f000 f87e 	bl	8008de4 <_init>
 8008ce8:	1b64      	subs	r4, r4, r5
 8008cea:	10a4      	asrs	r4, r4, #2
 8008cec:	2600      	movs	r6, #0
 8008cee:	42a6      	cmp	r6, r4
 8008cf0:	d105      	bne.n	8008cfe <__libc_init_array+0x2e>
 8008cf2:	bd70      	pop	{r4, r5, r6, pc}
 8008cf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cf8:	4798      	blx	r3
 8008cfa:	3601      	adds	r6, #1
 8008cfc:	e7ee      	b.n	8008cdc <__libc_init_array+0xc>
 8008cfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d02:	4798      	blx	r3
 8008d04:	3601      	adds	r6, #1
 8008d06:	e7f2      	b.n	8008cee <__libc_init_array+0x1e>
 8008d08:	08008edc 	.word	0x08008edc
 8008d0c:	08008edc 	.word	0x08008edc
 8008d10:	08008edc 	.word	0x08008edc
 8008d14:	08008ee0 	.word	0x08008ee0

08008d18 <__retarget_lock_acquire_recursive>:
 8008d18:	4770      	bx	lr

08008d1a <__retarget_lock_release_recursive>:
 8008d1a:	4770      	bx	lr

08008d1c <memcpy>:
 8008d1c:	440a      	add	r2, r1
 8008d1e:	4291      	cmp	r1, r2
 8008d20:	f100 33ff 	add.w	r3, r0, #4294967295
 8008d24:	d100      	bne.n	8008d28 <memcpy+0xc>
 8008d26:	4770      	bx	lr
 8008d28:	b510      	push	{r4, lr}
 8008d2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d32:	4291      	cmp	r1, r2
 8008d34:	d1f9      	bne.n	8008d2a <memcpy+0xe>
 8008d36:	bd10      	pop	{r4, pc}

08008d38 <_free_r>:
 8008d38:	b538      	push	{r3, r4, r5, lr}
 8008d3a:	4605      	mov	r5, r0
 8008d3c:	2900      	cmp	r1, #0
 8008d3e:	d041      	beq.n	8008dc4 <_free_r+0x8c>
 8008d40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d44:	1f0c      	subs	r4, r1, #4
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	bfb8      	it	lt
 8008d4a:	18e4      	addlt	r4, r4, r3
 8008d4c:	f000 f83e 	bl	8008dcc <__malloc_lock>
 8008d50:	4a1d      	ldr	r2, [pc, #116]	@ (8008dc8 <_free_r+0x90>)
 8008d52:	6813      	ldr	r3, [r2, #0]
 8008d54:	b933      	cbnz	r3, 8008d64 <_free_r+0x2c>
 8008d56:	6063      	str	r3, [r4, #4]
 8008d58:	6014      	str	r4, [r2, #0]
 8008d5a:	4628      	mov	r0, r5
 8008d5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d60:	f000 b83a 	b.w	8008dd8 <__malloc_unlock>
 8008d64:	42a3      	cmp	r3, r4
 8008d66:	d908      	bls.n	8008d7a <_free_r+0x42>
 8008d68:	6820      	ldr	r0, [r4, #0]
 8008d6a:	1821      	adds	r1, r4, r0
 8008d6c:	428b      	cmp	r3, r1
 8008d6e:	bf01      	itttt	eq
 8008d70:	6819      	ldreq	r1, [r3, #0]
 8008d72:	685b      	ldreq	r3, [r3, #4]
 8008d74:	1809      	addeq	r1, r1, r0
 8008d76:	6021      	streq	r1, [r4, #0]
 8008d78:	e7ed      	b.n	8008d56 <_free_r+0x1e>
 8008d7a:	461a      	mov	r2, r3
 8008d7c:	685b      	ldr	r3, [r3, #4]
 8008d7e:	b10b      	cbz	r3, 8008d84 <_free_r+0x4c>
 8008d80:	42a3      	cmp	r3, r4
 8008d82:	d9fa      	bls.n	8008d7a <_free_r+0x42>
 8008d84:	6811      	ldr	r1, [r2, #0]
 8008d86:	1850      	adds	r0, r2, r1
 8008d88:	42a0      	cmp	r0, r4
 8008d8a:	d10b      	bne.n	8008da4 <_free_r+0x6c>
 8008d8c:	6820      	ldr	r0, [r4, #0]
 8008d8e:	4401      	add	r1, r0
 8008d90:	1850      	adds	r0, r2, r1
 8008d92:	4283      	cmp	r3, r0
 8008d94:	6011      	str	r1, [r2, #0]
 8008d96:	d1e0      	bne.n	8008d5a <_free_r+0x22>
 8008d98:	6818      	ldr	r0, [r3, #0]
 8008d9a:	685b      	ldr	r3, [r3, #4]
 8008d9c:	6053      	str	r3, [r2, #4]
 8008d9e:	4408      	add	r0, r1
 8008da0:	6010      	str	r0, [r2, #0]
 8008da2:	e7da      	b.n	8008d5a <_free_r+0x22>
 8008da4:	d902      	bls.n	8008dac <_free_r+0x74>
 8008da6:	230c      	movs	r3, #12
 8008da8:	602b      	str	r3, [r5, #0]
 8008daa:	e7d6      	b.n	8008d5a <_free_r+0x22>
 8008dac:	6820      	ldr	r0, [r4, #0]
 8008dae:	1821      	adds	r1, r4, r0
 8008db0:	428b      	cmp	r3, r1
 8008db2:	bf04      	itt	eq
 8008db4:	6819      	ldreq	r1, [r3, #0]
 8008db6:	685b      	ldreq	r3, [r3, #4]
 8008db8:	6063      	str	r3, [r4, #4]
 8008dba:	bf04      	itt	eq
 8008dbc:	1809      	addeq	r1, r1, r0
 8008dbe:	6021      	streq	r1, [r4, #0]
 8008dc0:	6054      	str	r4, [r2, #4]
 8008dc2:	e7ca      	b.n	8008d5a <_free_r+0x22>
 8008dc4:	bd38      	pop	{r3, r4, r5, pc}
 8008dc6:	bf00      	nop
 8008dc8:	24004620 	.word	0x24004620

08008dcc <__malloc_lock>:
 8008dcc:	4801      	ldr	r0, [pc, #4]	@ (8008dd4 <__malloc_lock+0x8>)
 8008dce:	f7ff bfa3 	b.w	8008d18 <__retarget_lock_acquire_recursive>
 8008dd2:	bf00      	nop
 8008dd4:	2400461c 	.word	0x2400461c

08008dd8 <__malloc_unlock>:
 8008dd8:	4801      	ldr	r0, [pc, #4]	@ (8008de0 <__malloc_unlock+0x8>)
 8008dda:	f7ff bf9e 	b.w	8008d1a <__retarget_lock_release_recursive>
 8008dde:	bf00      	nop
 8008de0:	2400461c 	.word	0x2400461c

08008de4 <_init>:
 8008de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008de6:	bf00      	nop
 8008de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dea:	bc08      	pop	{r3}
 8008dec:	469e      	mov	lr, r3
 8008dee:	4770      	bx	lr

08008df0 <_fini>:
 8008df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008df2:	bf00      	nop
 8008df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008df6:	bc08      	pop	{r3}
 8008df8:	469e      	mov	lr, r3
 8008dfa:	4770      	bx	lr
