# Asynchronus_fifo
◦ Designed a Dual Clock Asynchronous FIFO using Verilog and simulated it using Vivado.
◦ Gray Code encoding is used for inter-clock domain control data transfer to avoid multi-bit signal transitions.
◦ Implemented Two Flip-Flop Synchronizer to avoid meta-stability issues in CDC.

![image](https://github.com/user-attachments/assets/21d9c752-fd20-4e98-a3dc-07b8a3309617)
![image](https://github.com/user-attachments/assets/1e321ccf-9fe6-405a-8dcb-072316506e3e)
![image](https://github.com/user-attachments/assets/fa05ea62-3589-4f2b-b924-7dc175b613b4)
