// Seed: 932098680
module module_0;
  wire id_2 = id_1;
  id_3(
      .id_0(id_2), .id_1(id_2)
  );
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input uwire id_0
    , id_9,
    input tri0 id_1,
    output wand id_2,
    output supply0 id_3,
    output tri id_4,
    input wor id_5
    , id_10,
    input supply1 id_6,
    input supply1 id_7
);
  generate
    assign id_10[1] = 1;
    wire id_11;
  endgenerate
  module_0();
endmodule
module module_2 ();
  uwire id_2;
  module_0(); id_3 :
  assert property (@(posedge id_3) 1 ? 1 : id_2)
  else $display;
endmodule
