\glossaryentry{CPU?\glossaryentryfield{cpu}{\glsnamefont{CPU}}{Central Processing Unit}{\relax }|setentrycounter[]{page}\glsnumberformat}{3}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{3}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{3}
\glossaryentry{DoS?\glossaryentryfield{dos}{\glsnamefont{DoS}}{Denial of Service}{\relax }|setentrycounter[]{page}\glsnumberformat}{3}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{3}
\glossaryentry{MAC?\glossaryentryfield{mac}{\glsnamefont{MAC}}{Medium Access Control}{\relax }|setentrycounter[]{page}\glsnumberformat}{3}
\glossaryentry{MAC?\glossaryentryfield{mac}{\glsnamefont{MAC}}{Medium Access Control}{\relax }|setentrycounter[]{page}\glsnumberformat}{3}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{3}
\glossaryentry{XPS?\glossaryentryfield{xps}{\glsnamefont{XPS}}{Xilinx Platform Studio}{\relax }|setentrycounter[]{page}\glsnumberformat}{3}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{3}
\glossaryentry{OS?\glossaryentryfield{os}{\glsnamefont{OS}}{Operating System}{\relax }|setentrycounter[]{page}\glsnumberformat}{4}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{4}
\glossaryentry{MMU?\glossaryentryfield{mmu}{\glsnamefont{MMU}}{Memory Management Unit}{\relax }|setentrycounter[]{page}\glsnumberformat}{4}
\glossaryentry{MMU?\glossaryentryfield{mmu}{\glsnamefont{MMU}}{Memory Management Unit}{\relax }|setentrycounter[]{page}\glsnumberformat}{4}
\glossaryentry{OS?\glossaryentryfield{os}{\glsnamefont{OS}}{Operating System}{\relax }|setentrycounter[]{page}\glsnumberformat}{4}
\glossaryentry{MMU?\glossaryentryfield{mmu}{\glsnamefont{MMU}}{Memory Management Unit}{\relax }|setentrycounter[]{page}\glsnumberformat}{4}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{LUT?\glossaryentryfield{lut}{\glsnamefont{LUT}}{Lookup tables}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{LUT?\glossaryentryfield{lut}{\glsnamefont{LUT}}{Lookup tables}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{SoC?\glossaryentryfield{soc}{\glsnamefont{SoC}}{System on chip}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{XPS?\glossaryentryfield{xps}{\glsnamefont{XPS}}{Xilinx Platform Studio}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{BSP?\glossaryentryfield{bsp}{\glsnamefont{BSP}}{Board Support Package}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{BSP?\glossaryentryfield{bsp}{\glsnamefont{BSP}}{Board Support Package}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{XPS?\glossaryentryfield{xps}{\glsnamefont{XPS}}{Xilinx Platform Studio}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{MHS?\glossaryentryfield{mhs}{\glsnamefont{MHS}}{Microprocessor Hardware Specification}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{XPS?\glossaryentryfield{xps}{\glsnamefont{XPS}}{Xilinx Platform Studio}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{UCF?\glossaryentryfield{ucf}{\glsnamefont{UCF}}{User Constraints File}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{UCF?\glossaryentryfield{ucf}{\glsnamefont{UCF}}{User Constraints File}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{SoC?\glossaryentryfield{soc}{\glsnamefont{SoC}}{System on chip}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{5}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{MMU?\glossaryentryfield{mmu}{\glsnamefont{MMU}}{Memory Management Unit}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{MHS?\glossaryentryfield{mhs}{\glsnamefont{MHS}}{Microprocessor Hardware Specification}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{MMU?\glossaryentryfield{mmu}{\glsnamefont{MMU}}{Memory Management Unit}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{MHS?\glossaryentryfield{mhs}{\glsnamefont{MHS}}{Microprocessor Hardware Specification}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{PVR?\glossaryentryfield{pvr}{\glsnamefont{PVR}}{Processor Version Register}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{XPS?\glossaryentryfield{xps}{\glsnamefont{XPS}}{Xilinx Platform Studio}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{AXI?\glossaryentryfield{axi}{\glsnamefont{AXI}}{Advanced eXtensible Interface}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{PLB?\glossaryentryfield{plb}{\glsnamefont{PLB}}{Processor Local Bus}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{AXI?\glossaryentryfield{axi}{\glsnamefont{AXI}}{Advanced eXtensible Interface}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{AMBA?\glossaryentryfield{amba}{\glsnamefont{AMBA}}{Advanced Microcontroller Bus Architecture}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{PLB?\glossaryentryfield{plb}{\glsnamefont{PLB}}{Processor Local Bus}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{PLB?\glossaryentryfield{plb}{\glsnamefont{PLB}}{Processor Local Bus}{\relax }|setentrycounter[]{page}\glsnumberformat}{6}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{XPS?\glossaryentryfield{xps}{\glsnamefont{XPS}}{Xilinx Platform Studio}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{PLB?\glossaryentryfield{plb}{\glsnamefont{PLB}}{Processor Local Bus}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{SoC?\glossaryentryfield{soc}{\glsnamefont{SoC}}{System on chip}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{PHY?\glossaryentryfield{phy}{\glsnamefont{PHY}}{Physical Layer}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{MAC?\glossaryentryfield{mac}{\glsnamefont{MAC}}{Medium Access Control}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{MII?\glossaryentryfield{mii}{\glsnamefont{MII}}{Media Independent Interface}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{MII?\glossaryentryfield{mii}{\glsnamefont{MII}}{Media Independent Interface}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{PHY?\glossaryentryfield{phy}{\glsnamefont{PHY}}{Physical Layer}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{GMII?\glossaryentryfield{gmii}{\glsnamefont{GMII}}{Gigabit Media Independent Interface}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{MII?\glossaryentryfield{mii}{\glsnamefont{MII}}{Media Independent Interface}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{GMII?\glossaryentryfield{gmii}{\glsnamefont{GMII}}{Gigabit Media Independent Interface}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{GMII?\glossaryentryfield{gmii}{\glsnamefont{GMII}}{Gigabit Media Independent Interface}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{XPS?\glossaryentryfield{xps}{\glsnamefont{XPS}}{Xilinx Platform Studio}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{7}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{8}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{8}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{8}
\glossaryentry{XPS?\glossaryentryfield{xps}{\glsnamefont{XPS}}{Xilinx Platform Studio}{\relax }|setentrycounter[]{page}\glsnumberformat}{8}
\glossaryentry{MMU?\glossaryentryfield{mmu}{\glsnamefont{MMU}}{Memory Management Unit}{\relax }|setentrycounter[]{page}\glsnumberformat}{8}
\glossaryentry{PLL?\glossaryentryfield{pll}{\glsnamefont{PLL}}{phase-locked loop}{\relax }|setentrycounter[]{page}\glsnumberformat}{8}
\glossaryentry{MAC?\glossaryentryfield{mac}{\glsnamefont{MAC}}{Medium Access Control}{\relax }|setentrycounter[]{page}\glsnumberformat}{8}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{8}
\glossaryentry{DMA?\glossaryentryfield{dma}{\glsnamefont{DMA}}{Direct Memory Access}{\relax }|setentrycounter[]{page}\glsnumberformat}{8}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{8}
\glossaryentry{DMA?\glossaryentryfield{dma}{\glsnamefont{DMA}}{Direct Memory Access}{\relax }|setentrycounter[]{page}\glsnumberformat}{9}
\glossaryentry{MAC?\glossaryentryfield{mac}{\glsnamefont{MAC}}{Medium Access Control}{\relax }|setentrycounter[]{page}\glsnumberformat}{9}
\glossaryentry{PLL?\glossaryentryfield{pll}{\glsnamefont{PLL}}{phase-locked loop}{\relax }|setentrycounter[]{page}\glsnumberformat}{9}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{9}
\glossaryentry{PLB?\glossaryentryfield{plb}{\glsnamefont{PLB}}{Processor Local Bus}{\relax }|setentrycounter[]{page}\glsnumberformat}{9}
\glossaryentry{AXI?\glossaryentryfield{axi}{\glsnamefont{AXI}}{Advanced eXtensible Interface}{\relax }|setentrycounter[]{page}\glsnumberformat}{9}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{9}
\glossaryentry{MHS?\glossaryentryfield{mhs}{\glsnamefont{MHS}}{Microprocessor Hardware Specification}{\relax }|setentrycounter[]{page}\glsnumberformat}{9}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{9}
\glossaryentry{OS?\glossaryentryfield{os}{\glsnamefont{OS}}{Operating System}{\relax }|setentrycounter[]{page}\glsnumberformat}{10}
\glossaryentry{PVR?\glossaryentryfield{pvr}{\glsnamefont{PVR}}{Processor Version Register}{\relax }|setentrycounter[]{page}\glsnumberformat}{10}
\glossaryentry{OS?\glossaryentryfield{os}{\glsnamefont{OS}}{Operating System}{\relax }|setentrycounter[]{page}\glsnumberformat}{10}
\glossaryentry{OS?\glossaryentryfield{os}{\glsnamefont{OS}}{Operating System}{\relax }|setentrycounter[]{page}\glsnumberformat}{10}
\glossaryentry{GCC?\glossaryentryfield{gcc}{\glsnamefont{GCC}}{GNU Compiler Collection}{\relax }|setentrycounter[]{page}\glsnumberformat}{10}
\glossaryentry{GCC?\glossaryentryfield{gcc}{\glsnamefont{GCC}}{GNU Compiler Collection}{\relax }|setentrycounter[]{page}\glsnumberformat}{10}
\glossaryentry{OS?\glossaryentryfield{os}{\glsnamefont{OS}}{Operating System}{\relax }|setentrycounter[]{page}\glsnumberformat}{10}
\glossaryentry{GCC?\glossaryentryfield{gcc}{\glsnamefont{GCC}}{GNU Compiler Collection}{\relax }|setentrycounter[]{page}\glsnumberformat}{11}
\glossaryentry{MHS?\glossaryentryfield{mhs}{\glsnamefont{MHS}}{Microprocessor Hardware Specification}{\relax }|setentrycounter[]{page}\glsnumberformat}{11}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{12}
\glossaryentry{TCL?\glossaryentryfield{tcl}{\glsnamefont{TCL}}{Tool command language}{\relax }|setentrycounter[]{page}\glsnumberformat}{12}
\glossaryentry{XPS?\glossaryentryfield{xps}{\glsnamefont{XPS}}{Xilinx Platform Studio}{\relax }|setentrycounter[]{page}\glsnumberformat}{12}
\glossaryentry{BSP?\glossaryentryfield{bsp}{\glsnamefont{BSP}}{Board Support Package}{\relax }|setentrycounter[]{page}\glsnumberformat}{12}
\glossaryentry{SoC?\glossaryentryfield{soc}{\glsnamefont{SoC}}{System on chip}{\relax }|setentrycounter[]{page}\glsnumberformat}{13}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{13}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{13}
\glossaryentry{ELF?\glossaryentryfield{elf}{\glsnamefont{ELF}}{Executable and Linkable Format}{\relax }|setentrycounter[]{page}\glsnumberformat}{13}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{13}
\glossaryentry{XMD?\glossaryentryfield{xmd}{\glsnamefont{XMD}}{Xilinx Microprocessor Debug Engine}{\relax }|setentrycounter[]{page}\glsnumberformat}{13}
\glossaryentry{ELF?\glossaryentryfield{elf}{\glsnamefont{ELF}}{Executable and Linkable Format}{\relax }|setentrycounter[]{page}\glsnumberformat}{13}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{13}
\glossaryentry{XMD?\glossaryentryfield{xmd}{\glsnamefont{XMD}}{Xilinx Microprocessor Debug Engine}{\relax }|setentrycounter[]{page}\glsnumberformat}{13}
\glossaryentry{ELF?\glossaryentryfield{elf}{\glsnamefont{ELF}}{Executable and Linkable Format}{\relax }|setentrycounter[]{page}\glsnumberformat}{13}
\glossaryentry{TCL?\glossaryentryfield{tcl}{\glsnamefont{TCL}}{Tool command language}{\relax }|setentrycounter[]{page}\glsnumberformat}{14}
\glossaryentry{XMD?\glossaryentryfield{xmd}{\glsnamefont{XMD}}{Xilinx Microprocessor Debug Engine}{\relax }|setentrycounter[]{page}\glsnumberformat}{14}
\glossaryentry{TCL?\glossaryentryfield{tcl}{\glsnamefont{TCL}}{Tool command language}{\relax }|setentrycounter[]{page}\glsnumberformat}{14}
\glossaryentry{XMD?\glossaryentryfield{xmd}{\glsnamefont{XMD}}{Xilinx Microprocessor Debug Engine}{\relax }|setentrycounter[]{page}\glsnumberformat}{14}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{15}
\glossaryentry{SoC?\glossaryentryfield{soc}{\glsnamefont{SoC}}{System on chip}{\relax }|setentrycounter[]{page}\glsnumberformat}{15}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{15}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{15}
\glossaryentry{IP?\glossaryentryfield{ip}{\glsnamefont{IP}}{Intelectual Property}{\relax }|setentrycounter[]{page}\glsnumberformat}{15}
\glossaryentry{FPGA?\glossaryentryfield{fpga}{\glsnamefont{FPGA}}{Field Programmable Gate Array}{\relax }|setentrycounter[]{page}\glsnumberformat}{15}
\glossaryentry{CPU?\glossaryentryfield{cpu}{\glsnamefont{CPU}}{Central Processing Unit}{\relax }|setentrycounter[]{page}\glsnumberformat}{15}
\glossaryentry{XPS?\glossaryentryfield{xps}{\glsnamefont{XPS}}{Xilinx Platform Studio}{\relax }|setentrycounter[]{page}\glsnumberformat}{18}
\glossaryentry{PVR?\glossaryentryfield{pvr}{\glsnamefont{PVR}}{Processor Version Register}{\relax }|setentrycounter[]{page}\glsnumberformat}{18}
\glossaryentry{BSP?\glossaryentryfield{bsp}{\glsnamefont{BSP}}{Board Support Package}{\relax }|setentrycounter[]{page}\glsnumberformat}{20}
