# CA-Lab
__This Repo contains VHDL codes of CA Lab Assignments__

|Sl.No        | Title        |  EDA link| 
| :-------------: |:-------------|:-----:|
|1|4 bit comparator|N.A.|
|2|Binary to Grey|N.A.|
|3|Full Adder (Structural)|N.A.|
|4|Full Subtractor (Structural)|N.A.|
|5|Mux (Structural)|N.A.|
|6|Restoring div Algorithm|N.A.|
|7|Flip Flops (T,D,JK,SR)|N.A.|
|8|4 bit Adder|N.A.|
|9|4 bit Subtractor|N.A.|
|10|4 bit Composit Adder|N.A.|
|11|Non-restorind div algorithm|N.A.|
|12|Booth's Multiplication|N.A.|
|13|8:3 Encoder|N.A.|





**Eg. for how to run these codes on EDAplayground**
https://www.edaplayground.com/x/5g7E

**ASSIGNMENTS**
---


1.Implementation of AND, OR, NOT, XOR, NANAD, NOR gates using Xilinx ISE.

2.Implementation of Half Adder, Half Subtractor, Full Adder, Full Subtractor using Xilinx ISE.

3.Implementation of 8 bit Adder, 8bit Subtractor, 8 bit Multiplier and 4 bit parallel Adder and 4 bit parallel subtractor using Xilinx ISE.

4.Implementation of Binary to Gray and Gray to binary using Xilinx ISE.

5.Implementation of 4 bit comparator, 2:4 Decoder, 3:8 Decoder using Xilinx ISE.

6.Implementation of 2:4 Decoder (using case), 4:2 Encoder (Data flow and using case), 8:3 Encoder (using Loop).

7.Implementation of 2:1 MUX (Data flow), 4:1 MUX (Dataflow, if-else, using case), 1:4 DEMUX (using case and data flow) using Xilinx ISE.

8.Implementation of Full Adder using Half Adders (Structural Method), 4 bit ParallelAdder (using Structural Method).

9.Implementation of 2:1 MUX using basic gates(Structural Method), 4:1 MUX using 2:1 MUX (using Structural Method).

10.Implementation of SR Flip-Flop, JK Flip Flop, D Flip Flop and T (Toggle) Flip Flop using Xilinx ISE.
