Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9e2d43ac799d47c28063cfc4a93ca9a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab04/Lab04_Single_Cycle_CPU/Lab04_Single_Cycle_CPU.srcs/sources_1/imports/Lab04/cpu.v" Line 16. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab04/Lab04_Single_Cycle_CPU/Lab04_Single_Cycle_CPU.srcs/sources_1/imports/Lab04/cpu.v" Line 69. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab04/Lab04_Single_Cycle_CPU/Lab04_Single_Cycle_CPU.srcs/sources_1/imports/Lab04/cpu.v" Line 109. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab04/Lab04_Single_Cycle_CPU/Lab04_Single_Cycle_CPU.srcs/sources_1/imports/Lab04/RF.v" Line 8. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab04/Lab04_Single_Cycle_CPU/Lab04_Single_Cycle_CPU.srcs/sources_1/imports/Lab04/ALU.v" Line 8. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab04/Lab04_Single_Cycle_CPU/Lab04_Single_Cycle_CPU.srcs/sources_1/imports/Lab04/cpu.v" Line 16. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab04/Lab04_Single_Cycle_CPU/Lab04_Single_Cycle_CPU.srcs/sources_1/imports/Lab04/cpu.v" Line 69. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab04/Lab04_Single_Cycle_CPU/Lab04_Single_Cycle_CPU.srcs/sources_1/imports/Lab04/cpu.v" Line 109. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab04/Lab04_Single_Cycle_CPU/Lab04_Single_Cycle_CPU.srcs/sources_1/imports/Lab04/RF.v" Line 8. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab04/Lab04_Single_Cycle_CPU/Lab04_Single_Cycle_CPU.srcs/sources_1/imports/Lab04/ALU.v" Line 8. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
