{
    "LVLData": [
        "SIM"
    ],
    "MlibObjs": {},
    "PrevCompiledModules": {},
    "CompileStrategy": "fullobj",
    "stat": {
        "CodeGen(%)": 29.654074802228145,
        "Frontend(%)": 70.345925197771848,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.045083999999999999,
            "ru_stime_sec": 0.18662799999999999,
            "ru_maxrss_kb": 45584,
            "ru_nivcsw": 5,
            "ru_majflt": 86,
            "ru_minflt": 12476,
            "ru_nvcsw": 119
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0021359999999999999,
            "ru_stime_sec": 0.0090620000000000006,
            "ru_maxrss_kb": 9072,
            "ru_nivcsw": 3,
            "ru_majflt": 7,
            "ru_minflt": 2182,
            "ru_nvcsw": 12
        },
        "totalObjSize": 114079,
        "nMops": 933,
        "nQuads": 388,
        "ru_self_end": {
            "ru_utime_sec": 0.064088999999999993,
            "ru_stime_sec": 0.20260400000000001,
            "ru_maxrss_kb": 50752,
            "ru_nivcsw": 9,
            "ru_majflt": 89,
            "ru_minflt": 14418,
            "ru_nvcsw": 122
        },
        "mopSpeed": 49092.344119968446,
        "ru_childs_end": {
            "ru_utime_sec": 0.0021359999999999999,
            "ru_stime_sec": 0.0090620000000000006,
            "ru_maxrss_kb": 9072,
            "ru_nivcsw": 3,
            "ru_majflt": 7,
            "ru_minflt": 2182,
            "ru_nvcsw": 12
        },
        "quadSpeed": 20415.680084188378,
        "mop/quad": 2.4046391752577319,
        "outputSizePerQuad": 294.0
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "vcs_paramclassrepository",
        "vcs_paramclassrepository",
        "std",
        "std",
        "test",
        "test"
    ],
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "vcs_paramclassrepository": [
            "vcs_paramclassrepository",
            "hEeZs",
            "module"
        ],
        "test": [
            "test",
            "x9Hvb",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "Misc": {
        "default_output_dir": "csrc",
        "cwd": "/home/yy/Desktop/My_prog/exercise7/6",
        "csrc": "csrc",
        "csrc_abs": "/home/yy/Desktop/My_prog/exercise7/6/csrc",
        "archive_dir": "archive.0",
        "daidir": "/home/yy/Desktop/My_prog/exercise7/6/simv.daidir",
        "daidir_abs": "/home/yy/Desktop/My_prog/exercise7/6/simv.daidir"
    },
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 61772
    },
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.74110.json"
    ],
    "CompileStatus": "Successful"
}