$date
	Sun Oct 23 06:32:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#966959
b1011 !
1"
#966962
b1011 &
b1011 %
1$
#966963
0"
#966966
b100010 &
b100010 %
#966970
b10001 &
b10001 %
#966974
b110100 &
b110100 %
#966978
b11010 &
b11010 %
#966982
b1101 &
b1101 %
#966986
b101000 &
b101000 %
#966990
b10100 &
b10100 %
#966994
b1010 &
b1010 %
#966998
b101 &
b101 %
#967002
b10000 &
b10000 %
#967006
b1000 &
b1000 %
#967010
b100 &
b100 %
#967014
b10 &
b10 %
#967018
b1 &
b1 %
1#
#967022
b0 &
0#
b0 %
0$
#1924028
b1000 !
1"
#1924030
b1000 &
b1000 %
1$
#1924031
0"
#1924034
b100 &
b100 %
#1924038
b10 &
b10 %
#1924042
b1 &
b1 %
1#
#1924046
b0 &
0#
b0 %
0$
#2985429
b10101 !
1"
#2985430
b10101 &
b10101 %
1$
#2985431
0"
#2985434
b1000000 &
b1000000 %
#2985438
b100000 &
b100000 %
#2985442
b10000 &
b10000 %
#2985446
b1000 &
b1000 %
#2985450
b100 &
b100 %
#2985454
b10 &
b10 %
#2985458
b1 &
b1 %
1#
#2985462
b0 &
0#
b0 %
0$
#4500012
