
DHT22_us.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026e8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08002888  08002888  00012888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002968  08002968  00012968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002970  08002970  00012970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002974  08002974  00012974  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  08002978  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000100  20000070  080029e8  00020070  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000170  080029e8  00020170  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000d23e  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000022b4  00000000  00000000  0002d2de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loc    0000488f  00000000  00000000  0002f592  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000848  00000000  00000000  00033e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 00000978  00000000  00000000  00034670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00022f35  00000000  00000000  00034fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000b95d  00000000  00000000  00057f1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000d102e  00000000  00000000  0006387a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  001348a8  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000189c  00000000  00000000  001348fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002870 	.word	0x08002870

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08002870 	.word	0x08002870

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96e 	b.w	8000584 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468c      	mov	ip, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f040 8083 	bne.w	80003d6 <__udivmoddi4+0x116>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d947      	bls.n	8000366 <__udivmoddi4+0xa6>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b142      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002dc:	f1c2 0020 	rsb	r0, r2, #32
 80002e0:	fa24 f000 	lsr.w	r0, r4, r0
 80002e4:	4091      	lsls	r1, r2
 80002e6:	4097      	lsls	r7, r2
 80002e8:	ea40 0c01 	orr.w	ip, r0, r1
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbbc f6f8 	udiv	r6, ip, r8
 80002f8:	fa1f fe87 	uxth.w	lr, r7
 80002fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb06 f10e 	mul.w	r1, r6, lr
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000312:	f080 8119 	bcs.w	8000548 <__udivmoddi4+0x288>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8116 	bls.w	8000548 <__udivmoddi4+0x288>
 800031c:	3e02      	subs	r6, #2
 800031e:	443b      	add	r3, r7
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0f8 	udiv	r0, r3, r8
 8000328:	fb08 3310 	mls	r3, r8, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fe0e 	mul.w	lr, r0, lr
 8000334:	45a6      	cmp	lr, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8105 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f240 8102 	bls.w	800054c <__udivmoddi4+0x28c>
 8000348:	3802      	subs	r0, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000350:	eba4 040e 	sub.w	r4, r4, lr
 8000354:	2600      	movs	r6, #0
 8000356:	b11d      	cbz	r5, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c5 4300 	strd	r4, r3, [r5]
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	b902      	cbnz	r2, 800036a <__udivmoddi4+0xaa>
 8000368:	deff      	udf	#255	; 0xff
 800036a:	fab2 f282 	clz	r2, r2
 800036e:	2a00      	cmp	r2, #0
 8000370:	d150      	bne.n	8000414 <__udivmoddi4+0x154>
 8000372:	1bcb      	subs	r3, r1, r7
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	2601      	movs	r6, #1
 800037e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000382:	0c21      	lsrs	r1, r4, #16
 8000384:	fb0e 331c 	mls	r3, lr, ip, r3
 8000388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800038c:	fb08 f30c 	mul.w	r3, r8, ip
 8000390:	428b      	cmp	r3, r1
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0xe4>
 8000394:	1879      	adds	r1, r7, r1
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0xe2>
 800039c:	428b      	cmp	r3, r1
 800039e:	f200 80e9 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1ac9      	subs	r1, r1, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80003b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x10c>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x10a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80d9 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e7bf      	b.n	8000356 <__udivmoddi4+0x96>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x12e>
 80003da:	2d00      	cmp	r5, #0
 80003dc:	f000 80b1 	beq.w	8000542 <__udivmoddi4+0x282>
 80003e0:	2600      	movs	r6, #0
 80003e2:	e9c5 0100 	strd	r0, r1, [r5]
 80003e6:	4630      	mov	r0, r6
 80003e8:	4631      	mov	r1, r6
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	fab3 f683 	clz	r6, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d14a      	bne.n	800048c <__udivmoddi4+0x1cc>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0x140>
 80003fa:	4282      	cmp	r2, r0
 80003fc:	f200 80b8 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 8000400:	1a84      	subs	r4, r0, r2
 8000402:	eb61 0103 	sbc.w	r1, r1, r3
 8000406:	2001      	movs	r0, #1
 8000408:	468c      	mov	ip, r1
 800040a:	2d00      	cmp	r5, #0
 800040c:	d0a8      	beq.n	8000360 <__udivmoddi4+0xa0>
 800040e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f603 	lsr.w	r6, r0, r3
 800041c:	4097      	lsls	r7, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000426:	40d9      	lsrs	r1, r3
 8000428:	4330      	orrs	r0, r6
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000430:	fa1f f887 	uxth.w	r8, r7
 8000434:	fb0e 1116 	mls	r1, lr, r6, r1
 8000438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043c:	fb06 f108 	mul.w	r1, r6, r8
 8000440:	4299      	cmp	r1, r3
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x19c>
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	f106 3cff 	add.w	ip, r6, #4294967295
 800044e:	f080 808d 	bcs.w	800056c <__udivmoddi4+0x2ac>
 8000452:	4299      	cmp	r1, r3
 8000454:	f240 808a 	bls.w	800056c <__udivmoddi4+0x2ac>
 8000458:	3e02      	subs	r6, #2
 800045a:	443b      	add	r3, r7
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b281      	uxth	r1, r0
 8000460:	fbb3 f0fe 	udiv	r0, r3, lr
 8000464:	fb0e 3310 	mls	r3, lr, r0, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb00 f308 	mul.w	r3, r0, r8
 8000470:	428b      	cmp	r3, r1
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x1c4>
 8000474:	1879      	adds	r1, r7, r1
 8000476:	f100 3cff 	add.w	ip, r0, #4294967295
 800047a:	d273      	bcs.n	8000564 <__udivmoddi4+0x2a4>
 800047c:	428b      	cmp	r3, r1
 800047e:	d971      	bls.n	8000564 <__udivmoddi4+0x2a4>
 8000480:	3802      	subs	r0, #2
 8000482:	4439      	add	r1, r7
 8000484:	1acb      	subs	r3, r1, r3
 8000486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800048a:	e778      	b.n	800037e <__udivmoddi4+0xbe>
 800048c:	f1c6 0c20 	rsb	ip, r6, #32
 8000490:	fa03 f406 	lsl.w	r4, r3, r6
 8000494:	fa22 f30c 	lsr.w	r3, r2, ip
 8000498:	431c      	orrs	r4, r3
 800049a:	fa20 f70c 	lsr.w	r7, r0, ip
 800049e:	fa01 f306 	lsl.w	r3, r1, r6
 80004a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004aa:	431f      	orrs	r7, r3
 80004ac:	0c3b      	lsrs	r3, r7, #16
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fa1f f884 	uxth.w	r8, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004be:	fb09 fa08 	mul.w	sl, r9, r8
 80004c2:	458a      	cmp	sl, r1
 80004c4:	fa02 f206 	lsl.w	r2, r2, r6
 80004c8:	fa00 f306 	lsl.w	r3, r0, r6
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x220>
 80004ce:	1861      	adds	r1, r4, r1
 80004d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d4:	d248      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 80004d6:	458a      	cmp	sl, r1
 80004d8:	d946      	bls.n	8000568 <__udivmoddi4+0x2a8>
 80004da:	f1a9 0902 	sub.w	r9, r9, #2
 80004de:	4421      	add	r1, r4
 80004e0:	eba1 010a 	sub.w	r1, r1, sl
 80004e4:	b2bf      	uxth	r7, r7
 80004e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004f2:	fb00 f808 	mul.w	r8, r0, r8
 80004f6:	45b8      	cmp	r8, r7
 80004f8:	d907      	bls.n	800050a <__udivmoddi4+0x24a>
 80004fa:	19e7      	adds	r7, r4, r7
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000500:	d22e      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 8000502:	45b8      	cmp	r8, r7
 8000504:	d92c      	bls.n	8000560 <__udivmoddi4+0x2a0>
 8000506:	3802      	subs	r0, #2
 8000508:	4427      	add	r7, r4
 800050a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050e:	eba7 0708 	sub.w	r7, r7, r8
 8000512:	fba0 8902 	umull	r8, r9, r0, r2
 8000516:	454f      	cmp	r7, r9
 8000518:	46c6      	mov	lr, r8
 800051a:	4649      	mov	r1, r9
 800051c:	d31a      	bcc.n	8000554 <__udivmoddi4+0x294>
 800051e:	d017      	beq.n	8000550 <__udivmoddi4+0x290>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x27a>
 8000522:	ebb3 020e 	subs.w	r2, r3, lr
 8000526:	eb67 0701 	sbc.w	r7, r7, r1
 800052a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800052e:	40f2      	lsrs	r2, r6
 8000530:	ea4c 0202 	orr.w	r2, ip, r2
 8000534:	40f7      	lsrs	r7, r6
 8000536:	e9c5 2700 	strd	r2, r7, [r5]
 800053a:	2600      	movs	r6, #0
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e70b      	b.n	8000360 <__udivmoddi4+0xa0>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0x60>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fd      	b.n	800034c <__udivmoddi4+0x8c>
 8000550:	4543      	cmp	r3, r8
 8000552:	d2e5      	bcs.n	8000520 <__udivmoddi4+0x260>
 8000554:	ebb8 0e02 	subs.w	lr, r8, r2
 8000558:	eb69 0104 	sbc.w	r1, r9, r4
 800055c:	3801      	subs	r0, #1
 800055e:	e7df      	b.n	8000520 <__udivmoddi4+0x260>
 8000560:	4608      	mov	r0, r1
 8000562:	e7d2      	b.n	800050a <__udivmoddi4+0x24a>
 8000564:	4660      	mov	r0, ip
 8000566:	e78d      	b.n	8000484 <__udivmoddi4+0x1c4>
 8000568:	4681      	mov	r9, r0
 800056a:	e7b9      	b.n	80004e0 <__udivmoddi4+0x220>
 800056c:	4666      	mov	r6, ip
 800056e:	e775      	b.n	800045c <__udivmoddi4+0x19c>
 8000570:	4630      	mov	r0, r6
 8000572:	e74a      	b.n	800040a <__udivmoddi4+0x14a>
 8000574:	f1ac 0c02 	sub.w	ip, ip, #2
 8000578:	4439      	add	r1, r7
 800057a:	e713      	b.n	80003a4 <__udivmoddi4+0xe4>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	e724      	b.n	80003cc <__udivmoddi4+0x10c>
 8000582:	bf00      	nop

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000588:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 800058a:	4b0f      	ldr	r3, [pc, #60]	; (80005c8 <HAL_InitTick+0x40>)
{
 800058c:	4605      	mov	r5, r0
  if (uwTickFreq != 0U)
 800058e:	6818      	ldr	r0, [r3, #0]
 8000590:	b908      	cbnz	r0, 8000596 <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8000592:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8000594:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000596:	4a0d      	ldr	r2, [pc, #52]	; (80005cc <HAL_InitTick+0x44>)
 8000598:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800059c:	fbb3 f3f0 	udiv	r3, r3, r0
 80005a0:	6810      	ldr	r0, [r2, #0]
 80005a2:	fbb0 f0f3 	udiv	r0, r0, r3
 80005a6:	f000 f88f 	bl	80006c8 <HAL_SYSTICK_Config>
 80005aa:	4604      	mov	r4, r0
 80005ac:	2800      	cmp	r0, #0
 80005ae:	d1f0      	bne.n	8000592 <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005b0:	2d0f      	cmp	r5, #15
 80005b2:	d8ee      	bhi.n	8000592 <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005b4:	4602      	mov	r2, r0
 80005b6:	4629      	mov	r1, r5
 80005b8:	f04f 30ff 	mov.w	r0, #4294967295
 80005bc:	f000 f852 	bl	8000664 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005c0:	4b03      	ldr	r3, [pc, #12]	; (80005d0 <HAL_InitTick+0x48>)
 80005c2:	4620      	mov	r0, r4
 80005c4:	601d      	str	r5, [r3, #0]
  return status;
 80005c6:	e7e5      	b.n	8000594 <HAL_InitTick+0xc>
 80005c8:	20000000 	.word	0x20000000
 80005cc:	20000008 	.word	0x20000008
 80005d0:	20000004 	.word	0x20000004

080005d4 <HAL_Init>:
{
 80005d4:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005d6:	2003      	movs	r0, #3
 80005d8:	f000 f832 	bl	8000640 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005dc:	2000      	movs	r0, #0
 80005de:	f7ff ffd3 	bl	8000588 <HAL_InitTick>
 80005e2:	4604      	mov	r4, r0
 80005e4:	b918      	cbnz	r0, 80005ee <HAL_Init+0x1a>
    HAL_MspInit();
 80005e6:	f001 fc0b 	bl	8001e00 <HAL_MspInit>
}
 80005ea:	4620      	mov	r0, r4
 80005ec:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80005ee:	2401      	movs	r4, #1
 80005f0:	e7fb      	b.n	80005ea <HAL_Init+0x16>
	...

080005f4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80005f4:	4a03      	ldr	r2, [pc, #12]	; (8000604 <HAL_IncTick+0x10>)
 80005f6:	4904      	ldr	r1, [pc, #16]	; (8000608 <HAL_IncTick+0x14>)
 80005f8:	6813      	ldr	r3, [r2, #0]
 80005fa:	6809      	ldr	r1, [r1, #0]
 80005fc:	440b      	add	r3, r1
 80005fe:	6013      	str	r3, [r2, #0]
}
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	2000009c 	.word	0x2000009c
 8000608:	20000000 	.word	0x20000000

0800060c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800060c:	4b01      	ldr	r3, [pc, #4]	; (8000614 <HAL_GetTick+0x8>)
 800060e:	6818      	ldr	r0, [r3, #0]
}
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	2000009c 	.word	0x2000009c

08000618 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000618:	b538      	push	{r3, r4, r5, lr}
 800061a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800061c:	f7ff fff6 	bl	800060c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000620:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000622:	bf1c      	itt	ne
 8000624:	4b05      	ldrne	r3, [pc, #20]	; (800063c <HAL_Delay+0x24>)
 8000626:	681b      	ldrne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000628:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 800062a:	bf18      	it	ne
 800062c:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800062e:	f7ff ffed 	bl	800060c <HAL_GetTick>
 8000632:	1b43      	subs	r3, r0, r5
 8000634:	42a3      	cmp	r3, r4
 8000636:	d3fa      	bcc.n	800062e <HAL_Delay+0x16>
  {
  }
}
 8000638:	bd38      	pop	{r3, r4, r5, pc}
 800063a:	bf00      	nop
 800063c:	20000000 	.word	0x20000000

08000640 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000640:	4907      	ldr	r1, [pc, #28]	; (8000660 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000642:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000644:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000648:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800064a:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800064c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000650:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000652:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000654:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000658:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800065c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800065e:	4770      	bx	lr
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000664:	4b16      	ldr	r3, [pc, #88]	; (80006c0 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000666:	b530      	push	{r4, r5, lr}
 8000668:	68dc      	ldr	r4, [r3, #12]
 800066a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800066e:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000672:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000674:	2d04      	cmp	r5, #4
 8000676:	bf28      	it	cs
 8000678:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800067a:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800067c:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000680:	bf8c      	ite	hi
 8000682:	3c03      	subhi	r4, #3
 8000684:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000686:	fa03 f505 	lsl.w	r5, r3, r5
 800068a:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800068e:	40a3      	lsls	r3, r4
 8000690:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000694:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 8000696:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000698:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800069c:	bfac      	ite	ge
 800069e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a2:	4a08      	ldrlt	r2, [pc, #32]	; (80006c4 <HAL_NVIC_SetPriority+0x60>)
 80006a4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80006a8:	bfb8      	it	lt
 80006aa:	f000 000f 	andlt.w	r0, r0, #15
 80006ae:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b0:	bfaa      	itet	ge
 80006b2:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b6:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b8:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80006bc:	bd30      	pop	{r4, r5, pc}
 80006be:	bf00      	nop
 80006c0:	e000ed00 	.word	0xe000ed00
 80006c4:	e000ed14 	.word	0xe000ed14

080006c8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006c8:	3801      	subs	r0, #1
 80006ca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ce:	d20a      	bcs.n	80006e6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006d0:	4b06      	ldr	r3, [pc, #24]	; (80006ec <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d2:	4a07      	ldr	r2, [pc, #28]	; (80006f0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006d4:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d6:	21f0      	movs	r1, #240	; 0xf0
 80006d8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006dc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006de:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006e0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006e4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80006e6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	e000e010 	.word	0xe000e010
 80006f0:	e000ed00 	.word	0xe000ed00

080006f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80006f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006f8:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8000878 <HAL_GPIO_Init+0x184>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80006fc:	4c5c      	ldr	r4, [pc, #368]	; (8000870 <HAL_GPIO_Init+0x17c>)
  uint32_t position = 0x00u;
 80006fe:	2300      	movs	r3, #0
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000700:	f04f 0901 	mov.w	r9, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000704:	680a      	ldr	r2, [r1, #0]
 8000706:	fa32 f503 	lsrs.w	r5, r2, r3
 800070a:	d102      	bne.n	8000712 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 800070c:	b003      	add	sp, #12
 800070e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000712:	fa09 fa03 	lsl.w	sl, r9, r3
    if (iocurrent != 0x00u)
 8000716:	ea1a 0202 	ands.w	r2, sl, r2
 800071a:	f000 809e 	beq.w	800085a <HAL_GPIO_Init+0x166>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800071e:	684d      	ldr	r5, [r1, #4]
 8000720:	f025 0e10 	bic.w	lr, r5, #16
 8000724:	f1be 0f02 	cmp.w	lr, #2
 8000728:	d114      	bne.n	8000754 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3u];
 800072a:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 800072e:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000732:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8000736:	f8dc 6020 	ldr.w	r6, [ip, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800073a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800073e:	270f      	movs	r7, #15
 8000740:	fa07 f70b 	lsl.w	r7, r7, fp
 8000744:	ea26 0707 	bic.w	r7, r6, r7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000748:	690e      	ldr	r6, [r1, #16]
 800074a:	fa06 f60b 	lsl.w	r6, r6, fp
 800074e:	433e      	orrs	r6, r7
        GPIOx->AFR[position >> 3u] = temp;
 8000750:	f8cc 6020 	str.w	r6, [ip, #32]
      temp = GPIOx->MODER;
 8000754:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000758:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800075c:	2603      	movs	r6, #3
 800075e:	fa06 f70c 	lsl.w	r7, r6, ip
 8000762:	ea2b 0b07 	bic.w	fp, fp, r7
 8000766:	43fe      	mvns	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000768:	f005 0703 	and.w	r7, r5, #3
 800076c:	fa07 f70c 	lsl.w	r7, r7, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000770:	f10e 3eff 	add.w	lr, lr, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000774:	ea47 070b 	orr.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000778:	f1be 0f01 	cmp.w	lr, #1
      GPIOx->MODER = temp;
 800077c:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800077e:	d811      	bhi.n	80007a4 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR;
 8000780:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000782:	ea06 0e07 	and.w	lr, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000786:	68cf      	ldr	r7, [r1, #12]
 8000788:	fa07 f70c 	lsl.w	r7, r7, ip
 800078c:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8000790:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000792:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000794:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000798:	f3c5 1700 	ubfx	r7, r5, #4, #1
 800079c:	409f      	lsls	r7, r3
 800079e:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 80007a2:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80007a4:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80007a6:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80007a8:	688e      	ldr	r6, [r1, #8]
 80007aa:	fa06 f60c 	lsl.w	r6, r6, ip
 80007ae:	433e      	orrs	r6, r7
      GPIOx->PUPDR = temp;
 80007b0:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80007b2:	00ee      	lsls	r6, r5, #3
 80007b4:	d551      	bpl.n	800085a <HAL_GPIO_Init+0x166>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007b6:	f8d8 6060 	ldr.w	r6, [r8, #96]	; 0x60
 80007ba:	f046 0601 	orr.w	r6, r6, #1
 80007be:	f8c8 6060 	str.w	r6, [r8, #96]	; 0x60
 80007c2:	f8d8 6060 	ldr.w	r6, [r8, #96]	; 0x60
 80007c6:	f023 0703 	bic.w	r7, r3, #3
 80007ca:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80007ce:	f006 0601 	and.w	r6, r6, #1
 80007d2:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 80007d6:	9601      	str	r6, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80007d8:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007dc:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 80007de:	68be      	ldr	r6, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80007e0:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80007e4:	f04f 0c0f 	mov.w	ip, #15
 80007e8:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80007ec:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80007f0:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80007f4:	d033      	beq.n	800085e <HAL_GPIO_Init+0x16a>
 80007f6:	4e1f      	ldr	r6, [pc, #124]	; (8000874 <HAL_GPIO_Init+0x180>)
 80007f8:	42b0      	cmp	r0, r6
 80007fa:	d032      	beq.n	8000862 <HAL_GPIO_Init+0x16e>
 80007fc:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000800:	42b0      	cmp	r0, r6
 8000802:	d030      	beq.n	8000866 <HAL_GPIO_Init+0x172>
 8000804:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000808:	42b0      	cmp	r0, r6
 800080a:	d02e      	beq.n	800086a <HAL_GPIO_Init+0x176>
 800080c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000810:	42b0      	cmp	r0, r6
 8000812:	bf0c      	ite	eq
 8000814:	2604      	moveq	r6, #4
 8000816:	2607      	movne	r6, #7
 8000818:	fa06 f60e 	lsl.w	r6, r6, lr
 800081c:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000820:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR1;
 8000822:	6826      	ldr	r6, [r4, #0]
        temp &= ~(iocurrent);
 8000824:	43d7      	mvns	r7, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000826:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp &= ~(iocurrent);
 800082a:	bf0c      	ite	eq
 800082c:	403e      	andeq	r6, r7
          temp |= iocurrent;
 800082e:	4316      	orrne	r6, r2
        EXTI->IMR1 = temp;
 8000830:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR1;
 8000832:	6866      	ldr	r6, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000834:	f415 3f00 	tst.w	r5, #131072	; 0x20000
        temp &= ~(iocurrent);
 8000838:	bf0c      	ite	eq
 800083a:	403e      	andeq	r6, r7
          temp |= iocurrent;
 800083c:	4316      	orrne	r6, r2
        EXTI->EMR1 = temp;
 800083e:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR1;
 8000840:	68a6      	ldr	r6, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000842:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8000846:	bf0c      	ite	eq
 8000848:	403e      	andeq	r6, r7
          temp |= iocurrent;
 800084a:	4316      	orrne	r6, r2
        EXTI->RTSR1 = temp;
 800084c:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR1;
 800084e:	68e6      	ldr	r6, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000850:	02ad      	lsls	r5, r5, #10
        temp &= ~(iocurrent);
 8000852:	bf54      	ite	pl
 8000854:	403e      	andpl	r6, r7
          temp |= iocurrent;
 8000856:	4316      	orrmi	r6, r2
        EXTI->FTSR1 = temp;
 8000858:	60e6      	str	r6, [r4, #12]
    position++;
 800085a:	3301      	adds	r3, #1
 800085c:	e752      	b.n	8000704 <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800085e:	2600      	movs	r6, #0
 8000860:	e7da      	b.n	8000818 <HAL_GPIO_Init+0x124>
 8000862:	2601      	movs	r6, #1
 8000864:	e7d8      	b.n	8000818 <HAL_GPIO_Init+0x124>
 8000866:	2602      	movs	r6, #2
 8000868:	e7d6      	b.n	8000818 <HAL_GPIO_Init+0x124>
 800086a:	2603      	movs	r6, #3
 800086c:	e7d4      	b.n	8000818 <HAL_GPIO_Init+0x124>
 800086e:	bf00      	nop
 8000870:	40010400 	.word	0x40010400
 8000874:	48000400 	.word	0x48000400
 8000878:	40021000 	.word	0x40021000

0800087c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800087c:	6903      	ldr	r3, [r0, #16]
 800087e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000880:	bf14      	ite	ne
 8000882:	2001      	movne	r0, #1
 8000884:	2000      	moveq	r0, #0
 8000886:	4770      	bx	lr

08000888 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000888:	b10a      	cbz	r2, 800088e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800088a:	6181      	str	r1, [r0, #24]
 800088c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800088e:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8000890:	4770      	bx	lr
	...

08000894 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000894:	4b02      	ldr	r3, [pc, #8]	; (80008a0 <HAL_PWREx_GetVoltageRange+0xc>)
 8000896:	6818      	ldr	r0, [r3, #0]
#endif
}
 8000898:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop
 80008a0:	40007000 	.word	0x40007000

080008a4 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80008a4:	4b17      	ldr	r3, [pc, #92]	; (8000904 <HAL_PWREx_ControlVoltageScaling+0x60>)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80008a6:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80008a8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80008ac:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80008b0:	d11e      	bne.n	80008f0 <HAL_PWREx_ControlVoltageScaling+0x4c>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80008b2:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80008b6:	d101      	bne.n	80008bc <HAL_PWREx_ControlVoltageScaling+0x18>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80008b8:	2000      	movs	r0, #0
 80008ba:	4770      	bx	lr
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80008bc:	681a      	ldr	r2, [r3, #0]
 80008be:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80008c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80008c6:	601a      	str	r2, [r3, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80008c8:	4a0f      	ldr	r2, [pc, #60]	; (8000908 <HAL_PWREx_ControlVoltageScaling+0x64>)
 80008ca:	6811      	ldr	r1, [r2, #0]
 80008cc:	2232      	movs	r2, #50	; 0x32
 80008ce:	434a      	muls	r2, r1
 80008d0:	490e      	ldr	r1, [pc, #56]	; (800090c <HAL_PWREx_ControlVoltageScaling+0x68>)
 80008d2:	fbb2 f2f1 	udiv	r2, r2, r1
 80008d6:	4619      	mov	r1, r3
 80008d8:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80008da:	6958      	ldr	r0, [r3, #20]
 80008dc:	0540      	lsls	r0, r0, #21
 80008de:	d500      	bpl.n	80008e2 <HAL_PWREx_ControlVoltageScaling+0x3e>
 80008e0:	b922      	cbnz	r2, 80008ec <HAL_PWREx_ControlVoltageScaling+0x48>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80008e2:	694b      	ldr	r3, [r1, #20]
 80008e4:	055b      	lsls	r3, r3, #21
 80008e6:	d5e7      	bpl.n	80008b8 <HAL_PWREx_ControlVoltageScaling+0x14>
        return HAL_TIMEOUT;
 80008e8:	2003      	movs	r0, #3
}
 80008ea:	4770      	bx	lr
        wait_loop_index--;
 80008ec:	3a01      	subs	r2, #1
 80008ee:	e7f4      	b.n	80008da <HAL_PWREx_ControlVoltageScaling+0x36>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80008f0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80008f4:	bf1f      	itttt	ne
 80008f6:	681a      	ldrne	r2, [r3, #0]
 80008f8:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 80008fc:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8000900:	601a      	strne	r2, [r3, #0]
 8000902:	e7d9      	b.n	80008b8 <HAL_PWREx_ControlVoltageScaling+0x14>
 8000904:	40007000 	.word	0x40007000
 8000908:	20000008 	.word	0x20000008
 800090c:	000f4240 	.word	0x000f4240

08000910 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8000910:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000912:	4d1e      	ldr	r5, [pc, #120]	; (800098c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8000914:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000916:	00da      	lsls	r2, r3, #3
{
 8000918:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800091a:	d518      	bpl.n	800094e <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800091c:	f7ff ffba 	bl	8000894 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000920:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000924:	d123      	bne.n	800096e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8000926:	2c80      	cmp	r4, #128	; 0x80
 8000928:	d929      	bls.n	800097e <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800092a:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800092c:	bf8c      	ite	hi
 800092e:	2402      	movhi	r4, #2
 8000930:	2401      	movls	r4, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8000932:	4917      	ldr	r1, [pc, #92]	; (8000990 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8000934:	680a      	ldr	r2, [r1, #0]
 8000936:	f022 0207 	bic.w	r2, r2, #7
 800093a:	4322      	orrs	r2, r4
 800093c:	600a      	str	r2, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800093e:	6808      	ldr	r0, [r1, #0]
 8000940:	f000 0007 	and.w	r0, r0, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8000944:	1b00      	subs	r0, r0, r4
 8000946:	bf18      	it	ne
 8000948:	2001      	movne	r0, #1
 800094a:	b003      	add	sp, #12
 800094c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800094e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000950:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000954:	65ab      	str	r3, [r5, #88]	; 0x58
 8000956:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000958:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800095c:	9301      	str	r3, [sp, #4]
 800095e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8000960:	f7ff ff98 	bl	8000894 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8000964:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000966:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800096a:	65ab      	str	r3, [r5, #88]	; 0x58
 800096c:	e7d8      	b.n	8000920 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 800096e:	2c80      	cmp	r4, #128	; 0x80
 8000970:	d807      	bhi.n	8000982 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8000972:	d008      	beq.n	8000986 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8000974:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8000978:	425c      	negs	r4, r3
 800097a:	415c      	adcs	r4, r3
 800097c:	e7d9      	b.n	8000932 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800097e:	2400      	movs	r4, #0
 8000980:	e7d7      	b.n	8000932 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8000982:	2403      	movs	r4, #3
 8000984:	e7d5      	b.n	8000932 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8000986:	2402      	movs	r4, #2
 8000988:	e7d3      	b.n	8000932 <RCC_SetFlashLatencyFromMSIRange+0x22>
 800098a:	bf00      	nop
 800098c:	40021000 	.word	0x40021000
 8000990:	40022000 	.word	0x40022000

08000994 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000994:	4b22      	ldr	r3, [pc, #136]	; (8000a20 <HAL_RCC_GetSysClockFreq+0x8c>)
 8000996:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000998:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800099a:	f012 020c 	ands.w	r2, r2, #12
 800099e:	d005      	beq.n	80009ac <HAL_RCC_GetSysClockFreq+0x18>
 80009a0:	2a0c      	cmp	r2, #12
 80009a2:	d115      	bne.n	80009d0 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80009a4:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80009a8:	2901      	cmp	r1, #1
 80009aa:	d118      	bne.n	80009de <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80009ac:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 80009ae:	481d      	ldr	r0, [pc, #116]	; (8000a24 <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80009b0:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80009b2:	bf55      	itete	pl
 80009b4:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80009b8:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80009ba:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80009be:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 80009c2:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80009c6:	b34a      	cbz	r2, 8000a1c <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80009c8:	2a0c      	cmp	r2, #12
 80009ca:	d009      	beq.n	80009e0 <HAL_RCC_GetSysClockFreq+0x4c>
 80009cc:	2000      	movs	r0, #0
  return sysclockfreq;
 80009ce:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80009d0:	2a04      	cmp	r2, #4
 80009d2:	d022      	beq.n	8000a1a <HAL_RCC_GetSysClockFreq+0x86>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80009d4:	2a08      	cmp	r2, #8
 80009d6:	4814      	ldr	r0, [pc, #80]	; (8000a28 <HAL_RCC_GetSysClockFreq+0x94>)
 80009d8:	bf18      	it	ne
 80009da:	2000      	movne	r0, #0
 80009dc:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80009de:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80009e0:	68da      	ldr	r2, [r3, #12]
 80009e2:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 80009e6:	2a02      	cmp	r2, #2
 80009e8:	d015      	beq.n	8000a16 <HAL_RCC_GetSysClockFreq+0x82>
 80009ea:	490f      	ldr	r1, [pc, #60]	; (8000a28 <HAL_RCC_GetSysClockFreq+0x94>)
 80009ec:	2a03      	cmp	r2, #3
 80009ee:	bf08      	it	eq
 80009f0:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80009f2:	68da      	ldr	r2, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80009f4:	68d9      	ldr	r1, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80009f6:	68db      	ldr	r3, [r3, #12]
 80009f8:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80009fc:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000a00:	f3c2 1202 	ubfx	r2, r2, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000a04:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8000a06:	4348      	muls	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000a08:	3201      	adds	r2, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000a0a:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8000a0c:	fbb0 f0f2 	udiv	r0, r0, r2
    sysclockfreq = pllvco / pllr;
 8000a10:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a14:	4770      	bx	lr
      pllvco = HSI_VALUE;
 8000a16:	4805      	ldr	r0, [pc, #20]	; (8000a2c <HAL_RCC_GetSysClockFreq+0x98>)
 8000a18:	e7eb      	b.n	80009f2 <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 8000a1a:	4804      	ldr	r0, [pc, #16]	; (8000a2c <HAL_RCC_GetSysClockFreq+0x98>)
}
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	40021000 	.word	0x40021000
 8000a24:	08002904 	.word	0x08002904
 8000a28:	007a1200 	.word	0x007a1200
 8000a2c:	00f42400 	.word	0x00f42400

08000a30 <HAL_RCC_OscConfig>:
{
 8000a30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8000a34:	4605      	mov	r5, r0
 8000a36:	2800      	cmp	r0, #0
 8000a38:	d05e      	beq.n	8000af8 <HAL_RCC_OscConfig+0xc8>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000a3a:	4ca9      	ldr	r4, [pc, #676]	; (8000ce0 <HAL_RCC_OscConfig+0x2b0>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000a3c:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000a3e:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000a40:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000a42:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000a44:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000a48:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000a4c:	d574      	bpl.n	8000b38 <HAL_RCC_OscConfig+0x108>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000a4e:	b11e      	cbz	r6, 8000a58 <HAL_RCC_OscConfig+0x28>
 8000a50:	2e0c      	cmp	r6, #12
 8000a52:	d153      	bne.n	8000afc <HAL_RCC_OscConfig+0xcc>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000a54:	2f01      	cmp	r7, #1
 8000a56:	d151      	bne.n	8000afc <HAL_RCC_OscConfig+0xcc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000a58:	6823      	ldr	r3, [r4, #0]
 8000a5a:	0798      	lsls	r0, r3, #30
 8000a5c:	d502      	bpl.n	8000a64 <HAL_RCC_OscConfig+0x34>
 8000a5e:	69ab      	ldr	r3, [r5, #24]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d049      	beq.n	8000af8 <HAL_RCC_OscConfig+0xc8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000a64:	6823      	ldr	r3, [r4, #0]
 8000a66:	6a28      	ldr	r0, [r5, #32]
 8000a68:	0719      	lsls	r1, r3, #28
 8000a6a:	bf56      	itet	pl
 8000a6c:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8000a70:	6823      	ldrmi	r3, [r4, #0]
 8000a72:	091b      	lsrpl	r3, r3, #4
 8000a74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000a78:	4298      	cmp	r0, r3
 8000a7a:	d929      	bls.n	8000ad0 <HAL_RCC_OscConfig+0xa0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000a7c:	f7ff ff48 	bl	8000910 <RCC_SetFlashLatencyFromMSIRange>
 8000a80:	2800      	cmp	r0, #0
 8000a82:	d139      	bne.n	8000af8 <HAL_RCC_OscConfig+0xc8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000a84:	6823      	ldr	r3, [r4, #0]
 8000a86:	f043 0308 	orr.w	r3, r3, #8
 8000a8a:	6023      	str	r3, [r4, #0]
 8000a8c:	6823      	ldr	r3, [r4, #0]
 8000a8e:	6a2a      	ldr	r2, [r5, #32]
 8000a90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a94:	4313      	orrs	r3, r2
 8000a96:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000a98:	6863      	ldr	r3, [r4, #4]
 8000a9a:	69ea      	ldr	r2, [r5, #28]
 8000a9c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000aa0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000aa4:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000aa6:	f7ff ff75 	bl	8000994 <HAL_RCC_GetSysClockFreq>
 8000aaa:	68a3      	ldr	r3, [r4, #8]
 8000aac:	4a8d      	ldr	r2, [pc, #564]	; (8000ce4 <HAL_RCC_OscConfig+0x2b4>)
 8000aae:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000ab2:	5cd3      	ldrb	r3, [r2, r3]
 8000ab4:	f003 031f 	and.w	r3, r3, #31
 8000ab8:	40d8      	lsrs	r0, r3
 8000aba:	4b8b      	ldr	r3, [pc, #556]	; (8000ce8 <HAL_RCC_OscConfig+0x2b8>)
 8000abc:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8000abe:	4b8b      	ldr	r3, [pc, #556]	; (8000cec <HAL_RCC_OscConfig+0x2bc>)
 8000ac0:	6818      	ldr	r0, [r3, #0]
 8000ac2:	f7ff fd61 	bl	8000588 <HAL_InitTick>
        if(status != HAL_OK)
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	d036      	beq.n	8000b38 <HAL_RCC_OscConfig+0x108>
}
 8000aca:	b003      	add	sp, #12
 8000acc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ad0:	6823      	ldr	r3, [r4, #0]
 8000ad2:	f043 0308 	orr.w	r3, r3, #8
 8000ad6:	6023      	str	r3, [r4, #0]
 8000ad8:	6823      	ldr	r3, [r4, #0]
 8000ada:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000ade:	4303      	orrs	r3, r0
 8000ae0:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ae2:	6863      	ldr	r3, [r4, #4]
 8000ae4:	69ea      	ldr	r2, [r5, #28]
 8000ae6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000aea:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000aee:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000af0:	f7ff ff0e 	bl	8000910 <RCC_SetFlashLatencyFromMSIRange>
 8000af4:	2800      	cmp	r0, #0
 8000af6:	d0d6      	beq.n	8000aa6 <HAL_RCC_OscConfig+0x76>
          return HAL_ERROR;
 8000af8:	2001      	movs	r0, #1
 8000afa:	e7e6      	b.n	8000aca <HAL_RCC_OscConfig+0x9a>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000afc:	69ab      	ldr	r3, [r5, #24]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d03a      	beq.n	8000b78 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_MSI_ENABLE();
 8000b02:	6823      	ldr	r3, [r4, #0]
 8000b04:	f043 0301 	orr.w	r3, r3, #1
 8000b08:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b0a:	f7ff fd7f 	bl	800060c <HAL_GetTick>
 8000b0e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000b10:	6823      	ldr	r3, [r4, #0]
 8000b12:	079a      	lsls	r2, r3, #30
 8000b14:	d528      	bpl.n	8000b68 <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b16:	6823      	ldr	r3, [r4, #0]
 8000b18:	f043 0308 	orr.w	r3, r3, #8
 8000b1c:	6023      	str	r3, [r4, #0]
 8000b1e:	6823      	ldr	r3, [r4, #0]
 8000b20:	6a2a      	ldr	r2, [r5, #32]
 8000b22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000b26:	4313      	orrs	r3, r2
 8000b28:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b2a:	6863      	ldr	r3, [r4, #4]
 8000b2c:	69ea      	ldr	r2, [r5, #28]
 8000b2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000b32:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000b36:	6063      	str	r3, [r4, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b38:	682b      	ldr	r3, [r5, #0]
 8000b3a:	07d8      	lsls	r0, r3, #31
 8000b3c:	d42d      	bmi.n	8000b9a <HAL_RCC_OscConfig+0x16a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b3e:	682b      	ldr	r3, [r5, #0]
 8000b40:	0799      	lsls	r1, r3, #30
 8000b42:	d46b      	bmi.n	8000c1c <HAL_RCC_OscConfig+0x1ec>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b44:	682b      	ldr	r3, [r5, #0]
 8000b46:	0718      	lsls	r0, r3, #28
 8000b48:	f100 80a0 	bmi.w	8000c8c <HAL_RCC_OscConfig+0x25c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b4c:	682b      	ldr	r3, [r5, #0]
 8000b4e:	0759      	lsls	r1, r3, #29
 8000b50:	f100 80ce 	bmi.w	8000cf0 <HAL_RCC_OscConfig+0x2c0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000b54:	682b      	ldr	r3, [r5, #0]
 8000b56:	0699      	lsls	r1, r3, #26
 8000b58:	f100 8137 	bmi.w	8000dca <HAL_RCC_OscConfig+0x39a>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000b5c:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8000b5e:	2800      	cmp	r0, #0
 8000b60:	f040 815d 	bne.w	8000e1e <HAL_RCC_OscConfig+0x3ee>
  return HAL_OK;
 8000b64:	2000      	movs	r0, #0
 8000b66:	e7b0      	b.n	8000aca <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000b68:	f7ff fd50 	bl	800060c <HAL_GetTick>
 8000b6c:	eba0 0008 	sub.w	r0, r0, r8
 8000b70:	2802      	cmp	r0, #2
 8000b72:	d9cd      	bls.n	8000b10 <HAL_RCC_OscConfig+0xe0>
            return HAL_TIMEOUT;
 8000b74:	2003      	movs	r0, #3
 8000b76:	e7a8      	b.n	8000aca <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_MSI_DISABLE();
 8000b78:	6823      	ldr	r3, [r4, #0]
 8000b7a:	f023 0301 	bic.w	r3, r3, #1
 8000b7e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b80:	f7ff fd44 	bl	800060c <HAL_GetTick>
 8000b84:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000b86:	6823      	ldr	r3, [r4, #0]
 8000b88:	079b      	lsls	r3, r3, #30
 8000b8a:	d5d5      	bpl.n	8000b38 <HAL_RCC_OscConfig+0x108>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000b8c:	f7ff fd3e 	bl	800060c <HAL_GetTick>
 8000b90:	eba0 0008 	sub.w	r0, r0, r8
 8000b94:	2802      	cmp	r0, #2
 8000b96:	d9f6      	bls.n	8000b86 <HAL_RCC_OscConfig+0x156>
 8000b98:	e7ec      	b.n	8000b74 <HAL_RCC_OscConfig+0x144>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000b9a:	2e08      	cmp	r6, #8
 8000b9c:	d003      	beq.n	8000ba6 <HAL_RCC_OscConfig+0x176>
 8000b9e:	2e0c      	cmp	r6, #12
 8000ba0:	d108      	bne.n	8000bb4 <HAL_RCC_OscConfig+0x184>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000ba2:	2f03      	cmp	r7, #3
 8000ba4:	d106      	bne.n	8000bb4 <HAL_RCC_OscConfig+0x184>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ba6:	6823      	ldr	r3, [r4, #0]
 8000ba8:	039a      	lsls	r2, r3, #14
 8000baa:	d5c8      	bpl.n	8000b3e <HAL_RCC_OscConfig+0x10e>
 8000bac:	686b      	ldr	r3, [r5, #4]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d1c5      	bne.n	8000b3e <HAL_RCC_OscConfig+0x10e>
 8000bb2:	e7a1      	b.n	8000af8 <HAL_RCC_OscConfig+0xc8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bb4:	686b      	ldr	r3, [r5, #4]
 8000bb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bba:	d110      	bne.n	8000bde <HAL_RCC_OscConfig+0x1ae>
 8000bbc:	6823      	ldr	r3, [r4, #0]
 8000bbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bc2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000bc4:	f7ff fd22 	bl	800060c <HAL_GetTick>
 8000bc8:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000bca:	6823      	ldr	r3, [r4, #0]
 8000bcc:	039b      	lsls	r3, r3, #14
 8000bce:	d4b6      	bmi.n	8000b3e <HAL_RCC_OscConfig+0x10e>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bd0:	f7ff fd1c 	bl	800060c <HAL_GetTick>
 8000bd4:	eba0 0008 	sub.w	r0, r0, r8
 8000bd8:	2864      	cmp	r0, #100	; 0x64
 8000bda:	d9f6      	bls.n	8000bca <HAL_RCC_OscConfig+0x19a>
 8000bdc:	e7ca      	b.n	8000b74 <HAL_RCC_OscConfig+0x144>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bde:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000be2:	d104      	bne.n	8000bee <HAL_RCC_OscConfig+0x1be>
 8000be4:	6823      	ldr	r3, [r4, #0]
 8000be6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bea:	6023      	str	r3, [r4, #0]
 8000bec:	e7e6      	b.n	8000bbc <HAL_RCC_OscConfig+0x18c>
 8000bee:	6822      	ldr	r2, [r4, #0]
 8000bf0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000bf4:	6022      	str	r2, [r4, #0]
 8000bf6:	6822      	ldr	r2, [r4, #0]
 8000bf8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000bfc:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d1e0      	bne.n	8000bc4 <HAL_RCC_OscConfig+0x194>
        tickstart = HAL_GetTick();
 8000c02:	f7ff fd03 	bl	800060c <HAL_GetTick>
 8000c06:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000c08:	6823      	ldr	r3, [r4, #0]
 8000c0a:	0398      	lsls	r0, r3, #14
 8000c0c:	d597      	bpl.n	8000b3e <HAL_RCC_OscConfig+0x10e>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c0e:	f7ff fcfd 	bl	800060c <HAL_GetTick>
 8000c12:	eba0 0008 	sub.w	r0, r0, r8
 8000c16:	2864      	cmp	r0, #100	; 0x64
 8000c18:	d9f6      	bls.n	8000c08 <HAL_RCC_OscConfig+0x1d8>
 8000c1a:	e7ab      	b.n	8000b74 <HAL_RCC_OscConfig+0x144>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000c1c:	2e04      	cmp	r6, #4
 8000c1e:	d003      	beq.n	8000c28 <HAL_RCC_OscConfig+0x1f8>
 8000c20:	2e0c      	cmp	r6, #12
 8000c22:	d110      	bne.n	8000c46 <HAL_RCC_OscConfig+0x216>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000c24:	2f02      	cmp	r7, #2
 8000c26:	d10e      	bne.n	8000c46 <HAL_RCC_OscConfig+0x216>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000c28:	6823      	ldr	r3, [r4, #0]
 8000c2a:	0559      	lsls	r1, r3, #21
 8000c2c:	d503      	bpl.n	8000c36 <HAL_RCC_OscConfig+0x206>
 8000c2e:	68eb      	ldr	r3, [r5, #12]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	f43f af61 	beq.w	8000af8 <HAL_RCC_OscConfig+0xc8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c36:	6863      	ldr	r3, [r4, #4]
 8000c38:	692a      	ldr	r2, [r5, #16]
 8000c3a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8000c3e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000c42:	6063      	str	r3, [r4, #4]
 8000c44:	e77e      	b.n	8000b44 <HAL_RCC_OscConfig+0x114>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c46:	68eb      	ldr	r3, [r5, #12]
 8000c48:	b17b      	cbz	r3, 8000c6a <HAL_RCC_OscConfig+0x23a>
        __HAL_RCC_HSI_ENABLE();
 8000c4a:	6823      	ldr	r3, [r4, #0]
 8000c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c50:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c52:	f7ff fcdb 	bl	800060c <HAL_GetTick>
 8000c56:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000c58:	6823      	ldr	r3, [r4, #0]
 8000c5a:	055a      	lsls	r2, r3, #21
 8000c5c:	d4eb      	bmi.n	8000c36 <HAL_RCC_OscConfig+0x206>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c5e:	f7ff fcd5 	bl	800060c <HAL_GetTick>
 8000c62:	1bc0      	subs	r0, r0, r7
 8000c64:	2802      	cmp	r0, #2
 8000c66:	d9f7      	bls.n	8000c58 <HAL_RCC_OscConfig+0x228>
 8000c68:	e784      	b.n	8000b74 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_HSI_DISABLE();
 8000c6a:	6823      	ldr	r3, [r4, #0]
 8000c6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c70:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c72:	f7ff fccb 	bl	800060c <HAL_GetTick>
 8000c76:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000c78:	6823      	ldr	r3, [r4, #0]
 8000c7a:	055b      	lsls	r3, r3, #21
 8000c7c:	f57f af62 	bpl.w	8000b44 <HAL_RCC_OscConfig+0x114>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c80:	f7ff fcc4 	bl	800060c <HAL_GetTick>
 8000c84:	1bc0      	subs	r0, r0, r7
 8000c86:	2802      	cmp	r0, #2
 8000c88:	d9f6      	bls.n	8000c78 <HAL_RCC_OscConfig+0x248>
 8000c8a:	e773      	b.n	8000b74 <HAL_RCC_OscConfig+0x144>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c8c:	696b      	ldr	r3, [r5, #20]
 8000c8e:	b19b      	cbz	r3, 8000cb8 <HAL_RCC_OscConfig+0x288>
      __HAL_RCC_LSI_ENABLE();
 8000c90:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000c94:	f043 0301 	orr.w	r3, r3, #1
 8000c98:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8000c9c:	f7ff fcb6 	bl	800060c <HAL_GetTick>
 8000ca0:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000ca2:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000ca6:	079a      	lsls	r2, r3, #30
 8000ca8:	f53f af50 	bmi.w	8000b4c <HAL_RCC_OscConfig+0x11c>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cac:	f7ff fcae 	bl	800060c <HAL_GetTick>
 8000cb0:	1bc0      	subs	r0, r0, r7
 8000cb2:	2802      	cmp	r0, #2
 8000cb4:	d9f5      	bls.n	8000ca2 <HAL_RCC_OscConfig+0x272>
 8000cb6:	e75d      	b.n	8000b74 <HAL_RCC_OscConfig+0x144>
      __HAL_RCC_LSI_DISABLE();
 8000cb8:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000cbc:	f023 0301 	bic.w	r3, r3, #1
 8000cc0:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8000cc4:	f7ff fca2 	bl	800060c <HAL_GetTick>
 8000cc8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000cca:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000cce:	079b      	lsls	r3, r3, #30
 8000cd0:	f57f af3c 	bpl.w	8000b4c <HAL_RCC_OscConfig+0x11c>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cd4:	f7ff fc9a 	bl	800060c <HAL_GetTick>
 8000cd8:	1bc0      	subs	r0, r0, r7
 8000cda:	2802      	cmp	r0, #2
 8000cdc:	d9f5      	bls.n	8000cca <HAL_RCC_OscConfig+0x29a>
 8000cde:	e749      	b.n	8000b74 <HAL_RCC_OscConfig+0x144>
 8000ce0:	40021000 	.word	0x40021000
 8000ce4:	080028ea 	.word	0x080028ea
 8000ce8:	20000008 	.word	0x20000008
 8000cec:	20000004 	.word	0x20000004
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000cf0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000cf2:	00d8      	lsls	r0, r3, #3
 8000cf4:	d429      	bmi.n	8000d4a <HAL_RCC_OscConfig+0x31a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cf6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000cf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cfc:	65a3      	str	r3, [r4, #88]	; 0x58
 8000cfe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000d00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d04:	9301      	str	r3, [sp, #4]
 8000d06:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000d08:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d0c:	4f8c      	ldr	r7, [pc, #560]	; (8000f40 <HAL_RCC_OscConfig+0x510>)
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	05d9      	lsls	r1, r3, #23
 8000d12:	d51d      	bpl.n	8000d50 <HAL_RCC_OscConfig+0x320>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d14:	68ab      	ldr	r3, [r5, #8]
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	d12b      	bne.n	8000d72 <HAL_RCC_OscConfig+0x342>
 8000d1a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000d1e:	f043 0301 	orr.w	r3, r3, #1
 8000d22:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8000d26:	f7ff fc71 	bl	800060c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d2a:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000d2e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000d30:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000d34:	079b      	lsls	r3, r3, #30
 8000d36:	d542      	bpl.n	8000dbe <HAL_RCC_OscConfig+0x38e>
    if(pwrclkchanged == SET)
 8000d38:	f1b8 0f00 	cmp.w	r8, #0
 8000d3c:	f43f af0a 	beq.w	8000b54 <HAL_RCC_OscConfig+0x124>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d40:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000d42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000d46:	65a3      	str	r3, [r4, #88]	; 0x58
 8000d48:	e704      	b.n	8000b54 <HAL_RCC_OscConfig+0x124>
    FlagStatus       pwrclkchanged = RESET;
 8000d4a:	f04f 0800 	mov.w	r8, #0
 8000d4e:	e7dd      	b.n	8000d0c <HAL_RCC_OscConfig+0x2dc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d56:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8000d58:	f7ff fc58 	bl	800060c <HAL_GetTick>
 8000d5c:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	05da      	lsls	r2, r3, #23
 8000d62:	d4d7      	bmi.n	8000d14 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d64:	f7ff fc52 	bl	800060c <HAL_GetTick>
 8000d68:	eba0 0009 	sub.w	r0, r0, r9
 8000d6c:	2802      	cmp	r0, #2
 8000d6e:	d9f6      	bls.n	8000d5e <HAL_RCC_OscConfig+0x32e>
 8000d70:	e700      	b.n	8000b74 <HAL_RCC_OscConfig+0x144>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d72:	2b05      	cmp	r3, #5
 8000d74:	d106      	bne.n	8000d84 <HAL_RCC_OscConfig+0x354>
 8000d76:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000d7a:	f043 0304 	orr.w	r3, r3, #4
 8000d7e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8000d82:	e7ca      	b.n	8000d1a <HAL_RCC_OscConfig+0x2ea>
 8000d84:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8000d88:	f022 0201 	bic.w	r2, r2, #1
 8000d8c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8000d90:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8000d94:	f022 0204 	bic.w	r2, r2, #4
 8000d98:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d1c2      	bne.n	8000d26 <HAL_RCC_OscConfig+0x2f6>
      tickstart = HAL_GetTick();
 8000da0:	f7ff fc34 	bl	800060c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000da4:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000da8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000daa:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000dae:	0798      	lsls	r0, r3, #30
 8000db0:	d5c2      	bpl.n	8000d38 <HAL_RCC_OscConfig+0x308>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000db2:	f7ff fc2b 	bl	800060c <HAL_GetTick>
 8000db6:	1bc0      	subs	r0, r0, r7
 8000db8:	4548      	cmp	r0, r9
 8000dba:	d9f6      	bls.n	8000daa <HAL_RCC_OscConfig+0x37a>
 8000dbc:	e6da      	b.n	8000b74 <HAL_RCC_OscConfig+0x144>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dbe:	f7ff fc25 	bl	800060c <HAL_GetTick>
 8000dc2:	1bc0      	subs	r0, r0, r7
 8000dc4:	4548      	cmp	r0, r9
 8000dc6:	d9b3      	bls.n	8000d30 <HAL_RCC_OscConfig+0x300>
 8000dc8:	e6d4      	b.n	8000b74 <HAL_RCC_OscConfig+0x144>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000dca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000dcc:	b19b      	cbz	r3, 8000df6 <HAL_RCC_OscConfig+0x3c6>
      __HAL_RCC_HSI48_ENABLE();
 8000dce:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8000dd2:	f043 0301 	orr.w	r3, r3, #1
 8000dd6:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8000dda:	f7ff fc17 	bl	800060c <HAL_GetTick>
 8000dde:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000de0:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8000de4:	079a      	lsls	r2, r3, #30
 8000de6:	f53f aeb9 	bmi.w	8000b5c <HAL_RCC_OscConfig+0x12c>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000dea:	f7ff fc0f 	bl	800060c <HAL_GetTick>
 8000dee:	1bc0      	subs	r0, r0, r7
 8000df0:	2802      	cmp	r0, #2
 8000df2:	d9f5      	bls.n	8000de0 <HAL_RCC_OscConfig+0x3b0>
 8000df4:	e6be      	b.n	8000b74 <HAL_RCC_OscConfig+0x144>
      __HAL_RCC_HSI48_DISABLE();
 8000df6:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8000dfa:	f023 0301 	bic.w	r3, r3, #1
 8000dfe:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8000e02:	f7ff fc03 	bl	800060c <HAL_GetTick>
 8000e06:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000e08:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8000e0c:	079b      	lsls	r3, r3, #30
 8000e0e:	f57f aea5 	bpl.w	8000b5c <HAL_RCC_OscConfig+0x12c>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000e12:	f7ff fbfb 	bl	800060c <HAL_GetTick>
 8000e16:	1bc0      	subs	r0, r0, r7
 8000e18:	2802      	cmp	r0, #2
 8000e1a:	d9f5      	bls.n	8000e08 <HAL_RCC_OscConfig+0x3d8>
 8000e1c:	e6aa      	b.n	8000b74 <HAL_RCC_OscConfig+0x144>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000e1e:	2e0c      	cmp	r6, #12
 8000e20:	d05a      	beq.n	8000ed8 <HAL_RCC_OscConfig+0x4a8>
        __HAL_RCC_PLL_DISABLE();
 8000e22:	6823      	ldr	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000e24:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000e26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000e2a:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000e2c:	d13a      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x474>
        tickstart = HAL_GetTick();
 8000e2e:	f7ff fbed 	bl	800060c <HAL_GetTick>
 8000e32:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000e34:	6823      	ldr	r3, [r4, #0]
 8000e36:	0198      	lsls	r0, r3, #6
 8000e38:	d42e      	bmi.n	8000e98 <HAL_RCC_OscConfig+0x468>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e3a:	68e2      	ldr	r2, [r4, #12]
 8000e3c:	4b41      	ldr	r3, [pc, #260]	; (8000f44 <HAL_RCC_OscConfig+0x514>)
 8000e3e:	4013      	ands	r3, r2
 8000e40:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000e42:	4313      	orrs	r3, r2
 8000e44:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000e46:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000e4a:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8000e4c:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8000e50:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000e52:	3a01      	subs	r2, #1
 8000e54:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8000e58:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8000e5a:	0852      	lsrs	r2, r2, #1
 8000e5c:	3a01      	subs	r2, #1
 8000e5e:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8000e62:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8000e64:	0852      	lsrs	r2, r2, #1
 8000e66:	3a01      	subs	r2, #1
 8000e68:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8000e6c:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8000e6e:	6823      	ldr	r3, [r4, #0]
 8000e70:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e74:	6023      	str	r3, [r4, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000e76:	68e3      	ldr	r3, [r4, #12]
 8000e78:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e7c:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8000e7e:	f7ff fbc5 	bl	800060c <HAL_GetTick>
 8000e82:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000e84:	6823      	ldr	r3, [r4, #0]
 8000e86:	0199      	lsls	r1, r3, #6
 8000e88:	f53f ae6c 	bmi.w	8000b64 <HAL_RCC_OscConfig+0x134>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e8c:	f7ff fbbe 	bl	800060c <HAL_GetTick>
 8000e90:	1b40      	subs	r0, r0, r5
 8000e92:	2802      	cmp	r0, #2
 8000e94:	d9f6      	bls.n	8000e84 <HAL_RCC_OscConfig+0x454>
 8000e96:	e66d      	b.n	8000b74 <HAL_RCC_OscConfig+0x144>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e98:	f7ff fbb8 	bl	800060c <HAL_GetTick>
 8000e9c:	1b80      	subs	r0, r0, r6
 8000e9e:	2802      	cmp	r0, #2
 8000ea0:	d9c8      	bls.n	8000e34 <HAL_RCC_OscConfig+0x404>
 8000ea2:	e667      	b.n	8000b74 <HAL_RCC_OscConfig+0x144>
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8000ea4:	6823      	ldr	r3, [r4, #0]
 8000ea6:	011a      	lsls	r2, r3, #4
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8000ea8:	bf5e      	ittt	pl
 8000eaa:	68e3      	ldrpl	r3, [r4, #12]
 8000eac:	f023 0303 	bicpl.w	r3, r3, #3
 8000eb0:	60e3      	strpl	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8000eb2:	68e3      	ldr	r3, [r4, #12]
 8000eb4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8000eb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ebc:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8000ebe:	f7ff fba5 	bl	800060c <HAL_GetTick>
 8000ec2:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000ec4:	6823      	ldr	r3, [r4, #0]
 8000ec6:	019b      	lsls	r3, r3, #6
 8000ec8:	f57f ae4c 	bpl.w	8000b64 <HAL_RCC_OscConfig+0x134>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ecc:	f7ff fb9e 	bl	800060c <HAL_GetTick>
 8000ed0:	1b40      	subs	r0, r0, r5
 8000ed2:	2802      	cmp	r0, #2
 8000ed4:	d9f6      	bls.n	8000ec4 <HAL_RCC_OscConfig+0x494>
 8000ed6:	e64d      	b.n	8000b74 <HAL_RCC_OscConfig+0x144>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ed8:	2801      	cmp	r0, #1
 8000eda:	f43f adf6 	beq.w	8000aca <HAL_RCC_OscConfig+0x9a>
        pll_config = RCC->PLLCFGR;
 8000ede:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ee0:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000ee2:	f003 0103 	and.w	r1, r3, #3
 8000ee6:	4291      	cmp	r1, r2
 8000ee8:	f47f ae06 	bne.w	8000af8 <HAL_RCC_OscConfig+0xc8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000eec:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8000eee:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8000ef2:	3901      	subs	r1, #1
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ef4:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8000ef8:	f47f adfe 	bne.w	8000af8 <HAL_RCC_OscConfig+0xc8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000efc:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8000efe:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000f02:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8000f06:	f47f adf7 	bne.w	8000af8 <HAL_RCC_OscConfig+0xc8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000f0a:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8000f0c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000f10:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8000f14:	f47f adf0 	bne.w	8000af8 <HAL_RCC_OscConfig+0xc8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000f18:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8000f1a:	0852      	lsrs	r2, r2, #1
 8000f1c:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8000f20:	3a01      	subs	r2, #1
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000f22:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8000f26:	f47f ade7 	bne.w	8000af8 <HAL_RCC_OscConfig+0xc8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000f2a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8000f2c:	0852      	lsrs	r2, r2, #1
 8000f2e:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8000f32:	3a01      	subs	r2, #1
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000f34:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8000f38:	f43f ae14 	beq.w	8000b64 <HAL_RCC_OscConfig+0x134>
 8000f3c:	e5dc      	b.n	8000af8 <HAL_RCC_OscConfig+0xc8>
 8000f3e:	bf00      	nop
 8000f40:	40007000 	.word	0x40007000
 8000f44:	019d808c 	.word	0x019d808c

08000f48 <HAL_RCC_ClockConfig>:
{
 8000f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f4c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000f4e:	4604      	mov	r4, r0
 8000f50:	b910      	cbnz	r0, 8000f58 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000f52:	2001      	movs	r0, #1
}
 8000f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000f58:	4a40      	ldr	r2, [pc, #256]	; (800105c <HAL_RCC_ClockConfig+0x114>)
 8000f5a:	6813      	ldr	r3, [r2, #0]
 8000f5c:	f003 0307 	and.w	r3, r3, #7
 8000f60:	428b      	cmp	r3, r1
 8000f62:	d32a      	bcc.n	8000fba <HAL_RCC_ClockConfig+0x72>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f64:	6823      	ldr	r3, [r4, #0]
 8000f66:	07d9      	lsls	r1, r3, #31
 8000f68:	d432      	bmi.n	8000fd0 <HAL_RCC_ClockConfig+0x88>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f6a:	6821      	ldr	r1, [r4, #0]
 8000f6c:	078a      	lsls	r2, r1, #30
 8000f6e:	d45b      	bmi.n	8001028 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000f70:	4a3a      	ldr	r2, [pc, #232]	; (800105c <HAL_RCC_ClockConfig+0x114>)
 8000f72:	6813      	ldr	r3, [r2, #0]
 8000f74:	f003 0307 	and.w	r3, r3, #7
 8000f78:	42ab      	cmp	r3, r5
 8000f7a:	d85d      	bhi.n	8001038 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f7c:	f011 0f04 	tst.w	r1, #4
 8000f80:	4d37      	ldr	r5, [pc, #220]	; (8001060 <HAL_RCC_ClockConfig+0x118>)
 8000f82:	d164      	bne.n	800104e <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f84:	070b      	lsls	r3, r1, #28
 8000f86:	d506      	bpl.n	8000f96 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000f88:	68ab      	ldr	r3, [r5, #8]
 8000f8a:	6922      	ldr	r2, [r4, #16]
 8000f8c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000f90:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000f94:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000f96:	f7ff fcfd 	bl	8000994 <HAL_RCC_GetSysClockFreq>
 8000f9a:	68ab      	ldr	r3, [r5, #8]
 8000f9c:	4a31      	ldr	r2, [pc, #196]	; (8001064 <HAL_RCC_ClockConfig+0x11c>)
 8000f9e:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8000fa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000fa6:	5cd3      	ldrb	r3, [r2, r3]
 8000fa8:	f003 031f 	and.w	r3, r3, #31
 8000fac:	40d8      	lsrs	r0, r3
 8000fae:	4b2e      	ldr	r3, [pc, #184]	; (8001068 <HAL_RCC_ClockConfig+0x120>)
 8000fb0:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8000fb2:	4b2e      	ldr	r3, [pc, #184]	; (800106c <HAL_RCC_ClockConfig+0x124>)
 8000fb4:	6818      	ldr	r0, [r3, #0]
 8000fb6:	f7ff bae7 	b.w	8000588 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fba:	6813      	ldr	r3, [r2, #0]
 8000fbc:	f023 0307 	bic.w	r3, r3, #7
 8000fc0:	430b      	orrs	r3, r1
 8000fc2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fc4:	6813      	ldr	r3, [r2, #0]
 8000fc6:	f003 0307 	and.w	r3, r3, #7
 8000fca:	428b      	cmp	r3, r1
 8000fcc:	d1c1      	bne.n	8000f52 <HAL_RCC_ClockConfig+0xa>
 8000fce:	e7c9      	b.n	8000f64 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fd0:	6862      	ldr	r2, [r4, #4]
 8000fd2:	4e23      	ldr	r6, [pc, #140]	; (8001060 <HAL_RCC_ClockConfig+0x118>)
 8000fd4:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000fd6:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fd8:	d11a      	bne.n	8001010 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000fda:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fde:	d0b8      	beq.n	8000f52 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000fe0:	68b3      	ldr	r3, [r6, #8]
 8000fe2:	f023 0303 	bic.w	r3, r3, #3
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000fea:	f7ff fb0f 	bl	800060c <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fee:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000ff2:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000ff4:	68b3      	ldr	r3, [r6, #8]
 8000ff6:	6862      	ldr	r2, [r4, #4]
 8000ff8:	f003 030c 	and.w	r3, r3, #12
 8000ffc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001000:	d0b3      	beq.n	8000f6a <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001002:	f7ff fb03 	bl	800060c <HAL_GetTick>
 8001006:	1bc0      	subs	r0, r0, r7
 8001008:	4540      	cmp	r0, r8
 800100a:	d9f3      	bls.n	8000ff4 <HAL_RCC_ClockConfig+0xac>
        return HAL_TIMEOUT;
 800100c:	2003      	movs	r0, #3
 800100e:	e7a1      	b.n	8000f54 <HAL_RCC_ClockConfig+0xc>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001010:	2a02      	cmp	r2, #2
 8001012:	d102      	bne.n	800101a <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001014:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001018:	e7e1      	b.n	8000fde <HAL_RCC_ClockConfig+0x96>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800101a:	b912      	cbnz	r2, 8001022 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800101c:	f013 0f02 	tst.w	r3, #2
 8001020:	e7dd      	b.n	8000fde <HAL_RCC_ClockConfig+0x96>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001022:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001026:	e7da      	b.n	8000fde <HAL_RCC_ClockConfig+0x96>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001028:	4a0d      	ldr	r2, [pc, #52]	; (8001060 <HAL_RCC_ClockConfig+0x118>)
 800102a:	68a0      	ldr	r0, [r4, #8]
 800102c:	6893      	ldr	r3, [r2, #8]
 800102e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001032:	4303      	orrs	r3, r0
 8001034:	6093      	str	r3, [r2, #8]
 8001036:	e79b      	b.n	8000f70 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001038:	6813      	ldr	r3, [r2, #0]
 800103a:	f023 0307 	bic.w	r3, r3, #7
 800103e:	432b      	orrs	r3, r5
 8001040:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001042:	6813      	ldr	r3, [r2, #0]
 8001044:	f003 0307 	and.w	r3, r3, #7
 8001048:	42ab      	cmp	r3, r5
 800104a:	d182      	bne.n	8000f52 <HAL_RCC_ClockConfig+0xa>
 800104c:	e796      	b.n	8000f7c <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800104e:	68ab      	ldr	r3, [r5, #8]
 8001050:	68e2      	ldr	r2, [r4, #12]
 8001052:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001056:	4313      	orrs	r3, r2
 8001058:	60ab      	str	r3, [r5, #8]
 800105a:	e793      	b.n	8000f84 <HAL_RCC_ClockConfig+0x3c>
 800105c:	40022000 	.word	0x40022000
 8001060:	40021000 	.word	0x40021000
 8001064:	080028ea 	.word	0x080028ea
 8001068:	20000008 	.word	0x20000008
 800106c:	20000004 	.word	0x20000004

08001070 <HAL_RCC_GetHCLKFreq>:
}
 8001070:	4b01      	ldr	r3, [pc, #4]	; (8001078 <HAL_RCC_GetHCLKFreq+0x8>)
 8001072:	6818      	ldr	r0, [r3, #0]
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	20000008 	.word	0x20000008

0800107c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800107c:	4b05      	ldr	r3, [pc, #20]	; (8001094 <HAL_RCC_GetPCLK1Freq+0x18>)
 800107e:	4a06      	ldr	r2, [pc, #24]	; (8001098 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001086:	5cd3      	ldrb	r3, [r2, r3]
 8001088:	4a04      	ldr	r2, [pc, #16]	; (800109c <HAL_RCC_GetPCLK1Freq+0x20>)
 800108a:	6810      	ldr	r0, [r2, #0]
 800108c:	f003 031f 	and.w	r3, r3, #31
}
 8001090:	40d8      	lsrs	r0, r3
 8001092:	4770      	bx	lr
 8001094:	40021000 	.word	0x40021000
 8001098:	080028fa 	.word	0x080028fa
 800109c:	20000008 	.word	0x20000008

080010a0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80010a0:	4b05      	ldr	r3, [pc, #20]	; (80010b8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80010a2:	4a06      	ldr	r2, [pc, #24]	; (80010bc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80010aa:	5cd3      	ldrb	r3, [r2, r3]
 80010ac:	4a04      	ldr	r2, [pc, #16]	; (80010c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80010ae:	6810      	ldr	r0, [r2, #0]
 80010b0:	f003 031f 	and.w	r3, r3, #31
}
 80010b4:	40d8      	lsrs	r0, r3
 80010b6:	4770      	bx	lr
 80010b8:	40021000 	.word	0x40021000
 80010bc:	080028fa 	.word	0x080028fa
 80010c0:	20000008 	.word	0x20000008

080010c4 <RCCEx_PLLSAI1_Config>:
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80010c4:	4a43      	ldr	r2, [pc, #268]	; (80011d4 <RCCEx_PLLSAI1_Config+0x110>)
{
 80010c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010c8:	460e      	mov	r6, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80010ca:	68d1      	ldr	r1, [r2, #12]
 80010cc:	6803      	ldr	r3, [r0, #0]
 80010ce:	f011 0f03 	tst.w	r1, #3
{
 80010d2:	4605      	mov	r5, r0
 80010d4:	4614      	mov	r4, r2
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80010d6:	d028      	beq.n	800112a <RCCEx_PLLSAI1_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80010d8:	68d1      	ldr	r1, [r2, #12]
 80010da:	f001 0103 	and.w	r1, r1, #3
 80010de:	4299      	cmp	r1, r3
 80010e0:	d176      	bne.n	80011d0 <RCCEx_PLLSAI1_Config+0x10c>
       ||
 80010e2:	2900      	cmp	r1, #0
 80010e4:	d074      	beq.n	80011d0 <RCCEx_PLLSAI1_Config+0x10c>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80010e6:	68d3      	ldr	r3, [r2, #12]
       ||
 80010e8:	6842      	ldr	r2, [r0, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80010ea:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80010ee:	3301      	adds	r3, #1
       ||
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d16d      	bne.n	80011d0 <RCCEx_PLLSAI1_Config+0x10c>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80010f4:	6823      	ldr	r3, [r4, #0]
 80010f6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80010fa:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80010fc:	f7ff fa86 	bl	800060c <HAL_GetTick>
 8001100:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001102:	6823      	ldr	r3, [r4, #0]
 8001104:	011a      	lsls	r2, r3, #4
 8001106:	d42f      	bmi.n	8001168 <RCCEx_PLLSAI1_Config+0xa4>
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001108:	68ab      	ldr	r3, [r5, #8]
 800110a:	0218      	lsls	r0, r3, #8
 800110c:	b39e      	cbz	r6, 8001176 <RCCEx_PLLSAI1_Config+0xb2>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800110e:	2e01      	cmp	r6, #1
 8001110:	d14b      	bne.n	80011aa <RCCEx_PLLSAI1_Config+0xe6>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001112:	692a      	ldr	r2, [r5, #16]
 8001114:	6921      	ldr	r1, [r4, #16]
 8001116:	0852      	lsrs	r2, r2, #1
 8001118:	1e53      	subs	r3, r2, #1
 800111a:	f421 02c0 	bic.w	r2, r1, #6291456	; 0x600000
 800111e:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8001122:	4302      	orrs	r2, r0
 8001124:	ea42 5243 	orr.w	r2, r2, r3, lsl #21
 8001128:	e02e      	b.n	8001188 <RCCEx_PLLSAI1_Config+0xc4>
    switch(PllSai1->PLLSAI1Source)
 800112a:	2b02      	cmp	r3, #2
 800112c:	d011      	beq.n	8001152 <RCCEx_PLLSAI1_Config+0x8e>
 800112e:	2b03      	cmp	r3, #3
 8001130:	d013      	beq.n	800115a <RCCEx_PLLSAI1_Config+0x96>
 8001132:	2b01      	cmp	r3, #1
 8001134:	d14c      	bne.n	80011d0 <RCCEx_PLLSAI1_Config+0x10c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001136:	6812      	ldr	r2, [r2, #0]
 8001138:	f012 0f02 	tst.w	r2, #2
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800113c:	d048      	beq.n	80011d0 <RCCEx_PLLSAI1_Config+0x10c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800113e:	68e0      	ldr	r0, [r4, #12]
 8001140:	686a      	ldr	r2, [r5, #4]
 8001142:	f020 0073 	bic.w	r0, r0, #115	; 0x73
 8001146:	3a01      	subs	r2, #1
 8001148:	4318      	orrs	r0, r3
 800114a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800114e:	60e0      	str	r0, [r4, #12]
  if(status == HAL_OK)
 8001150:	e7d0      	b.n	80010f4 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001152:	6812      	ldr	r2, [r2, #0]
 8001154:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001158:	e7f0      	b.n	800113c <RCCEx_PLLSAI1_Config+0x78>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800115a:	6811      	ldr	r1, [r2, #0]
 800115c:	0389      	lsls	r1, r1, #14
 800115e:	d4ee      	bmi.n	800113e <RCCEx_PLLSAI1_Config+0x7a>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001160:	6812      	ldr	r2, [r2, #0]
 8001162:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8001166:	e7e9      	b.n	800113c <RCCEx_PLLSAI1_Config+0x78>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001168:	f7ff fa50 	bl	800060c <HAL_GetTick>
 800116c:	1bc0      	subs	r0, r0, r7
 800116e:	2802      	cmp	r0, #2
 8001170:	d9c7      	bls.n	8001102 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8001172:	2003      	movs	r0, #3
      }
    }
  }

  return status;
}
 8001174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001176:	6923      	ldr	r3, [r4, #16]
 8001178:	68ea      	ldr	r2, [r5, #12]
 800117a:	ea40 62c2 	orr.w	r2, r0, r2, lsl #27
 800117e:	f023 4078 	bic.w	r0, r3, #4160749568	; 0xf8000000
 8001182:	f420 40fe 	bic.w	r0, r0, #32512	; 0x7f00
 8001186:	4302      	orrs	r2, r0
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001188:	6122      	str	r2, [r4, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 800118a:	6823      	ldr	r3, [r4, #0]
 800118c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001190:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8001192:	f7ff fa3b 	bl	800060c <HAL_GetTick>
 8001196:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001198:	6823      	ldr	r3, [r4, #0]
 800119a:	011b      	lsls	r3, r3, #4
 800119c:	d512      	bpl.n	80011c4 <RCCEx_PLLSAI1_Config+0x100>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800119e:	6923      	ldr	r3, [r4, #16]
 80011a0:	69aa      	ldr	r2, [r5, #24]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	6123      	str	r3, [r4, #16]
 80011a6:	2000      	movs	r0, #0
  return status;
 80011a8:	e7e4      	b.n	8001174 <RCCEx_PLLSAI1_Config+0xb0>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80011aa:	696b      	ldr	r3, [r5, #20]
 80011ac:	6922      	ldr	r2, [r4, #16]
 80011ae:	085b      	lsrs	r3, r3, #1
 80011b0:	1e59      	subs	r1, r3, #1
 80011b2:	f022 63c0 	bic.w	r3, r2, #100663296	; 0x6000000
 80011b6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80011ba:	4303      	orrs	r3, r0
 80011bc:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 80011c0:	6123      	str	r3, [r4, #16]
 80011c2:	e7e2      	b.n	800118a <RCCEx_PLLSAI1_Config+0xc6>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80011c4:	f7ff fa22 	bl	800060c <HAL_GetTick>
 80011c8:	1b80      	subs	r0, r0, r6
 80011ca:	2802      	cmp	r0, #2
 80011cc:	d9e4      	bls.n	8001198 <RCCEx_PLLSAI1_Config+0xd4>
 80011ce:	e7d0      	b.n	8001172 <RCCEx_PLLSAI1_Config+0xae>
      status = HAL_ERROR;
 80011d0:	2001      	movs	r0, #1
 80011d2:	e7cf      	b.n	8001174 <RCCEx_PLLSAI1_Config+0xb0>
 80011d4:	40021000 	.word	0x40021000

080011d8 <HAL_RCCEx_PeriphCLKConfig>:
{
 80011d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80011dc:	6805      	ldr	r5, [r0, #0]
 80011de:	f415 6500 	ands.w	r5, r5, #2048	; 0x800
{
 80011e2:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80011e4:	d009      	beq.n	80011fa <HAL_RCCEx_PeriphCLKConfig+0x22>
    switch(PeriphClkInit->Sai1ClockSelection)
 80011e6:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80011e8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80011ec:	d032      	beq.n	8001254 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80011ee:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80011f2:	d034      	beq.n	800125e <HAL_RCCEx_PeriphCLKConfig+0x86>
 80011f4:	2900      	cmp	r1, #0
 80011f6:	d03d      	beq.n	8001274 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80011f8:	2501      	movs	r5, #1
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80011fa:	6823      	ldr	r3, [r4, #0]
 80011fc:	039e      	lsls	r6, r3, #14
 80011fe:	d551      	bpl.n	80012a4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001200:	4eb9      	ldr	r6, [pc, #740]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001202:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001204:	00d8      	lsls	r0, r3, #3
 8001206:	d43c      	bmi.n	8001282 <HAL_RCCEx_PeriphCLKConfig+0xaa>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001208:	6db3      	ldr	r3, [r6, #88]	; 0x58
 800120a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800120e:	65b3      	str	r3, [r6, #88]	; 0x58
 8001210:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001212:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001216:	9301      	str	r3, [sp, #4]
 8001218:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800121a:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800121e:	4fb3      	ldr	r7, [pc, #716]	; (80014ec <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001226:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8001228:	f7ff f9f0 	bl	800060c <HAL_GetTick>
 800122c:	4681      	mov	r9, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	05d9      	lsls	r1, r3, #23
 8001232:	d529      	bpl.n	8001288 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    if(ret == HAL_OK)
 8001234:	bb7d      	cbnz	r5, 8001296 <HAL_RCCEx_PeriphCLKConfig+0xbe>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001236:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800123a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800123e:	f040 8109 	bne.w	8001454 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001242:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8001246:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001248:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800124c:	4313      	orrs	r3, r2
 800124e:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
 8001252:	e020      	b.n	8001296 <HAL_RCCEx_PeriphCLKConfig+0xbe>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8001254:	4aa4      	ldr	r2, [pc, #656]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001256:	68d3      	ldr	r3, [r2, #12]
 8001258:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800125c:	60d3      	str	r3, [r2, #12]
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800125e:	4aa2      	ldr	r2, [pc, #648]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001260:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8001262:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001266:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800126a:	430b      	orrs	r3, r1
 800126c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8001270:	2500      	movs	r5, #0
 8001272:	e7c2      	b.n	80011fa <HAL_RCCEx_PeriphCLKConfig+0x22>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001274:	3004      	adds	r0, #4
 8001276:	f7ff ff25 	bl	80010c4 <RCCEx_PLLSAI1_Config>
    if(ret == HAL_OK)
 800127a:	4605      	mov	r5, r0
 800127c:	2800      	cmp	r0, #0
 800127e:	d1bc      	bne.n	80011fa <HAL_RCCEx_PeriphCLKConfig+0x22>
 8001280:	e7ed      	b.n	800125e <HAL_RCCEx_PeriphCLKConfig+0x86>
    FlagStatus       pwrclkchanged = RESET;
 8001282:	f04f 0800 	mov.w	r8, #0
 8001286:	e7ca      	b.n	800121e <HAL_RCCEx_PeriphCLKConfig+0x46>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001288:	f7ff f9c0 	bl	800060c <HAL_GetTick>
 800128c:	eba0 0009 	sub.w	r0, r0, r9
 8001290:	2802      	cmp	r0, #2
 8001292:	d9cc      	bls.n	800122e <HAL_RCCEx_PeriphCLKConfig+0x56>
        ret = HAL_TIMEOUT;
 8001294:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8001296:	f1b8 0f00 	cmp.w	r8, #0
 800129a:	d003      	beq.n	80012a4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      __HAL_RCC_PWR_CLK_DISABLE();
 800129c:	6db3      	ldr	r3, [r6, #88]	; 0x58
 800129e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80012a2:	65b3      	str	r3, [r6, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80012a4:	6823      	ldr	r3, [r4, #0]
 80012a6:	07df      	lsls	r7, r3, #31
 80012a8:	d508      	bpl.n	80012bc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80012aa:	498f      	ldr	r1, [pc, #572]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80012ac:	6a20      	ldr	r0, [r4, #32]
 80012ae:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80012b2:	f022 0203 	bic.w	r2, r2, #3
 80012b6:	4302      	orrs	r2, r0
 80012b8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80012bc:	079e      	lsls	r6, r3, #30
 80012be:	d508      	bpl.n	80012d2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80012c0:	4989      	ldr	r1, [pc, #548]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80012c2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80012c4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80012c8:	f022 020c 	bic.w	r2, r2, #12
 80012cc:	4302      	orrs	r2, r0
 80012ce:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80012d2:	0758      	lsls	r0, r3, #29
 80012d4:	d508      	bpl.n	80012e8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80012d6:	4984      	ldr	r1, [pc, #528]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80012d8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80012da:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80012de:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80012e2:	4302      	orrs	r2, r0
 80012e4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80012e8:	0719      	lsls	r1, r3, #28
 80012ea:	d508      	bpl.n	80012fe <HAL_RCCEx_PeriphCLKConfig+0x126>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80012ec:	497e      	ldr	r1, [pc, #504]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80012ee:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80012f0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80012f4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80012f8:	4302      	orrs	r2, r0
 80012fa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80012fe:	069a      	lsls	r2, r3, #26
 8001300:	d508      	bpl.n	8001314 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001302:	4979      	ldr	r1, [pc, #484]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001304:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001306:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800130a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800130e:	4302      	orrs	r2, r0
 8001310:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001314:	059f      	lsls	r7, r3, #22
 8001316:	d508      	bpl.n	800132a <HAL_RCCEx_PeriphCLKConfig+0x152>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001318:	4973      	ldr	r1, [pc, #460]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800131a:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800131c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001320:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001324:	4302      	orrs	r2, r0
 8001326:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800132a:	055e      	lsls	r6, r3, #21
 800132c:	d508      	bpl.n	8001340 <HAL_RCCEx_PeriphCLKConfig+0x168>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800132e:	496e      	ldr	r1, [pc, #440]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001330:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001332:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001336:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800133a:	4302      	orrs	r2, r0
 800133c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001340:	0658      	lsls	r0, r3, #25
 8001342:	d508      	bpl.n	8001356 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001344:	4968      	ldr	r1, [pc, #416]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001346:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001348:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800134c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001350:	4302      	orrs	r2, r0
 8001352:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001356:	0619      	lsls	r1, r3, #24
 8001358:	d508      	bpl.n	800136c <HAL_RCCEx_PeriphCLKConfig+0x194>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800135a:	4963      	ldr	r1, [pc, #396]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800135c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800135e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001362:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8001366:	4302      	orrs	r2, r0
 8001368:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800136c:	05da      	lsls	r2, r3, #23
 800136e:	d508      	bpl.n	8001382 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001370:	495d      	ldr	r1, [pc, #372]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001372:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001374:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001378:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800137c:	4302      	orrs	r2, r0
 800137e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001382:	02df      	lsls	r7, r3, #11
 8001384:	d508      	bpl.n	8001398 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001386:	4958      	ldr	r1, [pc, #352]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001388:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800138a:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 800138e:	f022 0203 	bic.w	r2, r2, #3
 8001392:	4302      	orrs	r2, r0
 8001394:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001398:	049e      	lsls	r6, r3, #18
 800139a:	d50f      	bpl.n	80013bc <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800139c:	4a52      	ldr	r2, [pc, #328]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800139e:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80013a0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80013a4:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80013a8:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80013aa:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80013ae:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80013b2:	d178      	bne.n	80014a6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80013b4:	68d3      	ldr	r3, [r2, #12]
 80013b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80013ba:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80013bc:	6823      	ldr	r3, [r4, #0]
 80013be:	0318      	lsls	r0, r3, #12
 80013c0:	d50f      	bpl.n	80013e2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80013c2:	4a49      	ldr	r2, [pc, #292]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80013c4:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80013c6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80013ca:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80013ce:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80013d0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80013d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80013d8:	d170      	bne.n	80014bc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80013da:	68d3      	ldr	r3, [r2, #12]
 80013dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80013e0:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80013e2:	6823      	ldr	r3, [r4, #0]
 80013e4:	0359      	lsls	r1, r3, #13
 80013e6:	d50f      	bpl.n	8001408 <HAL_RCCEx_PeriphCLKConfig+0x230>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80013e8:	4a3f      	ldr	r2, [pc, #252]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80013ea:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80013ec:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80013f0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80013f4:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80013f6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80013fa:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80013fe:	d168      	bne.n	80014d2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001400:	68d3      	ldr	r3, [r2, #12]
 8001402:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001406:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001408:	6823      	ldr	r3, [r4, #0]
 800140a:	045a      	lsls	r2, r3, #17
 800140c:	d512      	bpl.n	8001434 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800140e:	4936      	ldr	r1, [pc, #216]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001410:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001412:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001416:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800141a:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800141c:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001420:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001424:	d106      	bne.n	8001434 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8001426:	2102      	movs	r1, #2
 8001428:	1d20      	adds	r0, r4, #4
 800142a:	f7ff fe4b 	bl	80010c4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800142e:	2800      	cmp	r0, #0
 8001430:	bf18      	it	ne
 8001432:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001434:	6823      	ldr	r3, [r4, #0]
 8001436:	03db      	lsls	r3, r3, #15
 8001438:	d508      	bpl.n	800144c <HAL_RCCEx_PeriphCLKConfig+0x274>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800143a:	4a2b      	ldr	r2, [pc, #172]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800143c:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800143e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001442:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001446:	430b      	orrs	r3, r1
 8001448:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 800144c:	4628      	mov	r0, r5
 800144e:	b003      	add	sp, #12
 8001450:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001454:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001456:	4293      	cmp	r3, r2
 8001458:	f43f aef3 	beq.w	8001242 <HAL_RCCEx_PeriphCLKConfig+0x6a>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800145c:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8001460:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8001464:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001468:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800146c:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001470:	f422 7140 	bic.w	r1, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001474:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001478:	07d2      	lsls	r2, r2, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 800147a:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800147e:	f8c6 1090 	str.w	r1, [r6, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001482:	f57f aede 	bpl.w	8001242 <HAL_RCCEx_PeriphCLKConfig+0x6a>
        tickstart = HAL_GetTick();
 8001486:	f7ff f8c1 	bl	800060c <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800148a:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800148e:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001490:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8001494:	079b      	lsls	r3, r3, #30
 8001496:	f53f aed4 	bmi.w	8001242 <HAL_RCCEx_PeriphCLKConfig+0x6a>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800149a:	f7ff f8b7 	bl	800060c <HAL_GetTick>
 800149e:	1bc0      	subs	r0, r0, r7
 80014a0:	4548      	cmp	r0, r9
 80014a2:	d9f5      	bls.n	8001490 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80014a4:	e6f6      	b.n	8001294 <HAL_RCCEx_PeriphCLKConfig+0xbc>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80014a6:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80014aa:	d187      	bne.n	80013bc <HAL_RCCEx_PeriphCLKConfig+0x1e4>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80014ac:	2101      	movs	r1, #1
 80014ae:	1d20      	adds	r0, r4, #4
 80014b0:	f7ff fe08 	bl	80010c4 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 80014b4:	2800      	cmp	r0, #0
 80014b6:	bf18      	it	ne
 80014b8:	4605      	movne	r5, r0
 80014ba:	e77f      	b.n	80013bc <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80014bc:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80014c0:	d18f      	bne.n	80013e2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80014c2:	2101      	movs	r1, #1
 80014c4:	1d20      	adds	r0, r4, #4
 80014c6:	f7ff fdfd 	bl	80010c4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80014ca:	2800      	cmp	r0, #0
 80014cc:	bf18      	it	ne
 80014ce:	4605      	movne	r5, r0
 80014d0:	e787      	b.n	80013e2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80014d2:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80014d6:	d197      	bne.n	8001408 <HAL_RCCEx_PeriphCLKConfig+0x230>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80014d8:	2101      	movs	r1, #1
 80014da:	1d20      	adds	r0, r4, #4
 80014dc:	f7ff fdf2 	bl	80010c4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80014e0:	2800      	cmp	r0, #0
 80014e2:	bf18      	it	ne
 80014e4:	4605      	movne	r5, r0
 80014e6:	e78f      	b.n	8001408 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80014e8:	40021000 	.word	0x40021000
 80014ec:	40007000 	.word	0x40007000

080014f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80014f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80014f2:	69c1      	ldr	r1, [r0, #28]
  if (UART_INSTANCE_LOWPOWER(huart))
 80014f4:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80014f6:	6882      	ldr	r2, [r0, #8]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80014f8:	681d      	ldr	r5, [r3, #0]
{
 80014fa:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80014fc:	6900      	ldr	r0, [r0, #16]
 80014fe:	4302      	orrs	r2, r0
 8001500:	6960      	ldr	r0, [r4, #20]
 8001502:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001504:	48ae      	ldr	r0, [pc, #696]	; (80017c0 <UART_SetConfig+0x2d0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001506:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001508:	4028      	ands	r0, r5
 800150a:	4302      	orrs	r2, r0
 800150c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800150e:	685a      	ldr	r2, [r3, #4]
 8001510:	68e0      	ldr	r0, [r4, #12]
 8001512:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001516:	4302      	orrs	r2, r0
 8001518:	605a      	str	r2, [r3, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800151a:	4aaa      	ldr	r2, [pc, #680]	; (80017c4 <UART_SetConfig+0x2d4>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800151c:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800151e:	4293      	cmp	r3, r2
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001520:	bf1c      	itt	ne
 8001522:	6a22      	ldrne	r2, [r4, #32]
 8001524:	4310      	orrne	r0, r2
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001526:	689a      	ldr	r2, [r3, #8]
 8001528:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 800152c:	4302      	orrs	r2, r0
 800152e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001530:	4aa5      	ldr	r2, [pc, #660]	; (80017c8 <UART_SetConfig+0x2d8>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d11c      	bne.n	8001570 <UART_SetConfig+0x80>
 8001536:	4ba5      	ldr	r3, [pc, #660]	; (80017cc <UART_SetConfig+0x2dc>)
 8001538:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800153c:	f003 0303 	and.w	r3, r3, #3
 8001540:	3b01      	subs	r3, #1
 8001542:	2b02      	cmp	r3, #2
 8001544:	f200 811a 	bhi.w	800177c <UART_SetConfig+0x28c>
 8001548:	4aa1      	ldr	r2, [pc, #644]	; (80017d0 <UART_SetConfig+0x2e0>)
 800154a:	5cd3      	ldrb	r3, [r2, r3]
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800154c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001550:	f040 80c7 	bne.w	80016e2 <UART_SetConfig+0x1f2>
  {
    switch (clocksource)
 8001554:	2b08      	cmp	r3, #8
 8001556:	f200 80c1 	bhi.w	80016dc <UART_SetConfig+0x1ec>
 800155a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800155e:	0118      	.short	0x0118
 8001560:	01000112 	.word	0x01000112
 8001564:	010c00bf 	.word	0x010c00bf
 8001568:	00bf00bf 	.word	0x00bf00bf
 800156c:	003200bf 	.word	0x003200bf
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001570:	4a98      	ldr	r2, [pc, #608]	; (80017d4 <UART_SetConfig+0x2e4>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d106      	bne.n	8001584 <UART_SetConfig+0x94>
 8001576:	4b95      	ldr	r3, [pc, #596]	; (80017cc <UART_SetConfig+0x2dc>)
 8001578:	4a97      	ldr	r2, [pc, #604]	; (80017d8 <UART_SetConfig+0x2e8>)
 800157a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800157e:	f003 030c 	and.w	r3, r3, #12
 8001582:	e7e2      	b.n	800154a <UART_SetConfig+0x5a>
 8001584:	4a95      	ldr	r2, [pc, #596]	; (80017dc <UART_SetConfig+0x2ec>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d120      	bne.n	80015cc <UART_SetConfig+0xdc>
 800158a:	4b90      	ldr	r3, [pc, #576]	; (80017cc <UART_SetConfig+0x2dc>)
 800158c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001590:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001594:	2b20      	cmp	r3, #32
 8001596:	f000 80df 	beq.w	8001758 <UART_SetConfig+0x268>
 800159a:	d80c      	bhi.n	80015b6 <UART_SetConfig+0xc6>
 800159c:	2b00      	cmp	r3, #0
 800159e:	f000 80f3 	beq.w	8001788 <UART_SetConfig+0x298>
 80015a2:	2b10      	cmp	r3, #16
 80015a4:	f000 80e4 	beq.w	8001770 <UART_SetConfig+0x280>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80015a8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80015ac:	f000 8096 	beq.w	80016dc <UART_SetConfig+0x1ec>
 80015b0:	2501      	movs	r5, #1
 80015b2:	2000      	movs	r0, #0
 80015b4:	e0b7      	b.n	8001726 <UART_SetConfig+0x236>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80015b6:	2b30      	cmp	r3, #48	; 0x30
 80015b8:	d1f6      	bne.n	80015a8 <UART_SetConfig+0xb8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80015ba:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80015be:	f040 80c4 	bne.w	800174a <UART_SetConfig+0x25a>
        break;
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80015c2:	6862      	ldr	r2, [r4, #4]
 80015c4:	0853      	lsrs	r3, r2, #1
 80015c6:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80015ca:	e0ce      	b.n	800176a <UART_SetConfig+0x27a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80015cc:	4a84      	ldr	r2, [pc, #528]	; (80017e0 <UART_SetConfig+0x2f0>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d10f      	bne.n	80015f2 <UART_SetConfig+0x102>
 80015d2:	4b7e      	ldr	r3, [pc, #504]	; (80017cc <UART_SetConfig+0x2dc>)
 80015d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015d8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80015dc:	2b80      	cmp	r3, #128	; 0x80
 80015de:	f000 80bb 	beq.w	8001758 <UART_SetConfig+0x268>
 80015e2:	d804      	bhi.n	80015ee <UART_SetConfig+0xfe>
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	f000 80cf 	beq.w	8001788 <UART_SetConfig+0x298>
 80015ea:	2b40      	cmp	r3, #64	; 0x40
 80015ec:	e7da      	b.n	80015a4 <UART_SetConfig+0xb4>
 80015ee:	2bc0      	cmp	r3, #192	; 0xc0
 80015f0:	e7e2      	b.n	80015b8 <UART_SetConfig+0xc8>
 80015f2:	4a74      	ldr	r2, [pc, #464]	; (80017c4 <UART_SetConfig+0x2d4>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d1d7      	bne.n	80015a8 <UART_SetConfig+0xb8>
 80015f8:	4b74      	ldr	r3, [pc, #464]	; (80017cc <UART_SetConfig+0x2dc>)
 80015fa:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 80015fe:	f405 6540 	and.w	r5, r5, #3072	; 0xc00
 8001602:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8001606:	d02b      	beq.n	8001660 <UART_SetConfig+0x170>
 8001608:	d809      	bhi.n	800161e <UART_SetConfig+0x12e>
 800160a:	b17d      	cbz	r5, 800162c <UART_SetConfig+0x13c>
 800160c:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8001610:	d022      	beq.n	8001658 <UART_SetConfig+0x168>
        ret = HAL_ERROR;
 8001612:	2501      	movs	r5, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001614:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8001616:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60

  return ret;
}
 800161a:	4628      	mov	r0, r5
 800161c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800161e:	f5b5 6f40 	cmp.w	r5, #3072	; 0xc00
 8001622:	d1f6      	bne.n	8001612 <UART_SetConfig+0x122>
 8001624:	2508      	movs	r5, #8
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8001626:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800162a:	e004      	b.n	8001636 <UART_SetConfig+0x146>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800162c:	f7ff fd26 	bl	800107c <HAL_RCC_GetPCLK1Freq>
    if (lpuart_ker_ck_pres != 0U)
 8001630:	2800      	cmp	r0, #0
 8001632:	f000 808f 	beq.w	8001754 <UART_SetConfig+0x264>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001636:	6862      	ldr	r2, [r4, #4]
 8001638:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800163c:	4283      	cmp	r3, r0
 800163e:	d8e8      	bhi.n	8001612 <UART_SetConfig+0x122>
 8001640:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8001644:	d8e5      	bhi.n	8001612 <UART_SetConfig+0x122>
        switch (clocksource)
 8001646:	2d08      	cmp	r5, #8
 8001648:	d845      	bhi.n	80016d6 <UART_SetConfig+0x1e6>
 800164a:	e8df f005 	tbb	[pc, r5]
 800164e:	440c      	.short	0x440c
 8001650:	442e4422 	.word	0x442e4422
 8001654:	4444      	.short	0x4444
 8001656:	3b          	.byte	0x3b
 8001657:	00          	.byte	0x00
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8001658:	f7ff f99c 	bl	8000994 <HAL_RCC_GetSysClockFreq>
        break;
 800165c:	2504      	movs	r5, #4
 800165e:	e7e7      	b.n	8001630 <UART_SetConfig+0x140>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8001660:	4860      	ldr	r0, [pc, #384]	; (80017e4 <UART_SetConfig+0x2f4>)
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001662:	2502      	movs	r5, #2
 8001664:	e7e7      	b.n	8001636 <UART_SetConfig+0x146>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001666:	f7ff fd09 	bl	800107c <HAL_RCC_GetPCLK1Freq>
 800166a:	6862      	ldr	r2, [r4, #4]
 800166c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001670:	0856      	lsrs	r6, r2, #1
 8001672:	2700      	movs	r7, #0
 8001674:	fbe1 6700 	umlal	r6, r7, r1, r0
 8001678:	2300      	movs	r3, #0
 800167a:	4630      	mov	r0, r6
 800167c:	4639      	mov	r1, r7
 800167e:	f7fe fe07 	bl	8000290 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001682:	4b59      	ldr	r3, [pc, #356]	; (80017e8 <UART_SetConfig+0x2f8>)
 8001684:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001688:	429a      	cmp	r2, r3
 800168a:	d8c2      	bhi.n	8001612 <UART_SetConfig+0x122>
      huart->Instance->BRR = usartdiv;
 800168c:	6823      	ldr	r3, [r4, #0]
 800168e:	60d8      	str	r0, [r3, #12]
 8001690:	e7c0      	b.n	8001614 <UART_SetConfig+0x124>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8001692:	4856      	ldr	r0, [pc, #344]	; (80017ec <UART_SetConfig+0x2fc>)
 8001694:	0855      	lsrs	r5, r2, #1
 8001696:	2100      	movs	r1, #0
 8001698:	1940      	adds	r0, r0, r5
 800169a:	f04f 0300 	mov.w	r3, #0
 800169e:	f141 0100 	adc.w	r1, r1, #0
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80016a2:	f7fe fdf5 	bl	8000290 <__aeabi_uldivmod>
            break;
 80016a6:	2500      	movs	r5, #0
 80016a8:	e7eb      	b.n	8001682 <UART_SetConfig+0x192>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80016aa:	f7ff f973 	bl	8000994 <HAL_RCC_GetSysClockFreq>
 80016ae:	6862      	ldr	r2, [r4, #4]
 80016b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016b4:	0856      	lsrs	r6, r2, #1
 80016b6:	2700      	movs	r7, #0
 80016b8:	fbe1 6700 	umlal	r6, r7, r1, r0
 80016bc:	2300      	movs	r3, #0
 80016be:	4630      	mov	r0, r6
 80016c0:	4639      	mov	r1, r7
 80016c2:	e7ee      	b.n	80016a2 <UART_SetConfig+0x1b2>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80016c4:	0850      	lsrs	r0, r2, #1
 80016c6:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 80016ca:	f04f 0300 	mov.w	r3, #0
 80016ce:	bf2c      	ite	cs
 80016d0:	2101      	movcs	r1, #1
 80016d2:	2100      	movcc	r1, #0
 80016d4:	e7e5      	b.n	80016a2 <UART_SetConfig+0x1b2>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80016d6:	2501      	movs	r5, #1
 80016d8:	2000      	movs	r0, #0
 80016da:	e7d2      	b.n	8001682 <UART_SetConfig+0x192>
        ret = HAL_ERROR;
 80016dc:	2501      	movs	r5, #1
  uint32_t usartdiv                   = 0x00000000U;
 80016de:	2300      	movs	r3, #0
 80016e0:	e05f      	b.n	80017a2 <UART_SetConfig+0x2b2>
    switch (clocksource)
 80016e2:	2b08      	cmp	r3, #8
 80016e4:	f63f af64 	bhi.w	80015b0 <UART_SetConfig+0xc0>
 80016e8:	a201      	add	r2, pc, #4	; (adr r2, 80016f0 <UART_SetConfig+0x200>)
 80016ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ee:	bf00      	nop
 80016f0:	08001715 	.word	0x08001715
 80016f4:	08001731 	.word	0x08001731
 80016f8:	08001737 	.word	0x08001737
 80016fc:	080015b1 	.word	0x080015b1
 8001700:	08001745 	.word	0x08001745
 8001704:	080015b1 	.word	0x080015b1
 8001708:	080015b1 	.word	0x080015b1
 800170c:	080015b1 	.word	0x080015b1
 8001710:	0800174b 	.word	0x0800174b
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001714:	f7ff fcb2 	bl	800107c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001718:	6863      	ldr	r3, [r4, #4]
 800171a:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800171e:	fbb0 f0f3 	udiv	r0, r0, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001722:	2500      	movs	r5, #0
 8001724:	b280      	uxth	r0, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001726:	f1a0 0210 	sub.w	r2, r0, #16
 800172a:	f64f 73ef 	movw	r3, #65519	; 0xffef
 800172e:	e7ab      	b.n	8001688 <UART_SetConfig+0x198>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001730:	f7ff fcb6 	bl	80010a0 <HAL_RCC_GetPCLK2Freq>
 8001734:	e7f0      	b.n	8001718 <UART_SetConfig+0x228>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001736:	6863      	ldr	r3, [r4, #4]
 8001738:	0858      	lsrs	r0, r3, #1
 800173a:	f500 0074 	add.w	r0, r0, #15990784	; 0xf40000
 800173e:	f500 5010 	add.w	r0, r0, #9216	; 0x2400
 8001742:	e7ec      	b.n	800171e <UART_SetConfig+0x22e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001744:	f7ff f926 	bl	8000994 <HAL_RCC_GetSysClockFreq>
 8001748:	e7e6      	b.n	8001718 <UART_SetConfig+0x228>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800174a:	6863      	ldr	r3, [r4, #4]
 800174c:	0858      	lsrs	r0, r3, #1
 800174e:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
 8001752:	e7e4      	b.n	800171e <UART_SetConfig+0x22e>
 8001754:	4605      	mov	r5, r0
 8001756:	e75d      	b.n	8001614 <UART_SetConfig+0x124>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001758:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800175c:	d1eb      	bne.n	8001736 <UART_SetConfig+0x246>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800175e:	6862      	ldr	r2, [r4, #4]
 8001760:	0853      	lsrs	r3, r2, #1
 8001762:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8001766:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800176a:	fbb3 f3f2 	udiv	r3, r3, r2
 800176e:	e016      	b.n	800179e <UART_SetConfig+0x2ae>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001770:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001774:	d1e6      	bne.n	8001744 <UART_SetConfig+0x254>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001776:	f7ff f90d 	bl	8000994 <HAL_RCC_GetSysClockFreq>
 800177a:	e00a      	b.n	8001792 <UART_SetConfig+0x2a2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800177c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001780:	d1d6      	bne.n	8001730 <UART_SetConfig+0x240>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001782:	f7ff fc8d 	bl	80010a0 <HAL_RCC_GetPCLK2Freq>
 8001786:	e004      	b.n	8001792 <UART_SetConfig+0x2a2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001788:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800178c:	d1c2      	bne.n	8001714 <UART_SetConfig+0x224>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800178e:	f7ff fc75 	bl	800107c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001792:	6863      	ldr	r3, [r4, #4]
 8001794:	085a      	lsrs	r2, r3, #1
 8001796:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 800179a:	fbb0 f3f3 	udiv	r3, r0, r3
 800179e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80017a0:	2500      	movs	r5, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80017a2:	f1a3 0110 	sub.w	r1, r3, #16
 80017a6:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80017aa:	4291      	cmp	r1, r2
 80017ac:	f63f af31 	bhi.w	8001612 <UART_SetConfig+0x122>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80017b0:	f023 020f 	bic.w	r2, r3, #15
      huart->Instance->BRR = brrtemp;
 80017b4:	6821      	ldr	r1, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80017b6:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 80017ba:	4313      	orrs	r3, r2
 80017bc:	60cb      	str	r3, [r1, #12]
 80017be:	e729      	b.n	8001614 <UART_SetConfig+0x124>
 80017c0:	efff69f3 	.word	0xefff69f3
 80017c4:	40008000 	.word	0x40008000
 80017c8:	40013800 	.word	0x40013800
 80017cc:	40021000 	.word	0x40021000
 80017d0:	08002888 	.word	0x08002888
 80017d4:	40004400 	.word	0x40004400
 80017d8:	0800288b 	.word	0x0800288b
 80017dc:	40004800 	.word	0x40004800
 80017e0:	40004c00 	.word	0x40004c00
 80017e4:	00f42400 	.word	0x00f42400
 80017e8:	000ffcff 	.word	0x000ffcff
 80017ec:	f4240000 	.word	0xf4240000

080017f0 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80017f0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80017f2:	07da      	lsls	r2, r3, #31
{
 80017f4:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80017f6:	d506      	bpl.n	8001806 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80017f8:	6801      	ldr	r1, [r0, #0]
 80017fa:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80017fc:	684a      	ldr	r2, [r1, #4]
 80017fe:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001802:	4322      	orrs	r2, r4
 8001804:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001806:	079c      	lsls	r4, r3, #30
 8001808:	d506      	bpl.n	8001818 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800180a:	6801      	ldr	r1, [r0, #0]
 800180c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800180e:	684a      	ldr	r2, [r1, #4]
 8001810:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001814:	4322      	orrs	r2, r4
 8001816:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001818:	0759      	lsls	r1, r3, #29
 800181a:	d506      	bpl.n	800182a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800181c:	6801      	ldr	r1, [r0, #0]
 800181e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001820:	684a      	ldr	r2, [r1, #4]
 8001822:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001826:	4322      	orrs	r2, r4
 8001828:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800182a:	071a      	lsls	r2, r3, #28
 800182c:	d506      	bpl.n	800183c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800182e:	6801      	ldr	r1, [r0, #0]
 8001830:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001832:	684a      	ldr	r2, [r1, #4]
 8001834:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001838:	4322      	orrs	r2, r4
 800183a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800183c:	06dc      	lsls	r4, r3, #27
 800183e:	d506      	bpl.n	800184e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001840:	6801      	ldr	r1, [r0, #0]
 8001842:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001844:	688a      	ldr	r2, [r1, #8]
 8001846:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800184a:	4322      	orrs	r2, r4
 800184c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800184e:	0699      	lsls	r1, r3, #26
 8001850:	d506      	bpl.n	8001860 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001852:	6801      	ldr	r1, [r0, #0]
 8001854:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001856:	688a      	ldr	r2, [r1, #8]
 8001858:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800185c:	4322      	orrs	r2, r4
 800185e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001860:	065a      	lsls	r2, r3, #25
 8001862:	d50f      	bpl.n	8001884 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001864:	6801      	ldr	r1, [r0, #0]
 8001866:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001868:	684a      	ldr	r2, [r1, #4]
 800186a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800186e:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001870:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001874:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001876:	d105      	bne.n	8001884 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001878:	684a      	ldr	r2, [r1, #4]
 800187a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800187c:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001880:	4322      	orrs	r2, r4
 8001882:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001884:	061b      	lsls	r3, r3, #24
 8001886:	d506      	bpl.n	8001896 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001888:	6802      	ldr	r2, [r0, #0]
 800188a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800188c:	6853      	ldr	r3, [r2, #4]
 800188e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001892:	430b      	orrs	r3, r1
 8001894:	6053      	str	r3, [r2, #4]
  }
}
 8001896:	bd10      	pop	{r4, pc}

08001898 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800189c:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80018a0:	4604      	mov	r4, r0
 80018a2:	460e      	mov	r6, r1
 80018a4:	4615      	mov	r5, r2
 80018a6:	461f      	mov	r7, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80018a8:	6822      	ldr	r2, [r4, #0]
 80018aa:	69d3      	ldr	r3, [r2, #28]
 80018ac:	ea36 0303 	bics.w	r3, r6, r3
 80018b0:	bf0c      	ite	eq
 80018b2:	2301      	moveq	r3, #1
 80018b4:	2300      	movne	r3, #0
 80018b6:	42ab      	cmp	r3, r5
 80018b8:	d001      	beq.n	80018be <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80018ba:	2000      	movs	r0, #0
 80018bc:	e01a      	b.n	80018f4 <UART_WaitOnFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 80018be:	f1b8 3fff 	cmp.w	r8, #4294967295
 80018c2:	d0f2      	beq.n	80018aa <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018c4:	f7fe fea2 	bl	800060c <HAL_GetTick>
 80018c8:	1bc0      	subs	r0, r0, r7
 80018ca:	4540      	cmp	r0, r8
 80018cc:	d802      	bhi.n	80018d4 <UART_WaitOnFlagUntilTimeout+0x3c>
 80018ce:	f1b8 0f00 	cmp.w	r8, #0
 80018d2:	d1e9      	bne.n	80018a8 <UART_WaitOnFlagUntilTimeout+0x10>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80018d4:	6823      	ldr	r3, [r4, #0]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80018dc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80018de:	689a      	ldr	r2, [r3, #8]
 80018e0:	f022 0201 	bic.w	r2, r2, #1
 80018e4:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80018e6:	2320      	movs	r3, #32
 80018e8:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80018ea:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 80018ec:	2300      	movs	r3, #0
 80018ee:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 80018f2:	2003      	movs	r0, #3
}
 80018f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080018f8 <HAL_UART_Transmit>:
{
 80018f8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80018fc:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80018fe:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001900:	2b20      	cmp	r3, #32
{
 8001902:	4604      	mov	r4, r0
 8001904:	460e      	mov	r6, r1
 8001906:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8001908:	d14c      	bne.n	80019a4 <HAL_UART_Transmit+0xac>
    if ((pData == NULL) || (Size == 0U))
 800190a:	2900      	cmp	r1, #0
 800190c:	d048      	beq.n	80019a0 <HAL_UART_Transmit+0xa8>
 800190e:	2a00      	cmp	r2, #0
 8001910:	d046      	beq.n	80019a0 <HAL_UART_Transmit+0xa8>
    __HAL_LOCK(huart);
 8001912:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8001916:	2b01      	cmp	r3, #1
 8001918:	d044      	beq.n	80019a4 <HAL_UART_Transmit+0xac>
 800191a:	2301      	movs	r3, #1
 800191c:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001920:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001922:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001924:	67c5      	str	r5, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001926:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 8001928:	f7fe fe70 	bl	800060c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800192c:	68a2      	ldr	r2, [r4, #8]
    huart->TxXferSize  = Size;
 800192e:	f8a4 7050 	strh.w	r7, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001932:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8001936:	4603      	mov	r3, r0
    huart->TxXferCount = Size;
 8001938:	f8a4 7052 	strh.w	r7, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800193c:	d103      	bne.n	8001946 <HAL_UART_Transmit+0x4e>
 800193e:	6922      	ldr	r2, [r4, #16]
 8001940:	b90a      	cbnz	r2, 8001946 <HAL_UART_Transmit+0x4e>
 8001942:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8001944:	4616      	mov	r6, r2
    while (huart->TxXferCount > 0U)
 8001946:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800194a:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 800194e:	b292      	uxth	r2, r2
 8001950:	b94a      	cbnz	r2, 8001966 <HAL_UART_Transmit+0x6e>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001952:	2140      	movs	r1, #64	; 0x40
 8001954:	4620      	mov	r0, r4
 8001956:	f7ff ff9f 	bl	8001898 <UART_WaitOnFlagUntilTimeout>
 800195a:	b960      	cbnz	r0, 8001976 <HAL_UART_Transmit+0x7e>
    huart->gState = HAL_UART_STATE_READY;
 800195c:	2320      	movs	r3, #32
 800195e:	6763      	str	r3, [r4, #116]	; 0x74
    __HAL_UNLOCK(huart);
 8001960:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8001964:	e008      	b.n	8001978 <HAL_UART_Transmit+0x80>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001966:	2200      	movs	r2, #0
 8001968:	2180      	movs	r1, #128	; 0x80
 800196a:	4620      	mov	r0, r4
 800196c:	9303      	str	r3, [sp, #12]
 800196e:	f7ff ff93 	bl	8001898 <UART_WaitOnFlagUntilTimeout>
 8001972:	9b03      	ldr	r3, [sp, #12]
 8001974:	b118      	cbz	r0, 800197e <HAL_UART_Transmit+0x86>
        return HAL_TIMEOUT;
 8001976:	2003      	movs	r0, #3
}
 8001978:	b004      	add	sp, #16
 800197a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (pdata8bits == NULL)
 800197e:	6821      	ldr	r1, [r4, #0]
 8001980:	b95e      	cbnz	r6, 800199a <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001982:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001986:	f3c2 0208 	ubfx	r2, r2, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800198a:	850a      	strh	r2, [r1, #40]	; 0x28
      huart->TxXferCount--;
 800198c:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8001990:	3a01      	subs	r2, #1
 8001992:	b292      	uxth	r2, r2
 8001994:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
 8001998:	e7d5      	b.n	8001946 <HAL_UART_Transmit+0x4e>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800199a:	f816 2b01 	ldrb.w	r2, [r6], #1
 800199e:	e7f4      	b.n	800198a <HAL_UART_Transmit+0x92>
      return  HAL_ERROR;
 80019a0:	2001      	movs	r0, #1
 80019a2:	e7e9      	b.n	8001978 <HAL_UART_Transmit+0x80>
    return HAL_BUSY;
 80019a4:	2002      	movs	r0, #2
 80019a6:	e7e7      	b.n	8001978 <HAL_UART_Transmit+0x80>

080019a8 <UART_CheckIdleState>:
{
 80019a8:	b530      	push	{r4, r5, lr}
 80019aa:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019ac:	2500      	movs	r5, #0
{
 80019ae:	b085      	sub	sp, #20
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019b0:	67c5      	str	r5, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 80019b2:	f7fe fe2b 	bl	800060c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80019b6:	6822      	ldr	r2, [r4, #0]
 80019b8:	6812      	ldr	r2, [r2, #0]
 80019ba:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 80019bc:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80019be:	d414      	bmi.n	80019ea <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80019c0:	6822      	ldr	r2, [r4, #0]
 80019c2:	6812      	ldr	r2, [r2, #0]
 80019c4:	0752      	lsls	r2, r2, #29
 80019c6:	d509      	bpl.n	80019dc <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80019c8:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 80019cc:	9200      	str	r2, [sp, #0]
 80019ce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80019d2:	2200      	movs	r2, #0
 80019d4:	4620      	mov	r0, r4
 80019d6:	f7ff ff5f 	bl	8001898 <UART_WaitOnFlagUntilTimeout>
 80019da:	b998      	cbnz	r0, 8001a04 <UART_CheckIdleState+0x5c>
  huart->gState = HAL_UART_STATE_READY;
 80019dc:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80019de:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80019e0:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 80019e2:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 80019e6:	67a3      	str	r3, [r4, #120]	; 0x78
  return HAL_OK;
 80019e8:	e00d      	b.n	8001a06 <UART_CheckIdleState+0x5e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80019ea:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 80019ee:	9200      	str	r2, [sp, #0]
 80019f0:	9003      	str	r0, [sp, #12]
 80019f2:	462a      	mov	r2, r5
 80019f4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80019f8:	4620      	mov	r0, r4
 80019fa:	f7ff ff4d 	bl	8001898 <UART_WaitOnFlagUntilTimeout>
 80019fe:	9b03      	ldr	r3, [sp, #12]
 8001a00:	2800      	cmp	r0, #0
 8001a02:	d0dd      	beq.n	80019c0 <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 8001a04:	2003      	movs	r0, #3
}
 8001a06:	b005      	add	sp, #20
 8001a08:	bd30      	pop	{r4, r5, pc}

08001a0a <HAL_UART_Init>:
{
 8001a0a:	b510      	push	{r4, lr}
  if (huart == NULL)
 8001a0c:	4604      	mov	r4, r0
 8001a0e:	b340      	cbz	r0, 8001a62 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001a10:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001a12:	b91b      	cbnz	r3, 8001a1c <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8001a14:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8001a18:	f000 fa0a 	bl	8001e30 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001a1c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001a1e:	2324      	movs	r3, #36	; 0x24
 8001a20:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8001a22:	6813      	ldr	r3, [r2, #0]
 8001a24:	f023 0301 	bic.w	r3, r3, #1
 8001a28:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001a2a:	4620      	mov	r0, r4
 8001a2c:	f7ff fd60 	bl	80014f0 <UART_SetConfig>
 8001a30:	2801      	cmp	r0, #1
 8001a32:	d016      	beq.n	8001a62 <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001a34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a36:	b113      	cbz	r3, 8001a3e <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8001a38:	4620      	mov	r0, r4
 8001a3a:	f7ff fed9 	bl	80017f0 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a3e:	6823      	ldr	r3, [r4, #0]
 8001a40:	685a      	ldr	r2, [r3, #4]
 8001a42:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001a46:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a48:	689a      	ldr	r2, [r3, #8]
 8001a4a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001a4e:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8001a56:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8001a58:	601a      	str	r2, [r3, #0]
}
 8001a5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8001a5e:	f7ff bfa3 	b.w	80019a8 <UART_CheckIdleState>
}
 8001a62:	2001      	movs	r0, #1
 8001a64:	bd10      	pop	{r4, pc}
	...

08001a68 <DWT_Delay_Init>:
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8001a68:	4b0d      	ldr	r3, [pc, #52]	; (8001aa0 <DWT_Delay_Init+0x38>)
 8001a6a:	68da      	ldr	r2, [r3, #12]
 8001a6c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001a70:	60da      	str	r2, [r3, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001a72:	68da      	ldr	r2, [r3, #12]
 8001a74:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001a78:	60da      	str	r2, [r3, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001a7a:	4b0a      	ldr	r3, [pc, #40]	; (8001aa4 <DWT_Delay_Init+0x3c>)
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	f022 0201 	bic.w	r2, r2, #1
 8001a82:	601a      	str	r2, [r3, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	f042 0201 	orr.w	r2, r2, #1
 8001a8a:	601a      	str	r2, [r3, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8001a90:	bf00      	nop
     __ASM volatile ("NOP");
 8001a92:	bf00      	nop
  __ASM volatile ("NOP");
 8001a94:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8001a96:	6858      	ldr	r0, [r3, #4]
     }
     else
  {
    return 1; /*clock cycle counter not started*/
  }
}
 8001a98:	fab0 f080 	clz	r0, r0
 8001a9c:	0940      	lsrs	r0, r0, #5
 8001a9e:	4770      	bx	lr
 8001aa0:	e000edf0 	.word	0xe000edf0
 8001aa4:	e0001000 	.word	0xe0001000

08001aa8 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8001aa8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8001aaa:	4c09      	ldr	r4, [pc, #36]	; (8001ad0 <DWT_Delay_us+0x28>)
{
 8001aac:	9001      	str	r0, [sp, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8001aae:	6865      	ldr	r5, [r4, #4]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8001ab0:	f7ff fade 	bl	8001070 <HAL_RCC_GetHCLKFreq>
 8001ab4:	9b01      	ldr	r3, [sp, #4]
 8001ab6:	4a07      	ldr	r2, [pc, #28]	; (8001ad4 <DWT_Delay_us+0x2c>)
 8001ab8:	fbb0 f0f2 	udiv	r0, r0, r2
 8001abc:	4343      	muls	r3, r0
 8001abe:	9301      	str	r3, [sp, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8001ac0:	6863      	ldr	r3, [r4, #4]
 8001ac2:	9a01      	ldr	r2, [sp, #4]
 8001ac4:	1b5b      	subs	r3, r3, r5
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d3fa      	bcc.n	8001ac0 <DWT_Delay_us+0x18>
}
 8001aca:	b003      	add	sp, #12
 8001acc:	bd30      	pop	{r4, r5, pc}
 8001ace:	bf00      	nop
 8001ad0:	e0001000 	.word	0xe0001000
 8001ad4:	000f4240 	.word	0x000f4240

08001ad8 <set_gpio_output>:
uint8_t check = 0;
GPIO_InitTypeDef GPIO_InitStruct;

void set_gpio_output (void)
{
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001ad8:	4905      	ldr	r1, [pc, #20]	; (8001af0 <set_gpio_output+0x18>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ada:	4806      	ldr	r0, [pc, #24]	; (8001af4 <set_gpio_output+0x1c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001adc:	2301      	movs	r3, #1
 8001ade:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ae2:	e9c1 2300 	strd	r2, r3, [r1]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60cb      	str	r3, [r1, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aea:	f7fe be03 	b.w	80006f4 <HAL_GPIO_Init>
 8001aee:	bf00      	nop
 8001af0:	200000bc 	.word	0x200000bc
 8001af4:	48000800 	.word	0x48000800

08001af8 <set_gpio_input>:
}

void set_gpio_input (void)
{
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001af8:	4904      	ldr	r1, [pc, #16]	; (8001b0c <set_gpio_input+0x14>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001afa:	4805      	ldr	r0, [pc, #20]	; (8001b10 <set_gpio_input+0x18>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001afc:	2300      	movs	r3, #0
 8001afe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b02:	e9c1 2300 	strd	r2, r3, [r1]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b06:	608b      	str	r3, [r1, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b08:	f7fe bdf4 	b.w	80006f4 <HAL_GPIO_Init>
 8001b0c:	200000bc 	.word	0x200000bc
 8001b10:	48000800 	.word	0x48000800

08001b14 <DHT22_start>:
}

void DHT22_start (void)
{
 8001b14:	b510      	push	{r4, lr}
	set_gpio_output ();  // set the pin as output
	HAL_GPIO_WritePin (GPIOC, GPIO_PIN_13, 0);   // pull the pin low
 8001b16:	4c0d      	ldr	r4, [pc, #52]	; (8001b4c <DHT22_start+0x38>)
	set_gpio_output ();  // set the pin as output
 8001b18:	f7ff ffde 	bl	8001ad8 <set_gpio_output>
	HAL_GPIO_WritePin (GPIOC, GPIO_PIN_13, 0);   // pull the pin low
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b22:	4620      	mov	r0, r4
 8001b24:	f7fe feb0 	bl	8000888 <HAL_GPIO_WritePin>
	DWT_Delay_us (500);   // wait for 500us
 8001b28:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b2c:	f7ff ffbc 	bl	8001aa8 <DWT_Delay_us>
	HAL_GPIO_WritePin (GPIOC, GPIO_PIN_13, 1);   // pull the pin high
 8001b30:	4620      	mov	r0, r4
 8001b32:	2201      	movs	r2, #1
 8001b34:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b38:	f7fe fea6 	bl	8000888 <HAL_GPIO_WritePin>
	DWT_Delay_us (30);   // wait for 30us
 8001b3c:	201e      	movs	r0, #30
 8001b3e:	f7ff ffb3 	bl	8001aa8 <DWT_Delay_us>
	set_gpio_input ();   // set as input
}
 8001b42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	set_gpio_input ();   // set as input
 8001b46:	f7ff bfd7 	b.w	8001af8 <set_gpio_input>
 8001b4a:	bf00      	nop
 8001b4c:	48000800 	.word	0x48000800

08001b50 <check_response>:

void check_response (void)
{
 8001b50:	b510      	push	{r4, lr}
	DWT_Delay_us (40);
 8001b52:	2028      	movs	r0, #40	; 0x28
 8001b54:	f7ff ffa8 	bl	8001aa8 <DWT_Delay_us>
	if (!(HAL_GPIO_ReadPin (GPIOC, GPIO_PIN_13)))
 8001b58:	480d      	ldr	r0, [pc, #52]	; (8001b90 <check_response+0x40>)
 8001b5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b5e:	f7fe fe8d 	bl	800087c <HAL_GPIO_ReadPin>
 8001b62:	b958      	cbnz	r0, 8001b7c <check_response+0x2c>
	{
		DWT_Delay_us (80);
 8001b64:	2050      	movs	r0, #80	; 0x50
 8001b66:	f7ff ff9f 	bl	8001aa8 <DWT_Delay_us>
		if ((HAL_GPIO_ReadPin (GPIOC, GPIO_PIN_13))) check = 1;
 8001b6a:	4809      	ldr	r0, [pc, #36]	; (8001b90 <check_response+0x40>)
 8001b6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b70:	f7fe fe84 	bl	800087c <HAL_GPIO_ReadPin>
 8001b74:	b110      	cbz	r0, 8001b7c <check_response+0x2c>
 8001b76:	4b07      	ldr	r3, [pc, #28]	; (8001b94 <check_response+0x44>)
 8001b78:	2201      	movs	r2, #1
 8001b7a:	701a      	strb	r2, [r3, #0]
	}
	while ((HAL_GPIO_ReadPin (GPIOC, GPIO_PIN_13)));   // wait for the pin to go low
 8001b7c:	4c04      	ldr	r4, [pc, #16]	; (8001b90 <check_response+0x40>)
 8001b7e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b82:	4620      	mov	r0, r4
 8001b84:	f7fe fe7a 	bl	800087c <HAL_GPIO_ReadPin>
 8001b88:	2800      	cmp	r0, #0
 8001b8a:	d1f8      	bne.n	8001b7e <check_response+0x2e>
}
 8001b8c:	bd10      	pop	{r4, pc}
 8001b8e:	bf00      	nop
 8001b90:	48000800 	.word	0x48000800
 8001b94:	2000008c 	.word	0x2000008c

08001b98 <read_data>:

uint8_t read_data (void)
{
 8001b98:	b570      	push	{r4, r5, r6, lr}
	uint8_t i,j;
	for (j=0;j<8;j++)
	{
		while (!(HAL_GPIO_ReadPin (GPIOC, GPIO_PIN_13)));   // wait for the pin to go high
 8001b9a:	4e13      	ldr	r6, [pc, #76]	; (8001be8 <read_data+0x50>)
{
 8001b9c:	2400      	movs	r4, #0
 8001b9e:	2507      	movs	r5, #7
		while (!(HAL_GPIO_ReadPin (GPIOC, GPIO_PIN_13)));   // wait for the pin to go high
 8001ba0:	4811      	ldr	r0, [pc, #68]	; (8001be8 <read_data+0x50>)
 8001ba2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ba6:	f7fe fe69 	bl	800087c <HAL_GPIO_ReadPin>
 8001baa:	2800      	cmp	r0, #0
 8001bac:	d0f8      	beq.n	8001ba0 <read_data+0x8>
		DWT_Delay_us (40);   // wait for 40 us
 8001bae:	2028      	movs	r0, #40	; 0x28
 8001bb0:	f7ff ff7a 	bl	8001aa8 <DWT_Delay_us>
		if ((HAL_GPIO_ReadPin (GPIOC, GPIO_PIN_13)) == 0)   // if the pin is low
 8001bb4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bb8:	4630      	mov	r0, r6
 8001bba:	f7fe fe5f 	bl	800087c <HAL_GPIO_ReadPin>
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	40ab      	lsls	r3, r5
 8001bc2:	b25b      	sxtb	r3, r3
 8001bc4:	b264      	sxtb	r4, r4
 8001bc6:	b968      	cbnz	r0, 8001be4 <read_data+0x4c>
		{
			i&= ~(1<<(7-j));   // write 0
 8001bc8:	ea24 0403 	bic.w	r4, r4, r3
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8001bcc:	b2e4      	uxtb	r4, r4
		while ((HAL_GPIO_ReadPin (GPIOC, GPIO_PIN_13)));  // wait for the pin to go low
 8001bce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bd2:	4630      	mov	r0, r6
 8001bd4:	f7fe fe52 	bl	800087c <HAL_GPIO_ReadPin>
 8001bd8:	2800      	cmp	r0, #0
 8001bda:	d1f8      	bne.n	8001bce <read_data+0x36>
	for (j=0;j<8;j++)
 8001bdc:	3d01      	subs	r5, #1
 8001bde:	d2df      	bcs.n	8001ba0 <read_data+0x8>
	}
	return i;
}
 8001be0:	4620      	mov	r0, r4
 8001be2:	bd70      	pop	{r4, r5, r6, pc}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8001be4:	431c      	orrs	r4, r3
 8001be6:	e7f1      	b.n	8001bcc <read_data+0x34>
 8001be8:	48000800 	.word	0x48000800

08001bec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bec:	b530      	push	{r4, r5, lr}
 8001bee:	b0b1      	sub	sp, #196	; 0xc4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bf0:	2224      	movs	r2, #36	; 0x24
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	a806      	add	r0, sp, #24
 8001bf6:	f000 f9eb 	bl	8001fd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bfa:	2214      	movs	r2, #20
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	4668      	mov	r0, sp
 8001c00:	f000 f9e6 	bl	8001fd0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c04:	2268      	movs	r2, #104	; 0x68
 8001c06:	2100      	movs	r1, #0
 8001c08:	a816      	add	r0, sp, #88	; 0x58
 8001c0a:	f000 f9e1 	bl	8001fd0 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001c0e:	2310      	movs	r3, #16
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = 0;
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c10:	2502      	movs	r5, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001c12:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001c14:	2301      	movs	r3, #1
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001c16:	2260      	movs	r2, #96	; 0x60
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001c18:	e9cd 530f 	strd	r5, r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001c1c:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001c1e:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001c20:	2128      	movs	r1, #40	; 0x28
 8001c22:	2307      	movs	r3, #7
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c24:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001c26:	920d      	str	r2, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001c28:	e9cd 1312 	strd	r1, r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001c2c:	e9cd 5514 	strd	r5, r5, [sp, #80]	; 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c30:	f7fe fefe 	bl	8000a30 <HAL_RCC_OscConfig>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c34:	2303      	movs	r3, #3
 8001c36:	200f      	movs	r0, #15
 8001c38:	e9cd 0300 	strd	r0, r3, [sp]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001c3c:	2400      	movs	r4, #0
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c3e:	2104      	movs	r1, #4
 8001c40:	4668      	mov	r0, sp
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c42:	e9cd 4402 	strd	r4, r4, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c46:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c48:	f7ff f97e 	bl	8000f48 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c4c:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001c4e:	9516      	str	r5, [sp, #88]	; 0x58
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c50:	941f      	str	r4, [sp, #124]	; 0x7c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c52:	f7ff fac1 	bl	80011d8 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001c56:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001c5a:	f7fe fe23 	bl	80008a4 <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
}
 8001c5e:	b031      	add	sp, #196	; 0xc4
 8001c60:	bd30      	pop	{r4, r5, pc}
	...

08001c64 <main>:
{
 8001c64:	b58f      	push	{r0, r1, r2, r3, r7, lr}
  HAL_Init();
 8001c66:	f7fe fcb5 	bl	80005d4 <HAL_Init>
  SystemClock_Config();
 8001c6a:	f7ff ffbf 	bl	8001bec <SystemClock_Config>
  */
static void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c6e:	4b3d      	ldr	r3, [pc, #244]	; (8001d64 <main+0x100>)
  huart2.Instance = USART2;
 8001c70:	483d      	ldr	r0, [pc, #244]	; (8001d68 <main+0x104>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
	Rh_byte1 = read_data ();
 8001c74:	4c3d      	ldr	r4, [pc, #244]	; (8001d6c <main+0x108>)
	Rh_byte2 = read_data ();
 8001c76:	4d3e      	ldr	r5, [pc, #248]	; (8001d70 <main+0x10c>)
	Temp_byte1 = read_data ();
 8001c78:	4e3e      	ldr	r6, [pc, #248]	; (8001d74 <main+0x110>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c7a:	f042 0204 	orr.w	r2, r2, #4
 8001c7e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c80:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c82:	f002 0204 	and.w	r2, r2, #4
 8001c86:	9202      	str	r2, [sp, #8]
 8001c88:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c8c:	f042 0201 	orr.w	r2, r2, #1
 8001c90:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  huart2.Init.BaudRate = 115200;
 8001c94:	4a38      	ldr	r2, [pc, #224]	; (8001d78 <main+0x114>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c96:	f003 0301 	and.w	r3, r3, #1
 8001c9a:	9303      	str	r3, [sp, #12]
 8001c9c:	9b03      	ldr	r3, [sp, #12]
  huart2.Init.BaudRate = 115200;
 8001c9e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001ca2:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ca6:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ca8:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001caa:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cae:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cb2:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cb6:	6103      	str	r3, [r0, #16]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cb8:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cba:	f7ff fea6 	bl	8001a0a <HAL_UART_Init>
  DWT_Delay_Init ();
 8001cbe:	f7ff fed3 	bl	8001a68 <DWT_Delay_Init>
	DHT22_start ();
 8001cc2:	f7ff ff27 	bl	8001b14 <DHT22_start>
	check_response ();
 8001cc6:	f7ff ff43 	bl	8001b50 <check_response>
	Rh_byte1 = read_data ();
 8001cca:	f7ff ff65 	bl	8001b98 <read_data>
 8001cce:	7020      	strb	r0, [r4, #0]
	Rh_byte2 = read_data ();
 8001cd0:	f7ff ff62 	bl	8001b98 <read_data>
 8001cd4:	7028      	strb	r0, [r5, #0]
	Temp_byte1 = read_data ();
 8001cd6:	f7ff ff5f 	bl	8001b98 <read_data>
 8001cda:	7030      	strb	r0, [r6, #0]
	Temp_byte2 = read_data ();
 8001cdc:	f7ff ff5c 	bl	8001b98 <read_data>
 8001ce0:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8001d9c <main+0x138>
 8001ce4:	f888 0000 	strb.w	r0, [r8]
	sum = read_data();
 8001ce8:	f7ff ff56 	bl	8001b98 <read_data>
 8001cec:	4b23      	ldr	r3, [pc, #140]	; (8001d7c <main+0x118>)
	if (sum == (uint8_t)(Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))
 8001cee:	7827      	ldrb	r7, [r4, #0]
 8001cf0:	f896 c000 	ldrb.w	ip, [r6]
 8001cf4:	f898 2000 	ldrb.w	r2, [r8]
	sum = read_data();
 8001cf8:	b281      	uxth	r1, r0
	if (sum == (uint8_t)(Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))
 8001cfa:	7828      	ldrb	r0, [r5, #0]
	sum = read_data();
 8001cfc:	8019      	strh	r1, [r3, #0]
	if (sum == (uint8_t)(Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))
 8001cfe:	183b      	adds	r3, r7, r0
 8001d00:	4463      	add	r3, ip
 8001d02:	4413      	add	r3, r2
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	428b      	cmp	r3, r1
 8001d08:	d128      	bne.n	8001d5c <main+0xf8>
		TEMP = ((Temp_byte1<<8)|Temp_byte2);
 8001d0a:	4b1d      	ldr	r3, [pc, #116]	; (8001d80 <main+0x11c>)
		rh_low = RH/10;
 8001d0c:	f8df e090 	ldr.w	lr, [pc, #144]	; 8001da0 <main+0x13c>
		TEMP = ((Temp_byte1<<8)|Temp_byte2);
 8001d10:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 8001d14:	801a      	strh	r2, [r3, #0]
		RH = ((Rh_byte1<<8)|Rh_byte2);
 8001d16:	4b1b      	ldr	r3, [pc, #108]	; (8001d84 <main+0x120>)
 8001d18:	ea40 2707 	orr.w	r7, r0, r7, lsl #8
		temp_low = TEMP/10;
 8001d1c:	f04f 0c0a 	mov.w	ip, #10
		RH = ((Rh_byte1<<8)|Rh_byte2);
 8001d20:	801f      	strh	r7, [r3, #0]
		temp_low = TEMP/10;
 8001d22:	4819      	ldr	r0, [pc, #100]	; (8001d88 <main+0x124>)
 8001d24:	fbb2 f3fc 	udiv	r3, r2, ip
 8001d28:	b299      	uxth	r1, r3
		temp_high = TEMP%10;
 8001d2a:	fb0c 2213 	mls	r2, ip, r3, r2
 8001d2e:	4b17      	ldr	r3, [pc, #92]	; (8001d8c <main+0x128>)
		temp_low = TEMP/10;
 8001d30:	6001      	str	r1, [r0, #0]
		temp_high = TEMP%10;
 8001d32:	b292      	uxth	r2, r2
		rh_low = RH/10;
 8001d34:	fbb7 f0fc 	udiv	r0, r7, ip
		temp_high = TEMP%10;
 8001d38:	601a      	str	r2, [r3, #0]
		rh_low = RH/10;
 8001d3a:	b283      	uxth	r3, r0
		rh_high = RH%10;
 8001d3c:	fb0c 7010 	mls	r0, ip, r0, r7
 8001d40:	4f13      	ldr	r7, [pc, #76]	; (8001d90 <main+0x12c>)
		rh_low = RH/10;
 8001d42:	f8ce 3000 	str.w	r3, [lr]
		rh_high = RH%10;
 8001d46:	b280      	uxth	r0, r0
 8001d48:	6038      	str	r0, [r7, #0]
		HAL_Printf("DHT_22-->Temperature = %d.%d C  Humidity = %d.%d %%RH\r\n",temp_low,temp_high,rh_low,rh_high);
 8001d4a:	9000      	str	r0, [sp, #0]
 8001d4c:	4811      	ldr	r0, [pc, #68]	; (8001d94 <main+0x130>)
 8001d4e:	f000 f829 	bl	8001da4 <HAL_Printf>
	HAL_Delay (2000);
 8001d52:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001d56:	f7fe fc5f 	bl	8000618 <HAL_Delay>
	DHT22_start ();
 8001d5a:	e7b2      	b.n	8001cc2 <main+0x5e>
		HAL_Printf("--- Checksum Error\r\n ---");
 8001d5c:	480e      	ldr	r0, [pc, #56]	; (8001d98 <main+0x134>)
 8001d5e:	f000 f821 	bl	8001da4 <HAL_Printf>
 8001d62:	e7f6      	b.n	8001d52 <main+0xee>
 8001d64:	40021000 	.word	0x40021000
 8001d68:	200000d8 	.word	0x200000d8
 8001d6c:	200000a4 	.word	0x200000a4
 8001d70:	200000b9 	.word	0x200000b9
 8001d74:	200000b8 	.word	0x200000b8
 8001d78:	40004400 	.word	0x40004400
 8001d7c:	200000a2 	.word	0x200000a2
 8001d80:	200000ae 	.word	0x200000ae
 8001d84:	200000ac 	.word	0x200000ac
 8001d88:	20000158 	.word	0x20000158
 8001d8c:	200000b4 	.word	0x200000b4
 8001d90:	200000a8 	.word	0x200000a8
 8001d94:	08002898 	.word	0x08002898
 8001d98:	080028d1 	.word	0x080028d1
 8001d9c:	2000015e 	.word	0x2000015e
 8001da0:	200000d0 	.word	0x200000d0

08001da4 <HAL_Printf>:
#include "stddef.h"

extern UART_HandleTypeDef huart2;

int HAL_Printf(const char *fmt, ...)
{
 8001da4:	b40f      	push	{r0, r1, r2, r3}
 8001da6:	b570      	push	{r4, r5, r6, lr}
 8001da8:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001dac:	ac86      	add	r4, sp, #536	; 0x218
  int m;
  char str[512] = {0};
 8001dae:	2500      	movs	r5, #0
{
 8001db0:	f854 6b04 	ldr.w	r6, [r4], #4
  char str[512] = {0};
 8001db4:	9502      	str	r5, [sp, #8]
 8001db6:	4629      	mov	r1, r5
 8001db8:	f44f 72fe 	mov.w	r2, #508	; 0x1fc
 8001dbc:	a803      	add	r0, sp, #12
 8001dbe:	f000 f907 	bl	8001fd0 <memset>
  va_list va;
  va_start(va,fmt);
  m = vsnprintf(str, sizeof(str)-1, fmt, va);
 8001dc2:	4632      	mov	r2, r6
 8001dc4:	4623      	mov	r3, r4
 8001dc6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001dca:	a802      	add	r0, sp, #8
  va_start(va,fmt);
 8001dcc:	9401      	str	r4, [sp, #4]
  m = vsnprintf(str, sizeof(str)-1, fmt, va);
 8001dce:	f000 f933 	bl	8002038 <vsniprintf>
  va_end(va);
  str[m+1] = '\0';
 8001dd2:	ab02      	add	r3, sp, #8
 8001dd4:	4403      	add	r3, r0
  m = vsnprintf(str, sizeof(str)-1, fmt, va);
 8001dd6:	4604      	mov	r4, r0
  HAL_UART_Transmit(&huart2,(uint8_t*)str,strlen(str),0xFFFF);
 8001dd8:	a802      	add	r0, sp, #8
  str[m+1] = '\0';
 8001dda:	705d      	strb	r5, [r3, #1]
  HAL_UART_Transmit(&huart2,(uint8_t*)str,strlen(str),0xFFFF);
 8001ddc:	f7fe fa00 	bl	80001e0 <strlen>
 8001de0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001de4:	b282      	uxth	r2, r0
 8001de6:	a902      	add	r1, sp, #8
 8001de8:	4804      	ldr	r0, [pc, #16]	; (8001dfc <HAL_Printf+0x58>)
 8001dea:	f7ff fd85 	bl	80018f8 <HAL_UART_Transmit>
  return m;
}
 8001dee:	4620      	mov	r0, r4
 8001df0:	f50d 7d02 	add.w	sp, sp, #520	; 0x208
 8001df4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001df8:	b004      	add	sp, #16
 8001dfa:	4770      	bx	lr
 8001dfc:	200000d8 	.word	0x200000d8

08001e00 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e00:	4b0a      	ldr	r3, [pc, #40]	; (8001e2c <HAL_MspInit+0x2c>)
 8001e02:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e04:	f042 0201 	orr.w	r2, r2, #1
 8001e08:	661a      	str	r2, [r3, #96]	; 0x60
 8001e0a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8001e0c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e0e:	f002 0201 	and.w	r2, r2, #1
 8001e12:	9200      	str	r2, [sp, #0]
 8001e14:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e16:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001e18:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001e1c:	659a      	str	r2, [r3, #88]	; 0x58
 8001e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e24:	9301      	str	r3, [sp, #4]
 8001e26:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e28:	b002      	add	sp, #8
 8001e2a:	4770      	bx	lr
 8001e2c:	40021000 	.word	0x40021000

08001e30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e30:	b510      	push	{r4, lr}
 8001e32:	4604      	mov	r4, r0
 8001e34:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e36:	2214      	movs	r2, #20
 8001e38:	2100      	movs	r1, #0
 8001e3a:	a803      	add	r0, sp, #12
 8001e3c:	f000 f8c8 	bl	8001fd0 <memset>
  if(huart->Instance==USART2)
 8001e40:	6822      	ldr	r2, [r4, #0]
 8001e42:	4b14      	ldr	r3, [pc, #80]	; (8001e94 <HAL_UART_MspInit+0x64>)
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d122      	bne.n	8001e8e <HAL_UART_MspInit+0x5e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e48:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e4c:	2100      	movs	r1, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e4e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001e50:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001e54:	659a      	str	r2, [r3, #88]	; 0x58
 8001e56:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001e58:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001e5c:	9201      	str	r2, [sp, #4]
 8001e5e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e60:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001e62:	f042 0201 	orr.w	r2, r2, #1
 8001e66:	64da      	str	r2, [r3, #76]	; 0x4c
 8001e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e6a:	f003 0301 	and.w	r3, r3, #1
 8001e6e:	9302      	str	r3, [sp, #8]
 8001e70:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e72:	220c      	movs	r2, #12
 8001e74:	2302      	movs	r3, #2
 8001e76:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e9cd 1305 	strd	r1, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e84:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e86:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e88:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e8a:	f7fe fc33 	bl	80006f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001e8e:	b008      	add	sp, #32
 8001e90:	bd10      	pop	{r4, pc}
 8001e92:	bf00      	nop
 8001e94:	40004400 	.word	0x40004400

08001e98 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001e98:	4770      	bx	lr

08001e9a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e9a:	e7fe      	b.n	8001e9a <HardFault_Handler>

08001e9c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e9c:	e7fe      	b.n	8001e9c <MemManage_Handler>

08001e9e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e9e:	e7fe      	b.n	8001e9e <BusFault_Handler>

08001ea0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ea0:	e7fe      	b.n	8001ea0 <UsageFault_Handler>

08001ea2 <SVC_Handler>:
 8001ea2:	4770      	bx	lr

08001ea4 <DebugMon_Handler>:
 8001ea4:	4770      	bx	lr

08001ea6 <PendSV_Handler>:
 8001ea6:	4770      	bx	lr

08001ea8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ea8:	f7fe bba4 	b.w	80005f4 <HAL_IncTick>

08001eac <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001eac:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001eae:	4b0a      	ldr	r3, [pc, #40]	; (8001ed8 <_sbrk+0x2c>)
 8001eb0:	6819      	ldr	r1, [r3, #0]
{
 8001eb2:	4602      	mov	r2, r0
	if (heap_end == 0)
 8001eb4:	b909      	cbnz	r1, 8001eba <_sbrk+0xe>
		heap_end = &end;
 8001eb6:	4909      	ldr	r1, [pc, #36]	; (8001edc <_sbrk+0x30>)
 8001eb8:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8001eba:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001ebc:	4669      	mov	r1, sp
 8001ebe:	4402      	add	r2, r0
 8001ec0:	428a      	cmp	r2, r1
 8001ec2:	d906      	bls.n	8001ed2 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001ec4:	f000 f85a 	bl	8001f7c <__errno>
 8001ec8:	230c      	movs	r3, #12
 8001eca:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001ecc:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8001ed0:	bd08      	pop	{r3, pc}
	heap_end += incr;
 8001ed2:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8001ed4:	e7fc      	b.n	8001ed0 <_sbrk+0x24>
 8001ed6:	bf00      	nop
 8001ed8:	20000090 	.word	0x20000090
 8001edc:	20000170 	.word	0x20000170

08001ee0 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ee0:	490f      	ldr	r1, [pc, #60]	; (8001f20 <SystemInit+0x40>)
 8001ee2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001ee6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001eea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001eee:	4b0d      	ldr	r3, [pc, #52]	; (8001f24 <SystemInit+0x44>)
 8001ef0:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001ef2:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8001ef4:	f042 0201 	orr.w	r2, r2, #1
 8001ef8:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8001efa:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8001f02:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8001f06:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001f08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f0c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f14:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001f16:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001f18:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001f1c:	608b      	str	r3, [r1, #8]
#endif
}
 8001f1e:	4770      	bx	lr
 8001f20:	e000ed00 	.word	0xe000ed00
 8001f24:	40021000 	.word	0x40021000

08001f28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001f28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f60 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001f2c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001f2e:	e003      	b.n	8001f38 <LoopCopyDataInit>

08001f30 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001f30:	4b0c      	ldr	r3, [pc, #48]	; (8001f64 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001f32:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001f34:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001f36:	3104      	adds	r1, #4

08001f38 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001f38:	480b      	ldr	r0, [pc, #44]	; (8001f68 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001f3a:	4b0c      	ldr	r3, [pc, #48]	; (8001f6c <LoopForever+0xe>)
	adds	r2, r0, r1
 8001f3c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001f3e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001f40:	d3f6      	bcc.n	8001f30 <CopyDataInit>
	ldr	r2, =_sbss
 8001f42:	4a0b      	ldr	r2, [pc, #44]	; (8001f70 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001f44:	e002      	b.n	8001f4c <LoopFillZerobss>

08001f46 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001f46:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001f48:	f842 3b04 	str.w	r3, [r2], #4

08001f4c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001f4c:	4b09      	ldr	r3, [pc, #36]	; (8001f74 <LoopForever+0x16>)
	cmp	r2, r3
 8001f4e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001f50:	d3f9      	bcc.n	8001f46 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001f52:	f7ff ffc5 	bl	8001ee0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f56:	f000 f817 	bl	8001f88 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f5a:	f7ff fe83 	bl	8001c64 <main>

08001f5e <LoopForever>:

LoopForever:
    b LoopForever
 8001f5e:	e7fe      	b.n	8001f5e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001f60:	20028000 	.word	0x20028000
	ldr	r3, =_sidata
 8001f64:	08002978 	.word	0x08002978
	ldr	r0, =_sdata
 8001f68:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001f6c:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8001f70:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8001f74:	20000170 	.word	0x20000170

08001f78 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f78:	e7fe      	b.n	8001f78 <ADC1_IRQHandler>
	...

08001f7c <__errno>:
 8001f7c:	4b01      	ldr	r3, [pc, #4]	; (8001f84 <__errno+0x8>)
 8001f7e:	6818      	ldr	r0, [r3, #0]
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	2000000c 	.word	0x2000000c

08001f88 <__libc_init_array>:
 8001f88:	b570      	push	{r4, r5, r6, lr}
 8001f8a:	4d0d      	ldr	r5, [pc, #52]	; (8001fc0 <__libc_init_array+0x38>)
 8001f8c:	4c0d      	ldr	r4, [pc, #52]	; (8001fc4 <__libc_init_array+0x3c>)
 8001f8e:	1b64      	subs	r4, r4, r5
 8001f90:	10a4      	asrs	r4, r4, #2
 8001f92:	2600      	movs	r6, #0
 8001f94:	42a6      	cmp	r6, r4
 8001f96:	d109      	bne.n	8001fac <__libc_init_array+0x24>
 8001f98:	4d0b      	ldr	r5, [pc, #44]	; (8001fc8 <__libc_init_array+0x40>)
 8001f9a:	4c0c      	ldr	r4, [pc, #48]	; (8001fcc <__libc_init_array+0x44>)
 8001f9c:	f000 fc68 	bl	8002870 <_init>
 8001fa0:	1b64      	subs	r4, r4, r5
 8001fa2:	10a4      	asrs	r4, r4, #2
 8001fa4:	2600      	movs	r6, #0
 8001fa6:	42a6      	cmp	r6, r4
 8001fa8:	d105      	bne.n	8001fb6 <__libc_init_array+0x2e>
 8001faa:	bd70      	pop	{r4, r5, r6, pc}
 8001fac:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fb0:	4798      	blx	r3
 8001fb2:	3601      	adds	r6, #1
 8001fb4:	e7ee      	b.n	8001f94 <__libc_init_array+0xc>
 8001fb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fba:	4798      	blx	r3
 8001fbc:	3601      	adds	r6, #1
 8001fbe:	e7f2      	b.n	8001fa6 <__libc_init_array+0x1e>
 8001fc0:	08002970 	.word	0x08002970
 8001fc4:	08002970 	.word	0x08002970
 8001fc8:	08002970 	.word	0x08002970
 8001fcc:	08002974 	.word	0x08002974

08001fd0 <memset>:
 8001fd0:	4402      	add	r2, r0
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d100      	bne.n	8001fda <memset+0xa>
 8001fd8:	4770      	bx	lr
 8001fda:	f803 1b01 	strb.w	r1, [r3], #1
 8001fde:	e7f9      	b.n	8001fd4 <memset+0x4>

08001fe0 <_vsniprintf_r>:
 8001fe0:	b530      	push	{r4, r5, lr}
 8001fe2:	1e14      	subs	r4, r2, #0
 8001fe4:	4605      	mov	r5, r0
 8001fe6:	b09b      	sub	sp, #108	; 0x6c
 8001fe8:	4618      	mov	r0, r3
 8001fea:	da05      	bge.n	8001ff8 <_vsniprintf_r+0x18>
 8001fec:	238b      	movs	r3, #139	; 0x8b
 8001fee:	602b      	str	r3, [r5, #0]
 8001ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ff4:	b01b      	add	sp, #108	; 0x6c
 8001ff6:	bd30      	pop	{r4, r5, pc}
 8001ff8:	f44f 7302 	mov.w	r3, #520	; 0x208
 8001ffc:	f8ad 300c 	strh.w	r3, [sp, #12]
 8002000:	bf14      	ite	ne
 8002002:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002006:	4623      	moveq	r3, r4
 8002008:	9302      	str	r3, [sp, #8]
 800200a:	9305      	str	r3, [sp, #20]
 800200c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002010:	9100      	str	r1, [sp, #0]
 8002012:	9104      	str	r1, [sp, #16]
 8002014:	f8ad 300e 	strh.w	r3, [sp, #14]
 8002018:	4602      	mov	r2, r0
 800201a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800201c:	4669      	mov	r1, sp
 800201e:	4628      	mov	r0, r5
 8002020:	f000 f874 	bl	800210c <_svfiprintf_r>
 8002024:	1c43      	adds	r3, r0, #1
 8002026:	bfbc      	itt	lt
 8002028:	238b      	movlt	r3, #139	; 0x8b
 800202a:	602b      	strlt	r3, [r5, #0]
 800202c:	2c00      	cmp	r4, #0
 800202e:	d0e1      	beq.n	8001ff4 <_vsniprintf_r+0x14>
 8002030:	9b00      	ldr	r3, [sp, #0]
 8002032:	2200      	movs	r2, #0
 8002034:	701a      	strb	r2, [r3, #0]
 8002036:	e7dd      	b.n	8001ff4 <_vsniprintf_r+0x14>

08002038 <vsniprintf>:
 8002038:	b507      	push	{r0, r1, r2, lr}
 800203a:	9300      	str	r3, [sp, #0]
 800203c:	4613      	mov	r3, r2
 800203e:	460a      	mov	r2, r1
 8002040:	4601      	mov	r1, r0
 8002042:	4803      	ldr	r0, [pc, #12]	; (8002050 <vsniprintf+0x18>)
 8002044:	6800      	ldr	r0, [r0, #0]
 8002046:	f7ff ffcb 	bl	8001fe0 <_vsniprintf_r>
 800204a:	b003      	add	sp, #12
 800204c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002050:	2000000c 	.word	0x2000000c

08002054 <__ssputs_r>:
 8002054:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002058:	688e      	ldr	r6, [r1, #8]
 800205a:	429e      	cmp	r6, r3
 800205c:	4682      	mov	sl, r0
 800205e:	460c      	mov	r4, r1
 8002060:	4690      	mov	r8, r2
 8002062:	461f      	mov	r7, r3
 8002064:	d838      	bhi.n	80020d8 <__ssputs_r+0x84>
 8002066:	898a      	ldrh	r2, [r1, #12]
 8002068:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800206c:	d032      	beq.n	80020d4 <__ssputs_r+0x80>
 800206e:	6825      	ldr	r5, [r4, #0]
 8002070:	6909      	ldr	r1, [r1, #16]
 8002072:	eba5 0901 	sub.w	r9, r5, r1
 8002076:	6965      	ldr	r5, [r4, #20]
 8002078:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800207c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002080:	3301      	adds	r3, #1
 8002082:	444b      	add	r3, r9
 8002084:	106d      	asrs	r5, r5, #1
 8002086:	429d      	cmp	r5, r3
 8002088:	bf38      	it	cc
 800208a:	461d      	movcc	r5, r3
 800208c:	0553      	lsls	r3, r2, #21
 800208e:	d531      	bpl.n	80020f4 <__ssputs_r+0xa0>
 8002090:	4629      	mov	r1, r5
 8002092:	f000 fb47 	bl	8002724 <_malloc_r>
 8002096:	4606      	mov	r6, r0
 8002098:	b950      	cbnz	r0, 80020b0 <__ssputs_r+0x5c>
 800209a:	230c      	movs	r3, #12
 800209c:	f8ca 3000 	str.w	r3, [sl]
 80020a0:	89a3      	ldrh	r3, [r4, #12]
 80020a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020a6:	81a3      	strh	r3, [r4, #12]
 80020a8:	f04f 30ff 	mov.w	r0, #4294967295
 80020ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020b0:	6921      	ldr	r1, [r4, #16]
 80020b2:	464a      	mov	r2, r9
 80020b4:	f000 fabe 	bl	8002634 <memcpy>
 80020b8:	89a3      	ldrh	r3, [r4, #12]
 80020ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80020be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020c2:	81a3      	strh	r3, [r4, #12]
 80020c4:	6126      	str	r6, [r4, #16]
 80020c6:	6165      	str	r5, [r4, #20]
 80020c8:	444e      	add	r6, r9
 80020ca:	eba5 0509 	sub.w	r5, r5, r9
 80020ce:	6026      	str	r6, [r4, #0]
 80020d0:	60a5      	str	r5, [r4, #8]
 80020d2:	463e      	mov	r6, r7
 80020d4:	42be      	cmp	r6, r7
 80020d6:	d900      	bls.n	80020da <__ssputs_r+0x86>
 80020d8:	463e      	mov	r6, r7
 80020da:	4632      	mov	r2, r6
 80020dc:	6820      	ldr	r0, [r4, #0]
 80020de:	4641      	mov	r1, r8
 80020e0:	f000 fab6 	bl	8002650 <memmove>
 80020e4:	68a3      	ldr	r3, [r4, #8]
 80020e6:	6822      	ldr	r2, [r4, #0]
 80020e8:	1b9b      	subs	r3, r3, r6
 80020ea:	4432      	add	r2, r6
 80020ec:	60a3      	str	r3, [r4, #8]
 80020ee:	6022      	str	r2, [r4, #0]
 80020f0:	2000      	movs	r0, #0
 80020f2:	e7db      	b.n	80020ac <__ssputs_r+0x58>
 80020f4:	462a      	mov	r2, r5
 80020f6:	f000 fb6f 	bl	80027d8 <_realloc_r>
 80020fa:	4606      	mov	r6, r0
 80020fc:	2800      	cmp	r0, #0
 80020fe:	d1e1      	bne.n	80020c4 <__ssputs_r+0x70>
 8002100:	6921      	ldr	r1, [r4, #16]
 8002102:	4650      	mov	r0, sl
 8002104:	f000 fabe 	bl	8002684 <_free_r>
 8002108:	e7c7      	b.n	800209a <__ssputs_r+0x46>
	...

0800210c <_svfiprintf_r>:
 800210c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002110:	4698      	mov	r8, r3
 8002112:	898b      	ldrh	r3, [r1, #12]
 8002114:	061b      	lsls	r3, r3, #24
 8002116:	b09d      	sub	sp, #116	; 0x74
 8002118:	4607      	mov	r7, r0
 800211a:	460d      	mov	r5, r1
 800211c:	4614      	mov	r4, r2
 800211e:	d50e      	bpl.n	800213e <_svfiprintf_r+0x32>
 8002120:	690b      	ldr	r3, [r1, #16]
 8002122:	b963      	cbnz	r3, 800213e <_svfiprintf_r+0x32>
 8002124:	2140      	movs	r1, #64	; 0x40
 8002126:	f000 fafd 	bl	8002724 <_malloc_r>
 800212a:	6028      	str	r0, [r5, #0]
 800212c:	6128      	str	r0, [r5, #16]
 800212e:	b920      	cbnz	r0, 800213a <_svfiprintf_r+0x2e>
 8002130:	230c      	movs	r3, #12
 8002132:	603b      	str	r3, [r7, #0]
 8002134:	f04f 30ff 	mov.w	r0, #4294967295
 8002138:	e0d1      	b.n	80022de <_svfiprintf_r+0x1d2>
 800213a:	2340      	movs	r3, #64	; 0x40
 800213c:	616b      	str	r3, [r5, #20]
 800213e:	2300      	movs	r3, #0
 8002140:	9309      	str	r3, [sp, #36]	; 0x24
 8002142:	2320      	movs	r3, #32
 8002144:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002148:	f8cd 800c 	str.w	r8, [sp, #12]
 800214c:	2330      	movs	r3, #48	; 0x30
 800214e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80022f8 <_svfiprintf_r+0x1ec>
 8002152:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002156:	f04f 0901 	mov.w	r9, #1
 800215a:	4623      	mov	r3, r4
 800215c:	469a      	mov	sl, r3
 800215e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002162:	b10a      	cbz	r2, 8002168 <_svfiprintf_r+0x5c>
 8002164:	2a25      	cmp	r2, #37	; 0x25
 8002166:	d1f9      	bne.n	800215c <_svfiprintf_r+0x50>
 8002168:	ebba 0b04 	subs.w	fp, sl, r4
 800216c:	d00b      	beq.n	8002186 <_svfiprintf_r+0x7a>
 800216e:	465b      	mov	r3, fp
 8002170:	4622      	mov	r2, r4
 8002172:	4629      	mov	r1, r5
 8002174:	4638      	mov	r0, r7
 8002176:	f7ff ff6d 	bl	8002054 <__ssputs_r>
 800217a:	3001      	adds	r0, #1
 800217c:	f000 80aa 	beq.w	80022d4 <_svfiprintf_r+0x1c8>
 8002180:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002182:	445a      	add	r2, fp
 8002184:	9209      	str	r2, [sp, #36]	; 0x24
 8002186:	f89a 3000 	ldrb.w	r3, [sl]
 800218a:	2b00      	cmp	r3, #0
 800218c:	f000 80a2 	beq.w	80022d4 <_svfiprintf_r+0x1c8>
 8002190:	2300      	movs	r3, #0
 8002192:	f04f 32ff 	mov.w	r2, #4294967295
 8002196:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800219a:	f10a 0a01 	add.w	sl, sl, #1
 800219e:	9304      	str	r3, [sp, #16]
 80021a0:	9307      	str	r3, [sp, #28]
 80021a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80021a6:	931a      	str	r3, [sp, #104]	; 0x68
 80021a8:	4654      	mov	r4, sl
 80021aa:	2205      	movs	r2, #5
 80021ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80021b0:	4851      	ldr	r0, [pc, #324]	; (80022f8 <_svfiprintf_r+0x1ec>)
 80021b2:	f7fe f81d 	bl	80001f0 <memchr>
 80021b6:	9a04      	ldr	r2, [sp, #16]
 80021b8:	b9d8      	cbnz	r0, 80021f2 <_svfiprintf_r+0xe6>
 80021ba:	06d0      	lsls	r0, r2, #27
 80021bc:	bf44      	itt	mi
 80021be:	2320      	movmi	r3, #32
 80021c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80021c4:	0711      	lsls	r1, r2, #28
 80021c6:	bf44      	itt	mi
 80021c8:	232b      	movmi	r3, #43	; 0x2b
 80021ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80021ce:	f89a 3000 	ldrb.w	r3, [sl]
 80021d2:	2b2a      	cmp	r3, #42	; 0x2a
 80021d4:	d015      	beq.n	8002202 <_svfiprintf_r+0xf6>
 80021d6:	9a07      	ldr	r2, [sp, #28]
 80021d8:	4654      	mov	r4, sl
 80021da:	2000      	movs	r0, #0
 80021dc:	f04f 0c0a 	mov.w	ip, #10
 80021e0:	4621      	mov	r1, r4
 80021e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80021e6:	3b30      	subs	r3, #48	; 0x30
 80021e8:	2b09      	cmp	r3, #9
 80021ea:	d94e      	bls.n	800228a <_svfiprintf_r+0x17e>
 80021ec:	b1b0      	cbz	r0, 800221c <_svfiprintf_r+0x110>
 80021ee:	9207      	str	r2, [sp, #28]
 80021f0:	e014      	b.n	800221c <_svfiprintf_r+0x110>
 80021f2:	eba0 0308 	sub.w	r3, r0, r8
 80021f6:	fa09 f303 	lsl.w	r3, r9, r3
 80021fa:	4313      	orrs	r3, r2
 80021fc:	9304      	str	r3, [sp, #16]
 80021fe:	46a2      	mov	sl, r4
 8002200:	e7d2      	b.n	80021a8 <_svfiprintf_r+0x9c>
 8002202:	9b03      	ldr	r3, [sp, #12]
 8002204:	1d19      	adds	r1, r3, #4
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	9103      	str	r1, [sp, #12]
 800220a:	2b00      	cmp	r3, #0
 800220c:	bfbb      	ittet	lt
 800220e:	425b      	neglt	r3, r3
 8002210:	f042 0202 	orrlt.w	r2, r2, #2
 8002214:	9307      	strge	r3, [sp, #28]
 8002216:	9307      	strlt	r3, [sp, #28]
 8002218:	bfb8      	it	lt
 800221a:	9204      	strlt	r2, [sp, #16]
 800221c:	7823      	ldrb	r3, [r4, #0]
 800221e:	2b2e      	cmp	r3, #46	; 0x2e
 8002220:	d10c      	bne.n	800223c <_svfiprintf_r+0x130>
 8002222:	7863      	ldrb	r3, [r4, #1]
 8002224:	2b2a      	cmp	r3, #42	; 0x2a
 8002226:	d135      	bne.n	8002294 <_svfiprintf_r+0x188>
 8002228:	9b03      	ldr	r3, [sp, #12]
 800222a:	1d1a      	adds	r2, r3, #4
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	9203      	str	r2, [sp, #12]
 8002230:	2b00      	cmp	r3, #0
 8002232:	bfb8      	it	lt
 8002234:	f04f 33ff 	movlt.w	r3, #4294967295
 8002238:	3402      	adds	r4, #2
 800223a:	9305      	str	r3, [sp, #20]
 800223c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002308 <_svfiprintf_r+0x1fc>
 8002240:	7821      	ldrb	r1, [r4, #0]
 8002242:	2203      	movs	r2, #3
 8002244:	4650      	mov	r0, sl
 8002246:	f7fd ffd3 	bl	80001f0 <memchr>
 800224a:	b140      	cbz	r0, 800225e <_svfiprintf_r+0x152>
 800224c:	2340      	movs	r3, #64	; 0x40
 800224e:	eba0 000a 	sub.w	r0, r0, sl
 8002252:	fa03 f000 	lsl.w	r0, r3, r0
 8002256:	9b04      	ldr	r3, [sp, #16]
 8002258:	4303      	orrs	r3, r0
 800225a:	3401      	adds	r4, #1
 800225c:	9304      	str	r3, [sp, #16]
 800225e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002262:	4826      	ldr	r0, [pc, #152]	; (80022fc <_svfiprintf_r+0x1f0>)
 8002264:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002268:	2206      	movs	r2, #6
 800226a:	f7fd ffc1 	bl	80001f0 <memchr>
 800226e:	2800      	cmp	r0, #0
 8002270:	d038      	beq.n	80022e4 <_svfiprintf_r+0x1d8>
 8002272:	4b23      	ldr	r3, [pc, #140]	; (8002300 <_svfiprintf_r+0x1f4>)
 8002274:	bb1b      	cbnz	r3, 80022be <_svfiprintf_r+0x1b2>
 8002276:	9b03      	ldr	r3, [sp, #12]
 8002278:	3307      	adds	r3, #7
 800227a:	f023 0307 	bic.w	r3, r3, #7
 800227e:	3308      	adds	r3, #8
 8002280:	9303      	str	r3, [sp, #12]
 8002282:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002284:	4433      	add	r3, r6
 8002286:	9309      	str	r3, [sp, #36]	; 0x24
 8002288:	e767      	b.n	800215a <_svfiprintf_r+0x4e>
 800228a:	fb0c 3202 	mla	r2, ip, r2, r3
 800228e:	460c      	mov	r4, r1
 8002290:	2001      	movs	r0, #1
 8002292:	e7a5      	b.n	80021e0 <_svfiprintf_r+0xd4>
 8002294:	2300      	movs	r3, #0
 8002296:	3401      	adds	r4, #1
 8002298:	9305      	str	r3, [sp, #20]
 800229a:	4619      	mov	r1, r3
 800229c:	f04f 0c0a 	mov.w	ip, #10
 80022a0:	4620      	mov	r0, r4
 80022a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80022a6:	3a30      	subs	r2, #48	; 0x30
 80022a8:	2a09      	cmp	r2, #9
 80022aa:	d903      	bls.n	80022b4 <_svfiprintf_r+0x1a8>
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d0c5      	beq.n	800223c <_svfiprintf_r+0x130>
 80022b0:	9105      	str	r1, [sp, #20]
 80022b2:	e7c3      	b.n	800223c <_svfiprintf_r+0x130>
 80022b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80022b8:	4604      	mov	r4, r0
 80022ba:	2301      	movs	r3, #1
 80022bc:	e7f0      	b.n	80022a0 <_svfiprintf_r+0x194>
 80022be:	ab03      	add	r3, sp, #12
 80022c0:	9300      	str	r3, [sp, #0]
 80022c2:	462a      	mov	r2, r5
 80022c4:	4b0f      	ldr	r3, [pc, #60]	; (8002304 <_svfiprintf_r+0x1f8>)
 80022c6:	a904      	add	r1, sp, #16
 80022c8:	4638      	mov	r0, r7
 80022ca:	f3af 8000 	nop.w
 80022ce:	1c42      	adds	r2, r0, #1
 80022d0:	4606      	mov	r6, r0
 80022d2:	d1d6      	bne.n	8002282 <_svfiprintf_r+0x176>
 80022d4:	89ab      	ldrh	r3, [r5, #12]
 80022d6:	065b      	lsls	r3, r3, #25
 80022d8:	f53f af2c 	bmi.w	8002134 <_svfiprintf_r+0x28>
 80022dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80022de:	b01d      	add	sp, #116	; 0x74
 80022e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80022e4:	ab03      	add	r3, sp, #12
 80022e6:	9300      	str	r3, [sp, #0]
 80022e8:	462a      	mov	r2, r5
 80022ea:	4b06      	ldr	r3, [pc, #24]	; (8002304 <_svfiprintf_r+0x1f8>)
 80022ec:	a904      	add	r1, sp, #16
 80022ee:	4638      	mov	r0, r7
 80022f0:	f000 f87a 	bl	80023e8 <_printf_i>
 80022f4:	e7eb      	b.n	80022ce <_svfiprintf_r+0x1c2>
 80022f6:	bf00      	nop
 80022f8:	08002934 	.word	0x08002934
 80022fc:	0800293e 	.word	0x0800293e
 8002300:	00000000 	.word	0x00000000
 8002304:	08002055 	.word	0x08002055
 8002308:	0800293a 	.word	0x0800293a

0800230c <_printf_common>:
 800230c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002310:	4616      	mov	r6, r2
 8002312:	4699      	mov	r9, r3
 8002314:	688a      	ldr	r2, [r1, #8]
 8002316:	690b      	ldr	r3, [r1, #16]
 8002318:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800231c:	4293      	cmp	r3, r2
 800231e:	bfb8      	it	lt
 8002320:	4613      	movlt	r3, r2
 8002322:	6033      	str	r3, [r6, #0]
 8002324:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002328:	4607      	mov	r7, r0
 800232a:	460c      	mov	r4, r1
 800232c:	b10a      	cbz	r2, 8002332 <_printf_common+0x26>
 800232e:	3301      	adds	r3, #1
 8002330:	6033      	str	r3, [r6, #0]
 8002332:	6823      	ldr	r3, [r4, #0]
 8002334:	0699      	lsls	r1, r3, #26
 8002336:	bf42      	ittt	mi
 8002338:	6833      	ldrmi	r3, [r6, #0]
 800233a:	3302      	addmi	r3, #2
 800233c:	6033      	strmi	r3, [r6, #0]
 800233e:	6825      	ldr	r5, [r4, #0]
 8002340:	f015 0506 	ands.w	r5, r5, #6
 8002344:	d106      	bne.n	8002354 <_printf_common+0x48>
 8002346:	f104 0a19 	add.w	sl, r4, #25
 800234a:	68e3      	ldr	r3, [r4, #12]
 800234c:	6832      	ldr	r2, [r6, #0]
 800234e:	1a9b      	subs	r3, r3, r2
 8002350:	42ab      	cmp	r3, r5
 8002352:	dc26      	bgt.n	80023a2 <_printf_common+0x96>
 8002354:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002358:	1e13      	subs	r3, r2, #0
 800235a:	6822      	ldr	r2, [r4, #0]
 800235c:	bf18      	it	ne
 800235e:	2301      	movne	r3, #1
 8002360:	0692      	lsls	r2, r2, #26
 8002362:	d42b      	bmi.n	80023bc <_printf_common+0xb0>
 8002364:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002368:	4649      	mov	r1, r9
 800236a:	4638      	mov	r0, r7
 800236c:	47c0      	blx	r8
 800236e:	3001      	adds	r0, #1
 8002370:	d01e      	beq.n	80023b0 <_printf_common+0xa4>
 8002372:	6823      	ldr	r3, [r4, #0]
 8002374:	68e5      	ldr	r5, [r4, #12]
 8002376:	6832      	ldr	r2, [r6, #0]
 8002378:	f003 0306 	and.w	r3, r3, #6
 800237c:	2b04      	cmp	r3, #4
 800237e:	bf08      	it	eq
 8002380:	1aad      	subeq	r5, r5, r2
 8002382:	68a3      	ldr	r3, [r4, #8]
 8002384:	6922      	ldr	r2, [r4, #16]
 8002386:	bf0c      	ite	eq
 8002388:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800238c:	2500      	movne	r5, #0
 800238e:	4293      	cmp	r3, r2
 8002390:	bfc4      	itt	gt
 8002392:	1a9b      	subgt	r3, r3, r2
 8002394:	18ed      	addgt	r5, r5, r3
 8002396:	2600      	movs	r6, #0
 8002398:	341a      	adds	r4, #26
 800239a:	42b5      	cmp	r5, r6
 800239c:	d11a      	bne.n	80023d4 <_printf_common+0xc8>
 800239e:	2000      	movs	r0, #0
 80023a0:	e008      	b.n	80023b4 <_printf_common+0xa8>
 80023a2:	2301      	movs	r3, #1
 80023a4:	4652      	mov	r2, sl
 80023a6:	4649      	mov	r1, r9
 80023a8:	4638      	mov	r0, r7
 80023aa:	47c0      	blx	r8
 80023ac:	3001      	adds	r0, #1
 80023ae:	d103      	bne.n	80023b8 <_printf_common+0xac>
 80023b0:	f04f 30ff 	mov.w	r0, #4294967295
 80023b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80023b8:	3501      	adds	r5, #1
 80023ba:	e7c6      	b.n	800234a <_printf_common+0x3e>
 80023bc:	18e1      	adds	r1, r4, r3
 80023be:	1c5a      	adds	r2, r3, #1
 80023c0:	2030      	movs	r0, #48	; 0x30
 80023c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80023c6:	4422      	add	r2, r4
 80023c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80023cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80023d0:	3302      	adds	r3, #2
 80023d2:	e7c7      	b.n	8002364 <_printf_common+0x58>
 80023d4:	2301      	movs	r3, #1
 80023d6:	4622      	mov	r2, r4
 80023d8:	4649      	mov	r1, r9
 80023da:	4638      	mov	r0, r7
 80023dc:	47c0      	blx	r8
 80023de:	3001      	adds	r0, #1
 80023e0:	d0e6      	beq.n	80023b0 <_printf_common+0xa4>
 80023e2:	3601      	adds	r6, #1
 80023e4:	e7d9      	b.n	800239a <_printf_common+0x8e>
	...

080023e8 <_printf_i>:
 80023e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80023ec:	460c      	mov	r4, r1
 80023ee:	4691      	mov	r9, r2
 80023f0:	7e27      	ldrb	r7, [r4, #24]
 80023f2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80023f4:	2f78      	cmp	r7, #120	; 0x78
 80023f6:	4680      	mov	r8, r0
 80023f8:	469a      	mov	sl, r3
 80023fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80023fe:	d807      	bhi.n	8002410 <_printf_i+0x28>
 8002400:	2f62      	cmp	r7, #98	; 0x62
 8002402:	d80a      	bhi.n	800241a <_printf_i+0x32>
 8002404:	2f00      	cmp	r7, #0
 8002406:	f000 80d8 	beq.w	80025ba <_printf_i+0x1d2>
 800240a:	2f58      	cmp	r7, #88	; 0x58
 800240c:	f000 80a3 	beq.w	8002556 <_printf_i+0x16e>
 8002410:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002414:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002418:	e03a      	b.n	8002490 <_printf_i+0xa8>
 800241a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800241e:	2b15      	cmp	r3, #21
 8002420:	d8f6      	bhi.n	8002410 <_printf_i+0x28>
 8002422:	a001      	add	r0, pc, #4	; (adr r0, 8002428 <_printf_i+0x40>)
 8002424:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002428:	08002481 	.word	0x08002481
 800242c:	08002495 	.word	0x08002495
 8002430:	08002411 	.word	0x08002411
 8002434:	08002411 	.word	0x08002411
 8002438:	08002411 	.word	0x08002411
 800243c:	08002411 	.word	0x08002411
 8002440:	08002495 	.word	0x08002495
 8002444:	08002411 	.word	0x08002411
 8002448:	08002411 	.word	0x08002411
 800244c:	08002411 	.word	0x08002411
 8002450:	08002411 	.word	0x08002411
 8002454:	080025a1 	.word	0x080025a1
 8002458:	080024c5 	.word	0x080024c5
 800245c:	08002583 	.word	0x08002583
 8002460:	08002411 	.word	0x08002411
 8002464:	08002411 	.word	0x08002411
 8002468:	080025c3 	.word	0x080025c3
 800246c:	08002411 	.word	0x08002411
 8002470:	080024c5 	.word	0x080024c5
 8002474:	08002411 	.word	0x08002411
 8002478:	08002411 	.word	0x08002411
 800247c:	0800258b 	.word	0x0800258b
 8002480:	680b      	ldr	r3, [r1, #0]
 8002482:	1d1a      	adds	r2, r3, #4
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	600a      	str	r2, [r1, #0]
 8002488:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800248c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002490:	2301      	movs	r3, #1
 8002492:	e0a3      	b.n	80025dc <_printf_i+0x1f4>
 8002494:	6825      	ldr	r5, [r4, #0]
 8002496:	6808      	ldr	r0, [r1, #0]
 8002498:	062e      	lsls	r6, r5, #24
 800249a:	f100 0304 	add.w	r3, r0, #4
 800249e:	d50a      	bpl.n	80024b6 <_printf_i+0xce>
 80024a0:	6805      	ldr	r5, [r0, #0]
 80024a2:	600b      	str	r3, [r1, #0]
 80024a4:	2d00      	cmp	r5, #0
 80024a6:	da03      	bge.n	80024b0 <_printf_i+0xc8>
 80024a8:	232d      	movs	r3, #45	; 0x2d
 80024aa:	426d      	negs	r5, r5
 80024ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80024b0:	485e      	ldr	r0, [pc, #376]	; (800262c <_printf_i+0x244>)
 80024b2:	230a      	movs	r3, #10
 80024b4:	e019      	b.n	80024ea <_printf_i+0x102>
 80024b6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80024ba:	6805      	ldr	r5, [r0, #0]
 80024bc:	600b      	str	r3, [r1, #0]
 80024be:	bf18      	it	ne
 80024c0:	b22d      	sxthne	r5, r5
 80024c2:	e7ef      	b.n	80024a4 <_printf_i+0xbc>
 80024c4:	680b      	ldr	r3, [r1, #0]
 80024c6:	6825      	ldr	r5, [r4, #0]
 80024c8:	1d18      	adds	r0, r3, #4
 80024ca:	6008      	str	r0, [r1, #0]
 80024cc:	0628      	lsls	r0, r5, #24
 80024ce:	d501      	bpl.n	80024d4 <_printf_i+0xec>
 80024d0:	681d      	ldr	r5, [r3, #0]
 80024d2:	e002      	b.n	80024da <_printf_i+0xf2>
 80024d4:	0669      	lsls	r1, r5, #25
 80024d6:	d5fb      	bpl.n	80024d0 <_printf_i+0xe8>
 80024d8:	881d      	ldrh	r5, [r3, #0]
 80024da:	4854      	ldr	r0, [pc, #336]	; (800262c <_printf_i+0x244>)
 80024dc:	2f6f      	cmp	r7, #111	; 0x6f
 80024de:	bf0c      	ite	eq
 80024e0:	2308      	moveq	r3, #8
 80024e2:	230a      	movne	r3, #10
 80024e4:	2100      	movs	r1, #0
 80024e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80024ea:	6866      	ldr	r6, [r4, #4]
 80024ec:	60a6      	str	r6, [r4, #8]
 80024ee:	2e00      	cmp	r6, #0
 80024f0:	bfa2      	ittt	ge
 80024f2:	6821      	ldrge	r1, [r4, #0]
 80024f4:	f021 0104 	bicge.w	r1, r1, #4
 80024f8:	6021      	strge	r1, [r4, #0]
 80024fa:	b90d      	cbnz	r5, 8002500 <_printf_i+0x118>
 80024fc:	2e00      	cmp	r6, #0
 80024fe:	d04d      	beq.n	800259c <_printf_i+0x1b4>
 8002500:	4616      	mov	r6, r2
 8002502:	fbb5 f1f3 	udiv	r1, r5, r3
 8002506:	fb03 5711 	mls	r7, r3, r1, r5
 800250a:	5dc7      	ldrb	r7, [r0, r7]
 800250c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002510:	462f      	mov	r7, r5
 8002512:	42bb      	cmp	r3, r7
 8002514:	460d      	mov	r5, r1
 8002516:	d9f4      	bls.n	8002502 <_printf_i+0x11a>
 8002518:	2b08      	cmp	r3, #8
 800251a:	d10b      	bne.n	8002534 <_printf_i+0x14c>
 800251c:	6823      	ldr	r3, [r4, #0]
 800251e:	07df      	lsls	r7, r3, #31
 8002520:	d508      	bpl.n	8002534 <_printf_i+0x14c>
 8002522:	6923      	ldr	r3, [r4, #16]
 8002524:	6861      	ldr	r1, [r4, #4]
 8002526:	4299      	cmp	r1, r3
 8002528:	bfde      	ittt	le
 800252a:	2330      	movle	r3, #48	; 0x30
 800252c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002530:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002534:	1b92      	subs	r2, r2, r6
 8002536:	6122      	str	r2, [r4, #16]
 8002538:	f8cd a000 	str.w	sl, [sp]
 800253c:	464b      	mov	r3, r9
 800253e:	aa03      	add	r2, sp, #12
 8002540:	4621      	mov	r1, r4
 8002542:	4640      	mov	r0, r8
 8002544:	f7ff fee2 	bl	800230c <_printf_common>
 8002548:	3001      	adds	r0, #1
 800254a:	d14c      	bne.n	80025e6 <_printf_i+0x1fe>
 800254c:	f04f 30ff 	mov.w	r0, #4294967295
 8002550:	b004      	add	sp, #16
 8002552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002556:	4835      	ldr	r0, [pc, #212]	; (800262c <_printf_i+0x244>)
 8002558:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800255c:	6823      	ldr	r3, [r4, #0]
 800255e:	680e      	ldr	r6, [r1, #0]
 8002560:	061f      	lsls	r7, r3, #24
 8002562:	f856 5b04 	ldr.w	r5, [r6], #4
 8002566:	600e      	str	r6, [r1, #0]
 8002568:	d514      	bpl.n	8002594 <_printf_i+0x1ac>
 800256a:	07d9      	lsls	r1, r3, #31
 800256c:	bf44      	itt	mi
 800256e:	f043 0320 	orrmi.w	r3, r3, #32
 8002572:	6023      	strmi	r3, [r4, #0]
 8002574:	b91d      	cbnz	r5, 800257e <_printf_i+0x196>
 8002576:	6823      	ldr	r3, [r4, #0]
 8002578:	f023 0320 	bic.w	r3, r3, #32
 800257c:	6023      	str	r3, [r4, #0]
 800257e:	2310      	movs	r3, #16
 8002580:	e7b0      	b.n	80024e4 <_printf_i+0xfc>
 8002582:	6823      	ldr	r3, [r4, #0]
 8002584:	f043 0320 	orr.w	r3, r3, #32
 8002588:	6023      	str	r3, [r4, #0]
 800258a:	2378      	movs	r3, #120	; 0x78
 800258c:	4828      	ldr	r0, [pc, #160]	; (8002630 <_printf_i+0x248>)
 800258e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002592:	e7e3      	b.n	800255c <_printf_i+0x174>
 8002594:	065e      	lsls	r6, r3, #25
 8002596:	bf48      	it	mi
 8002598:	b2ad      	uxthmi	r5, r5
 800259a:	e7e6      	b.n	800256a <_printf_i+0x182>
 800259c:	4616      	mov	r6, r2
 800259e:	e7bb      	b.n	8002518 <_printf_i+0x130>
 80025a0:	680b      	ldr	r3, [r1, #0]
 80025a2:	6826      	ldr	r6, [r4, #0]
 80025a4:	6960      	ldr	r0, [r4, #20]
 80025a6:	1d1d      	adds	r5, r3, #4
 80025a8:	600d      	str	r5, [r1, #0]
 80025aa:	0635      	lsls	r5, r6, #24
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	d501      	bpl.n	80025b4 <_printf_i+0x1cc>
 80025b0:	6018      	str	r0, [r3, #0]
 80025b2:	e002      	b.n	80025ba <_printf_i+0x1d2>
 80025b4:	0671      	lsls	r1, r6, #25
 80025b6:	d5fb      	bpl.n	80025b0 <_printf_i+0x1c8>
 80025b8:	8018      	strh	r0, [r3, #0]
 80025ba:	2300      	movs	r3, #0
 80025bc:	6123      	str	r3, [r4, #16]
 80025be:	4616      	mov	r6, r2
 80025c0:	e7ba      	b.n	8002538 <_printf_i+0x150>
 80025c2:	680b      	ldr	r3, [r1, #0]
 80025c4:	1d1a      	adds	r2, r3, #4
 80025c6:	600a      	str	r2, [r1, #0]
 80025c8:	681e      	ldr	r6, [r3, #0]
 80025ca:	6862      	ldr	r2, [r4, #4]
 80025cc:	2100      	movs	r1, #0
 80025ce:	4630      	mov	r0, r6
 80025d0:	f7fd fe0e 	bl	80001f0 <memchr>
 80025d4:	b108      	cbz	r0, 80025da <_printf_i+0x1f2>
 80025d6:	1b80      	subs	r0, r0, r6
 80025d8:	6060      	str	r0, [r4, #4]
 80025da:	6863      	ldr	r3, [r4, #4]
 80025dc:	6123      	str	r3, [r4, #16]
 80025de:	2300      	movs	r3, #0
 80025e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80025e4:	e7a8      	b.n	8002538 <_printf_i+0x150>
 80025e6:	6923      	ldr	r3, [r4, #16]
 80025e8:	4632      	mov	r2, r6
 80025ea:	4649      	mov	r1, r9
 80025ec:	4640      	mov	r0, r8
 80025ee:	47d0      	blx	sl
 80025f0:	3001      	adds	r0, #1
 80025f2:	d0ab      	beq.n	800254c <_printf_i+0x164>
 80025f4:	6823      	ldr	r3, [r4, #0]
 80025f6:	079b      	lsls	r3, r3, #30
 80025f8:	d413      	bmi.n	8002622 <_printf_i+0x23a>
 80025fa:	68e0      	ldr	r0, [r4, #12]
 80025fc:	9b03      	ldr	r3, [sp, #12]
 80025fe:	4298      	cmp	r0, r3
 8002600:	bfb8      	it	lt
 8002602:	4618      	movlt	r0, r3
 8002604:	e7a4      	b.n	8002550 <_printf_i+0x168>
 8002606:	2301      	movs	r3, #1
 8002608:	4632      	mov	r2, r6
 800260a:	4649      	mov	r1, r9
 800260c:	4640      	mov	r0, r8
 800260e:	47d0      	blx	sl
 8002610:	3001      	adds	r0, #1
 8002612:	d09b      	beq.n	800254c <_printf_i+0x164>
 8002614:	3501      	adds	r5, #1
 8002616:	68e3      	ldr	r3, [r4, #12]
 8002618:	9903      	ldr	r1, [sp, #12]
 800261a:	1a5b      	subs	r3, r3, r1
 800261c:	42ab      	cmp	r3, r5
 800261e:	dcf2      	bgt.n	8002606 <_printf_i+0x21e>
 8002620:	e7eb      	b.n	80025fa <_printf_i+0x212>
 8002622:	2500      	movs	r5, #0
 8002624:	f104 0619 	add.w	r6, r4, #25
 8002628:	e7f5      	b.n	8002616 <_printf_i+0x22e>
 800262a:	bf00      	nop
 800262c:	08002945 	.word	0x08002945
 8002630:	08002956 	.word	0x08002956

08002634 <memcpy>:
 8002634:	440a      	add	r2, r1
 8002636:	4291      	cmp	r1, r2
 8002638:	f100 33ff 	add.w	r3, r0, #4294967295
 800263c:	d100      	bne.n	8002640 <memcpy+0xc>
 800263e:	4770      	bx	lr
 8002640:	b510      	push	{r4, lr}
 8002642:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002646:	f803 4f01 	strb.w	r4, [r3, #1]!
 800264a:	4291      	cmp	r1, r2
 800264c:	d1f9      	bne.n	8002642 <memcpy+0xe>
 800264e:	bd10      	pop	{r4, pc}

08002650 <memmove>:
 8002650:	4288      	cmp	r0, r1
 8002652:	b510      	push	{r4, lr}
 8002654:	eb01 0402 	add.w	r4, r1, r2
 8002658:	d902      	bls.n	8002660 <memmove+0x10>
 800265a:	4284      	cmp	r4, r0
 800265c:	4623      	mov	r3, r4
 800265e:	d807      	bhi.n	8002670 <memmove+0x20>
 8002660:	1e43      	subs	r3, r0, #1
 8002662:	42a1      	cmp	r1, r4
 8002664:	d008      	beq.n	8002678 <memmove+0x28>
 8002666:	f811 2b01 	ldrb.w	r2, [r1], #1
 800266a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800266e:	e7f8      	b.n	8002662 <memmove+0x12>
 8002670:	4402      	add	r2, r0
 8002672:	4601      	mov	r1, r0
 8002674:	428a      	cmp	r2, r1
 8002676:	d100      	bne.n	800267a <memmove+0x2a>
 8002678:	bd10      	pop	{r4, pc}
 800267a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800267e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002682:	e7f7      	b.n	8002674 <memmove+0x24>

08002684 <_free_r>:
 8002684:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002686:	2900      	cmp	r1, #0
 8002688:	d048      	beq.n	800271c <_free_r+0x98>
 800268a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800268e:	9001      	str	r0, [sp, #4]
 8002690:	2b00      	cmp	r3, #0
 8002692:	f1a1 0404 	sub.w	r4, r1, #4
 8002696:	bfb8      	it	lt
 8002698:	18e4      	addlt	r4, r4, r3
 800269a:	f000 f8d3 	bl	8002844 <__malloc_lock>
 800269e:	4a20      	ldr	r2, [pc, #128]	; (8002720 <_free_r+0x9c>)
 80026a0:	9801      	ldr	r0, [sp, #4]
 80026a2:	6813      	ldr	r3, [r2, #0]
 80026a4:	4615      	mov	r5, r2
 80026a6:	b933      	cbnz	r3, 80026b6 <_free_r+0x32>
 80026a8:	6063      	str	r3, [r4, #4]
 80026aa:	6014      	str	r4, [r2, #0]
 80026ac:	b003      	add	sp, #12
 80026ae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80026b2:	f000 b8cd 	b.w	8002850 <__malloc_unlock>
 80026b6:	42a3      	cmp	r3, r4
 80026b8:	d90b      	bls.n	80026d2 <_free_r+0x4e>
 80026ba:	6821      	ldr	r1, [r4, #0]
 80026bc:	1862      	adds	r2, r4, r1
 80026be:	4293      	cmp	r3, r2
 80026c0:	bf04      	itt	eq
 80026c2:	681a      	ldreq	r2, [r3, #0]
 80026c4:	685b      	ldreq	r3, [r3, #4]
 80026c6:	6063      	str	r3, [r4, #4]
 80026c8:	bf04      	itt	eq
 80026ca:	1852      	addeq	r2, r2, r1
 80026cc:	6022      	streq	r2, [r4, #0]
 80026ce:	602c      	str	r4, [r5, #0]
 80026d0:	e7ec      	b.n	80026ac <_free_r+0x28>
 80026d2:	461a      	mov	r2, r3
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	b10b      	cbz	r3, 80026dc <_free_r+0x58>
 80026d8:	42a3      	cmp	r3, r4
 80026da:	d9fa      	bls.n	80026d2 <_free_r+0x4e>
 80026dc:	6811      	ldr	r1, [r2, #0]
 80026de:	1855      	adds	r5, r2, r1
 80026e0:	42a5      	cmp	r5, r4
 80026e2:	d10b      	bne.n	80026fc <_free_r+0x78>
 80026e4:	6824      	ldr	r4, [r4, #0]
 80026e6:	4421      	add	r1, r4
 80026e8:	1854      	adds	r4, r2, r1
 80026ea:	42a3      	cmp	r3, r4
 80026ec:	6011      	str	r1, [r2, #0]
 80026ee:	d1dd      	bne.n	80026ac <_free_r+0x28>
 80026f0:	681c      	ldr	r4, [r3, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	6053      	str	r3, [r2, #4]
 80026f6:	4421      	add	r1, r4
 80026f8:	6011      	str	r1, [r2, #0]
 80026fa:	e7d7      	b.n	80026ac <_free_r+0x28>
 80026fc:	d902      	bls.n	8002704 <_free_r+0x80>
 80026fe:	230c      	movs	r3, #12
 8002700:	6003      	str	r3, [r0, #0]
 8002702:	e7d3      	b.n	80026ac <_free_r+0x28>
 8002704:	6825      	ldr	r5, [r4, #0]
 8002706:	1961      	adds	r1, r4, r5
 8002708:	428b      	cmp	r3, r1
 800270a:	bf04      	itt	eq
 800270c:	6819      	ldreq	r1, [r3, #0]
 800270e:	685b      	ldreq	r3, [r3, #4]
 8002710:	6063      	str	r3, [r4, #4]
 8002712:	bf04      	itt	eq
 8002714:	1949      	addeq	r1, r1, r5
 8002716:	6021      	streq	r1, [r4, #0]
 8002718:	6054      	str	r4, [r2, #4]
 800271a:	e7c7      	b.n	80026ac <_free_r+0x28>
 800271c:	b003      	add	sp, #12
 800271e:	bd30      	pop	{r4, r5, pc}
 8002720:	20000094 	.word	0x20000094

08002724 <_malloc_r>:
 8002724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002726:	1ccd      	adds	r5, r1, #3
 8002728:	f025 0503 	bic.w	r5, r5, #3
 800272c:	3508      	adds	r5, #8
 800272e:	2d0c      	cmp	r5, #12
 8002730:	bf38      	it	cc
 8002732:	250c      	movcc	r5, #12
 8002734:	2d00      	cmp	r5, #0
 8002736:	4606      	mov	r6, r0
 8002738:	db01      	blt.n	800273e <_malloc_r+0x1a>
 800273a:	42a9      	cmp	r1, r5
 800273c:	d903      	bls.n	8002746 <_malloc_r+0x22>
 800273e:	230c      	movs	r3, #12
 8002740:	6033      	str	r3, [r6, #0]
 8002742:	2000      	movs	r0, #0
 8002744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002746:	f000 f87d 	bl	8002844 <__malloc_lock>
 800274a:	4921      	ldr	r1, [pc, #132]	; (80027d0 <_malloc_r+0xac>)
 800274c:	680a      	ldr	r2, [r1, #0]
 800274e:	4614      	mov	r4, r2
 8002750:	b99c      	cbnz	r4, 800277a <_malloc_r+0x56>
 8002752:	4f20      	ldr	r7, [pc, #128]	; (80027d4 <_malloc_r+0xb0>)
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	b923      	cbnz	r3, 8002762 <_malloc_r+0x3e>
 8002758:	4621      	mov	r1, r4
 800275a:	4630      	mov	r0, r6
 800275c:	f000 f862 	bl	8002824 <_sbrk_r>
 8002760:	6038      	str	r0, [r7, #0]
 8002762:	4629      	mov	r1, r5
 8002764:	4630      	mov	r0, r6
 8002766:	f000 f85d 	bl	8002824 <_sbrk_r>
 800276a:	1c43      	adds	r3, r0, #1
 800276c:	d123      	bne.n	80027b6 <_malloc_r+0x92>
 800276e:	230c      	movs	r3, #12
 8002770:	6033      	str	r3, [r6, #0]
 8002772:	4630      	mov	r0, r6
 8002774:	f000 f86c 	bl	8002850 <__malloc_unlock>
 8002778:	e7e3      	b.n	8002742 <_malloc_r+0x1e>
 800277a:	6823      	ldr	r3, [r4, #0]
 800277c:	1b5b      	subs	r3, r3, r5
 800277e:	d417      	bmi.n	80027b0 <_malloc_r+0x8c>
 8002780:	2b0b      	cmp	r3, #11
 8002782:	d903      	bls.n	800278c <_malloc_r+0x68>
 8002784:	6023      	str	r3, [r4, #0]
 8002786:	441c      	add	r4, r3
 8002788:	6025      	str	r5, [r4, #0]
 800278a:	e004      	b.n	8002796 <_malloc_r+0x72>
 800278c:	6863      	ldr	r3, [r4, #4]
 800278e:	42a2      	cmp	r2, r4
 8002790:	bf0c      	ite	eq
 8002792:	600b      	streq	r3, [r1, #0]
 8002794:	6053      	strne	r3, [r2, #4]
 8002796:	4630      	mov	r0, r6
 8002798:	f000 f85a 	bl	8002850 <__malloc_unlock>
 800279c:	f104 000b 	add.w	r0, r4, #11
 80027a0:	1d23      	adds	r3, r4, #4
 80027a2:	f020 0007 	bic.w	r0, r0, #7
 80027a6:	1ac2      	subs	r2, r0, r3
 80027a8:	d0cc      	beq.n	8002744 <_malloc_r+0x20>
 80027aa:	1a1b      	subs	r3, r3, r0
 80027ac:	50a3      	str	r3, [r4, r2]
 80027ae:	e7c9      	b.n	8002744 <_malloc_r+0x20>
 80027b0:	4622      	mov	r2, r4
 80027b2:	6864      	ldr	r4, [r4, #4]
 80027b4:	e7cc      	b.n	8002750 <_malloc_r+0x2c>
 80027b6:	1cc4      	adds	r4, r0, #3
 80027b8:	f024 0403 	bic.w	r4, r4, #3
 80027bc:	42a0      	cmp	r0, r4
 80027be:	d0e3      	beq.n	8002788 <_malloc_r+0x64>
 80027c0:	1a21      	subs	r1, r4, r0
 80027c2:	4630      	mov	r0, r6
 80027c4:	f000 f82e 	bl	8002824 <_sbrk_r>
 80027c8:	3001      	adds	r0, #1
 80027ca:	d1dd      	bne.n	8002788 <_malloc_r+0x64>
 80027cc:	e7cf      	b.n	800276e <_malloc_r+0x4a>
 80027ce:	bf00      	nop
 80027d0:	20000094 	.word	0x20000094
 80027d4:	20000098 	.word	0x20000098

080027d8 <_realloc_r>:
 80027d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027da:	4607      	mov	r7, r0
 80027dc:	4614      	mov	r4, r2
 80027de:	460e      	mov	r6, r1
 80027e0:	b921      	cbnz	r1, 80027ec <_realloc_r+0x14>
 80027e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80027e6:	4611      	mov	r1, r2
 80027e8:	f7ff bf9c 	b.w	8002724 <_malloc_r>
 80027ec:	b922      	cbnz	r2, 80027f8 <_realloc_r+0x20>
 80027ee:	f7ff ff49 	bl	8002684 <_free_r>
 80027f2:	4625      	mov	r5, r4
 80027f4:	4628      	mov	r0, r5
 80027f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027f8:	f000 f830 	bl	800285c <_malloc_usable_size_r>
 80027fc:	42a0      	cmp	r0, r4
 80027fe:	d20f      	bcs.n	8002820 <_realloc_r+0x48>
 8002800:	4621      	mov	r1, r4
 8002802:	4638      	mov	r0, r7
 8002804:	f7ff ff8e 	bl	8002724 <_malloc_r>
 8002808:	4605      	mov	r5, r0
 800280a:	2800      	cmp	r0, #0
 800280c:	d0f2      	beq.n	80027f4 <_realloc_r+0x1c>
 800280e:	4631      	mov	r1, r6
 8002810:	4622      	mov	r2, r4
 8002812:	f7ff ff0f 	bl	8002634 <memcpy>
 8002816:	4631      	mov	r1, r6
 8002818:	4638      	mov	r0, r7
 800281a:	f7ff ff33 	bl	8002684 <_free_r>
 800281e:	e7e9      	b.n	80027f4 <_realloc_r+0x1c>
 8002820:	4635      	mov	r5, r6
 8002822:	e7e7      	b.n	80027f4 <_realloc_r+0x1c>

08002824 <_sbrk_r>:
 8002824:	b538      	push	{r3, r4, r5, lr}
 8002826:	4d06      	ldr	r5, [pc, #24]	; (8002840 <_sbrk_r+0x1c>)
 8002828:	2300      	movs	r3, #0
 800282a:	4604      	mov	r4, r0
 800282c:	4608      	mov	r0, r1
 800282e:	602b      	str	r3, [r5, #0]
 8002830:	f7ff fb3c 	bl	8001eac <_sbrk>
 8002834:	1c43      	adds	r3, r0, #1
 8002836:	d102      	bne.n	800283e <_sbrk_r+0x1a>
 8002838:	682b      	ldr	r3, [r5, #0]
 800283a:	b103      	cbz	r3, 800283e <_sbrk_r+0x1a>
 800283c:	6023      	str	r3, [r4, #0]
 800283e:	bd38      	pop	{r3, r4, r5, pc}
 8002840:	20000160 	.word	0x20000160

08002844 <__malloc_lock>:
 8002844:	4801      	ldr	r0, [pc, #4]	; (800284c <__malloc_lock+0x8>)
 8002846:	f000 b811 	b.w	800286c <__retarget_lock_acquire_recursive>
 800284a:	bf00      	nop
 800284c:	20000168 	.word	0x20000168

08002850 <__malloc_unlock>:
 8002850:	4801      	ldr	r0, [pc, #4]	; (8002858 <__malloc_unlock+0x8>)
 8002852:	f000 b80c 	b.w	800286e <__retarget_lock_release_recursive>
 8002856:	bf00      	nop
 8002858:	20000168 	.word	0x20000168

0800285c <_malloc_usable_size_r>:
 800285c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002860:	1f18      	subs	r0, r3, #4
 8002862:	2b00      	cmp	r3, #0
 8002864:	bfbc      	itt	lt
 8002866:	580b      	ldrlt	r3, [r1, r0]
 8002868:	18c0      	addlt	r0, r0, r3
 800286a:	4770      	bx	lr

0800286c <__retarget_lock_acquire_recursive>:
 800286c:	4770      	bx	lr

0800286e <__retarget_lock_release_recursive>:
 800286e:	4770      	bx	lr

08002870 <_init>:
 8002870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002872:	bf00      	nop
 8002874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002876:	bc08      	pop	{r3}
 8002878:	469e      	mov	lr, r3
 800287a:	4770      	bx	lr

0800287c <_fini>:
 800287c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800287e:	bf00      	nop
 8002880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002882:	bc08      	pop	{r3}
 8002884:	469e      	mov	lr, r3
 8002886:	4770      	bx	lr
