// Seed: 674666936
module module_0;
  wire id_1, id_2;
  wire id_3;
  wire id_4, id_5;
  wire id_6;
endmodule
program module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output uwire id_7
);
  wire id_9, id_10, id_11;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  wor  id_4 = 1;
  if (id_4 && 1) begin : LABEL_0
    wire id_5, id_6 = id_1;
  end else tri1 id_7;
  wor id_8 = id_7 ^ -1;
  module_0 modCall_1 ();
  wire id_9;
endmodule
