git clone --depth 1 --no-tags https://github.com/khalfella/fpga-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/498102279
git clone --depth 1 --no-tags https://github.com/AndreiSPreda/LFSR-Counter-with-Loadable-Input.git f:/verilog_sva_gh_scraper/data/full_repos/499292098
git clone --depth 1 --no-tags https://github.com/AndreiSPreda/Shift-and-Add-Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/499294169
git clone --depth 1 --no-tags https://github.com/kamarya/yosys.git f:/verilog_sva_gh_scraper/data/full_repos/500001079
git clone --depth 1 --no-tags https://github.com/vansha445/Implementation-Of-UART-Using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/500015618
git clone --depth 1 --no-tags https://github.com/Dev-Goel/CSL2070-DD-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/499893005
git clone --depth 1 --no-tags https://github.com/yuxiaojia/Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/498514691
git clone --depth 1 --no-tags https://github.com/bguan2022/Axi4Lite_Audio_Equalizer_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/498901460
git clone --depth 1 --no-tags https://github.com/Lucian07N/lcdDriver.git f:/verilog_sva_gh_scraper/data/full_repos/499595585
git clone --depth 1 --no-tags https://github.com/Lucian07N/bus-referee-with-protocol-req-ack.git f:/verilog_sva_gh_scraper/data/full_repos/499593718
git clone --depth 1 --no-tags https://github.com/SCFMVP/axitest.git f:/verilog_sva_gh_scraper/data/full_repos/498288773
git clone --depth 1 --no-tags https://github.com/Shris7/FPGA-Fabric-design-and-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/498567240
git clone --depth 1 --no-tags https://github.com/linhengpei/IC_homework.git f:/verilog_sva_gh_scraper/data/full_repos/499429777
git clone --depth 1 --no-tags https://github.com/AhmedMaher309/AES-128.git f:/verilog_sva_gh_scraper/data/full_repos/494560276
git clone --depth 1 --no-tags https://github.com/devinASinCS/111_computerOrganization.git f:/verilog_sva_gh_scraper/data/full_repos/501505766
git clone --depth 1 --no-tags https://github.com/someone755/ddr3-controller.git f:/verilog_sva_gh_scraper/data/full_repos/512067848
git clone --depth 1 --no-tags https://github.com/zephray/RISu064.git f:/verilog_sva_gh_scraper/data/full_repos/507139099
git clone --depth 1 --no-tags https://github.com/xiaowuzxc/SparrowRV.git f:/verilog_sva_gh_scraper/data/full_repos/507312280
git clone --depth 1 --no-tags https://github.com/fluctlight001/nscscc2022_single_tools.git f:/verilog_sva_gh_scraper/data/full_repos/511559549
git clone --depth 1 --no-tags https://github.com/TCL606/MipsPipeline.git f:/verilog_sva_gh_scraper/data/full_repos/511535464
git clone --depth 1 --no-tags https://github.com/RClabiisc/I2SRV32-S-v1.git f:/verilog_sva_gh_scraper/data/full_repos/507479444
git clone --depth 1 --no-tags https://github.com/emu-russia/mappers.git f:/verilog_sva_gh_scraper/data/full_repos/506708943
git clone --depth 1 --no-tags https://github.com/lorentsinani/16bitCPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/508266496
git clone --depth 1 --no-tags https://github.com/MirageTurtle/USTC_CS_Resources.git f:/verilog_sva_gh_scraper/data/full_repos/509283833
git clone --depth 1 --no-tags https://github.com/Feanor1021/PMODE_Step_VerilogHDL_Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/507682472
git clone --depth 1 --no-tags https://github.com/alynna/mega65-mister.git f:/verilog_sva_gh_scraper/data/full_repos/510144659
git clone --depth 1 --no-tags https://github.com/Geetima2021/TCL-programming.git f:/verilog_sva_gh_scraper/data/full_repos/510957183
git clone --depth 1 --no-tags https://github.com/npz7yyk/clap.git f:/verilog_sva_gh_scraper/data/full_repos/510309336
git clone --depth 1 --no-tags https://github.com/YANthinkn/SHU-Computer-Hardware-Major-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/512187034
git clone --depth 1 --no-tags https://github.com/SlithyMatt/rocket88.git f:/verilog_sva_gh_scraper/data/full_repos/508949345
git clone --depth 1 --no-tags https://github.com/wyvernSemi/eccExamples.git f:/verilog_sva_gh_scraper/data/full_repos/512358321
git clone --depth 1 --no-tags https://github.com/EricJin2002/UCAS-COD-2022.git f:/verilog_sva_gh_scraper/data/full_repos/511127056
git clone --depth 1 --no-tags https://github.com/Guahao31/for_Computer_Logic.git f:/verilog_sva_gh_scraper/data/full_repos/512115533
git clone --depth 1 --no-tags https://github.com/TsingYiPainter/Sustech_CS202_Computer-Organization_22S.git f:/verilog_sva_gh_scraper/data/full_repos/506532148
git clone --depth 1 --no-tags https://github.com/kuzmenciy/FPGA_VLC_reciever.git f:/verilog_sva_gh_scraper/data/full_repos/507565033
git clone --depth 1 --no-tags https://github.com/amsacks/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/508484264
git clone --depth 1 --no-tags https://github.com/191220029/NJU-DCE.git f:/verilog_sva_gh_scraper/data/full_repos/507215528
git clone --depth 1 --no-tags https://github.com/A0620-00/Conv2D-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/509706519
git clone --depth 1 --no-tags https://github.com/sylefeb/mch2022-silice.git f:/verilog_sva_gh_scraper/data/full_repos/507055729
git clone --depth 1 --no-tags https://github.com/Dianchun/SoC-with-FBP-algorithm-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/510600958
git clone --depth 1 --no-tags https://github.com/inannan423/Quartus_FPGA_8bit_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/510938582
git clone --depth 1 --no-tags https://github.com/Didula98/Building-a-Simple-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/511817619
git clone --depth 1 --no-tags https://github.com/onlyforqiong/mips_cpu_cache.git f:/verilog_sva_gh_scraper/data/full_repos/508579449
git clone --depth 1 --no-tags https://github.com/spockman66/SIFT-Hardware-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/507203156
git clone --depth 1 --no-tags https://github.com/piotro888/ppcpu.git f:/verilog_sva_gh_scraper/data/full_repos/511163095
git clone --depth 1 --no-tags https://github.com/Visheshanagu2894/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/509366849
git clone --depth 1 --no-tags https://github.com/RPTU-EIS/SecureBOOM.git f:/verilog_sva_gh_scraper/data/full_repos/508612379
git clone --depth 1 --no-tags https://github.com/sgauthamr2001/Conv2D_CFU.git f:/verilog_sva_gh_scraper/data/full_repos/510755552
git clone --depth 1 --no-tags https://github.com/SriVarun126/HDL-Bits_Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/510815049
git clone --depth 1 --no-tags https://github.com/michg/cproc_riscv32.git f:/verilog_sva_gh_scraper/data/full_repos/511254154
git clone --depth 1 --no-tags https://github.com/shili2017/CONNECT-AXI.git f:/verilog_sva_gh_scraper/data/full_repos/508851833
git clone --depth 1 --no-tags https://github.com/Udit86/Image-Encryption-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/508353128
git clone --depth 1 --no-tags https://github.com/zsgvivo/smart-car.git f:/verilog_sva_gh_scraper/data/full_repos/507769648
git clone --depth 1 --no-tags https://github.com/kimweng01/RV32I_KIMWENG_sopc.git f:/verilog_sva_gh_scraper/data/full_repos/509439860
git clone --depth 1 --no-tags https://github.com/coleblackman/FPGA-Placement-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/508808850
git clone --depth 1 --no-tags https://github.com/damonti/Characterization.git f:/verilog_sva_gh_scraper/data/full_repos/511294173
git clone --depth 1 --no-tags https://github.com/CaptainCCCP/Lab-of-ComputerOrganization-Assembly.git f:/verilog_sva_gh_scraper/data/full_repos/506838329
git clone --depth 1 --no-tags https://github.com/Satogun/cpu_design_lab.git f:/verilog_sva_gh_scraper/data/full_repos/509467000
git clone --depth 1 --no-tags https://github.com/zjjzby/GEMM.git f:/verilog_sva_gh_scraper/data/full_repos/511656654
git clone --depth 1 --no-tags https://github.com/namu00/VerilogHDL-TB_Generator.git f:/verilog_sva_gh_scraper/data/full_repos/508935723
git clone --depth 1 --no-tags https://github.com/Jon3Y/IP_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/510285526
git clone --depth 1 --no-tags https://github.com/OpenPOWERFoundation/toy-sram.git f:/verilog_sva_gh_scraper/data/full_repos/509490900
git clone --depth 1 --no-tags https://github.com/yunkai1841/HC-SR04-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/511828706
git clone --depth 1 --no-tags https://github.com/aharongilo/Anubis-Crypto-algorithm-implementation-on-Xilinx-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/508675072
git clone --depth 1 --no-tags https://github.com/maheshbhatk/APB_Bridge.git f:/verilog_sva_gh_scraper/data/full_repos/509639012
git clone --depth 1 --no-tags https://github.com/Rodrigodd/CPU-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/507631214
git clone --depth 1 --no-tags https://github.com/pyong-1459/JPEG-DCT.git f:/verilog_sva_gh_scraper/data/full_repos/508935683
git clone --depth 1 --no-tags https://github.com/uclcrypto/aead_modes_leveled_hw.git f:/verilog_sva_gh_scraper/data/full_repos/512224780
git clone --depth 1 --no-tags https://github.com/feifan1996/RiscSoC.git f:/verilog_sva_gh_scraper/data/full_repos/512563629
git clone --depth 1 --no-tags https://github.com/ysyx-ta/ysyx-soc.git f:/verilog_sva_gh_scraper/data/full_repos/512484428
git clone --depth 1 --no-tags https://github.com/ketak-singh/Speech-Recognition-Simulation-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/508399691
git clone --depth 1 --no-tags https://github.com/Mrcold2002/Computer-composition-and-design.git f:/verilog_sva_gh_scraper/data/full_repos/508639401
git clone --depth 1 --no-tags https://github.com/1mina1/Uart-transmitter-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/512260229
git clone --depth 1 --no-tags https://github.com/antonblanchard/microwatt-mpw7.git f:/verilog_sva_gh_scraper/data/full_repos/512019900
git clone --depth 1 --no-tags https://github.com/Byteahalf/riscv_online_debug.git f:/verilog_sva_gh_scraper/data/full_repos/509292984
git clone --depth 1 --no-tags https://github.com/markaulunGH/alu.git f:/verilog_sva_gh_scraper/data/full_repos/508791601
git clone --depth 1 --no-tags https://github.com/dkarakay/EE314-term-project.git f:/verilog_sva_gh_scraper/data/full_repos/508884363
git clone --depth 1 --no-tags https://github.com/TangtangSix/distance.git f:/verilog_sva_gh_scraper/data/full_repos/510173390
git clone --depth 1 --no-tags https://github.com/jogeshsingh/MIPS-32-bit-Single_Cycle_Architecture_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/507506290
git clone --depth 1 --no-tags https://github.com/Sachin09032k/A5-1-GSM-Cipher-Image-Encryption-and-Decryption-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/511235383
git clone --depth 1 --no-tags https://github.com/madoov/MAPPY-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/511237957
git clone --depth 1 --no-tags https://github.com/HareetX/RV64IM-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/511034754
git clone --depth 1 --no-tags https://github.com/Lokshaw-Chau/myCPU.git f:/verilog_sva_gh_scraper/data/full_repos/512076875
git clone --depth 1 --no-tags https://github.com/Shaanukstar123/Mars-Rover-Project-WALL-EE.git f:/verilog_sva_gh_scraper/data/full_repos/509882821
git clone --depth 1 --no-tags https://github.com/adarsh4j/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/511080327
git clone --depth 1 --no-tags https://github.com/hoglet67/DragonKeyMatrix.git f:/verilog_sva_gh_scraper/data/full_repos/508402948
git clone --depth 1 --no-tags https://github.com/thainnos/FISMOS.git f:/verilog_sva_gh_scraper/data/full_repos/510232772
git clone --depth 1 --no-tags https://github.com/h20210154/BWT.git f:/verilog_sva_gh_scraper/data/full_repos/510281615
git clone --depth 1 --no-tags https://github.com/StefanoRizzello/IIR_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/509148022
git clone --depth 1 --no-tags https://github.com/xusiqi2002/tinyriscv.git f:/verilog_sva_gh_scraper/data/full_repos/509698562
git clone --depth 1 --no-tags https://github.com/mannavapremkumar/Lab03.git f:/verilog_sva_gh_scraper/data/full_repos/511808081
git clone --depth 1 --no-tags https://github.com/DT9025A/From-digital-circuits-to-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/506562943
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder.git f:/verilog_sva_gh_scraper/data/full_repos/511644545
git clone --depth 1 --no-tags https://github.com/cryystalll/Dart-Game-Based-on-Electronic-Dart-Board-With-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/511644382
git clone --depth 1 --no-tags https://github.com/CHESS-mission/Clyde.git f:/verilog_sva_gh_scraper/data/full_repos/512522498
git clone --depth 1 --no-tags https://github.com/UncleZhang13/IC_Contest.git f:/verilog_sva_gh_scraper/data/full_repos/506593796
git clone --depth 1 --no-tags https://github.com/Smartmayukh/Lemmings-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/509098780
git clone --depth 1 --no-tags https://github.com/nk-yadav/A5-1-stream-cipher-verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/509845781
git clone --depth 1 --no-tags https://github.com/StefanoRizzello/Multiplier_verification_with_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/509150045
git clone --depth 1 --no-tags https://github.com/Mateus-Henr/RISC-V-Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/509473790
