// Seed: 3870305855
module module_0 ();
  assign id_1 = 1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    output supply1 id_5,
    output tri0 id_6,
    output wor id_7,
    input wor id_8,
    input wand id_9,
    input uwire id_10,
    input supply1 id_11,
    output tri id_12,
    input supply1 id_13,
    input tri id_14,
    input supply0 id_15,
    input uwire id_16,
    input supply0 id_17
);
  wire id_19;
  xor primCall (
      id_1, id_10, id_11, id_13, id_14, id_15, id_16, id_17, id_19, id_2, id_3, id_4, id_8, id_9
  );
  module_0 modCall_1 ();
endmodule
