// Seed: 3121381162
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_6;
  id_7 :
  assert property (@(negedge id_5) 1) @(posedge 1 or posedge -1 or 1'd0) id_6 = (id_5);
endmodule
module module_1 ();
  parameter id_1 = id_1;
  assign id_2 = "" & -1'd0;
  wire id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  wire id_5;
  tri  id_6 = -1;
  assign id_2 = -1;
  wire id_7, id_8, id_9;
  wire id_10;
endmodule
