INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feiya/Desktop/max/value/value.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feiya/Desktop/max/value/value.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feiya/Desktop/max/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feiya/Desktop/max/seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feiya/Desktop/max/seg_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feiya/Desktop/max/value/value.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feiya/Desktop/max/top_plj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_plj
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feiya/Desktop/max/top_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feiya/Desktop/max/value.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feiya/Desktop/max/value/value.srcs/sim_1/new/value_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module value_tb
