--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml DESERIAL_TB.twx DESERIAL_TB.ncd -o
DESERIAL_TB.twr DESERIAL_TB.pcf

Design file:              DESERIAL_TB.ncd
Physical constraint file: DESERIAL_TB.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RESET       |    4.561(R)|      SLOW  |   -0.517(R)|      SLOW  |CLOCK_IBUF_BUFG   |   0.000|
            |    4.353(F)|      SLOW  |   -0.723(F)|      SLOW  |CLOCK_IBUF_BUFG   |   0.000|
RESET_DIGIF |    0.091(F)|      FAST  |    0.767(F)|      SLOW  |CLOCK_IBUF_BUFG   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DATA_PAR<0> |         9.866(F)|      SLOW  |         5.584(F)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
DATA_PAR<1> |         9.870(F)|      SLOW  |         5.441(F)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
DATA_PAR<2> |         9.544(F)|      SLOW  |         5.181(F)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
DATA_PAR<3> |         9.393(F)|      SLOW  |         5.081(F)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
DATA_PAR<4> |         9.312(F)|      SLOW  |         5.106(F)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
DATA_PAR<5> |         9.397(F)|      SLOW  |         5.151(F)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
DATA_PAR<6> |         9.589(F)|      SLOW  |         5.254(F)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
DATA_PAR<7> |         9.378(F)|      SLOW  |         5.155(F)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
DATA_PAR<8> |         9.076(F)|      SLOW  |         4.918(F)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
DATA_PAR<9> |         9.009(F)|      SLOW  |         4.904(F)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
DATA_PAR<10>|         9.175(F)|      SLOW  |         5.002(F)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
DATA_PAR<11>|         9.330(F)|      SLOW  |         5.139(F)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
DATA_PAR_CLK|         8.365(F)|      SLOW  |         4.509(F)|      FAST  |CLOCK_IBUF_BUFG   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    3.715|    3.851|    3.507|    4.416|
---------------+---------+---------+---------+---------+


Analysis completed Sat Sep 24 10:25:05 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 437 MB



