// Seed: 2397278273
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input wor id_2,
    input wor id_3,
    input tri1 id_4,
    output tri1 id_5
    , id_25, id_26,
    input tri id_6,
    output supply0 id_7,
    output supply0 id_8,
    input tri1 id_9,
    output wor id_10,
    input tri1 id_11,
    output tri0 id_12,
    input wor id_13,
    input supply1 id_14,
    input uwire id_15,
    input supply0 id_16,
    output wor id_17,
    output tri id_18,
    input supply1 id_19,
    input wor id_20,
    input uwire id_21,
    input supply1 id_22,
    output wor id_23
);
  logic id_27[1 : 1] = 1;
endmodule
module module_1 (
    output wire id_0,
    inout  wire id_1
);
  assign id_1 = (id_1) ? -1'b0 : 1'b0;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_21 = 0;
endmodule
