// Seed: 1610400786
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
endmodule
module module_1 ();
  assign id_1 = id_1;
  assign {1'b0, id_1} = 1'b0 * id_1;
  wire id_2;
  wire id_3;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri0 id_3;
  tri1 id_4, id_5, id_6, id_7;
  assign id_6 = id_3;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5
  );
endmodule
