<stg><name>Loop_CACHE_STORE_proc</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %p_read_2 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %p_read_3 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64">
<![CDATA[
newFuncRoot:3 %muxLogicFIFOCE_to_value_cache_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_value_cache_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
newFuncRoot:4 %value_cache_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %value_cache

]]></Node>
<StgValue><ssdm name="value_cache_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="64">
<![CDATA[
newFuncRoot:6 %muxLogicFIFOData_to_write_ln0 = muxlogic i64 %value_cache_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:7 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %value_cache_c, i64 %value_cache_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64">
<![CDATA[
newFuncRoot:9 %muxLogicFIFOCE_to_key_cache_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_key_cache_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
newFuncRoot:10 %key_cache_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %key_cache

]]></Node>
<StgValue><ssdm name="key_cache_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64">
<![CDATA[
newFuncRoot:12 %muxLogicFIFOData_to_write_ln0 = muxlogic i64 %key_cache_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:13 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %key_cache_c, i64 %key_cache_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:32 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_read_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:33 %sext_ln55 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:34 %trunc_ln55_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_read_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln55_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:35 %sext_ln55_1 = sext i62 %trunc_ln55_1

]]></Node>
<StgValue><ssdm name="sext_ln55_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:36 %p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %value_cache_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:37 %p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %key_cache_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:38 %gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln55

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:39 %gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln55_1

]]></Node>
<StgValue><ssdm name="gmem3_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:40 %muxLogicAXIMAddr_to_empty = muxlogic i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:41 %muxLogicAXIMBurst_to_empty = muxlogic i64 768

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
newFuncRoot:42 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem2_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:43 %muxLogicAXIMAddr_to_empty_507 = muxlogic i64 %gmem3_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty_507"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:44 %muxLogicAXIMBurst_to_empty_507 = muxlogic i64 768

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty_507"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
newFuncRoot:45 %empty_507 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem3_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_507"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="62" op_5_bw="62" op_6_bw="62" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="0" op_32_bw="0">
<![CDATA[
newFuncRoot:46 %call_ln55 = call void @Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE, i32 %gmem3, i62 %trunc_ln55_1, i32 %gmem2, i62 %trunc_ln, i62 %p_cast, i62 %p_cast1, i32 %out_k_rope_0, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_v_0, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="62" op_5_bw="62" op_6_bw="62" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="0" op_32_bw="0">
<![CDATA[
newFuncRoot:46 %call_ln55 = call void @Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE, i32 %gmem3, i62 %trunc_ln55_1, i32 %gmem2, i62 %trunc_ln, i62 %p_cast, i62 %p_cast1, i32 %out_k_rope_0, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_v_0, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1">
<![CDATA[
newFuncRoot:47 %muxLogicAXIMCE_to_empty_508 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_empty_508"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:48 %empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1">
<![CDATA[
newFuncRoot:49 %muxLogicAXIMCE_to_empty_509 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_empty_509"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:50 %empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:48 %empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:50 %empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:48 %empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:50 %empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:48 %empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:50 %empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="51" st_id="8" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:48 %empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:50 %empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="53" st_id="9" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:48 %empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="54" st_id="9" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:50 %empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="55" st_id="10" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:48 %empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:50 %empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="57" st_id="11" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:48 %empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:50 %empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="59" st_id="12" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:48 %empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:50 %empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="61" st_id="13" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:48 %empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:50 %empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="63" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="68" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="71" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="72" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="73" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="74" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="75" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="76" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="78" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_58, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_57, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:48 %empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:50 %empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
newFuncRoot:51 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="101" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="102" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="103" name="value_cache" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="value_cache"/></StgValue>
</port>
<port id="104" name="key_cache" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="key_cache"/></StgValue>
</port>
<port id="105" name="gmem2" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="106" name="gmem3" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="107" name="out_k_rope_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="108" name="out_k_rope_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="out_k_rope_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="out_k_rope_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="out_k_rope_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="out_k_rope_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="out_k_rope_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="out_k_rope_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="out_v_0" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="out_v_1" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="117" name="out_v_2" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="out_v_3" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="out_v_4" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="out_v_5" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="121" name="out_v_6" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="122" name="out_v_7" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="out_v_8" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="out_v_9" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="out_v_10" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="out_v_11" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="out_v_12" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="out_v_13" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="out_v_14" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="out_v_15" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="key_cache_c" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="key_cache_c"/></StgValue>
</port>
<port id="132" name="value_cache_c" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="value_cache_c"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="134" from="_ssdm_op_Read.ap_auto.i64" to="p_read_2" fromId="133" toId="15">
</dataflow>
<dataflow id="135" from="p_read1" to="p_read_2" fromId="102" toId="15">
</dataflow>
<dataflow id="136" from="_ssdm_op_Read.ap_auto.i64" to="p_read_3" fromId="133" toId="16">
</dataflow>
<dataflow id="137" from="p_read" to="p_read_3" fromId="101" toId="16">
</dataflow>
<dataflow id="139" from="_ssdm_op_Read.ap_fifo.i64P0A" to="value_cache_read" fromId="138" toId="18">
</dataflow>
<dataflow id="140" from="value_cache" to="value_cache_read" fromId="103" toId="18">
</dataflow>
<dataflow id="141" from="value_cache_read" to="muxLogicFIFOData_to_write_ln0" fromId="18" toId="19">
</dataflow>
<dataflow id="143" from="_ssdm_op_Write.ap_fifo.i64P0A" to="write_ln0" fromId="142" toId="20">
</dataflow>
<dataflow id="144" from="value_cache_c" to="write_ln0" fromId="132" toId="20">
</dataflow>
<dataflow id="145" from="value_cache_read" to="write_ln0" fromId="18" toId="20">
</dataflow>
<dataflow id="146" from="_ssdm_op_Read.ap_fifo.i64P0A" to="key_cache_read" fromId="138" toId="22">
</dataflow>
<dataflow id="147" from="key_cache" to="key_cache_read" fromId="104" toId="22">
</dataflow>
<dataflow id="148" from="key_cache_read" to="muxLogicFIFOData_to_write_ln0" fromId="22" toId="23">
</dataflow>
<dataflow id="149" from="_ssdm_op_Write.ap_fifo.i64P0A" to="write_ln0" fromId="142" toId="24">
</dataflow>
<dataflow id="150" from="key_cache_c" to="write_ln0" fromId="131" toId="24">
</dataflow>
<dataflow id="151" from="key_cache_read" to="write_ln0" fromId="22" toId="24">
</dataflow>
<dataflow id="153" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="152" toId="25">
</dataflow>
<dataflow id="154" from="p_read_3" to="trunc_ln" fromId="16" toId="25">
</dataflow>
<dataflow id="156" from="StgValue_155" to="trunc_ln" fromId="155" toId="25">
</dataflow>
<dataflow id="158" from="StgValue_157" to="trunc_ln" fromId="157" toId="25">
</dataflow>
<dataflow id="159" from="trunc_ln" to="sext_ln55" fromId="25" toId="26">
</dataflow>
<dataflow id="160" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln55_1" fromId="152" toId="27">
</dataflow>
<dataflow id="161" from="p_read_2" to="trunc_ln55_1" fromId="15" toId="27">
</dataflow>
<dataflow id="162" from="StgValue_155" to="trunc_ln55_1" fromId="155" toId="27">
</dataflow>
<dataflow id="163" from="StgValue_157" to="trunc_ln55_1" fromId="157" toId="27">
</dataflow>
<dataflow id="164" from="trunc_ln55_1" to="sext_ln55_1" fromId="27" toId="28">
</dataflow>
<dataflow id="165" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="p_cast" fromId="152" toId="29">
</dataflow>
<dataflow id="166" from="value_cache_read" to="p_cast" fromId="18" toId="29">
</dataflow>
<dataflow id="167" from="StgValue_155" to="p_cast" fromId="155" toId="29">
</dataflow>
<dataflow id="168" from="StgValue_157" to="p_cast" fromId="157" toId="29">
</dataflow>
<dataflow id="169" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="p_cast1" fromId="152" toId="30">
</dataflow>
<dataflow id="170" from="key_cache_read" to="p_cast1" fromId="22" toId="30">
</dataflow>
<dataflow id="171" from="StgValue_155" to="p_cast1" fromId="155" toId="30">
</dataflow>
<dataflow id="172" from="StgValue_157" to="p_cast1" fromId="157" toId="30">
</dataflow>
<dataflow id="173" from="gmem2" to="gmem2_addr" fromId="105" toId="31">
</dataflow>
<dataflow id="174" from="sext_ln55" to="gmem2_addr" fromId="26" toId="31">
</dataflow>
<dataflow id="175" from="gmem3" to="gmem3_addr" fromId="106" toId="32">
</dataflow>
<dataflow id="176" from="sext_ln55_1" to="gmem3_addr" fromId="28" toId="32">
</dataflow>
<dataflow id="177" from="gmem2_addr" to="muxLogicAXIMAddr_to_empty" fromId="31" toId="33">
</dataflow>
<dataflow id="179" from="StgValue_178" to="muxLogicAXIMBurst_to_empty" fromId="178" toId="34">
</dataflow>
<dataflow id="181" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty" fromId="180" toId="35">
</dataflow>
<dataflow id="182" from="gmem2_addr" to="empty" fromId="31" toId="35">
</dataflow>
<dataflow id="183" from="StgValue_178" to="empty" fromId="178" toId="35">
</dataflow>
<dataflow id="184" from="gmem3_addr" to="muxLogicAXIMAddr_to_empty_507" fromId="32" toId="36">
</dataflow>
<dataflow id="185" from="StgValue_178" to="muxLogicAXIMBurst_to_empty_507" fromId="178" toId="37">
</dataflow>
<dataflow id="186" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty_507" fromId="180" toId="38">
</dataflow>
<dataflow id="187" from="gmem3_addr" to="empty_507" fromId="32" toId="38">
</dataflow>
<dataflow id="188" from="StgValue_178" to="empty_507" fromId="178" toId="38">
</dataflow>
<dataflow id="190" from="Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE" to="call_ln55" fromId="189" toId="39">
</dataflow>
<dataflow id="191" from="gmem3" to="call_ln55" fromId="106" toId="39">
</dataflow>
<dataflow id="192" from="trunc_ln55_1" to="call_ln55" fromId="27" toId="39">
</dataflow>
<dataflow id="193" from="gmem2" to="call_ln55" fromId="105" toId="39">
</dataflow>
<dataflow id="194" from="trunc_ln" to="call_ln55" fromId="25" toId="39">
</dataflow>
<dataflow id="195" from="p_cast" to="call_ln55" fromId="29" toId="39">
</dataflow>
<dataflow id="196" from="p_cast1" to="call_ln55" fromId="30" toId="39">
</dataflow>
<dataflow id="197" from="out_k_rope_0" to="call_ln55" fromId="107" toId="39">
</dataflow>
<dataflow id="198" from="out_k_rope_1" to="call_ln55" fromId="108" toId="39">
</dataflow>
<dataflow id="199" from="out_k_rope_2" to="call_ln55" fromId="109" toId="39">
</dataflow>
<dataflow id="200" from="out_k_rope_3" to="call_ln55" fromId="110" toId="39">
</dataflow>
<dataflow id="201" from="out_k_rope_4" to="call_ln55" fromId="111" toId="39">
</dataflow>
<dataflow id="202" from="out_k_rope_5" to="call_ln55" fromId="112" toId="39">
</dataflow>
<dataflow id="203" from="out_k_rope_6" to="call_ln55" fromId="113" toId="39">
</dataflow>
<dataflow id="204" from="out_k_rope_7" to="call_ln55" fromId="114" toId="39">
</dataflow>
<dataflow id="205" from="out_v_0" to="call_ln55" fromId="115" toId="39">
</dataflow>
<dataflow id="206" from="out_v_1" to="call_ln55" fromId="116" toId="39">
</dataflow>
<dataflow id="207" from="out_v_2" to="call_ln55" fromId="117" toId="39">
</dataflow>
<dataflow id="208" from="out_v_3" to="call_ln55" fromId="118" toId="39">
</dataflow>
<dataflow id="209" from="out_v_4" to="call_ln55" fromId="119" toId="39">
</dataflow>
<dataflow id="210" from="out_v_5" to="call_ln55" fromId="120" toId="39">
</dataflow>
<dataflow id="211" from="out_v_6" to="call_ln55" fromId="121" toId="39">
</dataflow>
<dataflow id="212" from="out_v_7" to="call_ln55" fromId="122" toId="39">
</dataflow>
<dataflow id="213" from="out_v_8" to="call_ln55" fromId="123" toId="39">
</dataflow>
<dataflow id="214" from="out_v_9" to="call_ln55" fromId="124" toId="39">
</dataflow>
<dataflow id="215" from="out_v_10" to="call_ln55" fromId="125" toId="39">
</dataflow>
<dataflow id="216" from="out_v_11" to="call_ln55" fromId="126" toId="39">
</dataflow>
<dataflow id="217" from="out_v_12" to="call_ln55" fromId="127" toId="39">
</dataflow>
<dataflow id="218" from="out_v_13" to="call_ln55" fromId="128" toId="39">
</dataflow>
<dataflow id="219" from="out_v_14" to="call_ln55" fromId="129" toId="39">
</dataflow>
<dataflow id="220" from="out_v_15" to="call_ln55" fromId="130" toId="39">
</dataflow>
<dataflow id="221" from="Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE" to="call_ln55" fromId="189" toId="40">
</dataflow>
<dataflow id="222" from="gmem3" to="call_ln55" fromId="106" toId="40">
</dataflow>
<dataflow id="223" from="trunc_ln55_1" to="call_ln55" fromId="27" toId="40">
</dataflow>
<dataflow id="224" from="gmem2" to="call_ln55" fromId="105" toId="40">
</dataflow>
<dataflow id="225" from="trunc_ln" to="call_ln55" fromId="25" toId="40">
</dataflow>
<dataflow id="226" from="p_cast" to="call_ln55" fromId="29" toId="40">
</dataflow>
<dataflow id="227" from="p_cast1" to="call_ln55" fromId="30" toId="40">
</dataflow>
<dataflow id="228" from="out_k_rope_0" to="call_ln55" fromId="107" toId="40">
</dataflow>
<dataflow id="229" from="out_k_rope_1" to="call_ln55" fromId="108" toId="40">
</dataflow>
<dataflow id="230" from="out_k_rope_2" to="call_ln55" fromId="109" toId="40">
</dataflow>
<dataflow id="231" from="out_k_rope_3" to="call_ln55" fromId="110" toId="40">
</dataflow>
<dataflow id="232" from="out_k_rope_4" to="call_ln55" fromId="111" toId="40">
</dataflow>
<dataflow id="233" from="out_k_rope_5" to="call_ln55" fromId="112" toId="40">
</dataflow>
<dataflow id="234" from="out_k_rope_6" to="call_ln55" fromId="113" toId="40">
</dataflow>
<dataflow id="235" from="out_k_rope_7" to="call_ln55" fromId="114" toId="40">
</dataflow>
<dataflow id="236" from="out_v_0" to="call_ln55" fromId="115" toId="40">
</dataflow>
<dataflow id="237" from="out_v_1" to="call_ln55" fromId="116" toId="40">
</dataflow>
<dataflow id="238" from="out_v_2" to="call_ln55" fromId="117" toId="40">
</dataflow>
<dataflow id="239" from="out_v_3" to="call_ln55" fromId="118" toId="40">
</dataflow>
<dataflow id="240" from="out_v_4" to="call_ln55" fromId="119" toId="40">
</dataflow>
<dataflow id="241" from="out_v_5" to="call_ln55" fromId="120" toId="40">
</dataflow>
<dataflow id="242" from="out_v_6" to="call_ln55" fromId="121" toId="40">
</dataflow>
<dataflow id="243" from="out_v_7" to="call_ln55" fromId="122" toId="40">
</dataflow>
<dataflow id="244" from="out_v_8" to="call_ln55" fromId="123" toId="40">
</dataflow>
<dataflow id="245" from="out_v_9" to="call_ln55" fromId="124" toId="40">
</dataflow>
<dataflow id="246" from="out_v_10" to="call_ln55" fromId="125" toId="40">
</dataflow>
<dataflow id="247" from="out_v_11" to="call_ln55" fromId="126" toId="40">
</dataflow>
<dataflow id="248" from="out_v_12" to="call_ln55" fromId="127" toId="40">
</dataflow>
<dataflow id="249" from="out_v_13" to="call_ln55" fromId="128" toId="40">
</dataflow>
<dataflow id="250" from="out_v_14" to="call_ln55" fromId="129" toId="40">
</dataflow>
<dataflow id="251" from="out_v_15" to="call_ln55" fromId="130" toId="40">
</dataflow>
<dataflow id="253" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_508" fromId="252" toId="42">
</dataflow>
<dataflow id="254" from="gmem2_addr" to="empty_508" fromId="31" toId="42">
</dataflow>
<dataflow id="255" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_509" fromId="252" toId="44">
</dataflow>
<dataflow id="256" from="gmem3_addr" to="empty_509" fromId="32" toId="44">
</dataflow>
<dataflow id="257" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_508" fromId="252" toId="45">
</dataflow>
<dataflow id="258" from="gmem2_addr" to="empty_508" fromId="31" toId="45">
</dataflow>
<dataflow id="259" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_509" fromId="252" toId="46">
</dataflow>
<dataflow id="260" from="gmem3_addr" to="empty_509" fromId="32" toId="46">
</dataflow>
<dataflow id="261" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_508" fromId="252" toId="47">
</dataflow>
<dataflow id="262" from="gmem2_addr" to="empty_508" fromId="31" toId="47">
</dataflow>
<dataflow id="263" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_509" fromId="252" toId="48">
</dataflow>
<dataflow id="264" from="gmem3_addr" to="empty_509" fromId="32" toId="48">
</dataflow>
<dataflow id="265" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_508" fromId="252" toId="49">
</dataflow>
<dataflow id="266" from="gmem2_addr" to="empty_508" fromId="31" toId="49">
</dataflow>
<dataflow id="267" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_509" fromId="252" toId="50">
</dataflow>
<dataflow id="268" from="gmem3_addr" to="empty_509" fromId="32" toId="50">
</dataflow>
<dataflow id="269" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_508" fromId="252" toId="51">
</dataflow>
<dataflow id="270" from="gmem2_addr" to="empty_508" fromId="31" toId="51">
</dataflow>
<dataflow id="271" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_509" fromId="252" toId="52">
</dataflow>
<dataflow id="272" from="gmem3_addr" to="empty_509" fromId="32" toId="52">
</dataflow>
<dataflow id="273" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_508" fromId="252" toId="53">
</dataflow>
<dataflow id="274" from="gmem2_addr" to="empty_508" fromId="31" toId="53">
</dataflow>
<dataflow id="275" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_509" fromId="252" toId="54">
</dataflow>
<dataflow id="276" from="gmem3_addr" to="empty_509" fromId="32" toId="54">
</dataflow>
<dataflow id="277" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_508" fromId="252" toId="55">
</dataflow>
<dataflow id="278" from="gmem2_addr" to="empty_508" fromId="31" toId="55">
</dataflow>
<dataflow id="279" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_509" fromId="252" toId="56">
</dataflow>
<dataflow id="280" from="gmem3_addr" to="empty_509" fromId="32" toId="56">
</dataflow>
<dataflow id="281" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_508" fromId="252" toId="57">
</dataflow>
<dataflow id="282" from="gmem2_addr" to="empty_508" fromId="31" toId="57">
</dataflow>
<dataflow id="283" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_509" fromId="252" toId="58">
</dataflow>
<dataflow id="284" from="gmem3_addr" to="empty_509" fromId="32" toId="58">
</dataflow>
<dataflow id="285" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_508" fromId="252" toId="59">
</dataflow>
<dataflow id="286" from="gmem2_addr" to="empty_508" fromId="31" toId="59">
</dataflow>
<dataflow id="287" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_509" fromId="252" toId="60">
</dataflow>
<dataflow id="288" from="gmem3_addr" to="empty_509" fromId="32" toId="60">
</dataflow>
<dataflow id="289" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_508" fromId="252" toId="61">
</dataflow>
<dataflow id="290" from="gmem2_addr" to="empty_508" fromId="31" toId="61">
</dataflow>
<dataflow id="291" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_509" fromId="252" toId="62">
</dataflow>
<dataflow id="292" from="gmem3_addr" to="empty_509" fromId="32" toId="62">
</dataflow>
<dataflow id="294" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="293" toId="63">
</dataflow>
<dataflow id="295" from="value_cache" to="specinterface_ln0" fromId="103" toId="63">
</dataflow>
<dataflow id="297" from="ap_fifo_str" to="specinterface_ln0" fromId="296" toId="63">
</dataflow>
<dataflow id="299" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="63">
</dataflow>
<dataflow id="300" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="63">
</dataflow>
<dataflow id="302" from="p_str" to="specinterface_ln0" fromId="301" toId="63">
</dataflow>
<dataflow id="303" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="63">
</dataflow>
<dataflow id="304" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="63">
</dataflow>
<dataflow id="305" from="p_str" to="specinterface_ln0" fromId="301" toId="63">
</dataflow>
<dataflow id="306" from="p_str" to="specinterface_ln0" fromId="301" toId="63">
</dataflow>
<dataflow id="307" from="p_str" to="specinterface_ln0" fromId="301" toId="63">
</dataflow>
<dataflow id="308" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="63">
</dataflow>
<dataflow id="309" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="63">
</dataflow>
<dataflow id="311" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="63">
</dataflow>
<dataflow id="312" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="63">
</dataflow>
<dataflow id="313" from="p_str" to="specinterface_ln0" fromId="301" toId="63">
</dataflow>
<dataflow id="315" from="ScalarProp_str" to="specinterface_ln0" fromId="314" toId="63">
</dataflow>
<dataflow id="317" from="StgValue_316" to="specinterface_ln0" fromId="316" toId="63">
</dataflow>
<dataflow id="318" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="63">
</dataflow>
<dataflow id="319" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="63">
</dataflow>
<dataflow id="320" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="293" toId="64">
</dataflow>
<dataflow id="321" from="value_cache_c" to="specinterface_ln0" fromId="132" toId="64">
</dataflow>
<dataflow id="322" from="ap_fifo_str" to="specinterface_ln0" fromId="296" toId="64">
</dataflow>
<dataflow id="323" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="64">
</dataflow>
<dataflow id="324" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="64">
</dataflow>
<dataflow id="325" from="p_str" to="specinterface_ln0" fromId="301" toId="64">
</dataflow>
<dataflow id="326" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="64">
</dataflow>
<dataflow id="327" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="64">
</dataflow>
<dataflow id="328" from="p_str" to="specinterface_ln0" fromId="301" toId="64">
</dataflow>
<dataflow id="329" from="p_str" to="specinterface_ln0" fromId="301" toId="64">
</dataflow>
<dataflow id="330" from="p_str" to="specinterface_ln0" fromId="301" toId="64">
</dataflow>
<dataflow id="331" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="64">
</dataflow>
<dataflow id="332" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="64">
</dataflow>
<dataflow id="333" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="64">
</dataflow>
<dataflow id="334" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="64">
</dataflow>
<dataflow id="335" from="p_str" to="specinterface_ln0" fromId="301" toId="64">
</dataflow>
<dataflow id="336" from="ScalarProp_str" to="specinterface_ln0" fromId="314" toId="64">
</dataflow>
<dataflow id="337" from="StgValue_316" to="specinterface_ln0" fromId="316" toId="64">
</dataflow>
<dataflow id="338" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="64">
</dataflow>
<dataflow id="339" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="64">
</dataflow>
<dataflow id="340" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="293" toId="65">
</dataflow>
<dataflow id="341" from="key_cache" to="specinterface_ln0" fromId="104" toId="65">
</dataflow>
<dataflow id="342" from="ap_fifo_str" to="specinterface_ln0" fromId="296" toId="65">
</dataflow>
<dataflow id="343" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="65">
</dataflow>
<dataflow id="344" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="65">
</dataflow>
<dataflow id="345" from="p_str" to="specinterface_ln0" fromId="301" toId="65">
</dataflow>
<dataflow id="346" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="65">
</dataflow>
<dataflow id="347" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="65">
</dataflow>
<dataflow id="348" from="p_str" to="specinterface_ln0" fromId="301" toId="65">
</dataflow>
<dataflow id="349" from="p_str" to="specinterface_ln0" fromId="301" toId="65">
</dataflow>
<dataflow id="350" from="p_str" to="specinterface_ln0" fromId="301" toId="65">
</dataflow>
<dataflow id="351" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="65">
</dataflow>
<dataflow id="352" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="65">
</dataflow>
<dataflow id="353" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="65">
</dataflow>
<dataflow id="354" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="65">
</dataflow>
<dataflow id="355" from="p_str" to="specinterface_ln0" fromId="301" toId="65">
</dataflow>
<dataflow id="356" from="ScalarProp_str" to="specinterface_ln0" fromId="314" toId="65">
</dataflow>
<dataflow id="357" from="StgValue_316" to="specinterface_ln0" fromId="316" toId="65">
</dataflow>
<dataflow id="358" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="65">
</dataflow>
<dataflow id="359" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="65">
</dataflow>
<dataflow id="360" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="293" toId="66">
</dataflow>
<dataflow id="361" from="key_cache_c" to="specinterface_ln0" fromId="131" toId="66">
</dataflow>
<dataflow id="362" from="ap_fifo_str" to="specinterface_ln0" fromId="296" toId="66">
</dataflow>
<dataflow id="363" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="66">
</dataflow>
<dataflow id="364" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="66">
</dataflow>
<dataflow id="365" from="p_str" to="specinterface_ln0" fromId="301" toId="66">
</dataflow>
<dataflow id="366" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="66">
</dataflow>
<dataflow id="367" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="66">
</dataflow>
<dataflow id="368" from="p_str" to="specinterface_ln0" fromId="301" toId="66">
</dataflow>
<dataflow id="369" from="p_str" to="specinterface_ln0" fromId="301" toId="66">
</dataflow>
<dataflow id="370" from="p_str" to="specinterface_ln0" fromId="301" toId="66">
</dataflow>
<dataflow id="371" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="66">
</dataflow>
<dataflow id="372" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="66">
</dataflow>
<dataflow id="373" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="66">
</dataflow>
<dataflow id="374" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="66">
</dataflow>
<dataflow id="375" from="p_str" to="specinterface_ln0" fromId="301" toId="66">
</dataflow>
<dataflow id="376" from="ScalarProp_str" to="specinterface_ln0" fromId="314" toId="66">
</dataflow>
<dataflow id="377" from="StgValue_316" to="specinterface_ln0" fromId="316" toId="66">
</dataflow>
<dataflow id="378" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="66">
</dataflow>
<dataflow id="379" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="66">
</dataflow>
<dataflow id="381" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="380" toId="67">
</dataflow>
<dataflow id="382" from="out_v_0" to="specmemcore_ln0" fromId="115" toId="67">
</dataflow>
<dataflow id="384" from="StgValue_383" to="specmemcore_ln0" fromId="383" toId="67">
</dataflow>
<dataflow id="386" from="StgValue_385" to="specmemcore_ln0" fromId="385" toId="67">
</dataflow>
<dataflow id="388" from="StgValue_387" to="specmemcore_ln0" fromId="387" toId="67">
</dataflow>
<dataflow id="389" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="380" toId="68">
</dataflow>
<dataflow id="390" from="out_v_1" to="specmemcore_ln0" fromId="116" toId="68">
</dataflow>
<dataflow id="391" from="StgValue_383" to="specmemcore_ln0" fromId="383" toId="68">
</dataflow>
<dataflow id="392" from="StgValue_385" to="specmemcore_ln0" fromId="385" toId="68">
</dataflow>
<dataflow id="393" from="StgValue_387" to="specmemcore_ln0" fromId="387" toId="68">
</dataflow>
<dataflow id="394" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="380" toId="69">
</dataflow>
<dataflow id="395" from="out_v_2" to="specmemcore_ln0" fromId="117" toId="69">
</dataflow>
<dataflow id="396" from="StgValue_383" to="specmemcore_ln0" fromId="383" toId="69">
</dataflow>
<dataflow id="397" from="StgValue_385" to="specmemcore_ln0" fromId="385" toId="69">
</dataflow>
<dataflow id="398" from="StgValue_387" to="specmemcore_ln0" fromId="387" toId="69">
</dataflow>
<dataflow id="399" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="380" toId="70">
</dataflow>
<dataflow id="400" from="out_v_3" to="specmemcore_ln0" fromId="118" toId="70">
</dataflow>
<dataflow id="401" from="StgValue_383" to="specmemcore_ln0" fromId="383" toId="70">
</dataflow>
<dataflow id="402" from="StgValue_385" to="specmemcore_ln0" fromId="385" toId="70">
</dataflow>
<dataflow id="403" from="StgValue_387" to="specmemcore_ln0" fromId="387" toId="70">
</dataflow>
<dataflow id="404" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="380" toId="71">
</dataflow>
<dataflow id="405" from="out_v_4" to="specmemcore_ln0" fromId="119" toId="71">
</dataflow>
<dataflow id="406" from="StgValue_383" to="specmemcore_ln0" fromId="383" toId="71">
</dataflow>
<dataflow id="407" from="StgValue_385" to="specmemcore_ln0" fromId="385" toId="71">
</dataflow>
<dataflow id="408" from="StgValue_387" to="specmemcore_ln0" fromId="387" toId="71">
</dataflow>
<dataflow id="409" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="380" toId="72">
</dataflow>
<dataflow id="410" from="out_v_5" to="specmemcore_ln0" fromId="120" toId="72">
</dataflow>
<dataflow id="411" from="StgValue_383" to="specmemcore_ln0" fromId="383" toId="72">
</dataflow>
<dataflow id="412" from="StgValue_385" to="specmemcore_ln0" fromId="385" toId="72">
</dataflow>
<dataflow id="413" from="StgValue_387" to="specmemcore_ln0" fromId="387" toId="72">
</dataflow>
<dataflow id="414" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="380" toId="73">
</dataflow>
<dataflow id="415" from="out_v_6" to="specmemcore_ln0" fromId="121" toId="73">
</dataflow>
<dataflow id="416" from="StgValue_383" to="specmemcore_ln0" fromId="383" toId="73">
</dataflow>
<dataflow id="417" from="StgValue_385" to="specmemcore_ln0" fromId="385" toId="73">
</dataflow>
<dataflow id="418" from="StgValue_387" to="specmemcore_ln0" fromId="387" toId="73">
</dataflow>
<dataflow id="419" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="380" toId="74">
</dataflow>
<dataflow id="420" from="out_v_7" to="specmemcore_ln0" fromId="122" toId="74">
</dataflow>
<dataflow id="421" from="StgValue_383" to="specmemcore_ln0" fromId="383" toId="74">
</dataflow>
<dataflow id="422" from="StgValue_385" to="specmemcore_ln0" fromId="385" toId="74">
</dataflow>
<dataflow id="423" from="StgValue_387" to="specmemcore_ln0" fromId="387" toId="74">
</dataflow>
<dataflow id="424" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="380" toId="75">
</dataflow>
<dataflow id="425" from="out_v_8" to="specmemcore_ln0" fromId="123" toId="75">
</dataflow>
<dataflow id="426" from="StgValue_383" to="specmemcore_ln0" fromId="383" toId="75">
</dataflow>
<dataflow id="427" from="StgValue_385" to="specmemcore_ln0" fromId="385" toId="75">
</dataflow>
<dataflow id="428" from="StgValue_387" to="specmemcore_ln0" fromId="387" toId="75">
</dataflow>
<dataflow id="429" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="380" toId="76">
</dataflow>
<dataflow id="430" from="out_v_9" to="specmemcore_ln0" fromId="124" toId="76">
</dataflow>
<dataflow id="431" from="StgValue_383" to="specmemcore_ln0" fromId="383" toId="76">
</dataflow>
<dataflow id="432" from="StgValue_385" to="specmemcore_ln0" fromId="385" toId="76">
</dataflow>
<dataflow id="433" from="StgValue_387" to="specmemcore_ln0" fromId="387" toId="76">
</dataflow>
<dataflow id="434" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="380" toId="77">
</dataflow>
<dataflow id="435" from="out_v_10" to="specmemcore_ln0" fromId="125" toId="77">
</dataflow>
<dataflow id="436" from="StgValue_383" to="specmemcore_ln0" fromId="383" toId="77">
</dataflow>
<dataflow id="437" from="StgValue_385" to="specmemcore_ln0" fromId="385" toId="77">
</dataflow>
<dataflow id="438" from="StgValue_387" to="specmemcore_ln0" fromId="387" toId="77">
</dataflow>
<dataflow id="439" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="380" toId="78">
</dataflow>
<dataflow id="440" from="out_v_11" to="specmemcore_ln0" fromId="126" toId="78">
</dataflow>
<dataflow id="441" from="StgValue_383" to="specmemcore_ln0" fromId="383" toId="78">
</dataflow>
<dataflow id="442" from="StgValue_385" to="specmemcore_ln0" fromId="385" toId="78">
</dataflow>
<dataflow id="443" from="StgValue_387" to="specmemcore_ln0" fromId="387" toId="78">
</dataflow>
<dataflow id="444" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="380" toId="79">
</dataflow>
<dataflow id="445" from="out_v_12" to="specmemcore_ln0" fromId="127" toId="79">
</dataflow>
<dataflow id="446" from="StgValue_383" to="specmemcore_ln0" fromId="383" toId="79">
</dataflow>
<dataflow id="447" from="StgValue_385" to="specmemcore_ln0" fromId="385" toId="79">
</dataflow>
<dataflow id="448" from="StgValue_387" to="specmemcore_ln0" fromId="387" toId="79">
</dataflow>
<dataflow id="449" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="380" toId="80">
</dataflow>
<dataflow id="450" from="out_v_13" to="specmemcore_ln0" fromId="128" toId="80">
</dataflow>
<dataflow id="451" from="StgValue_383" to="specmemcore_ln0" fromId="383" toId="80">
</dataflow>
<dataflow id="452" from="StgValue_385" to="specmemcore_ln0" fromId="385" toId="80">
</dataflow>
<dataflow id="453" from="StgValue_387" to="specmemcore_ln0" fromId="387" toId="80">
</dataflow>
<dataflow id="454" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="380" toId="81">
</dataflow>
<dataflow id="455" from="out_v_14" to="specmemcore_ln0" fromId="129" toId="81">
</dataflow>
<dataflow id="456" from="StgValue_383" to="specmemcore_ln0" fromId="383" toId="81">
</dataflow>
<dataflow id="457" from="StgValue_385" to="specmemcore_ln0" fromId="385" toId="81">
</dataflow>
<dataflow id="458" from="StgValue_387" to="specmemcore_ln0" fromId="387" toId="81">
</dataflow>
<dataflow id="459" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="380" toId="82">
</dataflow>
<dataflow id="460" from="out_v_15" to="specmemcore_ln0" fromId="130" toId="82">
</dataflow>
<dataflow id="461" from="StgValue_383" to="specmemcore_ln0" fromId="383" toId="82">
</dataflow>
<dataflow id="462" from="StgValue_385" to="specmemcore_ln0" fromId="385" toId="82">
</dataflow>
<dataflow id="463" from="StgValue_387" to="specmemcore_ln0" fromId="387" toId="82">
</dataflow>
<dataflow id="464" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="293" toId="83">
</dataflow>
<dataflow id="465" from="gmem3" to="specinterface_ln0" fromId="106" toId="83">
</dataflow>
<dataflow id="467" from="empty_50" to="specinterface_ln0" fromId="466" toId="83">
</dataflow>
<dataflow id="468" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="83">
</dataflow>
<dataflow id="469" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="83">
</dataflow>
<dataflow id="471" from="empty_99" to="specinterface_ln0" fromId="470" toId="83">
</dataflow>
<dataflow id="472" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="83">
</dataflow>
<dataflow id="473" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="83">
</dataflow>
<dataflow id="475" from="empty_58" to="specinterface_ln0" fromId="474" toId="83">
</dataflow>
<dataflow id="477" from="empty_52" to="specinterface_ln0" fromId="476" toId="83">
</dataflow>
<dataflow id="478" from="empty_99" to="specinterface_ln0" fromId="470" toId="83">
</dataflow>
<dataflow id="479" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="83">
</dataflow>
<dataflow id="480" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="83">
</dataflow>
<dataflow id="482" from="StgValue_481" to="specinterface_ln0" fromId="481" toId="83">
</dataflow>
<dataflow id="483" from="StgValue_481" to="specinterface_ln0" fromId="481" toId="83">
</dataflow>
<dataflow id="484" from="empty_99" to="specinterface_ln0" fromId="470" toId="83">
</dataflow>
<dataflow id="485" from="empty_99" to="specinterface_ln0" fromId="470" toId="83">
</dataflow>
<dataflow id="486" from="StgValue_316" to="specinterface_ln0" fromId="316" toId="83">
</dataflow>
<dataflow id="487" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="83">
</dataflow>
<dataflow id="488" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="83">
</dataflow>
<dataflow id="489" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="293" toId="84">
</dataflow>
<dataflow id="490" from="gmem2" to="specinterface_ln0" fromId="105" toId="84">
</dataflow>
<dataflow id="491" from="empty_50" to="specinterface_ln0" fromId="466" toId="84">
</dataflow>
<dataflow id="492" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="84">
</dataflow>
<dataflow id="493" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="84">
</dataflow>
<dataflow id="494" from="empty_99" to="specinterface_ln0" fromId="470" toId="84">
</dataflow>
<dataflow id="495" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="84">
</dataflow>
<dataflow id="496" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="84">
</dataflow>
<dataflow id="498" from="empty_57" to="specinterface_ln0" fromId="497" toId="84">
</dataflow>
<dataflow id="499" from="empty_52" to="specinterface_ln0" fromId="476" toId="84">
</dataflow>
<dataflow id="500" from="empty_99" to="specinterface_ln0" fromId="470" toId="84">
</dataflow>
<dataflow id="501" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="84">
</dataflow>
<dataflow id="502" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="84">
</dataflow>
<dataflow id="503" from="StgValue_481" to="specinterface_ln0" fromId="481" toId="84">
</dataflow>
<dataflow id="504" from="StgValue_481" to="specinterface_ln0" fromId="481" toId="84">
</dataflow>
<dataflow id="505" from="empty_99" to="specinterface_ln0" fromId="470" toId="84">
</dataflow>
<dataflow id="506" from="empty_99" to="specinterface_ln0" fromId="470" toId="84">
</dataflow>
<dataflow id="507" from="StgValue_316" to="specinterface_ln0" fromId="316" toId="84">
</dataflow>
<dataflow id="508" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="84">
</dataflow>
<dataflow id="509" from="StgValue_298" to="specinterface_ln0" fromId="298" toId="84">
</dataflow>
<dataflow id="510" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_508" fromId="252" toId="85">
</dataflow>
<dataflow id="511" from="gmem2_addr" to="empty_508" fromId="31" toId="85">
</dataflow>
<dataflow id="512" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_509" fromId="252" toId="86">
</dataflow>
<dataflow id="513" from="gmem3_addr" to="empty_509" fromId="32" toId="86">
</dataflow>
</dataflows>


</stg>
