[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of AT32f415cct7 production of ARTERY TECHNOLOGY from the text:AT32F 415 Series Data sheet  \n2022.6.6  1 Ver 2.01 \nARM®-based 32-bit Cortex®-M4 MCU  with 64 to 256 KB Flash,  sLib,  \n1 OTG FS, 11 timers, 1 ADC , 2 CMP, 12 communication interfaces  \nFeature s \n\uf06e Core: ARM® 32-bit Cortex®-M4 CPU  \n− 150 MHz maximum frequency, with a \nmemory protection unit (MPU)  \n− Single -cycle multiplic ation and hardware \ndivision  \n− DSP instructions  \n\uf06e Memories  \n− 64 to 256 Kbytes of internal Flash memory  \n− 18 Kbytes of boot code area  used as a \nBootloader  \n− sLib: configurable p art of main Flash set as \na libr ary area with code ex ecutable but  \nsecured, non -readable  \n− 32 Kbytes of SRAM  \n\uf06e Power c ontrol (PWC)  \n− 2.6 to 3.6  V supply  \n− Power on reset ( POR ), low voltage reset \n(LVR), and power voltage monitoring (PVM ) \n− Low power modes: Sleep, Deepsleep , and \nStandby modes  \n− VBAT for ERTC and 20 x 32-bit battery \npowered  registers  (BPR)  \n\uf06e Clock  and reset management  (CRM)  \n− 4 to 25 MHz crystal (HEXT)  \n− 48 MHz  internal factory -trimmed high speed \nclock (HICK), offering 1 % accuracy at T A = \n25 ° C  and 2 % accuracy at T A = -40 to \n+105 ° C \n− PLL flexible 31 to 500  multiplication and 1 to \n15 division factor   \n− 32 kHz crystal (LEXT)  \n− Low speed  internal clock (LICK)  \n\uf06e Analog  \n− 1 x 12-bit 2 MSPS A/D converte r, up to 16 \ninput channels  \n− Temperature sensor (V TS) and i nternal \nreference voltage (V INTRV) \n− 2 x comparators (CMP)  \n\uf06e DMA : 14-channel DMA controller  \uf06e Up to 55 fast GPIOs  \n− All mappable on 16  external interrupts \n(EXINT)  \n− Almost all 5 V -tolerant  \n\uf06e Up to 1 1 timers  (TMR)  \n− 1 x 16-bit 7-channel advanced time r, 6-\nchannel PWM output with dead -time \ngenerator and emergency stop  \n− Up to 5 x 16-bit and 2 x 32-bit timers, each \nwith 4 IC/OC/PWM o r pulse counter  and \nquadrature (incremental) encoder input  \n− 2 x watchdog timers ( general WDT  and \nwindow ed WWDT ) \n− SysTick timer: a 24 -bit downcounter  \n\uf06e ERTC: enhanced RTC with auto -wakeup, \nalarm , subsecond accuracy , and  hardware \ncalendar ; supports calibration  \n\uf06e Up to 12 communication interfaces  \n− 2 x I2C interfaces  for SMBus/PMBus  support  \n− 5 x USART s, support  master synchronous \nSPI and modem control, with ISO7816  \ninterface , LIN and IrDA \n− 2 x SPIs (36 Mbit/s), both with I2S interface \nmultiplexed  \n− CAN  interface (2.0B  Active), with 256 bytes \nof dedicate d buffers  \n− OTG  full speed interface , with 1280 bytes of \ndedicated buffers  \n− SDIO interface  \n\uf06e CRC  calculation unit  \n\uf06e 96-bit unique ID  (UID)  \n\uf06e Debug mode s \n− Serial wire debug (SWD) and JTAG \ninterfaces  \n\uf06e Operating temperature s: -40 to +105 °C \nAT32F 415 Series Data sheet  \n2022.6.6  2 Ver 2.01 \n\uf06e Packages  \n− LQFP 64 10 x 10 mm  \n− LQFP64 7 x 7 mm  \n− LQFP48 7 x 7 mm  \n− QFN48 6 x 6 mm  \n− QFN32 4 x 4 mm  Table 1. AT32F415 d evice summary  \nFlash  Part number  \n256 K Bytes  AT32F415 RCT7, AT32F415 RCT7-7, \nAT32F415 CCT7, AT32F415CCU7, \nAT32F415 KCU7-4 \n128 KBytes  AT32F415 RBT7, AT32F415 RBT7-7, \nAT32F415 CBT7, AT32F415CBU7, \nAT32F415 KBU7-4 \n64 KBytes  AT32F415 R8T7, AT32F415 R8T7-7, \nAT32F415 C8T7, AT32F415 K8U7-4 \n \nAT32F 415 Series Datasheet  \n2022.6.6  3 Ver 2.01 \nContents  \n1 Descriptions  ................................ ................................ ................................ .........  10 \n2 Functional overview  ................................ ................................ ............................  12 \n2.1 ARM® Cortex®-M4................................ ................................ ................................ ... 12 \n2.2 Memory  ................................ ................................ ................................ ..................  13 \n2.2.1  Internal Flash memory  ................................ ................................ ...............................  13 \n2.2.2  Memory protection unit (MPU)  ................................ ................................ ...................  13 \n2.2.3  Embedded SRAM  ................................ ................................ ................................ ....... 13 \n2.3 Interrupts  ................................ ................................ ................................ ................  13 \n2.3.1  Nested vectored interrupt controller (NVIC)  ................................ ...............................  13 \n2.3.2  External interrupts (EXINT)  ................................ ................................ ........................  13 \n2.4 Power control (PWC)  ................................ ................................ ..............................  14 \n2.4.1  Power supply schemes  ................................ ................................ ..............................  14 \n2.4.2  Reset and power voltage monitoring (POR / LVR / PVM)  ................................ .........  14 \n2.4.3  Voltage regulator (LDO)  ................................ ................................ .............................  14 \n2.4.4  Low-power modes  ................................ ................................ ................................ ...... 14 \n2.5 Boot modes  ................................ ................................ ................................ ............  15 \n2.6 Clocks  ................................ ................................ ................................ ....................  15 \n2.7 General -purpose input / output (GPIOs)  ................................ ................................ . 16 \n2.8 Remap capability  ................................ ................................ ................................ .... 16 \n2.9 Direct Memory Access Controller (DMA)  ................................ ................................  16 \n2.10  Timers (TMR)  ................................ ................................ ................................ .........  17 \n2.10.1  Advanced timer (TMR1)  ................................ ................................ .............................  17 \n2.10.2  General -purpose timers (TMR2~5 and TMR9~11)  ................................ ....................  18 \n2.10.3  SysTick timer  ................................ ................................ ................................ ..............  18 \n2.11  Watchdog (WDT)  ................................ ................................ ................................ .... 18 \n2.12  Window watchdog (WWDT)  ................................ ................................ ...................  19 \n2.13  Enhanced re al-time clock (ERTC) and battery powered registers (BPR)  ................  19 \n2.14  Communication interfaces  ................................ ................................ ......................  20 \n2.14.1  Serial peripheral interface (S PI) / Inter -integrated sound interface (I2S) ...................  20 \n2.14.2  Universal synchronous / asynchronous receiver transmitters (USART)  ...................  20 \nAT32F 415 Series Datasheet  \n2022.6.6  4 Ver 2.01 \n2.14. 3 Inter-integrated -circuit interface (I2C) ................................ ................................ .........  20 \n2.14.4  Secure digital input/output interface (SDIO)  ................................ ..............................  21 \n2.14.5  Controller area networ k (CAN)  ................................ ................................ ...................  21 \n2.14.6  Universal serial bus On -The-Go full -speed (OTGFS)  ................................ ................  21 \n2.15  Cyclic redundancy check (CRC) calculation unit  ................................ ....................  21 \n2.16  Analog -to-digital converter (ADC)  ................................ ................................ ...........  22 \n2.16.1  Temperature sensor (V TS) ................................ ................................ ..........................  22 \n2.16.2  Internal reference voltage (V INTRV) ................................ ................................ .............  22 \n2.17  Comparator (CMP)  ................................ ................................ ................................ . 22 \n2.18  Debug: serial wire debugger (SWD) / JTAG interfa ces ................................ ...........  22 \n3 Pin functional definitions  ................................ ................................ ....................  23 \n4 Memory mapping  ................................ ................................ ................................ . 30 \n5 Electr ical characteristics  ................................ ................................ ....................  31 \n5.1 Parameter conditions ................................ ................................ ..............................  31 \n5.1.1  Minimum and maximum values  ................................ ................................ .................  31 \n5.1.2  Typical values  ................................ ................................ ................................ .............  31 \n5.1.3  Typical curves  ................................ ................................ ................................ .............  31 \n5.1.4  Power supply scheme  ................................ ................................ ................................  31 \n5.2 Absolute maximum values  ................................ ................................ ......................  32 \n5.2.1  Ratings  ................................ ................................ ................................ .......................  32 \n5.2.2  Electrical sensitivity  ................................ ................................ ................................ .... 33 \n5.3 Specifications  ................................ ................................ ................................ .........  34 \n5.3.1  General operating conditions  ................................ ................................ .....................  34 \n5.3.2  Operating conditions  at power -up / power -down  ................................ .......................  34 \n5.3.3  Embedded reset and power control block characteristics  ................................ .........  34 \n5.3.4  Memory characteristics  ................................ ................................ ..............................  36 \n5.3.5  Supply current characteristics  ................................ ................................ ....................  36 \n5.3.6  External clock source characteristics  ................................ ................................ .........  44 \n5.3.7  Internal clock source characteristics  ................................ ................................ ..........  48 \n5.3.8  PLL characteristics  ................................ ................................ ................................ ..... 49 \n5.3.9  Wakeup time from low -power mode ................................ ................................ ...........  49 \n5.3.10  EMC characteristics  ................................ ................................ ................................ ... 49 \nAT32F 415 Series Datasheet  \n2022.6.6  5 Ver 2.01 \n5.3.11  GPIO port characteristics  ................................ ................................ ...........................  50 \n5.3.12  NRST pin characteristics  ................................ ................................ ............................  52 \n5.3.13  TMR timer characteristics  ................................ ................................ ..........................  52 \n5.3.14  SPI / I2S characteristics  ................................ ................................ ..............................  53 \n5.3.15  I2C characteristics  ................................ ................................ ................................ ...... 56 \n5.3.16  SDIO characteristics ................................ ................................ ................................ ... 57 \n5.3.17  OTGFS characteristics  ................................ ................................ ...............................  58 \n5.3.18  12-bit ADC characteristics  ................................ ................................ ..........................  59 \n5.3.19  Internal reference voltage (V INTRV) characteristics  ................................ .....................  61 \n5.3.20  Temperature sensor (V TS) characteristics  ................................ ................................ .. 62 \n5.3.21  CMP characteristics  ................................ ................................ ................................ ... 63 \n6 Package inf ormation  ................................ ................................ ...........................  64 \n6.1 LQFP64 – 10 x 10 mm  ................................ ................................ ...........................  64 \n6.2 LQFP64 – 7 x 7 mm  ................................ ................................ ...............................  66 \n6.3 LQFP48 – 7 x 7 mm  ................................ ................................ ...............................  68 \n6.4 QFN48 – 6 x 6 mm  ................................ ................................ ................................ . 70 \n6.5 QFN32 – 4 x 4 mm  ................................ ................................ ................................ . 72 \n6.6 Device marking  ................................ ................................ ................................ ....... 73 \n6.7 Thermal characteristics  ................................ ................................ ..........................  74 \n7 Part numbering  ................................ ................................ ................................ .... 75 \n8 Document revision history  ................................ ................................ .................  76 \nAT32F 415 Series Datasheet  \n2022.6.6  6 Ver 2.01 \nList of Tables  \nTable 1. AT32F415 device summary  ................................ ................................ ................................ ... 2 \nTable 2. AT32F415 f eatures and peripheral counts  ................................ ................................ ...........  11 \nTable 3. Pin configurations for Bootloader  ................................ ................................ .........................  15 \nTable 4. Timer feature comparison  ................................ ................................ ................................ .... 17 \nTable 5. AT32F415 series pin definitions  ................................ ................................ ...........................  26 \nTable 6. Voltage characteristics  ................................ ................................ ................................ .........  32 \nTable 7. Current characteristics  ................................ ................................ ................................ .........  32 \nTable 8. Thermal characteristics  ................................ ................................ ................................ ........  32 \nTable 9. ESD values ................................ ................................ ................................ ...........................  33 \nTable 10. Latch -up values  ................................ ................................ ................................ ..................  33 \nTable 11. General operating conditions  ................................ ................................ .............................  34 \nTable 12. Operating conditions a t power -up/power -down  ................................ ................................ . 34 \nTable 13. Embedded reset and power management block characteristics  ................................ ....... 34 \nTable 14. Programmable voltage reg ulator characteristics  ................................ ...............................  35 \nTable 15. Internal Flash memory characteristics  ................................ ................................ ...............  36 \nTable 16. Internal Flash memory endurance and data re tention  ................................ .......................  36 \nTable 17. Typical current consumption in Run mode ................................ ................................ .........  37 \nTable 18. Typical current consumption in Sleep mode  ................................ ................................ ...... 38 \nTable 19. Maximum current consumption in Run mode  ................................ ................................ .... 39 \nTable 20. Maximum current consumption in Sleep mode  ................................ ................................ . 39 \nTable 21. Typical and maximum current consumptions in Deepsleep and Standby modes  .............  40 \nTable 22. Typical and maximum current consumptions on V BAT with LEXT and ERTC on ...............  42 \nTable 23. Peripheral current consumption  ................................ ................................ .........................  43 \nTable 24. HEXT 4 -25 MHz crystal characteristics(1)(2) ................................ ................................ ....... 44 \nTable 25. HEXT external source characteristics  ................................ ................................ ................  45 \nTable 26. LEXT 32.768 kHz crystal characteristics(1)(2) ................................ ................................ ..... 46 \nTable 27. LEXT external source characteristics  ................................ ................................ ................  47 \nTable 28. HICK clock characteristics  ................................ ................................ ................................ . 48 \nTable 29. LICK clock characteristics  ................................ ................................ ................................ .. 48 \nTable 30. PLL characteristics  ................................ ................................ ................................ .............  49 \nTable 31. Low -power mode wakeup time  ................................ ................................ ..........................  49 \nTable 32. EMS characteristics  ................................ ................................ ................................ ...........  49 \nTable 33. GPIO static characteristics  ................................ ................................ ................................ . 50 \nAT32F 415 Series Datasheet  \n2022.6.6  7 Ver 2.01 \nTable 34. Output voltage charac teristics ................................ ................................ ............................  51 \nTable 35. Input AC characteristics  ................................ ................................ ................................ ..... 51 \nTable 36. NRST pin characteristics ................................ ................................ ................................ .... 52 \nTable 37. TMR characteristics  ................................ ................................ ................................ ...........  52 \nTable 38. SPI characteristics  ................................ ................................ ................................ .............  53 \nTable 39. I2S characteristics  ................................ ................................ ................................ ..............  55 \nTable 40. SD / MMC characteristics  ................................ ................................ ................................ .. 57 \nTable 41. OTGFS startup time  ................................ ................................ ................................ ...........  58 \nTable 42. OTGFS DC electrical characteristics  ................................ ................................ .................  58 \nTable 43. OTGFS electrical characteristics  ................................ ................................ .......................  58 \nTable 44. ADC characteristics  ................................ ................................ ................................ ............  59 \nTable 45. R AIN max for f ADC = 14 MHz  ................................ ................................ ................................  60 \nTable 46. R AIN max for f ADC = 28 MHz  ................................ ................................ ................................  60 \nTable 47. ADC accuracy(1) ................................ ................................ ................................ .................  60 \nTable 48. Internal reference voltage characteristics  ................................ ................................ ..........  61 \nTable 49. Temperature sensor characteris tics ................................ ................................ ...................  62 \nTable 50. CMP characteristics  ................................ ................................ ................................ ...........  63 \nTable 51. LQFP64 – 10 x 10 mm 64 pin low -profile quad flat package mechanical data  .................  65 \nTable 52. LQFP64 – 7 x 7 mm 64 pin low -profile quad flat package mechanical data  .....................  67 \nTable 53. LQFP48 – 7 x 7 mm 48 pin low -profile qu ad flat package mechanical data  .....................  69 \nTable 54. QFN48 – 6 x 6 mm 48 pin quad flat no -leads package mechanical data  .........................  71 \nTable 55. QFN32  – 4 x 4 mm 32 pin quad flat no -leads package mechanical data  .........................  73 \nTable 56. Package thermal characteristics  ................................ ................................ ........................  74 \nTable 57. AT32F415 s eries part numbering  ................................ ................................ .......................  75 \nTable 58. Document revision history  ................................ ................................ ................................ .. 76 \nAT32F 415 Series Datasheet  \n2022.6.6  8 Ver 2.01 \nList of figures  \nFigure 1. AT32F415 block diagra m ................................ ................................ ................................ ... 12 \nFigure 2. AT32F415 LQFP64 pinout  ................................ ................................ ................................ .. 23 \nFigure 3. AT32F415 LQFP48 pinout  ................................ ................................ ................................ . 24 \nFigure 4. AT32F415 QFN48 pinout  ................................ ................................ ................................ ... 24 \nFigure 5. AT32F415 QFN32 pinout  ................................ ................................ ................................ ... 25 \nFigure 6 . Memory map  ................................ ................................ ................................ .......................  30 \nFigure 7 . Power supply scheme  ................................ ................................ ................................ ........  31 \nFigure 8. Power on reset and low voltage reset waveform  ................................ ...............................  35 \nFigure 9 . Typical  current consumption in Deepsleep mode with LDO  in run mode vs. \ntemperature at different V DD ................................ ................................ ...............................  40 \nFigure 10 . Typical current consumption in Deepsleep mode with LDO  in low -power mode vs. \ntemperature  at different V DD ................................ ................................ .............................  41 \nFigure 11 . Typical current consumption in Standby mode vs. temperature at different V DD .............  41 \nFigure 12 . Typical cur rent consumption on V BAT with L EXT and ERTC on vs. temperature  at \ndifferent V BAT values  ................................ ................................ ................................ .........  42 \nFigure 13 . HEXT t ypical application with an 8 MHz crystal  ................................ ...............................  44 \nFigure 14 . HEXT external source AC timing diagram ................................ ................................ ........  45 \nFigure 15 . LEXT t ypical application with a 32.768 kHz crystal  ................................ .........................  46 \nFigure 16 . LEXT external source AC timing diagram  ................................ ................................ ........  47 \nFigure 17. HICK clock frequency accuracy vs. temperature  ................................ .............................  48 \nFigure 18 . Recommen ded NRST pin protection  ................................ ................................ ...............  52 \nFigure 19 . SPI timing diagram - slave mode and CPHA = 0  ................................ .............................  54 \nFigure 20 . SPI timing diagram - slave mode and C PHA = 1  ................................ .............................  54 \nFigure 21 . SPI timing diagram - master mode  ................................ ................................ ...................  54 \nFigure 22 . I2S slave timing diagram (Philips protocol)  ................................ ................................ ...... 55 \nFigure 23 . I2S master timing diagram (Philips protocol)  ................................ ................................ .... 56 \nFigure 24 . SDIO high -speed mode  ................................ ................................ ................................ .... 57 \nFigure 25. SD default mode  ................................ ................................ ................................ ...............  57 \nFigure 26 . OTGFS timings: definition of data signal rise and fall time  ................................ ..............  58 \nFigure 27 . ADC accuracy cha racteristics  ................................ ................................ ..........................  61 \nFigure 28 . Typical connection diagram using the ADC  ................................ ................................ ..... 61 \nFigure 29 . VTS vs. temperature  ................................ ................................ ................................ ..........  62 \nFigure 30. CMP hysteresis  ................................ ................................ ................................ ................  63 \nAT32F 415 Series Datasheet  \n2022.6.6  9 Ver 2.01 \nFigure 31 . LQFP64 – 10 x 10 mm 64 pin low -profile quad flat package outline  ...............................  64 \nFigure 32 . LQFP64 – 7 x 7 mm 64 pin low -profile quad flat package outline  ................................ ... 66 \nFigure 33 . LQFP48 – 7 x 7 mm 48 pin low -profile quad flat package outline  ................................ ... 68 \nFigure 34 . QFN48 – 6 x 6 mm 48 pin quad flat no -leads package outline  ................................ ........  70 \nFigure 35 . QFN32 – 4 x 4 mm 32 pin quad flat no -leads package outline  ................................ ........  72 \nFigure 36 . Marking example  ................................ ................................ ................................ ..............  73 \nAT32F 415 Series Datasheet  \n2022.6.6  10 Ver 2.01 \n1 Description s \nThe AT32F 415 is based on  the high -performance ARM® Cortex®-M4 32-bit RISC  core operating a \nfrequency of up to 150 MHz. The Cortex®-M4 core featu res a full set of DSP instructions and a \nmemory protection unit (MPU) which enhances application security.  \nThe AT32F 415 incorporates  high-speed embedded memories (up to 256 KBytes of internal Flash \nmemory and 32 KBytes of SRAM ), a wide range of enhanced GPIOs and peripherals connected to \ntwo APB buses.  Any block of the embedded Flash memory can be protected by the “sLib” (security \nlibrary) , a security area with code -executable only.   \nThe AT32F 415 offers one  12-bit ADC,  two analog comparators (CMP),  five general-purpose 16 -bit \ntimers , two 32-bit general -purpose timer s, and one advanced timer . It supports  standard and \nadvanced communication interfaces : two I2Cs, two SPIs (both multiplexed as I2Ss), five USARTs , \none SDIO, one OTG FS interface  and one CAN . \nThe AT32F415 operates in the -40 to +105 °C temperature range, with a power supply from  2.6 to \n3.6 V. A comprehensive set of power -saving modes mee t the requirements  of low-power \napplication s. \nThe AT32F 415 offers devices in various packages . They are fully pin-to-pin, software and \nfunctionality  compatible  with the entire AT32F415 series  devices, except that  the configurations of \nperipherals are not completely identical, d epending on the packages  types.  \nAT32F 415 Series Datasheet  \n2022.6.6  11 Ver 2.01 \nTable 2. AT32F415  features and peripheral counts  \nPart Number  AT32F415  \nxxU7 -4 AT32F415  \nxxU7  AT32F415  \nxxT7  AT32F415  \nxxT7 -7 AT32F415  \nxxT7  \nK8 KB KC CB CC C8 CB CC R8 RB RC R8 RB RC \nCPU frequency  (MHz)  150 \nFlash  (KBytes)  64 128 256 128 256 64 128 256 64 128 256 64 128 256 \nSRAM ( KBytes ) 32 Timers  Advanced  1 1 1 1 1 \n32-bit general -\npurpose  2 2 2 2 2 \n16-bit general -\npurpose  5 5 5 5 5 \nSysTick  1 1 1 1 1 \nWDT  1 1 1 1 1 \nWWD T 1 1 1 1 1 \nERTC 1 1 1 1 1 Communication  I2C 2 2 2 2 2 \nSPI/I2S 2/2(1) 2/2(1) 2/2(1) 2/2 2/2 \nUSART  + UART  2 + 0 3 + 0 3 + 0 3 + 2 3 + 2 \nSDIO  1(2) 1(2) 1(2) 1 1 \nOTGFS  1 1 1 1 1 \nCAN  1 1 1 1 1 Analog  12-bit ADC  \nnumbers / \nchannels  1 \n10 10 10 16 16 \nComparator  2 \nGPIO  27 39 39 55 55 \nOperating \ntemperatures  -40 to +105 °C \nPackages  QFN32  \n4 x 4 mm  QFN 48 \n6 x 6 mm  LQFP48  \n7 x 7 mm  LQFP 64 \n7 x 7 mm  LQFP 64 \n10 x 10 mm  \n(1) Only I2S1 exists MCK pin on LQFP48 , QFN48 , and QFN32  packages.  \n(2) SDIO 1 support s maximum 4 -bit (D0~D3) mode  on LQFP48 , QFN48 , and QFN32  packages.  \n \nAT32F 415 Series Datasheet  \n2022.6.6  12 Ver 2.01 \n2 Functional  overview  \n2.1 ARM® Cortex®-M4 \nThe ARM C ortex®-M4 processor is the lat est generation of ARM processor  for embedded systems. \nIt is a  32-bit RISC processor that features  exceptional code efficiency , outstanding computational \nperformance and advanced interrupt respon se mechanism . The processor supports a s et of DSP \ninstructions  that enable  efficient signal processing and complex algorithm execution. Figure 1 \nshows the general block diagram of the AT32F 415. \nFigure 1. AT32F 415 block diagram  \n@VDD\n@VDDA@VBAT@VDDARM\nCortex -M4\n (Fmax  150 MHz)\nAHB Bus matrix  (Fmax 150 MHz)\nDMA 1\n7 channel\nSRAM\ncontrollerFlash\ncontrollerFlash\nSRAM\nAPB2\nbridgeAPB1\nbridge\nAPB2  Bus (Fmax 75 MHz)APB1 Bus (Fmax 75 MHz)CRM\nTMR 2\nTMR 3\nTMR 4\nTMR 5\nERTC\nWWDTPWC\nUSART 2\nUSART 3\nUART 4\nUART 5\nCAN1BPRWDTIOMUX\nEXINT / WKUP\nTMR 1\nUSART 1\nI2C1\nI2C2TMR 9\nTMR 10\nTMR 11\nADCIF 1 ADC1HICK 48 MHz\nLICKPLL\nFmax 150 MHz\nLEXT\n 32 kHzPOR /LVR\nPVM\nLDO 1.2VSWD /JTAG\nNVICHCLKFCLK\nPCLK 1\nPCLK 2HEXT 4~25 MHz\nTemperature \nsensorSDIO 1\nSPI1 / I2S1SPI2 / I2S2GPIOA\nGPIOB\nGPIOC\nGPIOD\nGPIOFOTGFS 1\n@VDDACMP 2CMP 1DMA 2\n7 channel\nSRAM\n1280 B\n \nAT32F 415 Series Datasheet  \n2022.6.6  13 Ver 2.01 \n2.2 Memory  \n2.2.1  Internal Flash memory  \nUp to 256 KBytes of embedded Flash is available for storing programs and data.  Any part of the \nembedded Flash memory can be protected by the sLib  (security library) , a security area that is \ncode -executable only but non -readable. “sLib” is a mechanism designed to protect  the intelligence  \nof solution vendo rs and facilitate  the second -level development by customers.  \nThere is another 18-KByte boot code area  in which the bootloader is store d. \nA User System Data  block is included, which is used to configure the hardware behaviors such as \nread/ erase/ write protection and watchdog  self-enable . User System Data  allows to set erase/write \nand read protection individually . \n2.2.2  Memory protection unit (MPU ) \nThe memory protection unit (MPU ) is used to manage the CPU accesses to memory to prevent one \ntask to accidentally corrupt the memory or resources used by any other a ctive task. This memory \narea consists of  up to 8 protected areas that  can in turn be divided up into 8 subareas. The \nprotection area sizes ar e between 32 bytes and the entire  4 gigabytes of addressable memory.  The \nMPU is especially suited to the a pplications where some critical or certified code has to be \nprotected  against the misbehavior of other tasks. It is usually managed by an RTOS ( real-time \noperating system).  \n2.2.3  Embedded SRAM  \nThe device offers 32 KBytes of embedded SRAM (read/write) is accessible at  CPU clock speed \nwith 0 wait states.  \n2.3 Interrupts  \n2.3.1  Nested vectored interrupt  controller (NVIC)  \nThe AT32F 415 embed s a nested vectored interrupt controller that is able to manage 16 priority \nlevels and handle maskable interrupt channels plus the 16 interrupt lines of the Cortex®-M4 core. \nThis hardware block provides flexible interru pt management features with minimal interrupt latency.  \n2.3.2  External interrupt s (EXINT ) \nThe external interrupt  (EXINT),  which is  connected directly with NVIC,  consists of 23 edge detector \nlines used to generate interrupt requests. Each line can be independently  configured to select the \ntrigger event (rising edge, falling edge, both) and can be masked independently. A pending register \nmaintains the status of the interrupt requests. The external interrup t lines connects u p to 16 GPIOs . \nAT32F 415 Series Datasheet  \n2022.6.6  14 Ver 2.01 \n2.4 Power control (PWC)  \n2.4.1  Power su pply schemes  \n\uf06c VDD = 2.6～3.6 V : an external power supply for GPIO s and the internal block such as the \ninternal regulator  (LDO) , provided externally through VDD pins.  \n\uf06c VDDA = 2.6～3.6 V : an external analog power supply for ADC  and CMP . VDDA and V SSA must be \nthe same voltage potential as  VDD and V SS, respectively.  \n\uf06c VBAT = 1.8～3.6 V: power supply for VBAT domain through  the ex ternal battery or super \ncapacitor, or or through VDD when  the ex ternal battery or super capacitor is not present . VBAT \n(through power  switch)  supplies for ERTC, external crystal 32 kHz (LEXT), and battery \npowered registers (BPR)  when V DD is not present.  \n2.4.2  Reset and p ower voltage monitoring (POR  / LVR / PVM)  \nThe device has an integrated power -on reset (POR)/ low voltage  reset ( LVR) circuitry. It is  always \nactive and allow s proper operation starti ng from 2. 6 V. The device remains in reset mode when V DD \ngoes  below a specified threshold ( VLVR), without the need for an external reset circuit.  \nThe device embeds  a power  voltage monitor (PVM) that monitors  the V DD power supply and \ncompares it to the V PVM threshold. An interrupt  can be generated  when V DD drops below the V PVM \nthreshold and/or when V DD rises above  the V PVM threshold. The PVM  is enabled by software.  \n2.4.3  Voltage regulator  (LDO)  \nThe LDO has three ope rating  modes: normal, low -power,  and power down.  \n\uf06c Normal mode : It is used in Run/Sleep  mode and  can be used  in Deepsleep  mode ; \n\uf06c Low-power mode : It can be used in Deepsleep  mode ; \n\uf06c Power down mode : It is used in Standby mode . The regulator output  (LDO)  is in hi gh \nimpedance and the kernel circuitry is powered down  but the contents of the registers and \nSRAM are lost.  \nThis LDO operates always in its normal mode after reset.  \n2.4.4  Low-power modes  \nThe AT32F 415 supports three low -power modes:  \n\uf06c Sleep  mode  \nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up \nthe CPU when an interrupt/event occurs.  \n\uf06c Deepsleep  mode  \nDeepsleep  mode achieves the lowest power consumption while holding  the content of SRAM \nand registers. All clocks in the LDO power  domain are stopped, disabling the PLL, the HICK \nclock and  the H EXT crystal . The voltage regulator can also be put in normal or low -power \nmode . \nThe device can be woken up from Deepsleep  mode by any of the EXINT  line. The EXINT  line \nsource can be one of the  16 external lines, the PVM  output, an ERTC alarm, the OTG FS or the \nCMP wakeup . \nAT32F 415 Series Datasheet  \n2022.6.6  15 Ver 2.01 \n\uf06c Standby  mode  \nThe Standby mode is used to achieve  the lowest power consumption. The internal voltage \nregulator is s witched off so that the entire LDO power  domain is powered off . The PLL, the \nHICK  clock  and the HEXT  crystal are also switched off. After entering Standby mode, SRAM \nand register contents are lost except for registers in the BPR domain and Standby circuitry.  \nThe device leaves  Standby mode when an external reset (NRST  pin), a  WDT  reset, a rising \nedge on the WKUP pin, or an ERTC alarm occurs.  \nNote:  ERTC, WDT, and the corresponding clock sources are not stopped while  entering Deepsleep  or Standby \nmode.  \n2.5 Boot modes  \nAt startup,  boot pins are used to select one of three boot  options:  \n\uf06c Boot from the internal Flash memory;  \n\uf06c Boot from boot code area ; \n\uf06c Boot from embedded SRAM . \nThe b ootloader is stored in boot code area . It is used to reprogram t he Flash memory through \nUSART1, USART2 , and OTGFS1 . Table 3 provides the pin configurations for Bootloade r. \nTable 3. Pin configurations  for Bootloader  \nInterface  Pins \nUSART1  PA9: USART1_TX  \nPA10 : USART1_RX(1) \nUSART2  PA2: USART2_TX(1) \nPA3: USART2_RX(1) \nOTG1FS1  PA11: OTGFS1_D - \nPA12: OTGFS1 _D+ \n(1)  Note that pins used are not 5 V tolerant.  \n \n2.6 Clocks  \nOn rese t, the internal 48 MHz clock  (HICK ), after being divided by 6 (that is 8 MHz) , is selected as \nthe default CPU clock . The application can select a n external 4  to 25  MHz clock (HEXT ) as a \nsystem clock. This clock can be  monitored for failure. If a failure is  detected, HEXT will be switched \noff and the system automatically switches back to the internal HICK . A software interrupt is \ngenerated. Similarly, the system take the same action once HEXT fails when it is used as the \nsource of PLL . \nSeveral prescalers are  available to allow  the configuration of the AHB and the APB (APB1 and \nAPB2) frequency. The maximum frequency of the AHB domain is 150 MHz. The maximum \nfrequency of the APB domains are 75 MHz.  \nAT32F 415 Series Datasheet  \n2022.6.6  16 Ver 2.01 \n2.7 General -purpose input  / output (GPIO s) \nEach of the GPIO pins ca n be configured by software as output (push -pull or open -drain), as input \n(floating with or without pull -up or pull -down), or as multiple  function. Most of the GPIO pins are \nshared with digital or analog multiple  functions. All GPIOs are high current -capab le. \nThe GPIO ’s configuration can be locked, if needed, in order to avoid false  writing to the GPIO ’s \nregisters by following a specific sequence.  \n2.8 Remap  capability  \nThis feature allows the use of a maximum number of peripherals in a given application.  Indeed,  \nalternate functions are available not only on the default pins but also on other  specific pins onto \nwhich they are remappable. This has the advantage of making board  design and port usage much \nmore flexible.  \nFor details refer to Table 5, it shows the list of remappable alternate  functions and the pins onto \nwhich they can be remapped. See the AT32F415  reference  manual for software considerations.  \n2.9 Direct Memory Access Controller ( DMA ) \nAT32F 415 features two 14-channel general -purpose DMAs  (7 channels for DMA1 and 7 channels \nfor DMA2)  that is able to manage memory -to-memory, peripheral -to-memory, and memory -to-\nperipheral transfers. These DMA channels can be  connected to peripherals for the purpose of \nflexible mapping.  \nThe DMA controller  support s circular buffer management, removing the need for user code \nintervention when the controller reaches the end of the buffer.  \nEach channel is connected to dedicated hardware DMA requests, with support for software trigger \non each ch annel. Configuration is made by software and transfer sizes between source and \ndestination are independent.  \nThe DMA can be used with the main peripherals: SPI  and I2S, I2C, USART , advanced and general -\npurpose  timers TM Rx (except TMR 9~11 ), SDIO, and ADC . \nAT32F 415 Series Datasheet  \n2022.6.6  17 Ver 2.01 \n2.10 Timers  (TMR)  \nThe AT32F 415 device  include s an advanced  timer, seven general -purpose timers and a SysTick \ntimer.  \nThe table below compares the features of the advanced  and general -purpose timers.  \nTable 4. Timer feature comparison  \nType Timer  Counter \nresolution  Counter \ntype Prescaler \nfactor  DMA request \ngeneration  Capture/compare \nchannels  Complementary \noutputs  \nAdvanced  TMR1  16-bit Up, down, \nup/down  Any integer \nbetween 1 \nand 65536  Yes 4 3 \nGeneral -\npurpose  TMR2  \nTMR5  32-bit Up, down, \nup/down  Any i nteger \nbetween 1 \nand 65536  Yes 4 No \nTMR3  \nTMR4  16-bit Up, down, \nup/down  Any integer \nbetween 1 \nand 65536  Yes 4 No \nTMR 9 16-bit Up Any integer \nbetween 1 \nand 65536  No 2 No \nTMR 10 \nTMR 11 16-bit Up Any integer \nbetween 1 \nand 65536  No 1 No \n \n2.10.1  Advanced timer  (TMR 1) \nThe advanced  timer  (TMR1 ) can be seen a three -phase PWM  generator multiplexed on 6 \nchannels. It has  complementary PWM outputs with program mable dead -time insertion . It can also \nbe seen as a complete general -purpose timer. The ir 4 independent channels ca n be used for:  \n\uf06c Input capture . \n\uf06c Output compare . \n\uf06c PWM generation (edge or center -aligned modes) . \n\uf06c One-cycle  mode output . \nIf configured as a standard 16 -bit timer,  it has the same features as that of the  TMRx timer. If \nconfigured as a 16-bit PWM generator, it ha s full modulation capability (0  to 100%).  \nIn debug mode, the advanced  timer counter can be frozen and the PWM outputs disabled to turn \noff any power switch driven by these outputs.  \nMany features are shared with those of the general -purpose TMR s which have the same \narchitecture. Thus t he advanced  timer can work together with the general -purpose T MR timers via \nthe link feature for synchronization or event chaining.  \nAT32F 415 Series Datasheet  \n2022.6.6  18 Ver 2.01 \n2.10.2  General -purpose timers ( TMR 2~5 and TMR9~11 ) \nThere are seven synchronizable general -purpose time rs embedded  in the AT32F 415. \n\uf06c TMR2, TMR3, TMR4 , and TMR5  \nThe TMR2  and TMR5  timer s are  based on a 32 -bit auto -reload up/down counter and a 16 -bit \nprescaler. The TMR3  and TMR4  timer s are  based on a 16 - bit auto -reload up/down counter \nand a 16 -bit prescaler. T hey can offer four independent channels on the largest package s. \nEach channel can be used for input capture/output compare, PWM or one -cycle  mode outputs.  \nThese g eneral -purpose timers can work with  the advanced  timers via the timer link feature for \nsynchro nization or event chaining. In debug mode, their counter s can be frozen. Any of these \ngenera l-purpose timers can be used for the generation of  PWM output . Each timer has its \nindividu al DMA request mechanism.  \nThey are capable of handling incremental quadrat ure encoder signals and the digital outputs \ncoming from 1 to 3 hall -effect sensors.  \n\uf06c TMR9  \nTMR9  is based on a 16 -bit auto -reload upcounter, a 16 -bit prescaler, and two independent \nchannels for input capture/output compare, PWM, or one-cycle  mode output. It can be \nsynchronized with the full -featured general -purpose timers. It can also be used as simple time \nbases.  \n\uf06c TMR1 0 and TMR1 1 \nThese timers are based on a 16 -bit auto -reload upcounter, a 16 -bit prescal er, and one \nindependent channel  for input capture/output c ompare, PWM, or one -cycle  mode output. They \ncan be synchronized with the full -featured general -purpose timers. They can also be used as \nsimple time bases.  \n2.10.3  SysTick timer  \nThis timer is dedicated to real -time operating systems, but could also be used  as a sta ndard down \ncounter. Its features include:  \n \n\uf06c A 24-bit down counter . \n\uf06c Auto-reload capability . \n\uf06c Maskable system interrupt generation when the counter reaches 0 . \n\uf06c Programmable clock source . \n2.11 Watchdog (WDT)  \nThe watchdog consists of  a 12-bit downcounter and 8 -bit pre scaler. It is clocked by  an independent \ninternal LICK clock . As it operates independently from the main clock, it can operate in Deepsleep \nand Standby modes. It can be used either as a watchdog to  reset the device when an error  occurs, \nor as a free running  timer for application timeout management. It is self-enabled  through User \nSystem Data . The counter can be frozen in debug mode.  \nAT32F 415 Series Datasheet  \n2022.6.6  19 Ver 2.01 \n2.12 Window watchdog (WWDT)  \nThe window watchdog embeds a  7-bit downcounter that can be set as free running. It can be used \nas a watc hdog to reset the device when a n error occurs. It is clocked by  the main clock. It has an \nearly warning interrupt capability and the counter can be frozen in debug mode.  \n2.13 Enhanced r eal-time clock (ERTC) and battery powered  \nregisters  (BPR)  \nThe battery powere d domain includes:  \n\uf06c Enhanced real-time clock ( ERTC) . \n\uf06c Twenty  32-bit battery powered register s. \nThe enhanced real-time clock ( ERTC) is an independent BCD timer/counter. It supports the \nfollowing features:  \n\uf06c Calendar with  second, minute, hour (12 or 24 format), week day, date,  month, year, in BC D \n(binary -coded decimal) format.  \n\uf06c Sub-second value in binary format.  \n\uf06c Automatic correction for 28, 29 (leap year ), 30, and 31 days of the month.  \n\uf06c Two p rogrammable alarms and one periodic  wakeup capability from Deepsleep or St andby \nmode . \n\uf06c To compensate quartz crystal inaccuracy, ERTC can be calibrated via a 512 Hz external \noutput . \nThe alarm registers are used to generate an alarm at a specific time  whereas the  calendar fields \ncan be independently masked for alarm comparison. To generate a periodic interrupt, a 16 -bit \nprogrammable binary auto -reload downcounter with programmable resolution is available  and \nallows automatic wakeup and periodic alarms from every 120 μs to every 36 hours.  Other 32 -bit \nregisters also feature programmable sub -second, second, minute, hour, week day and date.  \nA 20-bit prescaler is used as a  time base clock. It is by default configured to generate a  time base \nof 1 second from  a clock at 32.768 kHz.  \nThe battery powered register s (BPR) are 32 -bit registers used to store 80 bytes of user application \ndata. Battery powered registers are not reset by a system , or when the device wakes up from the \nStandby mode . \nERTC and BPR are power ed through a power switch. When VDD exists, the switch selects V DD as \npower supply, or V BAT is used as supply source.  \nAT32F 415 Series Datasheet  \n2022.6.6  20 Ver 2.01 \n2.14 Communication interface s \n2.14.1  Serial peripheral interface (SPI)  / Inter -integrated sound  interface  \n(I2S) \nThere are u p to two SPI interfaces  able to communicate at up to 36 Mbits/s in slave and master \nmodes in half-duplex mode. The 3 -bit prescaler generates  eight  master mode frequencies and the \nframe is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic \nSD card/MMC /SDHC  modes.  Both SPIs can be served by the DMA controller.  \nTwo standard I2S interfaces (multiplex ed with SPI) are available, which  can be operated in master \nor slave mode  in half -duplex mode. These interfaces can be configured to operate with 16/ 24/32 bit \nresolution, as input or output channels. Audio sampling frequencies ranges from 8  kHz up to 192 \nkHz. When I2S configured in master mode, the master clock can be output to the external 256 times \nsampling frequency.  Both I2Ss can use the DMA controll er. \n2.14.2  Universal synchronous  / asynchronous receiver transmitters \n(USART)  \nThe AT32F 415 embeds three  universal synchronous/asynchronous receiver transmitters (USART1, \nUSART2, and USART3 ) and two  universal async hronous receiver transmitters (UART4 and \nUART5).  \nThese five interfaces provide asynchronous communication, IrDA SIR ENDEC support, \nmultiprocessor communication mode, single -wire half -duplex communication mode, and have LIN \nMaster/Slave capability.  USART1, USART2, and USART3  also offer hardware management of the \nCTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI -like communication \ncapability. All interfaces can  be served by the DMA controller except for UART5.  \nAll interfaces a re able to communicate at a speed  of up to 4.6875  Mbit/s.  \n2.14.3  Inter -integrated -circuit interface (I2C) \nTwo I2C bus interfaces can operate in multi -master and slave m odes. They can support standard  \nmode (max. 100 kHz ) and fast mode (max. 4 00 kHz)  The I2C bus frequency can be increased up  to \n1 MHz. For more details, please cont act your local Artery sales office for technical support.  \nThey support 7/10 -bit addressing mode and 7 -bit dual addressing mode (as slave). A hardware \nCRC generation/verification is included.  They can be served by DMA and they support SMBu s \n2.0/PMBus. \nAT32F 415 Series Datasheet  \n2022.6.6  21 Ver 2.01 \n2.14.4  Secur e digital input/output interface  (SDIO ) \nOne SD/SDIO/MMC host interface is available  to support MultiMediaCard System Specification \nVersion 4.2 in three different data bus modes: 1 -bit (default), 4 -bit and 8 -bit. The interface allows \ndata transfer at up to 48 MHz in 8 -bit mode, and is compliant with SD Memory Card Specifications \nVersion 2.0.  \nThe two different data bus modes supported in the SDIO Card Specification Version 2.0 are: 1 -bit \n(default) and 4 -bit. \nThe current version supports only one SD/SDIO/MMC4. 2 card at any one time and a stack of \nMMC4.1 or previous.  \nIn addition to  SD/SDIO/MMC, this interface is also fully compliant with the CE -ATA digital protocol \nRev1.1.  \n2.14.5  Controller area network (CAN)  \nThe controller area network ( CAN ) is compliant with specific ations 2.0A and 2.0B (active) with a bit \nrate up to 1 Mbit/s. It can receive and transmit standard frames with 11 -bit identifiers as well as \nextended frames with 29 -bit identifiers. It has three trans mit mailboxes, two receive buffers  with 3 \nstages , and 14 scalable filter banks.  It also has a dedicated 256 Bytes buffer , which is not share d \nwith any other peripheral.  \n2.14.6  Universal serial bus On-The-Go full -speed (OTGFS ) \nThe AT32F 415 embeds one  OTG full -speed  (12 Mb/s) device/host peripheral . The OTGFS \nperipheral  is compliant with the USB 2.0 specification and OTG 1. 3 specification. It has software -\nconfigurable endpoint setting and supports suspend/resume.  The OTG FS controller requires a \ndedicated 48 MHz clock that is generated by  a PLL.  \nOTGFS has t he major featur es such as : \n\uf06c Dedicated 1280 KBytes  buffer (not shared with any other peripheral) . \n\uf06c 4 bi-directional endpoints  support number 0 through 3; S tarting from Silicon reversion code C, \nthe firmware supports endpoint 3 to be configured as endpoint 4 . \n\uf06c 8 channels (host mode) . \n\uf06c SOF output . \n\uf06c In accordance with the USB 2.0 Specification, the supported transfer speeds are:  \n− In Host mode: full -speed and low speed . \n− In Device  mode: full -speed . \n2.15 Cyclic redundancy check (CRC) calculation unit  \nThe CRC (cyclic redundancy check) calcu lation unit is used to get a CRC code from a 32 -bit data \nword using  a fixed generator polynomial.  Among other applications, CRC -based techniques are \nused to verify data transmission or storage integrity.  \nAT32F 415 Series Datasheet  \n2022.6.6  22 Ver 2.01 \n2.16 Analog -to-digital converter (ADC ) \nOne 12-bit analog -to-digital converters (ADC) is embedded into AT32F 415 device. It supports \nconversions in single mode or sequential  mode. This ADC also shares up to 16 external channels  \nand two internal channels,  the latter (internal channels ) connected to the temperature sensor (V TS) \nand the internal reference voltag e (VINTRV), respectively. In sequence  mode, automatic conversion \nis performed on a selected group of analog inputs.  \nThis ADC can be served by the DMA controller.  \nA voltage monitor  feature allows very precise mo nitoring of the converted voltage of one, some or \nall selected channels. An interrupt is generated when the converted voltage is above  the \nprogrammed thresholds.  \nThe events generated by the general -purpose t imers (TMRx) and advanced timer  (TMR1 ) can be \nconnected to the regular conversion and preempted conversion  of ADC, respectively. ADC \nconversion ca n be synchronized with clocks through  the application program.  \n2.16.1  Temperature sensor (V TS) \nThe temperature sensor has to generate a voltage VTS that varies linear ly with temperature. The  \ntemperature sensor is internally connected to the ADC1_IN16 input channel which is used to  \nconvert the sensor output voltage into a digital value.  \nThe offset of this line varies from chip to chip due to process variation. The inter nal temperature  \nsensor is more suited to applications that detect temperature variations instead of absolute  \ntemperatures. If accurate temperature readings are needed, an external temperature sensor part  \nshould be used.  \n2.16.2  Internal reference voltage (V INTRV) \nThe internal reference volta ge (VINTRV) provides a stable voltage output for the ADC. VINTRV is \ninternally connected to the ADC 1_IN17  channel.  \n2.17 Comparator (CMP) \nThe AT32F415 embeds two rail -to-rail comparators  with programmable reference voltage (internal \nor external), hysteresis, speed,  selectable output polarity.  \nThe reference voltage can be one of the following:  \n\uf06c External I/O ; \n\uf06c Internal reference voltage (VINTR V) or its submultiple (1/4, 1/2, 3/4).  \nThese two  comparator s can wake up the device from Deepsleep  mode, generate interrupt s and \nbreaks for timers and can be combined as  a window comparator.  \n2.18 Debug: s erial wire  debugger (SWD)  / JTAG  interfaces  \nThe ARM®SWD /JTAG  interface is embedded , consisting of  a serial wire debug interface  and JTAG \nport. It  enables a  serial wire debug ger or a JTAG probe to be connected to the target for \nprogramming and debugging.  The JTAG TMS and TCK pins are shared respectively with  SWDIO \nand SWCLK.  \nAT32F 415 Series Datasheet  \n2022.6.6  23 Ver 2.01 \n3 Pin functional  definitions  \nFigure  2. AT32F 415 LQFP6 4 pinout  \nLQFP641\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16VBAT\nTAMPER_RTC/PC13\nLEXT_IN/PC14\nLEXT_OUT/PC15\nHEXT_IN/PD0\nHEXT_OUT/PD1\nNRST\nPC0\nPC1\nPC2\nPC3\nVSSA/VREF-\nVDDA/VREF+\nWKUP/PA0\nPA1\nPA2\n17\n18\n19\n20\n21\n22\n23\n24\n25\n26\n27\n28\n29\n30\n31\n32PA3\nPF4\nPF5\nPA4\nPA5\nPA6\nPA7\nPC4\nPC5\nPB0\nPB1\nPB2\nPB10\nPB11\nVSS\nVDD47\n46\n45\n44\n43\n42\n41\n40\n38\n37\n36\n35\n34\n33PF7\nPF6\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\nPC6\nPB15\nPB14\nPB13\nPB12495051525354555657585960616263\nPA14PA15PC10PC11PC12PD2PB3PB4PB5PB6PB7BOOT0PB8PB9VSS64VDD\n48\n39\n \nAT32F 415 Series Datasheet  \n2022.6.6  24 Ver 2.01 \nFigure 3. AT32F 415 LQFP48  pinout  \nLQFP481\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12VBAT\nTAMPER_RTC/PC13\nLEXT_IN/PC14\nLEXT_OUT/PC15\nHEXT_IN/PD0\nHEXT_OUT/PD1\nNRST\nVSSA/VREF-\nVDDA/VREF+\nWKUP/PA0\nPA1\nPA2\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24PA3\nPA4\nPA5\nPA6\nPA7\nPB0\nPB1\nPB2\nPB10\nPB11\nVSS\nVDD35\n34\n33\n32\n31\n30\n29\n28\n26\n25PF7\nPF6\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPB15\nPB14\nPB13\nPB123738394041424344454647\nPA14PA15PB3PB4PB5PB6PB7BOOT0PB8PB9VSS48VDD\n36\n27\n \nFigure 4. AT32F 415 QFN48  pinout  \nQFN481\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12VBAT\nTAMPER_RTC/PC13\nLEXT_IN/PC14\nLEXT_OUT/PC15\nHEXT_IN/PD0\nHEXT_OUT/PD1\nNRST\nVSSA/VREF-\nVDDA/VREF+\nWKUP/PA0\nPA1\nPA2\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24PA3\nPA4\nPA5\nPA6\nPA7\nPB0\nPB1\nPB2\nPB10\nPB11\nVSS\nVDD35\n34\n33\n32\n31\n30\n29\n28\n26\n25PF7\nPF6\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPB15\nPB14\nPB13\nPB123738394041424344454647\nPA14PA15PB3PB4PB5PB6PB7BOOT0PB8PB9VSS48VDD\n36\n27\nVSS49\n \nAT32F 415 Series Datasheet  \n2022.6.6  25 Ver 2.01 \nFigure 5. AT32F 415 QFN 32 pinout  \nQFN321\n2\n3\n4\n5\n6\n7\n8VDD\nPD0/HEXT_IN\nPD1/HEXT_OUT\nNRST\nVDDA\nWKUP/PA0\nPA1\nPA2\n9\n10\n11\n12\n13\n14\n15\n16PA3\nPA4\nPA5\nPA6\nPA7\nPB0\nPB1\nPB224\n23\n22\n21\n20\n18\n17PA13\nPA12\nPA11\nPA10\nPA9\nPA825262728293031\nPA14PA15PB3PB4PB5PB6PB7BOOT0PB8 32\n19\nVSS/VSSA/VREF-33\nVDD\n \nAT32F 415 Series Datasheet  \n2022.6.6  26 Ver 2.01 \nThe table below  is the pin definition of the AT32F 415. ”-” represents that there is no such pinout on \nthe related package. The multi -functions list follows priority from high to low. In principle, the analog \nsignals have priority over  the d igital signals, and the digital output signals have priority over  the \ndigital input signals.  \nTable 5. AT32F415  series pin definitions  \nPin number  \nPin name  \nType(1) \nIO level(2) \nMain \nfunction  Alternate functions(3) QFN32  \nLQFP48 / \nQFN48  \nLQFP64  \nDefault  Remap  \n- 1 1 VBAT S - VBAT - - \n- 2 2 PC13(4) I/O - PC13  TAMPER -RTC(5) - \n- 3 3 PC14(4) I/O - PC14  LEXT _IN(5) - \n- 4 4 PC15(4) I/O - PC15  LEXT _OUT(5) - \n2 5 5 PD0(6) I/O - HEXT _IN HEXT _IN PD0 \n3 6 6 PD1(6) I/O - HEXT _OUT  HEXT _OUT  PD1 \n4 7 7 NRST  I/O - NRST  - - \n- - 8 PC0 I/O - PC0 ADC1_IN10  SDIO1 _D0 \n- - 9 PC1 I/O - PC1 ADC1_IN11  SDIO1 _D1 \n- - 10 PC2 I/O - PC2 ADC1_IN12  SDIO1 _D2 \n- - 11 PC3 I/O - PC3 ADC1_IN13  SDIO1 _D3 \n- 8 12 VSSA S - VSSA - - \n5 9 13 VDDA S - VDDA - - \n6 10 14 PA0-WKUP  I/O - PA0 ADC1_IN0 / WKUP /  \nCMP 1_OUT(7) /  \nCMP 1_INP2 / CMP 1_INM6 /  \nUSART2_CTS /  \nTMR2_CH1(7) / TMR2_ EXT(7) /  \nTMR5_CH1(7) TMR1_ EXT \n7 11 15 PA1 I/O - PA1 ADC1_IN1 / CMP 1_INP1 /  \nUSART2_RTS /  \nTMR2_CH2(7) / TMR5_CH2(7) - \n8 12 16 PA2 I/O - PA2 ADC1_IN2 / CMP 2_OUT(7) /  \nCMP 2_INP2 / CMP 2_INM6 /  \nUSART2_TX / TMR2_CH3(7) /  \nTMR5_CH3 / TMR9_CH1(7) SDIO1 _CK \n9 13 17 PA3 I/O - PA3 ADC1_IN3 / CMP 2_INP1 /  \nUSART2_RX / TMR2_CH4(7) /  \nTMR5_CH4 / TMR9_CH2(7) SDIO1 _CMD  \n- - 18 PF4 I/O FT PF4 - UART4_TX / TMR5_CH1  \n- - 19 PF5 I/O FT PF5 - UART4_RX / TMR5_CH2  \n10 14 20 PA4 I/O - PA4 ADC1_IN4 /  \nCMP 1_INM4 / CMP 2_INM4 /  \nUSART2_CK /  \nSPI1_ CS(7) / I2S1_WS(7) SDIO1 _D4 / SDIO1 _D0 \n11 15 21 PA5 I/O - PA5 ADC1_IN5 / CMP 1_INP0 /  \nCMP 1_INM5 / CMP 2_INM5 /  \nSPI1_SCK(7) / I2S1_CK(7) USART3_CK /  \nSDIO1 _D5 / SDIO1 _D1 \n12 16 22 PA6 I/O - PA6 ADC1_IN6  / SPI1_MISO(7) /  \nTMR3_CH1(7) CMP 1_OUT  / USART3_RX /  \nSDIO1 _D6 / SDIO1 _D2 /  \nTMR1_ BRK / TMR10_CH1  \nAT32F 415 Series Datasheet  \n2022.6.6  27 Ver 2.01 \nPin number  \nPin name  \nType(1) \nIO level(2) \nMain \nfunction  Alternate functions(3) QFN32  \nLQFP48 / \nQFN48  \nLQFP64  \nDefault  Remap  \n13 17 23 PA7 I/O - PA7 ADC1_IN7 / CMP 2_INP0 /  \nSPI1_MOSI(7) / I2S1_SD(7) /  \nTMR3_CH2(7) CMP 2_OUT / USART3_TX /  \nSDIO1 _D7 / SDIO1 _D3 /  \nTMR1_ CH1C  / TMR11_CH1  \n- - 24 PC4 I/O - PC4 ADC1_IN14  SDIO1 _CK \n- - 25 PC5 I/O - PC5 ADC1_IN15  SDIO1 _CMD  \n14 18 26 PB0 I/O - PB0 ADC1_IN8 / I2S1_MCK(7) /  \nTMR3_CH3(7) USART3_RTS / TMR1_ CH2C  \n15 19 27 PB1 I/O - PB1 ADC1_IN9 / TMR3_CH4(7) USART3_CTS / TMR1_ CH3C  \n16 20 28 PB2 I/O FT PB2/  \nBOOT1(8) - - \n- 21 29 PB10  I/O FT PB10  I2C2_SCL(7) / USART3_TX(7) TMR2_CH3  \n- 22 30 PB11  I/O FT PB11  I2C2_SDA(7) / USART3_RX(7) TMR2_CH4  \n- 23 31 VSS S - VSS - - \n17 24 32 VDD S - VDD - - \n- 25 33 PB12  I/O FT PB12  USART3_CK(7) / I2C2_SMBA(7) /  \nSPI2_ CS(7) / I2S2_WS(7) /  \nTMR1_ BRK(7) - \n- 26 34 PB13  I/O FT PB13  TMR1_ CH1C(7) / USART3_CTS(7) /  \nSPI2_SCK(7) / I2S2_CK(7) - \n- 27 35 PB14  I/O FT PB14  TMR1_ CH2C(7) / USART3_RTS(7) /  \nSPI2_MISO(7) TMR9_CH1  \n- 28 36 PB15  I/O FT PB15  TMR1_ CH3C(7) / ERTC _REFIN  \nSPI2_MOSI(7) / I2S2_SD(7) TMR9_CH2  \n- - 37 PC6 I/O FT PC6 I2S2_MCK(7) / SDIO1 _D6(7) TMR1_CH1 / TMR3_CH1  \n- - 38 PC7 I/O FT PC7 SDIO1 _D7(7) I2S2_MCK /  \nTMR1_CH2 / TMR3_CH2  \n- - 39 PC8 I/O FT PC8 SDIO1 _D0(7) TMR1_CH3 / TMR3_CH3  \n- - 40 PC9 I/O FT PC9 SDIO1 _D1(7) I2C2_SDA /  \nTMR1_CH4 / TMR3_CH4  \n18 29 41 PA8 I/O FT PA8 OTGFS 1_SOF / CLKOUT /  \nUSART1_CK / TMR1_CH1  I2C2_SCL  \n19 30 42 PA9 I/O FT PA9 OTG FS1_VBUS(9) / USART1_TX(7) /  \nTMR1_CH2  I2C2_SMBA  \n20 31 43 PA10  I/O - PA10  OTG FS1_ID / USART1_RX(7) /  \nTMR1_CH3  - \n21 32 44 PA11  I/O - PA11  OTG FS1_D- / USART1_CTS /  \nCAN1 _RX(7) / TMR1_CH4  CMP 1_OUT  \n22 33 45 PA12  I/O - PA12  OTG FS1_D+  / USART1_RTS /  \nCAN1 _TX(7) / TMR1_ EXT CMP 2_OUT  \n23 34 46 PA13  I/O FT JTMS -\nSWDIO  - PA13  \n- 35 47 PF6 I/O FT PF6 - I2C1_SCL / I2C2_SCL  \n- 36 48 PF7 I/O FT PF7 - I2C1_SDA / I2C2_S DA \n24 37 49 PA14  I/O FT JTCK -\nSWCLK  - PA14  \nAT32F 415 Series Datasheet  \n2022.6.6  28 Ver 2.01 \nPin number  \nPin name  \nType(1) \nIO level(2) \nMain \nfunction  Alternate functions(3) QFN32  \nLQFP48 / \nQFN48  \nLQFP64  \nDefault  Remap  \n25 38 50 PA15  I/O FT JTDI  - PA15 /  \nSPI1_ CS / I2S1_WS /  \nSPI2_ CS / I2S2_WS /  \nTMR2_CH1 / TMR2_ EXT \n- - 51 PC10  I/O FT PC10  UART4_TX(7) / SDIO1 _D2(7) USART3_TX  \n- - 52 PC11  I/O FT PC11  UART4_RX(7) / SDIO1 _D3(7) USART3_RX  \n- - 53 PC12  I/O FT PC12  UART5_TX / SDIO1 _CK(7) USART3_CK  \n- - 54 PD2 I/O FT PD2 UART5_RX / SDIO1 _CMD(7) /  \nTMR3_ EXT - \n26 39 55 PB3 I/O FT JTDO  - PB3 / SWO /  \nSPI1_SCK / I2S1_CK /  \nSPI2_SCK / I2S2_CK /  \nTMR2_CH2  \n27 40 56 PB4 I/O FT NJTRST  - PB4 /   \nSPI1_MISO / SPI2_MISO /  \nI2C2_SDA / TMR3_CH1  \n28 41 57 PB5 I/O FT PB5 I2C1_SMBA  SPI1_MOSI / I2S1_SD /  \nSPI2_MOSI / I2S2_SD /  \nTMR3_CH2  \n29 42 58 PB6 I/O FT PB6 I2C1_SCL(7) / TMR4_CH1  USART1_TX / I2S1_MCK  \n30 43 59 PB7 I/O FT PB7 I2C1_SDA(7) / TMR4_CH2  USART1_RX  \n31 44 60 BOOT0  I - BOOT0  - - \n32 45 61 PB8 I/O FT PB8 SDIO1 _D4(7) / TMR4_CH3 /  \nTMR10_CH1(7)  I2C1_SCL / CAN1 _RX \n- 46 62 PB9 I/O FT PB9 SDIO1 _D5(7) / TMR4_CH4  /  \nTMR11_CH1(7) I2C1_SDA / CAN1 _TX \n- 47 63 VSS S - VSS - - \n1 48 64 VDD S - VDD - - \n- -/49 - VSS S - VSS - - \n33 - - VSS/VSSA S - VSS/VSSA - - \n(1) I = input, O = output, S = supply.  \n(2) FT = 5 V-tolerant  GPIO . \n(3) If several peripherals share the same I/O pin, to avoid conflict between these alternate functions only one peripheral \nshould be enabled a t a time through the peripheral clock enable bit (in the corresponding CRM peripheral clock enable \nregister). Function availability depends on the chosen device. For devices having reduced peripheral counts, it is always \nthe lower number of peripheral that  is included. For example, if a device has only two USARTs, they will be called USART1 \nand USART2 . Refer to Table 2. \n(4) PC13, PC14, and PC15 are supplied through the power switch. Since the switch only sources  a limit ed amount of current \n(3 mA), the use of GPIOs PC13 to PC15 in output mode is limited  not to be used as a current source (e.g. to drive an \nLED).  \n(5) Main function after the first backup domain power -up. Later on, it depends on the contents of the Backup registe rs even  \nafter reset (because these registers ar e not reset by the main reset).  \n(6) The pins number 5 and 6  of the LQFP64 , LQFP48, and QFN48  packages  and t he pins number 2 and 3 of the QFN 32 \npackages are configured as HEXT _IN/HEXT _OUT after reset, the  functiona lity of PD0 and PD1 can be rema pped by \nsoftware on these pins.  \nAT32F 415 Series Datasheet  \n2022.6.6  29 Ver 2.01 \n(7) This alternate function can be remapped by software to some other port pins (if available on the used pa ckage).  \n(8) If booting from user Flash is selected and PB2 is not used, PB2 is suggested to b e externally pulled down.  \n(9) When OTGFS1 is used and configured as devic e mode , PA9 should keep high level. Its GPIO and other alternative \nfunctions could not be used. Starting from Silicon reversion code C, there is no such limitation as above.  \nAT32F 415 Series Datasheet  \n2022.6.6  30 Ver 2.01 \n4 Memory mappin g \nFigure 6. Memory map  \nCode\n0x0000_00000x1FFF_FFFFSRAM\n0x2000_00000x3FFF_FFFFPeripherals\n0x4000_00000x5FFF_FFFF0x6000_0000Reserved0xDFFF_FFFFCortex-M4 internal \nperipherals\n0xE000_00000xFFFF_FFFF\nAliased to Flash or boot \ncode area depending on \nBOOT pins 0x0000_00000x0003_FFFFReserved\n0x0004_00000x07FF_FFFFFlash memory\n0x0800_00000x0803_FFFF0x0804_0000ReservedBoot code area0x1FFF_F7FFUser system data0x1FFF_F8000x1FFF_F80FReserved\n0x1FFF_F8100x1FFF_FFFFSRAM\n0x2000_00000x2000_7FFFReserved\n0x2000_80000x21FF_FFFFBit-band alias of \nSRAM0x2200_00000x220F_FFFFPeripherals\n0x4000_00000x4002_37FFReserved\n0x4002_38000x41FF_FFFFBit-band alias of \nperipherals0x4200_00000x4246_FFFF\nReserved\n0x2210_00000x3FFF_FFFFReserved\n0x4247_00000x5FFF_FFFF\n0x1FFF_ABFF0x1FFF_AC00\n \nAT32F 415 Series Datasheet  \n2022.6.6  31 Ver 2.01 \n5 Electrical characteristics  \n5.1 Parameter  conditions  \n5.1.1  Minimum and maximum values  \nThe minimum and maximum values are obtained in the worst conditions . Data based on \ncharacterization results, design si mulation and/or technology characteristics are indicated in the \ntable footnotes and are not tested in production.   \n5.1.2  Typical values  \nTypical data are based on T A = 25 ° C, V DD = 3.3 V.  \n5.1.3  Typical curves  \nAll typical  curves are provided  only as desig n guidelines an d are not tested.  \n5.1.4  Power supply scheme  \nFigure 7. Power supply scheme  \nBackup circuitry\n(OSC 32K,RTC ,Wake -up logic\nBackup registers )Level shifterIO\nLogic\nKernel logic\n(CPU ,\nDigital\n＆ Memories )\nRegulator\nADC\nRCs,PLL,\n...2 x 100 nF\n+ 1 x 4.7µF\n100 nF\n+ 1 µFVBAT\n1.8-3.6vPower switch\nOUT\nIN\nVSSAVDDAVDDVDD\nVSSVDD\n \nAT32F 415 Series Datasheet  \n2022.6.6  32 Ver 2.01 \n5.2 Absolute maximum  values  \n5.2.1  Ratings  \nIf stresses were out of  the absolute maximum ratings listed in Table 6, Table 7, and Table 8, it may  \ncause permanent damage to the d evice. These are the maximum stresses only that the device \ncould withstand,  but the functional operation of t he device under these conditions is not im plied . \nExposure to maximum rating conditions for an extended period of time  may affect device reliability.  \nTable 6. Voltage characteristics  \nSymbol  Description  Min Max Unit \nVDD-VSS External main supply voltage (including VDDA and \nVDD) -0.3 4.0 \nV \nVIN Input vo ltage on FT  GPIO  VSS-0.3 6.0 \nInput voltage on any other  pin VSS-0.3 4.0 \n|ΔV DDx| Variat ions between different V DD power pins  - 50 \nmV \n|VSSx-VSS| Variations betwee n all the different ground pins  - 50 \nTable 7. Current characteristics  \nSymbol  Description  Max Unit \nIVDD External main supply voltage (including VDDA and V DD) 150 \nmA IVSS Total current out of V SS ground lines (sink)  150 \nIIO Output current sunk by any GPIO  and control pin  25 \nOutput current source by any GPIO s and control pin  -25 \nTable 8. Thermal characteristics  \nSymbol  Description  Value  Unit \nTSTG Storage temperature range  -60 ~ +150  \n°C \nTJ Maximum junction temperature  125 \nAT32F 415 Series Datasheet  \n2022.6.6  33 Ver 2.01 \n5.2.2  Electrical sensitivity  \nBased on three different tests ( HBM, CDM , and LU) using specific measurement methods, the \ndevice is stressed in order to determine its performa nce in terms of electrical sensitivity.  \nElectrostatic discharge (ESD)  \nElectrostatic discharges are applied to the pins of each sample according to each pin combination. \nThis test is in accordance with  the JS -001-2017/JS -002-2018  standard.  \nTable 9. ESD value s \nSymbol  Parameter  Conditions  Class  Min(1) Unit \nVESD(HBM)  Electrostatic discharge voltage \n(human body model)  TA = +25 °C ,  \nconforming to JS-001-2017  3A ±5000 \nV \nVESD(CDM)  Electrostatic discharge voltage \n(charge device model)  TA = +25 °C ,  \nconforming to JS-002-2018  III ±1000 \n(1)  Guaranteed by characterization results, not tested in production.  \n \nStatic l atch-up \nTests compliant with EIA/JESD78E IC latch -up standard are required to assess the latch -up \nperformance:  \n\uf06c A supply overvolt age is applied to each power supply pin ; \n\uf06c A current injection is applied to each input, output and configurable GPIO  pin. \nTable 10. Latch-up values  \nSymbol  Parameter  Conditions  Level /Class  \nLU Static latch -up class  TA = +105 °C,  \nconforming to EIA/JESD78E  II level A (±200 mA)  \n \nAT32F 415 Series Datasheet  \n2022.6.6  34 Ver 2.01 \n5.3 Specification s \n5.3.1  General operating conditions  \nTable 11. General opera ting conditions  \nSymbol  Parameter  Conditions  Min Max Unit \nfHCLK Internal AHB clock frequency  - 0 150 MHz \nfPCLK1/2  Internal APB1 /2 clock frequency  - 0 75 MHz \nVDD Digital  operating voltage  - 2.6 3.6 V \nVDDA Analog operating voltage  Must be the same \npotenti al as VDD VDD V \nVBAT Battery powered domain voltage  - 1.8 3.6  \nPD Power dissipation: T A = 105 °C LQFP 64 (10 x 10 mm) - 266 \nmW LQFP 64 (7 x 7 mm)  - 249 \nLQFP48 (7 x 7 mm)  - 260 \nQFN48 (6 x 6 mm)  - 515 \nQFN32 (4 x 4 mm)   335 \nTA Ambient tempera ture - -40 105 °C \n \n5.3.2  Operating conditions at power -up / power -down  \nTable 12. Operating conditions at power -up/power -down  \nSymbol  Parameter  Conditions  Min Max Unit \ntVDD VDD rise time rate  \n- 0 ∞(1) ms/V \nVDD fall time rate  20 ∞ μs/V \n(1)  If VDD rising time rate  is slower than 6 ms/V, the code could  access the backup registers only after VDD higher \nthan VPOR + 0.1V.  \n \n5.3.3  Embedded reset and power control block characteristics  \nTable 13. Embedded reset and power management  block c haracteristics  \nSymbol  Parameter  Min Typ Max Unit \nVPOR(1) Power on reset threshold  2.05 2.3 2.5 V \nVLVR(1) Low voltage reset threshold  1.85(2) 2.15 2.35 V \nVLVRhyst(1) LVR hysteresis  - 180 - mV \nTRESTTEMPO(1) Reset temporization : CPU starts execution \nafter VDD keeps higher than V POR for \nTRSTTEMPO  - 600 - μs \n(1)  Guaranteed by design, not tested in production.  \n(2)  The product behavior is guaranteed by design down to the minimum VLVR value.  \nAT32F 415 Series Datasheet  \n2022.6.6  35 Ver 2.01 \nFigure 8. Power on reset  and low voltage  reset waveform  \nResetVDD\nLVRPOR\nTRSTTEMPOVLVRhyst\nt\n \nTable 14. Programmable voltage regulator  characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVPVM 1 PVM  threshold 1 (PVMSEL [2:0] = 001 ) Rising edge(1) 2.19 2.28 2.37 V \nFalling edge(1) 2.09 2.18 2.27 V \nVPVM 2 PVM  threshold  2 (PVMSEL  [2:0] = 010 ) Rising edge(1) 2.28 2.38 2.48 V \nFalling edge(1) 2.18 2.28 2.38 V \nVPVM 3 PVM  threshold 3 (PVMSEL  [2:0] = 011 ) Rising edge(2) 2.38 2.48 2.58 V \nFalling edge(2) 2.28 2.38 2.48 V \nVPVM 4 PVM  threshold 4 (PVMSEL  [2:0] = 100 ) Rising edge(2) 2.47 2.58 2.69 V \nFalling edge(2) 2.37 2.48 2.59 V \nVPVM 5 PVM  threshold 5 (PVMSEL  [2:0] = 101 ) Rising edge(2) 2.57 2.68 2.79 V \nFalling edge(2) 2.47 2.58 2.69 V \nVPVM 6 PVM  threshold 6 (PVMSEL  [2:0] = 110 ) Rising edge(2) 2.66 2.78 2.9 V \nFalling edge(2) 2.56 2.68 2.8 V \nVPVM 7 PVM  threshold 7 (PVMSEL  [2:0] = 111 ) Rising edge  2.76 2.88 3 V \nFalling edge  2.66 2.78 2.9 V \nVHYS_P(2) PVM  hysteresis  - - 100 - mV \n(1)  PVMSEL  [2:0] = 001 , 010  level may not be used because it is lower than VPOR . \n(2)  Guaranteed by design, not tested in production.  \nAT32F 415 Series Datasheet  \n2022.6.6  36 Ver 2.01 \n5.3.4  Memory characteristics  \nTable 15. Internal Flash memory characteristics  \nSymbol  Parameter  Typ(1) Max(1) Unit \nTPROG Programming time  40 42 μs \ntSE Page  erase time  6.6 8 ms \ntME Mass erase time  8.2 10 ms \n(1)  Guaranteed by design, not tested in production.  \nTable 16. Internal Flash memory endurance and data retention  \nSymbol  Parameter  Conditions  Min(1) Typ Max Unit \nNEND Endurance  TA = -40 ~ 105 °C 100 - - kcycles  \ntRET Data retention  TA = 105 °C 10 - - years  \n(1)  Guaranteed by design, not tested in production . \n \n5.3.5  Supply current characteristics  \nThe current consumption is subjected to several parameters and factors such as the operating \nvoltage, ambient temperature, GPIO  pin loading, device software configuration, operating \nfrequencies, GPIO  pin switching rate, an d executed binary code.  \nTypical and maximum current consumption  \nThe MCU is placed under the following conditions:  \n\uf06c All GPIO  pins are in analog mode . \n\uf06c The Flash memory access time is adjusted to the f HCLK frequency (0 wait state from 0  to 32 \nMHz, 1 wait state  from 33 to 64 MHz, 2 wait state S from 65 to 96 MHz, 3 wait state S from 97 to \n128 MHz, and 4 wait states for beyond 128 MHz ). \n\uf06c Prefetch ON. \n\uf06c When the peripherals are enabled:  \n− If fHCLK > 75 MHz, fPCLK1  = fHCLK/2, fPCLK2  = fHCLK/2, f ADCCLK  = fPCLK2 /4  \n− If fHCLK ≤ 75 MHz, fPCLK 1 = fHCLK, fPCLK 2 = fHCLK, fADCCLK  = fPCLK 2/4 \n\uf06c Unless otherwise specified , the typical values are measured  with VDD = 3.3 V  and TA = 25 ° C  \ncondition  and the maximum values are measured with VDD = 3.6 V. \nAT32F 415 Series Datasheet  \n2022.6.6  37 Ver 2.01 \nTable 17. Typical c urrent consumption in Run mode  \nSymbol  Parameter  Conditions  fHCLK Typ \nUnit All peripherals \nenabled  All peripherals \ndisabled  \nIDD Supply current in \nRun mode  High speed e xternal \ncrystal  (HEXT)(1)(2) 150 MHz  43.5 20.1 \nmA 120 MHz 36.2 17.6 \n108 MHz 32.1 15.3 \n72 MHz  24.6 11.4 \n48 MHz  17.6 8.8 \n36 MHz  13.1 6.54 \n24 MHz  9.62 5.24 \n16 MHz  6.98 4.06 \n8 MHz  4.13 2.79 \n4 MHz  2.98 2.32 \n2 MHz  2.41 2.09 \n1 MHz  2.13 1.97 \n500 kHz 1.99 1.91 \n125 kHz 1.88 1.87 \nHigh speed internal  \nclock (HICK)(2) 150 MHz  43.5 20.0 \nmA 120 MHz 35.5 16.7 \n108 MHz 32.1 15.2 \n72 MHz  24.0 10.8 \n48 MHz  16.9 8.06 \n36 MHz  13.0 6.44 \n24 MHz  9.52 5.13 \n16 MHz  6.88 3.96 \n8 MHz  3.84 2.49 \n4 MHz  2.68 2.02 \n2 MHz  2.11 1.79 \n1 MHz  1.83 1.67 \n500 kHz 1.69 1.61 \n125 kHz 1.59 1.57 \n(1)  External clock is 8 MHz . \n(2)  PLL is on when f HCLK > 8 MHz.  \nAT32F 415 Series Datasheet  \n2022.6.6  38 Ver 2.01 \nTable 18. Typical current consumption in Sleep mode  \nSymbol  Parameter  Conditions  fHCLK Typ \nUnit All peripherals \nenabled  All peripherals \ndisabled  \nIDD Supply current in \nSleep mode  High speed e xternal \ncrystal (HEXT)(1)(2) 150 MHz  34.3 5.99 \nmA 120 MHz 28.2 5.52 \n108 MHz 25.6 5.21 \n72 MHz  19.7 4.18 \n48 MHz  14.0 3.67 \n36 MHz  11.0 3.18 \n24 MHz  8.18 3.00 \n16 MHz  6.03 2.66 \n8 MHz  3.48 1.87 \n4 MHz  2.57 1.78 \n2 MHz  2.12 1.74 \n1 MHz  1.90 1.71 \n500 kHz 1.79 1.78 \n125 kHz 1.71 1.69 \nHigh speed internal  \nclock (HICK)(2) 150 MHz  34.3 5.94 \nmA 120 MHz 28.2 5.42 \n108 MHz 25.5 5.03 \n72 MHz  19.7 4.07 \n48 MHz  14.0 3.56 \n36 MHz  10.9 3.08 \n24 MHz  8.08 2.90 \n16 MHz  5.93 2.47 \n8 MHz 3.38 1.84 \n4 MHz  2.47 1.67 \n2 MHz  2.02 1.71 \n1 MHz  1.80 1.60 \n500 kHz 1.69 1.59 \n125 kHz 1.61 1.58 \n(1)  External clock is 8 MHz . \n(2)  PLL is on when f HCLK > 8 MHz.  \n \nAT32F 415 Series Datasheet  \n2022.6.6  39 Ver 2.01 \nTable 19. Maximum current consumption in Run mode  \nSymbol  Parameter  Conditions  fHCLK Max \nUnit \nTA = 105 °C \nIDD Supply current in  \nRun mode  High speed e xternal \ncrystal (HEXT)(1), all \nperipherals enabled  150 MHz  55.6 \nmA 120 MHz 48.4 \n108 MHz 44.0 \n72 MHz  36.1 \n48 MHz  28.8 \n36 MHz  24.1 \n24 MHz  20.5 \n16 MHz  17.7 \n8 MHz  14.7 \nHigh speed e xternal \ncrystal (HEXT)(1), all \nperipherals disabled  150 MHz  31.1 \nmA 120 MHz 28.7 \n108 MHz 26.3 \n72 MHz  22.3 \n48 MHz  19.5 \n36 MHz  17.2 \n24 MHz  15.8 \n16 MHz  14.6 \n8 MHz 13.4 \n(1)  External clock is 8 MHz and PLL is on when f HCLK > 8 MHz.  \nTable 20. Maximum current consumption in Sleep  mode  \nSymbol  Parameter  Conditions  fHCLK Max \nUnit \nTA = 105 °C \nIDD Supply current in  \nSleep  mode  High speed e xternal  \ncrystal (HEXT)(1), all \nperipherals enabled  150 MHz  46.1 \nmA 120 MHz 39.7 \n108 MHz 37.0 \n72 MHz  30.9 \n48 MHz  24.9 \n36 MHz  21.7 \n24 MHz  18.8 \n16 MHz  16.5 \n8 MHz  13.8 \nHigh speed e xternal \ncrystal (HEXT)(1), all \nperipherals d isabled  150 MHz  16.5 \nmA 120 MHz 16.0 \n108 MHz 15.6 \n72 MHz  14.6 \n48 MHz  14.1 \n36 MHz  13.5 \n24 MHz  13.4 \n16 MHz  12.9 \n8 MHz  12.1 \n(1)  External clock is 8 MHz and PLL is on when f HCLK > 8 MHz.  \nAT32F 415 Series Datasheet  \n2022.6.6  40 Ver 2.01 \nTable 21. Typical and maximum current consumptions in Deepsleep  and Standby modes  \nSymb\nol Parameter  Conditions  Typ(1) Max(2) \nUnit VDD = \n2.6 V VDD = \n3.3 V  TA = \n25 °C  TA = \n85 °C TA = \n105 °C \nIDD Supply \ncurrent in \nDeepsleep  \nmode  LDO in Run mode, HICK  and \nHEXT OFF,  WDT OFF  735 740 \nRefer to \nnote (3) 4000  6600  \nμA LDO in low-power mode, \nLPDS1 =1, HICK  and HEXT \nOFF,  WDT OFF  675 680 3480  6000  \nSupply \ncurrent in \nStandby \nmode  LEXT and ERTC OFF 2.5 3.6 4.8 7.0 10.3 \nLEXT and ERTC ON 4.3 6.6 7.5 10.0 13.7 \n(1)  Typical values are measured at TA = 25 ° C . \n(2)  Guaranteed by characterization results, not tested in production.  \n(3)  The value may be several times the typical values due to process variation.  \nFigure 9. Typical current consumption  in Deepsleep  mode with LDO   \nin run mode  vs. temperature at different V DD \n \n\nAT32F 415 Series Datasheet  \n2022.6.6  41 Ver 2.01 \nFigure 10. Typical current consumption in Deepsleep  mode with LDO   \nin low -power mode  vs. temperature at different V DD \n \nFigure 11. Typical c urrent consumption in Standby mode vs. temperature at different V DD \n \n\nAT32F 415 Series Datasheet  \n2022.6.6  42 Ver 2.01 \nTable 22. Typical and maximum current consumptions on V BAT with LEXT and ERTC on  \nSymb\nol Parameter  Conditions  Typ(1) Max(1) \nUnit VBAT =  \n2.0 V VBAT =  \n2.6 V VBAT =  \n3.3 V  TA =  \n25 °C TA =  \n85 °C TA =  \n105 °C \nIDD_VBAT  VBAT supply \ncurrent LEXT  and ERTC ON ,  \nVDD < V LVR 1.3 1.7 2.4 2.8 3.7 4.6 μA \n(1)  Guaranteed by characterization results, not tested in production.  \nFigure 12. Typical current consumpti on on V BAT with LEXT  and E RTC on vs. temperature  \nat different V BAT values  \n \n \n\nAT32F 415 Series Datasheet  \n2022.6.6  43 Ver 2.01 \nOn-chip peripheral current consumption  \nThe MCU is placed under the following conditions:  \n\uf06c All GPIO  pins are in analog mode . \n\uf06c The given value is calculated by measuring the current consumption  difference between “all \nperipherals clocked OFF” and “ only one peripheral clocked ON”.  \nTable 23. Peripheral current consumption  \nPeripheral  Typ Unit \nAHB DMA1  9.32 \nμA/MHz  DMA2  9.41 \nGPIOA  1.25 \nGPIO B 1.33 \nGPIO C 1.27 \nGPIO D 1.23 \nGPIO F 1.24 \nCRC  1.64 \nSDIO 1 19.3 \nOTGFS 1 46.3 \nAPB1  TMR2  8.96 \nTMR3  6.76 \nTMR4  6.73 \nTMR5  8.97 \nSPI2/I2S2 2.84 \nUSAR T2 2.40 \nUSAR T3 2.53 \nUAR T4 2.46 \nUAR T5 2.68 \nI2C1 2.66 \nI2C2 2.53 \nCAN 1 3.56 \nWWDT  0.45 \nPWC  0.38 \nCMP1/2  0.81 \nAPB2  IOMUX  2.53 \nSPI1/I2S1 2.75 \nUSAR T1 2.48 \nTMR1  8.74 \nTMR9  4.03 \nTMR10 2.56 \nTMR11  2.60 \nADC1  6.92 \n \nAT32F 415 Series Datasheet  \n2022.6.6  44 Ver 2.01 \n5.3.6  External clock source characteristics  \nHigh -speed external clock generated from a crystal  / ceramic resonator  \nThe high -speed external ( HEXT ) clock can be supplied with a 4 to 25 MHz crystal/ceramic \nresonator oscillator . All the information given in this paragraph are based on characterization \nresults obtained with typical external components specified in the table below. In the application, \nthe resonator and the load capacitors have to be placed as close as possible to the oscillator pins \nin order to minimize output distortion and startup stabilization time. Refer to the crystal resonator \nmanufacturer for more details on the resonator characteristics (frequency, package, accuracy).  \nTable 24. HEXT  4-25 MHz crystal  characteristics(1)(2)  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfHEXT_IN  Oscillator frequency  - 4 8 25 MHz \ntSU(HEXT )(3) Startup time  VDD is stabilized  - 800 - μs \n(1)  Oscillator  characteristics are given by the  crystal/ceramic resonator manufacturer.  \n(2)  Guaranteed by characterization results, not tested in production.  \n(3)  tSU(HEXT ) is the startup time measured from the moment HEXT  is enabled (by software) to a stabilized 8 MHz \noscillation is reached. This value is meas ured for a standard crystal resonator and it can vary significantly with \nthe crystal manufacturer  \n \nFor CL1 and CL2, it is recommended to use high -quality external ceramic capacitors in the 5 pF to 25 \npF range (typ.), designed for high -frequency application s, and  selected to meet  the requirements of \nthe crystal or resonator. C L1 and C L2 are usually the same size. The crystal manufacturer typically \nspecifies a load capacitance which is the series combination of C L1 and C L2. PCB and MCU pin \ncapacitance must be  taken into account  (10 pF can be used as a rough estimate of the combined \npin an d board capacitance) when selecting  CL1 and C L2. \nFigure 13. HEXT typical application with an 8 MHz crystal  \nBias\nControlled\ngain\nCL2CL1\n8 MHz\ncrystalHEXT_IN\nHEXT_OUTRFfHEXT\n \nAT32F 415 Series Datasheet  \n2022.6.6  45 Ver 2.01 \nHigh -speed external clock generated from an external source  \nThe characteristics given in the table below  come from  tests performed using a high -speed extern al \nclock source . \nTable 25. HEXT  external source  characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfHEXT _ext User external clock source frequency(1) \n- 1 8 25 MHz \nVHEXT H HEXT_IN  input pin high level voltage  0.7V DD - VDD \nV \nVHEXT L HEXT_IN  input pin low level voltage  VSS - 0.3V DD \ntw(HEXT ) \ntw(HEXT ) HEXT_IN  high or low time(1) 5 - - \nns \ntr(HEXT ) \ntf(HEXT ) HEXT_IN  rise or fall time(1) - - 20 \nCin(HEXT ) HEXT_IN  input capacitance(1) - - 5 - pF \nDuCy (HEXT ) Duty cycle  - 45 - 55 % \nIL HEXT_IN  Input leakage current  VSS ≤ VIN ≤ VDD - - ±1 μA \n(1)  Guaranteed by design, not tested in production.  \nFigure 14. HEXT  external source  AC timing diagram  \n90%\n10%VHEXTLVHEXTH\ntr(HEXT) tf(HEXT) tW(HEXT) tW(HEXT)t\nExternal\nclock sourceILHEXT_INfHEXT_extTHEXT\n \n \nAT32F 415 Series Datasheet  \n2022.6.6  46 Ver 2.01 \nLow-speed external clock generated from a crystal  / ceramic resonator  \nThe low -speed  external ( LEXT ) clock can be supplied with a 32.768 kHz crystal/ceramic resonator \noscillator. All the information given in this paragraph are based on characterization results obtained \nwith typical external components specified in the table below . In the application, the resonator and \nthe load capacitors have to be placed as close as possible to the oscillator pins in order to minimize \noutput distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more \ndetails on the reso nator characteristics (frequency, package, accuracy).  \nTable 26. LEXT  32.768 kHz crystal  characteristics(1)(2) \nSymbol  Parameter  Conditions  Min Typ Max Unit \ntSU(LEXT ) Startup time  VDD is stabilized  - 200 - ms \n(1)  Oscillator  characteristics given by the crystal/ceramic resonator manufacturer.  \n(2)  Guaranteed by characterization results, not tested in production.  \n \nFor C L1 and C L2, it is recommended to use high -quality ceramic capacitors in the 5 pF to 15 pF \nrange and select  to meet  the requirements  of the crystal or resonator. C L1 and C L2, are usually the \nsame size. The crystal manufacturer typically specifies a load capacitance which is the series \ncombination of C L1 and C L2. \nLoad capacitance C L is based on  the following formula: C L = C L1 x C L2 / (C L1 + C L2) + C stray where \nCstray is the pin capacitance and board or trace PCB -related capacitance. Typically, it is between 2 \npF and 7 pF.  \nFigure 15. LEXT t ypical application with a 32.768 kHz crystal  \nBias\nControlled\ngain\nCL2CL1\n32.768 kHz\ncrystalLEXT_IN\nLEXT_OUTRFfLEXT\n \nNote:  No external resistor is required between LEXT _IN and LEXT _OUT  and it is also prohibited to add it.  \n \nAT32F 415 Series Datasheet  \n2022.6.6  47 Ver 2.01 \nLow-speed external clock generated from an external source  \nThe characteristics  given in the table below come  from tests performed using a low -speed externa l \nclock source . \nTable 27. LEXT external source  characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfLEXT _ext User External clock source frequency(1) \n- - 32.768  1000  kHz \nVLEXT H LEXT_IN  input pin high level voltage  0.7V DD - VDD \nV \nVLEXT L LEXT_IN  input pin low level voltage  VSS - 0.3V DD \ntw(LEXT ) \ntw(LEXT ) LEXT_IN  high or low time(1) 450 - - \nns \ntr(LEXT ) \ntf(LEXT ) LEXT_IN  rise or fall time(1) - - 50 \nCin(LEXT ) LEXT_IN  input capacitance(1) - - 5 - pF \nDuCy (LEXT ) Duty cycle  - 30 - 70 % \nIL LEXT_IN  input leakage current  VSS ≤ VIN ≤ VDD - - ±1 μA \n(1)  Guaranteed by design, not tested in production.  \nFigure 16. LEXT external source  AC timing diagram  \n90%\n10%VLEXTLVLEXTH\ntr(LEXT) tf(LEXT) tW(LEXT) tW(LEXT)t\nExternal\nclock sourceILLEXT_INfLEXT_extTLEXT\n \n \nAT32F 415 Series Datasheet  \n2022.6.6  48 Ver 2.01 \n5.3.7  Internal clock source characteristics  \nHigh -speed internal  clock  (HICK ) \nTable 28. HICK  clock characteristics \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfHICK Frequency  - - 48 - MHz \nDuCy (HICK ) Duty cycle  - 45 - 55 % \nACC HICK Accuracy of the HICK  \noscillator  User -trimmed with the \nCMR _CTRL register(1) -1 - 1 % \nFacto ry-\ncalibrated(2) TA = -40 ~ 10 5 °C -2  1.5 \n% TA = -40 ~ 85 °C  -1.5 - 1.5 \nTA = 25 °C  -1 0.5 1 \ntSU(HICK )(2) HICK  oscillator startup \ntime - - - 10 μs \nIDD(HICK )(2) HICK  oscillator power \nconsumption  - - 200 215 μA \n(1)  Guaranteed by design, not tested i n production.  \n(2)  Guaranteed by characterization results, not tested in production.  \nFigure 17. HICK  clock  frequency accuracy vs . temperature  \n \nLow-speed internal  clock  (LICK ) \nTable 29. LICK  clock  characteristics \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfLICK(1) Frequency  - 30 40 60 kHz \n(1)  Guaranteed by characterization results, not tested in production.  \n\nAT32F 415 Series Datasheet  \n2022.6.6  49 Ver 2.01 \n5.3.8  PLL characteristics  \nTable 30. PLL characteristics  \nSymbol  Parameter  Min Typ Max(1) Unit \nfPLL_IN  PLL input clock (2) 2 8 16 MHz \nPLL input clock duty cycle  40 - 60 % \nfPLL_OUT  PLL multiplier output clock  16 - 150 MHz \ntLOCK PLL lock time  - - 200 μs \nJitter  Cycle -to-cycle jitter  - - 300 ps \n(1)  Guaranteed by characterization results, not tested in producti on. \n(2)  Take case of using the appropr iate multiplier factors to ensure that  PLL input clock values  are compatible with \nthe range defined by f PLL_OUT . \n \n5.3.9  Wakeup time from low -power mode  \nThe wakeup times given in the table below  is measured on a wakeup phase with  the HICK . The \nclock source used to  wake up the device depends on  the current operating mode:  \n\uf06c Sleep mode: T he clock source is the clock that was configured  before entering Sleep mode . \n\uf06c Deepsleep  or Standby mode : The clock source is the HICK . \nTable 31. Low-power mode wakeup tim e \nSymbol  Parameter  \nConditions  Typ Unit \ntWUSLEEP  Wakeup from Sleep mode  4.2 μs \ntWUDEEPSLEEP  Wakeup from Deepsleep  mode  (LDO in normal mode)  300 \nμs \nWakeup from Deepsleep  mode  (LDO in low -power mode)  360 \ntWUSTDBY  Wakeup from Standby mode  600 μs \n \n5.3.10  EMC characteristics  \nSusceptibility tests are performed on a sample basis during device characterization.  \nFunctional EMS (electromagnetic susceptibility ) \n\uf06c EFT: A burst of Fast Transient voltage (positive and negative ) is applied to V DD and V SS \nthrough a coupling/decoupling network , until a functional error  occurs. This test is compliant \nwith the IEC 61000 -4-4 standard.  \nTable 32. EMS characteristics  \nSymbol  Parameter  Conditions  Level /Class  \nVEFT Fast transient voltage burst limits to be \napplied through coupling/decoupling \nnetwork  conforming t o IEC 61000 -4-4 \non V DD and V SS pins to induce a \nfunctional error , VDD and V SS input has \none 47 μF capacitor and each  VDD and \nVSS pin pair 0.1  μF VDD = 3.3 V , LQFP 64, TA = +25 °C , fHCLK = \n150 MHz, conforms to IEC 61000 -4-4 \n4A (±4 kV) \nVDD = 3.3 V , LQFP 64, TA = +25 °C , fHCLK = \n72 MHz, conforms to IEC 61000 -4-4 \n \nAT32F 415 Series Datasheet  \n2022.6.6  50 Ver 2.01 \nEMC characterization and optimization are performed at component level with a typical application \nenvir onment. It should be noted that good EMC performance is highly dependent on the user \napplication and the software in particular.  Therefore it is recommended that the user applies EMC \noptimization and prequalification tests in relation with the EMC level . \n5.3.11  GPIO port characteristics  \nGeneral input/output characteristics  \nAll GPIOs are CMOS and TTL compliant.  \nTable 33. GPIO  static characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVIL GPIO  input low level voltage  - –0.3 - 0.28 * V DD \n+ 0.1  V \nVIH Standard GPIO  input high level \nvoltage  - 0.31 * V DD  \n+ 0.8  - VDD + 0.3  \nV \nFT GPIO input high level voltage  - - 5.5 \nVhys Schmitt trigger voltage hysteresis(1) - 200 - - mV \n5% V DD - - - \nIlkg Input leakage current(2) VSS ≤ VIN ≤ VDD \nStandard GPIO s - - ±1 \nμA \nVSS ≤ VIN ≤ 5.5V \nFT GPIO  - - ±10 \nRPU Weak pull -up equivalent resistor  VIN = V SS 60 75 110 kΩ \nRPD Weak pull -down equivalent resistor(3) VIN = V DD 60 80 120 kΩ \nCIO GPIO  pin capacitance  - - 5 - pF \n(1)  Hysteresis voltage between Schmi tt trigger switching levels. Guaranteed by characterization results.  \n(2)  Leakage could be higher than max if negative current is injected on adjacent pins.  \n(3)  The pull -down resistor of BOOT0 exists permanently.  \n \nAll GPIO s are CMOS and TTL compliant (no software c onfiguration required). Their characteristics \ntake into account  the strict CMOS -technology or TTL parameters.  \nAT32F 415 Series Datasheet  \n2022.6.6  51 Ver 2.01 \nOutput driving current  \nIn the user application, the number of GPIO  pins which c an drive current must be controlled  to \nrespect the a bsolute maximum  rating defined  in Section 5.2.1 : \n\uf06c The sum of the currents sourced by all GPIO s on V DD, plus the maximum Run consumption of \nthe MCU sourced on V DD, cannot exceed the absolute maximum rating I VDD (see Table 7). \n\uf06c The sum of the currents sunk by all GPIO s on V SS, plus the maximum Run consumption of the \nMCU sunk on V SS, cannot exceed the absolute maximum rating I VSS (see Table 7). \nOutput voltage levels  \nAll GPIO s are CMOS and TTL compliant.  \nTable 34. Output voltage characteristics  \nSymbol  Parameter  Conditions  Min Max Unit \nNormal  sourcing/sinking stre ngth \nVOL(1) Output low level voltage  \nCMOS standard , IIO = 4 mA - 0.4 \nV \nVOH(1) Output high level voltage  VDD-0.4 - \nVOL(1) Output low level voltage  \nTTL standard, I IO = 2 mA - 0.4 \nV \nVOH(1) Output high level voltage  2.4 - \nVOL(1) Output low level voltage  \nIIO = 9 mA - 1.3 \nV \nVOH(1) Output high level voltage  VDD-1.3 - \nLarge sourcing/sin king stre ngth \nVOL Output low level voltage  \nCMOS standard, I IO = 6 mA  - 0.4 \nV \nVOH Output high level voltage  VDD-0.4 - \nVOL(1) Output low level voltage  \nTTL standard, I IO = 3 mA - 0.4 \nV \nVOH(1) Output high level voltage  2.4 - \nVOL(1) Output low level v oltage  \nIIO = 18 mA - 1.3 \nV \nVOH(1) Output high level voltage  VDD-1.3 - \nMaximum  sourcing/sinking stre ngth \nVOL(1) Output low level voltage  \nCMOS standard, I IO = 15 mA  - 0.4 \nV \nVOH(1) Output high level voltage  VDD-0.4 - \nVOL(1) Output low level voltage  \nTTL standard, I IO = 6 mA  - 0.4 \nV \nVOH(1) Output high level voltage  2.4 - \n(1)  Guaranteed by characterization results.  \n \nInput AC characteristics  \nThe definition and values of input AC characteristics are given as follows.  \nTable 35. Input  AC characteristics  \nSymbol  Parameter  Min Max Unit \ntEXINT pw Pulse width of external  signals detected by EXINT controller  10 - ns \n \nAT32F 415 Series Datasheet  \n2022.6.6  52 Ver 2.01 \n5.3.12  NRST pin characteristics  \nThe NRST pin input driver uses CMOS technology. It is connected to a per manent pull -up resistor, \nRPU (see the table below).  \nTable 36. NRST pin characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVIL(NRST)(1) NRST  input low level voltage  - -0.5 - 0.8 \nV \nVIH(NRST)(1) NRST  input high level voltage  - 2 - VDD + 0.3  \nVhys(NRST)  NRST  Schmitt trigger voltage  \nhysteresis  - - 400 - mV \nRPU Weak pull -up equivalent resistor  VIN = V SS 30 40 50 kΩ \nVF(NRST)(1) NRST  input filtered pulse  - - - 33.3 μs \nVNF(NRST)(1) NRST  input not filtered pulse  - 66.7 - - μs \n(1)  Guar anteed by design.  \nFigure 18. Recommended NRST pin protection  \n0.1 µF\nVDD\nRPUInternal Reset NRST(2)External\nreset circuit(1)\nFilter\n \n(1)  The reset network protects the device against parasitic resets.  \n(2)  The user must ensure that the level on the NRST pin can go  below the V IL (NRST) ma x level specified in Table \n36. Otherwise the reset will not be performed by the device.  \n \n5.3.13  TMR  timer characteristics  \nThe parameters given in the table below  are guaranteed by design.  \nTable 37. TMR characteristics  \nSymbol  Parameter  Conditions  Min Max Unit \ntres(TMR)  Timer resolution time  - 1 - tTMRxCLK  \nfTMRxCLK  = 150 MHz 6.7 - ns \nfEXT Timer external clock frequency on \nCH1 to CH4  - 0 fTMRxCLK /2 MHz \n \nAT32F 415 Series Datasheet  \n2022.6.6  53 Ver 2.01 \n5.3.14  SPI / I2S characteristics  \nThe parameters  are li sted in Table 38 for SPI and in Table 39 for I2S. \nTable 38. SPI characteristics  \nSymbol  Parameter  Conditions  Min Max Unit \nfSCK \n(1/tc(SCK) )(1) SPI clock frequency(2)(3) Master mode  - 36 \nMHz Slave receive mode  - 36 \nSlave transmit mode  - 32 \ntsu(CS)(1) CS setup time  Slave mode  4tPCLK - ns \nth(CS)(1) CS hold time  Slave mode  2tPCLK - ns \ntw(SCKH)(1) \ntw(SCKL)(1) SCK high and low time  Master mode, fPCLK = 75 MHz, \nprescaler = 4  2tPCLK-2 2tPCLK+1 ns \ntsu(MI)(1) \nData input setup time  Master mode  5 - \nns \ntsu(SI)(1) Slave mode  5 - \nth(MI)(1) \nData input setup time  Master mode  5 - \nns \nth(SI)(1) Slave mode  4 - \nta(SO)(1)(4 ) Data output access time  Slave mode, f PCLK = 20 MHz  0 3tPCLK ns \ntdis(SO)(1)(5 ) Data output disable time  Slave mode  2 10 ns \ntv(SO)(1) Data output valid time  Slave mode (after e nable edge)  - 25 ns \ntv(MO)(1) Data output valid time  Master mode (after enable edge)  - 5 ns \nth(SO)(1) \nData output hold time  Slave mode (after enable edge)  15 - \nns \nth(MO)(1) Master mode (after enable edge)  2 - \n(1)  Guaranteed by characterization results, n ot tested in production.  \n(2)  The maximum SPI clock frequency should not exceed fPCLK/2. \n(3)  The maximum SPI clock frequency  is highly related with devices and the PCB layout. For more details about the \ncomplete solution, please contact your local Artery  sales office for technical support . \n(4)  Min time is  the minimum time to drive the output and the max time is for the maximum time to validate the data.  \n(5)  Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the \ndata in Hi-Z. \nAT32F 415 Series Datasheet  \n2022.6.6  54 Ver 2.01 \nFigure 19. SPI timing diagram - slave mode and CP HA = 0  \nMSB in LSB inLSB out MSB out \nth(SI) tsu(SI)ta(SO) tdis(SO)th(SO) tv(SO)tsu(CS)tc(SCK)\ntw(SCKH)\ntw(SCKL)CPHA=0\nCPOL=1CPHA=0\nCPOL=0SCK input\nMISO output\nMOSI inputCS input\nth(CS)\n \nFigure 20. SPI timing diagram - slave mode and CPHA = 1  \nMSB in LSB inMSB out LSB out\ntsu(SI) th(SI)ta(SO)tv(SO)th(SO)tdis(SO)tc(SCK) th(CS) tsu(CS)CS input\nMOSI inputMISO outputCPHA=1\nCPOL=1CPHA=1\nCPOL=0SCK input\ntw(SCKH)tw(SCKL)\n \nFigure 21. SPI timing diagram - master mode  \nMSB out LSB outMSB in LSB in\ntv(MO) th(MO)tw(SCKH)\ntw(SCKL)tsu(MI)tc(SCK)\nth(MI)\nMOSI outputMISO inputCPHA=1\nCPOL=1CPHA=1\nCPOL=0SCK outputCPHA=0\nCPOL=0\nCPHA=0\nCPOL=1SCK outputHigh \nCS input\n \nAT32F 415 Series Datasheet  \n2022.6.6  55 Ver 2.01 \nTable 39. I2S characteristics  \nSymbol  Parameter  Conditions  Min Max Unit \ntr(CK)  \ntf(CK) I2S clock rise and fall \ntime Capacitive load: C = 50 pF  - 8 \nns tv(WS)(1) WS valid time  Master mode  3 - \nth(WS)(1) WS hold time  Master mode  2 - \ntsu(WS)(1) WS setup time  Slave mode  4 - \nth(WS)(1) WS hold time  Slave mode  0 - \ntsu(SD_MR)(1) \nData input setup time  Master receiver  6.5 - \ntsu(SD_SR)(1) Slave receiver  1.5 - \nth(SD_MR)(1)(2) \nData input hold time  Master receiver  0 - \nth(SD_SR)(1)(2) Slave receiver  0.5 - \ntv(SD_ST)(1)(2) Data output valid time  Slave transmitter (after enable  edge)  - 18 \nth(SD_ST)(1) Data output hold time  Slave transmitter (after enable  edge)  11 - \ntv(SD_MT)(1)(2) Data output va lid time  Master transmitter (after enable  edge)  - 3 \nth(SD_MT)(1) Data output hold time  Master transmitter (after enable  edge)  0 - \n(1)  Guaranteed by design and/or characterization results.  \n(2)  Depends on fPCLK. For example, if f PCLK=8 MHz, then T PCLK = 1/f PCLK =125 ns.  \nFigure 22. I2S slave timing diagram (Philips protocol)  \nLSB receive(2)MSB receive Bitn receive LSB receiveLSB transmit(2)MSB transmit Bitn transmit LSBtransmit\ntsu(SD_SR) th(SD_SR)tV(SD_ST)th(SD_ST)th(WS)tw(CKL)tw(CKH )tc(CK)\nSDreceiveSDtransmitWSinputCPOL =0\nCPOL =1CK Iutput\ntsu(WS)\n \n(1)  LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.  \nAT32F 415 Series Datasheet  \n2022.6.6  56 Ver 2.01 \nFigure 23. I2S master timing  diagram (Philips protocol)  \nLSB receive(2)MSB receive Bitn receive LSB receiveLSB transmit(2)MSB transmit Bitn transmit LSBtransmit\ntsu(SD_MR) th(SD_MR)tV(SD_MT)th(SD_MT)th(WS)tw(CKL)tw(CKH )tc(CK)\nSDreceiveSDtransmitWSoutputCPOL =0\nCPOL =1CK output\ntv(WS)\ntf(CK)tr(CK)\n \n(1)  LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.  \n \n5.3.15  I2C characteristics  \nGPIO  pins SDA and SCL have limitation as follows: they are not ”tr ue” open -drain. When \nconfigured as open -drain, the PMOS connected between the GPIO  pin and V DD is disabled, but is \nstill present.  \nI2C bus interface  can support standard  mode (max. 100 kHz ) and fast mode (max. 4 00 kHz) . The \nI2C bus frequency can be increase d up to 1 MHz. For more complete information, please contact  \nyour local Artery sales office for technical support.  \nAT32F 415 Series Datasheet  \n2022.6.6  57 Ver 2.01 \n5.3.16  SDIO characteristics  \nFigure 24. SDIO high -speed mode  \ntISUtIHtOHtOVtCtW(CKL) tW(CKH )tftr\nCK\nD,CWD\n(output )\nD,CWD\n(input )\n \nFigure 25. SD defau lt mode  \nCK\nD,CMD\n(output )tOVD tOVD\n \nTable 40. SD / MMC characteristics  \nSymbol  Parameter  Conditions  Min Max Unit \nfPP Clock frequency in data transfer mode  - 0 48 MHz \ntW(CKL)  Clock low time, f PP = 16 MHz  - 32 - \nns tW(CKH)  Clock high t ime, f PP = 16 MHz  - 30 - \ntr Clock rise time  - - 4 \ntf Clock fall time  - - 5 \nCMD , D inputs (referenced to CK)  \ntISU Input setup time  - 2 - \nns \ntIH Input hold time  - 0 - \nCMD, D outputs (referenced to CK) in MMC and SD HS mode  \ntOV Output valid time  - - 6 \nns \ntOH Output hold time  - 0 - \nCMD, D outputs (referenced to CK) in SD default mode  \ntOVD Output valid default time  - - 7 \nns \ntOHD  Output hold default time  - 0.5 - \n \nAT32F 415 Series Datasheet  \n2022.6.6  58 Ver 2.01 \n5.3.17  OTGFS  characteristics  \nTable 41. OTGFS  startup time  \nSymbol  Parameter  Max Unit \ntSTARTUP(1) OTGFS  transceiver startup time  1 μs \n(1)  Guaranteed by design, not tested in production.  \nTable 42. OTGFS  DC electrical characteristics  \nSymbol  Parameter  Conditi ons Min(1) Typ Max(1) Unit \nInput \nlevels  VDD OTGFS  operating voltage  - 3.0(2) - 3.6 V \nVDI(3) Differential input sensitivity  I (OTGFS _D+/D-) 0.2 - - \nV VCM(3) Differential common mode \nrange  Includes VDI range  0.8 - 2.5 \nVSE(3) Single ended receiver \nthreshold  - 1.3 - 2.0 \nOutput \nlevels  VOL Static output level low  RL of 1.24 kΩ to 3.6 V(4) - - 0.3 \nV \nVOH Static output level high  RL of 15 kΩ to VSS(4) 2.8 - 3.6 \nRPU OTGFS _D+ internal pull -up VIN = VSS 0.97 1.24 1.58 kΩ \nRPD OTGFS_D+/D - internal pull -up VIN = VDD 15 19 25 kΩ \n(1)  All the voltages are measured from the local ground potential.  \n(2)  The AT32F 415 USB functionality is ensured down to 2. 7 V but not the full USB electrical characteristics which \nare degraded in the 2. 7 to 3.0 V V DD voltage range.  \n(3)  Guaranteed by characterization results, not tested in production.  \n(4)  RL is the load c onnected on the USB drivers.  \nFigure 26. OTGFS  timings: definition of data signal rise and fall time  \nCrossover\npoints\nVCRS\nVSSDiffierential\ndata lines\ntftr\n \nTable 43. OTGFS  electrical characteristics  \nSymbol  Parameter  Conditions  Min(1) Max(1) Unit \ntr Rise time (2) CL ≤ 50 pF 4 20 ns \ntf Fall Time (2) CL ≤ 50 pF 4 20 ns \ntrfm Rise/ fall time matching  tr/tf 90 110 % \nVCRS Output signal crossover voltage  - 1.3 2.0 V \n(1)  Guaranteed by design, not tested in production.  \n(2)  Measured from 10% to 90% of the data signal. For more detailed informati on, please refer to USB Specification  \nChapter 7 (version 2.0).  \nAT32F 415 Series Datasheet  \n2022.6.6  59 Ver 2.01 \n5.3.18  12-bit ADC characteristics  \nUnless otherwise specified, the parameters given in the table below  are preliminary values derived \nfrom tests performed under ambient temperature, f PCLK2 frequency an d V DDA supply voltage \nconditions summarized in Table  11. \nNote:  It is recommended to perform a calibration after each power -up. \nTable 44. ADC  characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVDDA Power supply  - 2.6 - 3.6 V \nIDDA Current on the V DDA input pin  - - 560(1) 660 μA \nfADC ADC clock frequency   0.6 - 28 MHz \nfS(2) Sampling rate   0.05 - 2 MHz \nfTRIG(2) External trigger frequency  fADC = 28 MHz - - 1.65 MHz \n- - - 17 1/fADC \nVAIN Conversion voltage range(3) - 0 (V REF-tied to \nground))  - VREF+ V \nRAIN(2) External input impedance  - See Table 45 and Table 46 for details  Ω \nCADC(2) Internal sample and hold \ncapacitor  - - 15 - pF \ntCAL(2) Calibration time  fADC = 28 MHz 6.14 μs \n- 172 1/fADC \ntlat(2) Injection trigger conversion \nlatency  fADC = 28 MHz  - - 107 ns \n- - - 3(4) 1/fADC \ntlatr(2) Regular trigger conversion \nlaten cy fADC = 28 MHz  - - 71.4 μs \n- - - 2(4) 1/fADC \ntS(2) Sampling time  fADC = 28 MHz 0.053  - 8.55 μs \n- 1.5 - 239.5  1/fADC \ntSTAB(2) Power -up time  - 42 1/fADC \ntCONV(2) Total conversion time (including \nsampling time)  fADC = 28 MHz 0.5 - 9 μs \n- 14 ~ 25 2 (tS for sampling + 12.5 for \nsuccessive approximation)  1/fADC \n(1)  Guaranteed by characterization results, not tested in production.  \n(2)  Guaranteed by design, not tested in production.  \n(3)  VREF+ is internally connected to VDDA whereas VREF- is internally connected to  VSSA. \n(4)  For external triggers, a delay of 1/fPCLK2 must be added to the latency specified in Table 44. \nAT32F 415 Series Datasheet  \n2022.6.6  60 Ver 2.01 \nTable 45 and Table 46 are used to define  the maximum external impedance  allowed  for an error \nbelow 1  of LSB.  \nTable 45. RAIN max for f ADC = 14 MHz \nTS (Cycle ) tS（μs） RAIN max ( kΩ)(1) \n1.5 0.11 0.25 \n7.5 0.54 1.3 \n13.5 0.96 2.5 \n28.5 2.04 5.0 \n41.5 2.96 8.0 \n55.5 3.96 10.5 \n71.5 5.11 13.5 \n239.5  17.11  40 \n(1)  Guaranteed by design.  \nTable 46. RAIN max for f ADC = 28 MHz \nTS (Cycle ) tS（μs） RAIN max ( kΩ)(1) \n1.5 0.05 0.1 \n7.5 0.27 0.6 \n13.5 0.48 1.2 \n28.5 1.02 2.5 \n41.5 1.48 4.0 \n55.5 1.98 5.2 \n71.5 2.55 7.0 \n239.5  8.55 20 \n(1)   Guaranteed by design.  \nTable 47. ADC  accuracy(1) \nSymbol  Parameter  Test Conditions  Typ(2) Max(2) Unit \nET Total unadjusted error  \nfADC = 28 MHz, RAIN < 10 kΩ, \nVDDA = 3.0 to 3.6 V, T A = 25 °C  ±2 ±3 \nLSB EO Offset error  ±1 ±1.6 \nEG Gain error  ±1.5 ±3 \nED Differential linearity error  ±0.6 ±1 \nEL Integral linearity error  ±1 ±2 \nET Total unadjusted error  \nfADC = 28 MHz, RAIN < 10 kΩ, \nVDDA = 2.6 to 3.6 V  ±2 ±4 \nLSB EO Offset error  ±1 ±2 \nEG Gain error  ±1.5 ±3.5 \nED Differential linearity error  ±0.6 +1.5/ -1 \nEL Integral linearity error  ±1 ±2 \n(1)  ADC DC accuracy values are measured after internal calibration.  \n(2)  Guaranteed by characterization results, not tested in production.  \nAT32F 415 Series Datasheet  \n2022.6.6  61 Ver 2.01 \nFigure 27. ADC accuracy ch aracteristics  \n1234567409340944095\n1 2 3   4      5      6 7 4093 4094 4095 4096（2）\n（3）\n（1）\n0\nVSSA VDDA[1LSB IDEAL =——VREF+\n4096(or—— depending on package )VDDA\n4096\nEO]\nETEG\nEL\n1LSB IDEALED\n \n(1)  Example of an actual transfer curve.  \n(2)  Ideal transfer curve.  \n(3)  End point correlation line.  \n(4)  ET = Maximum deviation between the actual and the ideal transfer curves.  \nEO = Deviation between the first actual transition an d the first ideal one.  \nEG = Deviation between the last ideal transition and the last actual one.  \nED = Maximum deviation between actual steps and the ideal one.  \nEL = Maximum deviation between any actual transition and the end point correlation line.  \nFigure 28. Typical connection diagram using the ADC  \n12-bit\ncoverterSample and hold ADC\ncoverter\nRADC\nCADC(1)VDD\nVT\n0.6V\nVT\n0.6VIL\nVAIN\nRAIN(1)ADCx _INx\nCparasitic\n \n(1)  Refer to Table 44 for the values of RAIN and CADC. \n(2)  Cparasiti c represents the capacitance of the PCB (dependent on solder ing and PCB layout quality) plus the pad \ncapacitance (roughly 7 pF). A high C parasitic  value will downgrade conversion accuracy. To remedy  this, f ADC \nshould be reduced.  \n \nGeneral PCB design guidelines  \nPower supply decoupling should be performed as shown in  Figure 7. The 10 0 nF capacitors \nshould be ceramic (good quali ty). They should be placed as close as possible to the chip.  \n5.3.19  Internal reference voltage  (VINTRV) characteristics  \nTable 48. Internal reference voltage  characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVINTRV Internal reference voltage  - 1.17 1.20 1.23 V \nTCoeff(1) Temperature coefficient  - - 50 100 ppm/°C  \nTS_VINTRV ADC sampling time when read ing the \ninternal reference voltage  - 5.1 - - μs \nAT32F 415 Series Datasheet  \n2022.6.6  62 Ver 2.01 \n(1)  Guaranteed by design, not tested in production.  \n5.3.20  Temperature sensor (VTS) characteristics  \nTable 49. Temperature sensor characteristics  \nSymbol  Parameter  Min Typ Max Unit \nTL(1) VTS linearit y with temperature  - ±2 ±5 ºC \nAvg_Slope(1(2)) Average slope  -4.13 -4.34 -4.54 mV/ºC  \nV25(1)(2) Voltage at 25 ºC  1.26 1.32 1.38 V \ntSTART(3) Startup time  - - 100 μs \nTS_temp(3) ADC sampling time when reading the  temperature  - 8.6 17.1 μs \n(1)  Guaranteed by cha racterization results, not tested in production.  \n(2)  The temperature sensor output voltage changes linearly with temperature. The offset of this line varies from chip \nto chip due to process variation (up to 50 ° C from one chip to another). The internal tempera ture sensor is more \nsuited to applications that detect temperature variations instead of absolute temperatures. If accurate \ntemperature readings are needed, an external temperature sensor part should be used.  \n(3)  Guaranteed by design, not tested in production.  \n \nObtain the temperature using the following formula:  \nTemperature (in °C) = {(V 25 - VTS) / Avg_Slope} + 25.  \nWhere,  \nV25 = V TS value for 25° C and  \nAvg_Slope = Average Slope for curve between Temperature vs. V TS (given in mV/° C).  \nFigure 29. VTS vs. temperature  \n \n\nAT32F 415 Series Datasheet  \n2022.6.6  63 Ver 2.01 \n5.3.21  CMP characteristics  \nTable 50. CMP characteristics  \nSymbol  Parameter  Conditions  Min(1) Typ Max(1) 单位 \nVDDA Analog supply voltage  - 2.6 - 3.6 V \nVIN Input voltage range  - 0 - VDDA V \ntSTART  Startup time  High speed mode  - 2.0 3.2 \nμs \nLow power mode  - 3.6 5.5 \ntD Propagation delay for \n200 mV step with 100 \nmV overdrive  High speed mode  - 105 320 ns \nLow power mode  - 1.2 3 μs \nVoffset Offset voltage  - - ±3 ±10 mV \nVhys Hysteresis  No hysteresis  - 0 - \nmV High speed  \nmode  Low hysteresis  40 65 100 \nMedium hysteresis  120 180 280 \nHigh hysteresis  200 320 450 \nLow power \nmode  Low hysteresis  15 25 35 \nMedium hysteresis  50 70 90 \nHigh hysteresis  90 120 160 \nIDDA Current consumption  High speed mode  - 120 165 \nμA \nLow power mode  - 1.9 3.5 \n(1)  Guaranteed by characterization results, not tested in production.  \nFigure 30. CMP hysteresis  \nCMP_OUTVINP\nVINMVhys\n \nAT32F 415 Series Datasheet  \n2022.6.6  64 Ver 2.01 \n6 Package information  \n6.1 LQFP 64 – 10 x 10 mm  \nFigure 31. LQFP6 4 – 10 x 10 mm 64 pin low -profile quad flat package outline  \n \n  \n \n\nAT32F 415 Series Datasheet  \n2022.6.6  65 Ver 2.01 \nTable 51. LQFP6 4 – 10 x 10 mm 64 pin low -profile quad flat package mechanical data  \nSymbol  Millimeters  \nMin Typ Max \nA - - 1.60 \nA1 0.05 - 0.15 \nA2 1.35 1.40 1.45 \nb 0.17 0.20 0.27 \nc 0.09 - 0.20 \nD 11.75  12.00  12.25  \nD1 9.90 10.00  10.10  \nE 11.75  12.00  12.25  \nE1 9.90 10.00  10.10  \ne 0.50 BSC.  \nΘ 3.5°  REF. \nL 0.45 0.60 0.75 \nL1 1.00 REF. \nccc 0.08 \nAT32F 415 Series Datasheet  \n2022.6.6  66 Ver 2.01 \n6.2 LQFP64 – 7 x 7 mm \nFigure 32. LQFP64 – 7 x 7 mm 64  pin low -profile quad flat package outline  \n \n  \n \n \n \n\nAT32F 415 Series Datasheet  \n2022.6.6  67 Ver 2.01 \nTable 52. LQFP64 – 7 x 7 mm 64  pin low -profile quad flat package mechanical data  \nSymbol  Millimeters  \nMin Typ Max \nA - - 1.60 \nA1 0.05 - 0.15 \nA2 1.35 1.40 1.45 \nb 0.13 0.18 0.23 \nc 0.09 - 0.20 \nD 8.80 9.00 9.20 \nD1 6.90 7.00 7.10 \nE 8.80 9.00 9.20 \nE1 6.90 7.00 7.10 \ne 0.40 BSC.  \nΘ 0° 3.5° 7° \nL 0.45 0.60 0.75 \nL1 1.00 REF. \n \n \nAT32F 415 Series Datasheet  \n2022.6.6  68 Ver 2.01 \n6.3 LQFP48 – 7 x 7 mm \nFigure 33. LQFP48 – 7 x 7 mm 48 pin low -profile quad flat package outline  \n \n  \n \n\nAT32F 415 Series Datasheet  \n2022.6.6  69 Ver 2.01 \nTable 53. LQFP48  – 7 x 7 mm 48 pin low -profile quad flat package mechanical data  \nSymbol Millimeters  \nMin Typ Max \nA - - 1.60 \nA1 0.05 - 0.15 \nA2 1.35 1.40 1.45 \nb 0.17 0.22 0.27 \nc 0.09 - 0.20 \nD 8.80 9.00 9.20 \nD1 6.90 7.00 7.10 \nE 8.80 9.00 9.20 \nE1 6.90 7.00 7.10 \ne 0.50 BSC.  \nΘ 0° 3.5° 7° \nL 0.45 0.60 0.75 \nL1 1.00 REF.  \nAT32F 415 Series Datasheet  \n2022.6.6  70 Ver 2.01 \n6.4 QFN 48 – 6 x 6 mm \nFigure 34. QFN48 – 6 x 6 mm 48 pin quad flat no-leads package outline  \n  \n \n\nAT32F 415 Series Datasheet  \n2022.6.6  71 Ver 2.01 \nTable 54. QFN48 – 6 x 6 mm 48 pin quad flat no-leads package mechanical data  \nSymbol Millimeters  \nMin Typ Max \nA 0.80 0.85 0.90 \nA1 0.00 0.02 0.05 \nA3 0.203 REF.  \nb 0.15 0.20 0.25 \nD 5.90 6.00 6.10 \nD2 3.07 3.17 3.27 \nE 5.90 6.00 6.10 \nE2 3.07 3.17 3.27 \ne 0.40 BSC.  \nK 0.20 - - \nL 0.35 0.40 0.45 \n \nAT32F 415 Series Datasheet  \n2022.6.6  72 Ver 2.01 \n6.5 QFN32 – 4 x 4 mm \nFigure 35. QFN32 – 4 x 4 mm 32  pin quad flat  no-leads package outline  \n  \n \n \n\nAT32F 415 Series Datasheet  \n2022.6.6  73 Ver 2.01 \nTable 55. QFN32 – 4 x 4 mm 32  pin quad flat  no-leads package mechanical data  \nSymbol Millimeters  \nMin Typ Max \nA 0.80 0.85 0.90 \nA1 0.00 0.02 0.05 \nA3 0.203 REF.  \nb 0.15 0.20 0.25 \nD 3.90 4.00 4.10 \nD2 2.65 2.70 2.75 \nE 3.90 4.00 4.10 \nE2 2.65 2.70 2.75 \ne 0.40 BSC.  \nK 0.20 - - \nL 0.25 0.30 0.35 \n \n6.6 Device  marking  \nFigure 36. Marking example  \nLQFP64, LQFP48 , QFN48  \n \nQFN32  \n \n(1)  Not In S cale. \n\nAT32F 415 Series Datasheet  \n2022.6.6  74 Ver 2.01 \n6.7 Thermal characteristics  \nTable 56. Package thermal characteristics  \nSymbol  Parameter  Value  Unit \nΘJA Thermal resistance junction -ambient  \nLQFP64 – 10 × 10 mm / 0.5 mm  pitch  75.3 \n° C/W  Thermal resistance junction -ambient  \nLQFP64 – 7 × 7 mm / 0.4 mm pitch  80.4 \nThermal resistance junction -ambient  \nLQFP 48 – 7 × 7 mm / 0.5 mm pitch  76.8 \nThermal resistance junction -ambient  \nQFN 48 – 6 × 6 mm / 0.4 mm pitch  38.8 \nThermal resistance junction -ambient  \nQFN 32 – 4 × 4 mm / 0.4 mm pitch  59.7 \nAT32F 415 Series Datasheet  \n2022.6.6  75 Ver 2.01 \n7 Part numbering  \nTable 57. AT32F 415 series part numbering  \nExamples:  AT32  F 4 1 5 R C T 7 -7 \nProduct family  \nAT32  = ARM -based 32 -bit microcontroller  \n \nProduct type  \nF = G eneral -purpose  \n \nCore \n4 = CortexTM-M4 \n \nProduct series  \n1 = Value line  \n \nProduct application  \n5 = OTG FS series  \n \nPin count  \nR = 64  pins \nC = 48 pins \nK = 32 pins \n \nInternal Flash memory size  \nC = 256 Kbytes of Flash memory  \nB = 128 Kbytes of Flash memory  \n8 = 64 Kbytes of Flash memory  \n \nPackage type  \nT = LQFP  \nU = QFN  \n \nTemperature range  \n7 = -40 ° C  to +105 °C \n \nPackage information  \n-7 = LQFP64 - 7 x 7 mm  \n-4 = QFN32 - 4 x 4 mm  \nBlank  = other packages  \n \nFor a list of available options (spee d, package, etc.) or for more information concerning  this device, \nplease contact your local Artery sales office.  \nAT32F 415 Series Datasheet  \n2022.6.6  76 Ver 2.01 \n8 Document r evisio n history  \nTable 58. Document revision history  \nDate  Version  Change  \n2019.8.1  1.00 Initial release.  \n2019.10.11  1.01 1. Modified DMA2  as 7 channels  \n2. Modified USART/UART  maximum communication rate  \n3. Added AT32F415CCU7  and AT32F415CBU7  \n2020. 3.10 1.02 Added the note ( 9) of Table 5 to describe the usage limitation of PA9  \n2020.6.5  1.03 Corrected a typo of PA8 in the note ( 9) of Table 5. It should be PA9  \n2020 .8.7 1.04 Added  the description i n the note ( 3) of Table 5 about devices having reduced \nperipheral counts  \n2020.10.14  1.05 1. Deleted C MP digital noise filter for malfunction  \n2. Corrected the start address of the system memory in Figure 6 as \n0x1FFF _AC00  \n2021. 6.30 1.06 1. Crystal -less is no more supported at OTG device mode  \n2. Modified the description i n the note (8)  and (9)  of Table 5 \n3. Added  LQFP48 package mechanical D, D1, E, E1 Min. and Max. in Table 53 \n4. Modified QFN 48 package mechanical D2, E2 in Table 54 \n2020. 11.3 1.10 1. Added the description of note ( 9) of Table 5 about exception starting from \nSilicon reversion code C  \n2. Added the description of the endpoint number in 2.14.6  \n2022.2.1 4 2.00 1. Modified paragraph orders and descriptions of the whole document  \n2. Correct ed LQFP64 7 x 7 mm  package mechanical  in Table 52 \n2022.6.6  2.0.1 1. Added max value and notes (TA = 25 °C) in Table 21 and Table 22 \n2. Added min and max values in D, D1, E  and E1 lines of all package mechanic \ndata tables.  \n3. Updated figures in Section 3 \n \n  \nAT32F 415 Series Datasheet  \n2022.6.6  77 Ver 2.01 \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nIMPORTANT NOTICE – PLEASE READ CAREFULLY  \nPurchasers understand and agree that purchasers are solely responsible for the selection and use of Artery ’s products and services.  \nArtery ’s products and services are provided “AS IS ” and Artery provides no warranties express, implied or statutory, includ ing, without \nlimitation, any implied warranties of merchantability, satisfactory quality, non -infringement, or fitness for a particular purpose with respect to \nthe Artery ’s products and services.  \nNotwithstanding anything to the contrary, purchasers acquire s no right, title or interest in any Artery ’s products and services or any intellectual \nproperty rights embodied therein. In no event shall Artery ’s products and services provided be construed as (a) granting purchasers, expressly \nor by implication, estopp el or otherwise, a license to use third  party ’s products and services;  or (b) licensing the third parties ’ intellectual \nproperty rights; or (c) warranting the third party ’s products and services and its intellectual property rights.  \nPurchasers hereby agree s that Artery ’s products are not authorized for use as, and purchasers shall not integrate, promote, sell or otherwise \ntransfer any Artery ’s product to any customer or end user for use as critical components in (a) any medical, life saving or life support device \nor system, or (b) any safety device or system in any automotive application and mechanism (including but not limited to autom otive brake or \nairbag systems), or (c) any nuclear facilities, or (d) any air traffic control device, application or system,  or (e) any weapons device, application \nor system, or (f) any other device, application or system where it is reasonably foreseeable that failure of the Artery ’s products as used in \nsuch device, application or system would lead to death, bodily injury or c atastrophic property damage.  \n© 20 23 ARTERY Technology  – All rights reserved \n'}]
!==============================================================================!
### Component Summary: AT32F415CCT7

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 2.6V to 3.6V
  - Battery Voltage (VBAT): 1.8V to 3.6V
- **Current Ratings**: 
  - Supply Current in Run Mode: Up to 55.6 mA (at 150 MHz)
  - Supply Current in Sleep Mode: Up to 34.3 mA (at 150 MHz)
  - Supply Current in Deepsleep Mode: 735 µA (typical)
- **Power Consumption**: 
  - Power Dissipation: Varies by package type, e.g., 266 mW for LQFP 64 (10 x 10 mm) at 105 °C.
- **Operating Temperature Range**: -40 °C to +105 °C
- **Package Type**: 
  - Available in multiple packages: LQFP64 (10 x 10 mm), LQFP64 (7 x 7 mm), LQFP48 (7 x 7 mm), QFN48 (6 x 6 mm), QFN32 (4 x 4 mm).
- **Moisture Sensitive Level**: Not specified in the provided data, but typically assessed according to JEDEC J-STD-020E.
- **Special Features**: 
  - ARM Cortex-M4 core with DSP instructions.
  - Up to 256 KB Flash memory and 32 KB SRAM.
  - Integrated peripherals including ADC, timers, and communication interfaces (I2C, SPI, USART, CAN, USB OTG).
  - Low-power modes: Sleep, Deepsleep, and Standby.

#### Description:
The **AT32F415CCT7** is a high-performance ARM® Cortex®-M4 based 32-bit microcontroller (MCU) designed for embedded applications. It operates at a maximum frequency of 150 MHz and features a memory protection unit (MPU) for enhanced security. The MCU includes a variety of integrated peripherals, such as a 12-bit ADC, multiple timers, and communication interfaces, making it suitable for a wide range of applications.

#### Typical Applications:
- **Power Management**: The MCU's low-power modes and efficient power control features make it ideal for battery-operated devices.
- **Signal Processing**: With its DSP capabilities, the AT32F415 is well-suited for applications requiring complex signal processing.
- **Data Acquisition**: The integrated ADC allows for precise data collection from sensors, making it suitable for industrial and consumer applications.
- **Communication**: The multiple communication interfaces (I2C, SPI, USART, CAN, USB OTG) enable connectivity in various embedded systems, including IoT devices and automotive applications.

This microcontroller is particularly advantageous in applications where performance, power efficiency, and a rich set of features are critical.