Reading netlist file: "C:\Users\Admin\Documents\fpga_project_test36\impl\gwsynthesis\fpga_project_test36.vg"
Parsing netlist file "C:\Users\Admin\Documents\fpga_project_test36\impl\gwsynthesis\fpga_project_test36.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\Admin\Documents\fpga_project_test36\src\fpga_project_test36.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'clk' was determined to be a clock but was not created.
WARN  (TA1132) :  'clk_1MHz' was determined to be a clock but was not created.
WARN  (TA1132) :  'lcd_display_inst/n439_10' was determined to be a clock but was not created.
WARN  (TA1132) :  'lcd_write_cmd_data_inst/n110_21' was determined to be a clock but was not created.
WARN  (TA1132) :  'lcd_write_cmd_data_inst/i2c_writframe_inst/n168_14' was determined to be a clock but was not created.
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\Admin\Documents\fpga_project_test36\impl\pnr\fpga_project_test36.power.html" completed
Generate file "C:\Users\Admin\Documents\fpga_project_test36\impl\pnr\fpga_project_test36.pin.html" completed
Generate file "C:\Users\Admin\Documents\fpga_project_test36\impl\pnr\fpga_project_test36.rpt.html" completed
Generate file "C:\Users\Admin\Documents\fpga_project_test36\impl\pnr\fpga_project_test36.rpt.txt" completed
Generate file "C:\Users\Admin\Documents\fpga_project_test36\impl\pnr\fpga_project_test36.tr.html" completed
Sat Apr  5 14:53:46 2025

