// Seed: 2928861318
module module_0 (
    id_1
);
  output supply1 id_1;
  assign id_1 = 1;
  logic [7:0] id_2, id_3;
  assign id_1 = -1 == id_3[-1] + (id_2);
endmodule
module module_1 #(
    parameter id_1 = 32'd18,
    parameter id_3 = 32'd11,
    parameter id_6 = 32'd42
) (
    output wire id_0,
    inout tri _id_1,
    input tri1 id_2,
    input supply1 _id_3,
    input supply1 id_4,
    output supply0 id_5,
    inout supply1 _id_6,
    output supply1 id_7,
    output wire id_8,
    input wand id_9,
    output tri id_10
);
  logic id_12;
  reg ["" : id_1  ?  1  *  id_6 : id_3  .  sum] id_13;
  module_0 modCall_1 (id_12);
  assign id_0 = |id_2;
  always id_13 = 1;
  localparam id_14 = -1'b0;
endmodule
