
PolymathSlave_STM32L476.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007498  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  08007628  08007628  00017628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007af4  08007af4  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  08007af4  08007af4  00017af4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007afc  08007afc  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007afc  08007afc  00017afc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b00  08007b00  00017b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08007b04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011cc  20000080  08007b84  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000124c  08007b84  0002124c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001df83  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a93  00000000  00000000  0003e033  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001790  00000000  00000000  00041ac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001670  00000000  00000000  00043258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029ea9  00000000  00000000  000448c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a6c7  00000000  00000000  0006e771  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ffaad  00000000  00000000  00088e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001888e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000630c  00000000  00000000  00188938  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007610 	.word	0x08007610

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	08007610 	.word	0x08007610

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_ldivmod>:
 80001e0:	b97b      	cbnz	r3, 8000202 <__aeabi_ldivmod+0x22>
 80001e2:	b972      	cbnz	r2, 8000202 <__aeabi_ldivmod+0x22>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bfbe      	ittt	lt
 80001e8:	2000      	movlt	r0, #0
 80001ea:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80001ee:	e006      	blt.n	80001fe <__aeabi_ldivmod+0x1e>
 80001f0:	bf08      	it	eq
 80001f2:	2800      	cmpeq	r0, #0
 80001f4:	bf1c      	itt	ne
 80001f6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80001fa:	f04f 30ff 	movne.w	r0, #4294967295
 80001fe:	f000 b9b9 	b.w	8000574 <__aeabi_idiv0>
 8000202:	f1ad 0c08 	sub.w	ip, sp, #8
 8000206:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020a:	2900      	cmp	r1, #0
 800020c:	db09      	blt.n	8000222 <__aeabi_ldivmod+0x42>
 800020e:	2b00      	cmp	r3, #0
 8000210:	db1a      	blt.n	8000248 <__aeabi_ldivmod+0x68>
 8000212:	f000 f84d 	bl	80002b0 <__udivmoddi4>
 8000216:	f8dd e004 	ldr.w	lr, [sp, #4]
 800021a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021e:	b004      	add	sp, #16
 8000220:	4770      	bx	lr
 8000222:	4240      	negs	r0, r0
 8000224:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000228:	2b00      	cmp	r3, #0
 800022a:	db1b      	blt.n	8000264 <__aeabi_ldivmod+0x84>
 800022c:	f000 f840 	bl	80002b0 <__udivmoddi4>
 8000230:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000234:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000238:	b004      	add	sp, #16
 800023a:	4240      	negs	r0, r0
 800023c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000240:	4252      	negs	r2, r2
 8000242:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000246:	4770      	bx	lr
 8000248:	4252      	negs	r2, r2
 800024a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800024e:	f000 f82f 	bl	80002b0 <__udivmoddi4>
 8000252:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000256:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025a:	b004      	add	sp, #16
 800025c:	4240      	negs	r0, r0
 800025e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000262:	4770      	bx	lr
 8000264:	4252      	negs	r2, r2
 8000266:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800026a:	f000 f821 	bl	80002b0 <__udivmoddi4>
 800026e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000272:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000276:	b004      	add	sp, #16
 8000278:	4252      	negs	r2, r2
 800027a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <user_delay_ms>:

// --------------------------------------------------------------------------------------------------------------------
// Callback for delay function for BME680 driver
// --------------------------------------------------------------------------------------------------------------------
void user_delay_ms(uint32_t period)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
	HAL_Delay(period);
 8000580:	6878      	ldr	r0, [r7, #4]
 8000582:	f002 fb09 	bl	8002b98 <HAL_Delay>
}
 8000586:	bf00      	nop
 8000588:	3708      	adds	r7, #8
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
	...

08000590 <user_i2c_read>:
// --------------------------------------------------------------------------------------------------------------------
// I2C interface function -
// I2C1 -> read & write
// --------------------------------------------------------------------------------------------------------------------
int8_t user_i2c_read(uint8_t dev_id, uint8_t reg_addr, uint8_t *reg_data, uint16_t len)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b086      	sub	sp, #24
 8000594:	af02      	add	r7, sp, #8
 8000596:	603a      	str	r2, [r7, #0]
 8000598:	461a      	mov	r2, r3
 800059a:	4603      	mov	r3, r0
 800059c:	71fb      	strb	r3, [r7, #7]
 800059e:	460b      	mov	r3, r1
 80005a0:	71bb      	strb	r3, [r7, #6]
 80005a2:	4613      	mov	r3, r2
 80005a4:	80bb      	strh	r3, [r7, #4]
	uint8_t receive_device_address =  (dev_id << 1) | 1;
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	005b      	lsls	r3, r3, #1
 80005aa:	b25b      	sxtb	r3, r3
 80005ac:	f043 0301 	orr.w	r3, r3, #1
 80005b0:	b25b      	sxtb	r3, r3
 80005b2:	73fb      	strb	r3, [r7, #15]

	uint8_t transmit_device_address =  (dev_id << 1);
 80005b4:	79fb      	ldrb	r3, [r7, #7]
 80005b6:	005b      	lsls	r3, r3, #1
 80005b8:	73bb      	strb	r3, [r7, #14]

	if ((HAL_I2C_Master_Transmit(&hi2c1, transmit_device_address, &reg_addr, 1, 100) == HAL_OK))
 80005ba:	7bbb      	ldrb	r3, [r7, #14]
 80005bc:	b299      	uxth	r1, r3
 80005be:	1dba      	adds	r2, r7, #6
 80005c0:	2364      	movs	r3, #100	; 0x64
 80005c2:	9300      	str	r3, [sp, #0]
 80005c4:	2301      	movs	r3, #1
 80005c6:	480c      	ldr	r0, [pc, #48]	; (80005f8 <user_i2c_read+0x68>)
 80005c8:	f002 fe58 	bl	800327c <HAL_I2C_Master_Transmit>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d10d      	bne.n	80005ee <user_i2c_read+0x5e>
	{
		if (HAL_I2C_Master_Receive(&hi2c1, receive_device_address, reg_data, len, 100) == HAL_OK)
 80005d2:	7bfb      	ldrb	r3, [r7, #15]
 80005d4:	b299      	uxth	r1, r3
 80005d6:	88bb      	ldrh	r3, [r7, #4]
 80005d8:	2264      	movs	r2, #100	; 0x64
 80005da:	9200      	str	r2, [sp, #0]
 80005dc:	683a      	ldr	r2, [r7, #0]
 80005de:	4806      	ldr	r0, [pc, #24]	; (80005f8 <user_i2c_read+0x68>)
 80005e0:	f002 ff40 	bl	8003464 <HAL_I2C_Master_Receive>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d101      	bne.n	80005ee <user_i2c_read+0x5e>
		{
			return 1;
 80005ea:	2301      	movs	r3, #1
 80005ec:	e000      	b.n	80005f0 <user_i2c_read+0x60>
		}
	}

	return 0;
 80005ee:	2300      	movs	r3, #0
}
 80005f0:	4618      	mov	r0, r3
 80005f2:	3710      	adds	r7, #16
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	200010a8 	.word	0x200010a8

080005fc <user_i2c_write>:

int8_t user_i2c_write(uint8_t dev_id, uint8_t reg_addr, uint8_t *reg_data, uint16_t len)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b086      	sub	sp, #24
 8000600:	af02      	add	r7, sp, #8
 8000602:	603a      	str	r2, [r7, #0]
 8000604:	461a      	mov	r2, r3
 8000606:	4603      	mov	r3, r0
 8000608:	71fb      	strb	r3, [r7, #7]
 800060a:	460b      	mov	r3, r1
 800060c:	71bb      	strb	r3, [r7, #6]
 800060e:	4613      	mov	r3, r2
 8000610:	80bb      	strh	r3, [r7, #4]
	uint8_t transmit_device_address =  (dev_id << 1);
 8000612:	79fb      	ldrb	r3, [r7, #7]
 8000614:	005b      	lsls	r3, r3, #1
 8000616:	73fb      	strb	r3, [r7, #15]

	if ((HAL_I2C_Master_Transmit(&hi2c1, transmit_device_address, &reg_addr, 1, 100) == HAL_OK))
 8000618:	7bfb      	ldrb	r3, [r7, #15]
 800061a:	b299      	uxth	r1, r3
 800061c:	1dba      	adds	r2, r7, #6
 800061e:	2364      	movs	r3, #100	; 0x64
 8000620:	9300      	str	r3, [sp, #0]
 8000622:	2301      	movs	r3, #1
 8000624:	480c      	ldr	r0, [pc, #48]	; (8000658 <user_i2c_write+0x5c>)
 8000626:	f002 fe29 	bl	800327c <HAL_I2C_Master_Transmit>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d10d      	bne.n	800064c <user_i2c_write+0x50>
	{
		if (HAL_I2C_Master_Transmit(&hi2c1, transmit_device_address, reg_data, len, 100) == HAL_OK)
 8000630:	7bfb      	ldrb	r3, [r7, #15]
 8000632:	b299      	uxth	r1, r3
 8000634:	88bb      	ldrh	r3, [r7, #4]
 8000636:	2264      	movs	r2, #100	; 0x64
 8000638:	9200      	str	r2, [sp, #0]
 800063a:	683a      	ldr	r2, [r7, #0]
 800063c:	4806      	ldr	r0, [pc, #24]	; (8000658 <user_i2c_write+0x5c>)
 800063e:	f002 fe1d 	bl	800327c <HAL_I2C_Master_Transmit>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d101      	bne.n	800064c <user_i2c_write+0x50>
		{
			return 1;
 8000648:	2301      	movs	r3, #1
 800064a:	e000      	b.n	800064e <user_i2c_write+0x52>
		}
	}

	return 0;
 800064c:	2300      	movs	r3, #0
};
 800064e:	4618      	mov	r0, r3
 8000650:	3710      	adds	r7, #16
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	200010a8 	.word	0x200010a8

0800065c <UpdateSensorData>:
// --------------------------------------------------------------------------------------------------------------------
//
// Gets new data for the sensor by updating the struct bme_data_field
// --------------------------------------------------------------------------------------------------------------------

 int UpdateSensorData(int slot, sensorParamsPtr params){
 800065c:	b580      	push	{r7, lr}
 800065e:	b084      	sub	sp, #16
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	6039      	str	r1, [r7, #0]

	 uint16_t meas_period;
	 int8_t result = BME680_E_COM_FAIL;
 8000666:	23fe      	movs	r3, #254	; 0xfe
 8000668:	73fb      	strb	r3, [r7, #15]

	 result = bme680_set_sensor_settings(bme_init_array[slot].settings,&(bme_init_array[slot].dev));
 800066a:	4a25      	ldr	r2, [pc, #148]	; (8000700 <UpdateSensorData+0xa4>)
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	215c      	movs	r1, #92	; 0x5c
 8000670:	fb01 f303 	mul.w	r3, r1, r3
 8000674:	4413      	add	r3, r2
 8000676:	3358      	adds	r3, #88	; 0x58
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	b29a      	uxth	r2, r3
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	215c      	movs	r1, #92	; 0x5c
 8000680:	fb01 f303 	mul.w	r3, r1, r3
 8000684:	491e      	ldr	r1, [pc, #120]	; (8000700 <UpdateSensorData+0xa4>)
 8000686:	440b      	add	r3, r1
 8000688:	4619      	mov	r1, r3
 800068a:	4610      	mov	r0, r2
 800068c:	f000 f965 	bl	800095a <bme680_set_sensor_settings>
 8000690:	4603      	mov	r3, r0
 8000692:	73fb      	strb	r3, [r7, #15]
	 if (result == BME680_OK)
 8000694:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d12a      	bne.n	80006f2 <UpdateSensorData+0x96>
	 {
		 result = bme680_set_sensor_mode(&(bme_init_array[slot].dev));
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	225c      	movs	r2, #92	; 0x5c
 80006a0:	fb02 f303 	mul.w	r3, r2, r3
 80006a4:	4a16      	ldr	r2, [pc, #88]	; (8000700 <UpdateSensorData+0xa4>)
 80006a6:	4413      	add	r3, r2
 80006a8:	4618      	mov	r0, r3
 80006aa:	f000 fb28 	bl	8000cfe <bme680_set_sensor_mode>
 80006ae:	4603      	mov	r3, r0
 80006b0:	73fb      	strb	r3, [r7, #15]
		 if (result == BME680_OK)
 80006b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d11b      	bne.n	80006f2 <UpdateSensorData+0x96>
		 {
			 bme680_get_profile_dur(&meas_period, &(bme_init_array[slot].dev));
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	225c      	movs	r2, #92	; 0x5c
 80006be:	fb02 f303 	mul.w	r3, r2, r3
 80006c2:	4a0f      	ldr	r2, [pc, #60]	; (8000700 <UpdateSensorData+0xa4>)
 80006c4:	441a      	add	r2, r3
 80006c6:	f107 030c 	add.w	r3, r7, #12
 80006ca:	4611      	mov	r1, r2
 80006cc:	4618      	mov	r0, r3
 80006ce:	f000 fb7b 	bl	8000dc8 <bme680_get_profile_dur>
			 user_delay_ms(meas_period);
 80006d2:	89bb      	ldrh	r3, [r7, #12]
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff ff4f 	bl	8000578 <user_delay_ms>
			 result = bme680_get_sensor_data(&data,&(bme_init_array[slot].dev));
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	225c      	movs	r2, #92	; 0x5c
 80006de:	fb02 f303 	mul.w	r3, r2, r3
 80006e2:	4a07      	ldr	r2, [pc, #28]	; (8000700 <UpdateSensorData+0xa4>)
 80006e4:	4413      	add	r3, r2
 80006e6:	4619      	mov	r1, r3
 80006e8:	4806      	ldr	r0, [pc, #24]	; (8000704 <UpdateSensorData+0xa8>)
 80006ea:	f000 fbd3 	bl	8000e94 <bme680_get_sensor_data>
 80006ee:	4603      	mov	r3, r0
 80006f0:	73fb      	strb	r3, [r7, #15]
			 //result = bme680_set_sensor_mode(&(bme_init_array[slot].dev));
		 }
	 }
	 return result;
 80006f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 }
 80006f6:	4618      	mov	r0, r3
 80006f8:	3710      	adds	r7, #16
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	20000000 	.word	0x20000000
 8000704:	2000009c 	.word	0x2000009c

08000708 <getSensorReading_temperature>:
 // --------------------------------------------------------------------------------------------------------------------
 //
 // returns the temperature - to check the floating point enable
 // --------------------------------------------------------------------------------------------------------------------
 int getSensorReading_temperature (int32_t * resultPtr, int slot,sensorParamsPtr params)
 {
 8000708:	b580      	push	{r7, lr}
 800070a:	b086      	sub	sp, #24
 800070c:	af00      	add	r7, sp, #0
 800070e:	60f8      	str	r0, [r7, #12]
 8000710:	60b9      	str	r1, [r7, #8]
 8000712:	607a      	str	r2, [r7, #4]
	 int8_t result = SENSOR_FAILURE;
 8000714:	2301      	movs	r3, #1
 8000716:	75fb      	strb	r3, [r7, #23]
	 if (BME680_OK == UpdateSensorData(slot,params))
 8000718:	6879      	ldr	r1, [r7, #4]
 800071a:	68b8      	ldr	r0, [r7, #8]
 800071c:	f7ff ff9e 	bl	800065c <UpdateSensorData>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d107      	bne.n	8000736 <getSensorReading_temperature+0x2e>
	 {
		 *resultPtr = data.temperature;
 8000726:	4b07      	ldr	r3, [pc, #28]	; (8000744 <getSensorReading_temperature+0x3c>)
 8000728:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800072c:	461a      	mov	r2, r3
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	601a      	str	r2, [r3, #0]
		 result = SENSOR_SUCCESS;
 8000732:	2300      	movs	r3, #0
 8000734:	75fb      	strb	r3, [r7, #23]
	 }

	 return result;
 8000736:	f997 3017 	ldrsb.w	r3, [r7, #23]
 }
 800073a:	4618      	mov	r0, r3
 800073c:	3718      	adds	r7, #24
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	2000009c 	.word	0x2000009c

08000748 <getSensorReading_gas_resistance>:
 // --------------------------------------------------------------------------------------------------------------------
 //
 // returns the gas-resistance - to check the floating point enable
 // --------------------------------------------------------------------------------------------------------------------
 int getSensorReading_gas_resistance (int32_t * resultPtr, int slot,sensorParamsPtr params)
 {
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0
 800074e:	60f8      	str	r0, [r7, #12]
 8000750:	60b9      	str	r1, [r7, #8]
 8000752:	607a      	str	r2, [r7, #4]
	 int8_t result = SENSOR_FAILURE;
 8000754:	2301      	movs	r3, #1
 8000756:	75fb      	strb	r3, [r7, #23]
	 if (BME680_OK == UpdateSensorData(slot,params))
 8000758:	6879      	ldr	r1, [r7, #4]
 800075a:	68b8      	ldr	r0, [r7, #8]
 800075c:	f7ff ff7e 	bl	800065c <UpdateSensorData>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d106      	bne.n	8000774 <getSensorReading_gas_resistance+0x2c>
	 {
		 *resultPtr = data.gas_resistance;
 8000766:	4b06      	ldr	r3, [pc, #24]	; (8000780 <getSensorReading_gas_resistance+0x38>)
 8000768:	691b      	ldr	r3, [r3, #16]
 800076a:	461a      	mov	r2, r3
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	601a      	str	r2, [r3, #0]
	 	 result = SENSOR_SUCCESS;
 8000770:	2300      	movs	r3, #0
 8000772:	75fb      	strb	r3, [r7, #23]
	 }

	 return result;
 8000774:	f997 3017 	ldrsb.w	r3, [r7, #23]
 }
 8000778:	4618      	mov	r0, r3
 800077a:	3718      	adds	r7, #24
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	2000009c 	.word	0x2000009c

08000784 <getSensorReading_humidity>:
 // --------------------------------------------------------------------------------------------------------------------
 //
 // returns the humidity - to check the floating point enable
 // --------------------------------------------------------------------------------------------------------------------
 int getSensorReading_humidity(int32_t * resultPtr, int slot,sensorParamsPtr params)
 {
 8000784:	b580      	push	{r7, lr}
 8000786:	b086      	sub	sp, #24
 8000788:	af00      	add	r7, sp, #0
 800078a:	60f8      	str	r0, [r7, #12]
 800078c:	60b9      	str	r1, [r7, #8]
 800078e:	607a      	str	r2, [r7, #4]
	 int result = SENSOR_FAILURE;
 8000790:	2301      	movs	r3, #1
 8000792:	617b      	str	r3, [r7, #20]
	 if (BME680_OK == UpdateSensorData(slot,params))
 8000794:	6879      	ldr	r1, [r7, #4]
 8000796:	68b8      	ldr	r0, [r7, #8]
 8000798:	f7ff ff60 	bl	800065c <UpdateSensorData>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d106      	bne.n	80007b0 <getSensorReading_humidity+0x2c>
	 {
		 *resultPtr = data.humidity;
 80007a2:	4b06      	ldr	r3, [pc, #24]	; (80007bc <getSensorReading_humidity+0x38>)
 80007a4:	68db      	ldr	r3, [r3, #12]
 80007a6:	461a      	mov	r2, r3
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	601a      	str	r2, [r3, #0]
	 	 result = SENSOR_SUCCESS;
 80007ac:	2300      	movs	r3, #0
 80007ae:	617b      	str	r3, [r7, #20]
	 }
	 return result;
 80007b0:	697b      	ldr	r3, [r7, #20]
 }
 80007b2:	4618      	mov	r0, r3
 80007b4:	3718      	adds	r7, #24
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	2000009c 	.word	0x2000009c

080007c0 <bme680_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme680_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, struct bme680_dev *dev)
{
 80007c0:	b590      	push	{r4, r7, lr}
 80007c2:	b087      	sub	sp, #28
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	60b9      	str	r1, [r7, #8]
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	4603      	mov	r3, r0
 80007cc:	73fb      	strb	r3, [r7, #15]
 80007ce:	4613      	mov	r3, r2
 80007d0:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80007d2:	6878      	ldr	r0, [r7, #4]
 80007d4:	f001 f85f 	bl	8001896 <null_ptr_check>
 80007d8:	4603      	mov	r3, r0
 80007da:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME680_OK) {
 80007dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d126      	bne.n	8000832 <bme680_get_regs+0x72>
		if (dev->intf == BME680_SPI_INTF) {
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	789b      	ldrb	r3, [r3, #2]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d10e      	bne.n	800080a <bme680_get_regs+0x4a>
			/* Set the memory page */
			rslt = set_mem_page(reg_addr, dev);
 80007ec:	7bfb      	ldrb	r3, [r7, #15]
 80007ee:	6879      	ldr	r1, [r7, #4]
 80007f0:	4618      	mov	r0, r3
 80007f2:	f000 ffb0 	bl	8001756 <set_mem_page>
 80007f6:	4603      	mov	r3, r0
 80007f8:	75fb      	strb	r3, [r7, #23]
			if (rslt == BME680_OK)
 80007fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d103      	bne.n	800080a <bme680_get_regs+0x4a>
				reg_addr = reg_addr | BME680_SPI_RD_MSK;
 8000802:	7bfb      	ldrb	r3, [r7, #15]
 8000804:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000808:	73fb      	strb	r3, [r7, #15]
		}
		dev->com_rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	7858      	ldrb	r0, [r3, #1]
 8000812:	89bb      	ldrh	r3, [r7, #12]
 8000814:	7bf9      	ldrb	r1, [r7, #15]
 8000816:	68ba      	ldr	r2, [r7, #8]
 8000818:	47a0      	blx	r4
 800081a:	4603      	mov	r3, r0
 800081c:	461a      	mov	r2, r3
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		if (dev->com_rslt != 0)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <bme680_get_regs+0x72>
			rslt = BME680_E_COM_FAIL;
 800082e:	23fe      	movs	r3, #254	; 0xfe
 8000830:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8000832:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000836:	4618      	mov	r0, r3
 8000838:	371c      	adds	r7, #28
 800083a:	46bd      	mov	sp, r7
 800083c:	bd90      	pop	{r4, r7, pc}

0800083e <bme680_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme680_set_regs(const uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, struct bme680_dev *dev)
{
 800083e:	b5b0      	push	{r4, r5, r7, lr}
 8000840:	b090      	sub	sp, #64	; 0x40
 8000842:	af00      	add	r7, sp, #0
 8000844:	60f8      	str	r0, [r7, #12]
 8000846:	60b9      	str	r1, [r7, #8]
 8000848:	603b      	str	r3, [r7, #0]
 800084a:	4613      	mov	r3, r2
 800084c:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	/* Length of the temporary buffer is 2*(length of register)*/
	uint8_t tmp_buff[BME680_TMP_BUFFER_LENGTH] = { 0 };
 800084e:	2300      	movs	r3, #0
 8000850:	617b      	str	r3, [r7, #20]
 8000852:	f107 0318 	add.w	r3, r7, #24
 8000856:	2224      	movs	r2, #36	; 0x24
 8000858:	2100      	movs	r1, #0
 800085a:	4618      	mov	r0, r3
 800085c:	f006 fed0 	bl	8007600 <memset>
	uint16_t index;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000860:	6838      	ldr	r0, [r7, #0]
 8000862:	f001 f818 	bl	8001896 <null_ptr_check>
 8000866:	4603      	mov	r3, r0
 8000868:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (rslt == BME680_OK) {
 800086c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8000870:	2b00      	cmp	r3, #0
 8000872:	d16c      	bne.n	800094e <bme680_set_regs+0x110>
		if ((len > 0) && (len < BME680_TMP_BUFFER_LENGTH / 2)) {
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d064      	beq.n	8000944 <bme680_set_regs+0x106>
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	2b13      	cmp	r3, #19
 800087e:	d861      	bhi.n	8000944 <bme680_set_regs+0x106>
			/* Interleave the 2 arrays */
			for (index = 0; index < len; index++) {
 8000880:	2300      	movs	r3, #0
 8000882:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8000884:	e037      	b.n	80008f6 <bme680_set_regs+0xb8>
				if (dev->intf == BME680_SPI_INTF) {
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	789b      	ldrb	r3, [r3, #2]
 800088a:	2b00      	cmp	r3, #0
 800088c:	d119      	bne.n	80008c2 <bme680_set_regs+0x84>
					/* Set the memory page */
					rslt = set_mem_page(reg_addr[index], dev);
 800088e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000890:	68fa      	ldr	r2, [r7, #12]
 8000892:	4413      	add	r3, r2
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	6839      	ldr	r1, [r7, #0]
 8000898:	4618      	mov	r0, r3
 800089a:	f000 ff5c 	bl	8001756 <set_mem_page>
 800089e:	4603      	mov	r3, r0
 80008a0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					tmp_buff[(2 * index)] = reg_addr[index] & BME680_SPI_WR_MSK;
 80008a4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80008a6:	68fa      	ldr	r2, [r7, #12]
 80008a8:	4413      	add	r3, r2
 80008aa:	781a      	ldrb	r2, [r3, #0]
 80008ac:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80008ae:	005b      	lsls	r3, r3, #1
 80008b0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80008b4:	b2d2      	uxtb	r2, r2
 80008b6:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80008ba:	440b      	add	r3, r1
 80008bc:	f803 2c2c 	strb.w	r2, [r3, #-44]
 80008c0:	e00a      	b.n	80008d8 <bme680_set_regs+0x9a>
				} else {
					tmp_buff[(2 * index)] = reg_addr[index];
 80008c2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80008c4:	68fa      	ldr	r2, [r7, #12]
 80008c6:	441a      	add	r2, r3
 80008c8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80008ca:	005b      	lsls	r3, r3, #1
 80008cc:	7812      	ldrb	r2, [r2, #0]
 80008ce:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80008d2:	440b      	add	r3, r1
 80008d4:	f803 2c2c 	strb.w	r2, [r3, #-44]
				}
				tmp_buff[(2 * index) + 1] = reg_data[index];
 80008d8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80008da:	68ba      	ldr	r2, [r7, #8]
 80008dc:	441a      	add	r2, r3
 80008de:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80008e0:	005b      	lsls	r3, r3, #1
 80008e2:	3301      	adds	r3, #1
 80008e4:	7812      	ldrb	r2, [r2, #0]
 80008e6:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80008ea:	440b      	add	r3, r1
 80008ec:	f803 2c2c 	strb.w	r2, [r3, #-44]
			for (index = 0; index < len; index++) {
 80008f0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80008f2:	3301      	adds	r3, #1
 80008f4:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80008f6:	79fb      	ldrb	r3, [r7, #7]
 80008f8:	b29b      	uxth	r3, r3
 80008fa:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80008fc:	429a      	cmp	r2, r3
 80008fe:	d3c2      	bcc.n	8000886 <bme680_set_regs+0x48>
			}
			/* Write the interleaved array */
			if (rslt == BME680_OK) {
 8000900:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8000904:	2b00      	cmp	r3, #0
 8000906:	d121      	bne.n	800094c <bme680_set_regs+0x10e>
				dev->com_rslt = dev->write(dev->dev_id, tmp_buff[0], &tmp_buff[1], (2 * len) - 1);
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	7858      	ldrb	r0, [r3, #1]
 8000910:	7d39      	ldrb	r1, [r7, #20]
 8000912:	79fb      	ldrb	r3, [r7, #7]
 8000914:	b29b      	uxth	r3, r3
 8000916:	005b      	lsls	r3, r3, #1
 8000918:	b29b      	uxth	r3, r3
 800091a:	3b01      	subs	r3, #1
 800091c:	b29d      	uxth	r5, r3
 800091e:	f107 0314 	add.w	r3, r7, #20
 8000922:	1c5a      	adds	r2, r3, #1
 8000924:	462b      	mov	r3, r5
 8000926:	47a0      	blx	r4
 8000928:	4603      	mov	r3, r0
 800092a:	461a      	mov	r2, r3
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
				if (dev->com_rslt != 0)
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 8000938:	2b00      	cmp	r3, #0
 800093a:	d007      	beq.n	800094c <bme680_set_regs+0x10e>
					rslt = BME680_E_COM_FAIL;
 800093c:	23fe      	movs	r3, #254	; 0xfe
 800093e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			if (rslt == BME680_OK) {
 8000942:	e003      	b.n	800094c <bme680_set_regs+0x10e>
			}
		} else {
			rslt = BME680_E_INVALID_LENGTH;
 8000944:	23fc      	movs	r3, #252	; 0xfc
 8000946:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800094a:	e000      	b.n	800094e <bme680_set_regs+0x110>
			if (rslt == BME680_OK) {
 800094c:	bf00      	nop
		}
	}

	return rslt;
 800094e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8000952:	4618      	mov	r0, r3
 8000954:	3740      	adds	r7, #64	; 0x40
 8000956:	46bd      	mov	sp, r7
 8000958:	bdb0      	pop	{r4, r5, r7, pc}

0800095a <bme680_set_sensor_settings>:
/*!
 * @brief This API is used to set the oversampling, filter and T,P,H, gas selection
 * settings in the sensor.
 */
int8_t bme680_set_sensor_settings(uint16_t desired_settings, struct bme680_dev *dev)
{
 800095a:	b580      	push	{r7, lr}
 800095c:	b088      	sub	sp, #32
 800095e:	af00      	add	r7, sp, #0
 8000960:	4603      	mov	r3, r0
 8000962:	6039      	str	r1, [r7, #0]
 8000964:	80fb      	strh	r3, [r7, #6]
	int8_t rslt;
	uint8_t reg_addr;
	uint8_t data = 0;
 8000966:	2300      	movs	r3, #0
 8000968:	76fb      	strb	r3, [r7, #27]
	uint8_t count = 0;
 800096a:	2300      	movs	r3, #0
 800096c:	77bb      	strb	r3, [r7, #30]
	uint8_t reg_array[BME680_REG_BUFFER_LENGTH] = { 0 };
 800096e:	2300      	movs	r3, #0
 8000970:	617b      	str	r3, [r7, #20]
 8000972:	2300      	movs	r3, #0
 8000974:	833b      	strh	r3, [r7, #24]
	uint8_t data_array[BME680_REG_BUFFER_LENGTH] = { 0 };
 8000976:	2300      	movs	r3, #0
 8000978:	60fb      	str	r3, [r7, #12]
 800097a:	2300      	movs	r3, #0
 800097c:	823b      	strh	r3, [r7, #16]
	uint8_t intended_power_mode = dev->power_mode; /* Save intended power mode */
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000984:	777b      	strb	r3, [r7, #29]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000986:	6838      	ldr	r0, [r7, #0]
 8000988:	f000 ff85 	bl	8001896 <null_ptr_check>
 800098c:	4603      	mov	r3, r0
 800098e:	77fb      	strb	r3, [r7, #31]
	if (rslt == BME680_OK) {
 8000990:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000994:	2b00      	cmp	r3, #0
 8000996:	f040 81ac 	bne.w	8000cf2 <bme680_set_sensor_settings+0x398>
		if (desired_settings & BME680_GAS_MEAS_SEL)
 800099a:	88fb      	ldrh	r3, [r7, #6]
 800099c:	f003 0308 	and.w	r3, r3, #8
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d004      	beq.n	80009ae <bme680_set_sensor_settings+0x54>
			rslt = set_gas_config(dev);
 80009a4:	6838      	ldr	r0, [r7, #0]
 80009a6:	f000 faa1 	bl	8000eec <set_gas_config>
 80009aa:	4603      	mov	r3, r0
 80009ac:	77fb      	strb	r3, [r7, #31]

		dev->power_mode = BME680_SLEEP_MODE;
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	2200      	movs	r2, #0
 80009b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		if (rslt == BME680_OK)
 80009b6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d104      	bne.n	80009c8 <bme680_set_sensor_settings+0x6e>
			rslt = bme680_set_sensor_mode(dev);
 80009be:	6838      	ldr	r0, [r7, #0]
 80009c0:	f000 f99d 	bl	8000cfe <bme680_set_sensor_mode>
 80009c4:	4603      	mov	r3, r0
 80009c6:	77fb      	strb	r3, [r7, #31]

		/* Selecting the filter */
		if (desired_settings & BME680_FILTER_SEL) {
 80009c8:	88fb      	ldrh	r3, [r7, #6]
 80009ca:	f003 0310 	and.w	r3, r3, #16
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d03f      	beq.n	8000a52 <bme680_set_sensor_settings+0xf8>
			rslt = boundary_check(&dev->tph_sett.filter, BME680_FILTER_SIZE_0, BME680_FILTER_SIZE_127, dev);
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	f103 003b 	add.w	r0, r3, #59	; 0x3b
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	2207      	movs	r2, #7
 80009dc:	2100      	movs	r1, #0
 80009de:	f000 ff1f 	bl	8001820 <boundary_check>
 80009e2:	4603      	mov	r3, r0
 80009e4:	77fb      	strb	r3, [r7, #31]
			reg_addr = BME680_CONF_ODR_FILT_ADDR;
 80009e6:	2375      	movs	r3, #117	; 0x75
 80009e8:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 80009ea:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d108      	bne.n	8000a04 <bme680_set_sensor_settings+0xaa>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 80009f2:	f107 011b 	add.w	r1, r7, #27
 80009f6:	7f38      	ldrb	r0, [r7, #28]
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	2201      	movs	r2, #1
 80009fc:	f7ff fee0 	bl	80007c0 <bme680_get_regs>
 8000a00:	4603      	mov	r3, r0
 8000a02:	77fb      	strb	r3, [r7, #31]

			if (desired_settings & BME680_FILTER_SEL)
 8000a04:	88fb      	ldrh	r3, [r7, #6]
 8000a06:	f003 0310 	and.w	r3, r3, #16
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d010      	beq.n	8000a30 <bme680_set_sensor_settings+0xd6>
				data = BME680_SET_BITS(data, BME680_FILTER, dev->tph_sett.filter);
 8000a0e:	7efb      	ldrb	r3, [r7, #27]
 8000a10:	b25b      	sxtb	r3, r3
 8000a12:	f023 031c 	bic.w	r3, r3, #28
 8000a16:	b25a      	sxtb	r2, r3
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8000a1e:	009b      	lsls	r3, r3, #2
 8000a20:	b25b      	sxtb	r3, r3
 8000a22:	f003 031c 	and.w	r3, r3, #28
 8000a26:	b25b      	sxtb	r3, r3
 8000a28:	4313      	orrs	r3, r2
 8000a2a:	b25b      	sxtb	r3, r3
 8000a2c:	b2db      	uxtb	r3, r3
 8000a2e:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr; /* Append configuration */
 8000a30:	7fbb      	ldrb	r3, [r7, #30]
 8000a32:	f107 0220 	add.w	r2, r7, #32
 8000a36:	4413      	add	r3, r2
 8000a38:	7f3a      	ldrb	r2, [r7, #28]
 8000a3a:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8000a3e:	7fbb      	ldrb	r3, [r7, #30]
 8000a40:	7efa      	ldrb	r2, [r7, #27]
 8000a42:	f107 0120 	add.w	r1, r7, #32
 8000a46:	440b      	add	r3, r1
 8000a48:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8000a4c:	7fbb      	ldrb	r3, [r7, #30]
 8000a4e:	3301      	adds	r3, #1
 8000a50:	77bb      	strb	r3, [r7, #30]
		}

		/* Selecting heater control for the sensor */
		if (desired_settings & BME680_HCNTRL_SEL) {
 8000a52:	88fb      	ldrh	r3, [r7, #6]
 8000a54:	f003 0320 	and.w	r3, r3, #32
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d039      	beq.n	8000ad0 <bme680_set_sensor_settings+0x176>
			rslt = boundary_check(&dev->gas_sett.heatr_ctrl, BME680_ENABLE_HEATER,
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	f103 003d 	add.w	r0, r3, #61	; 0x3d
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	2208      	movs	r2, #8
 8000a66:	2100      	movs	r1, #0
 8000a68:	f000 feda 	bl	8001820 <boundary_check>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	77fb      	strb	r3, [r7, #31]
				BME680_DISABLE_HEATER, dev);
			reg_addr = BME680_CONF_HEAT_CTRL_ADDR;
 8000a70:	2370      	movs	r3, #112	; 0x70
 8000a72:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 8000a74:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d108      	bne.n	8000a8e <bme680_set_sensor_settings+0x134>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 8000a7c:	f107 011b 	add.w	r1, r7, #27
 8000a80:	7f38      	ldrb	r0, [r7, #28]
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	2201      	movs	r2, #1
 8000a86:	f7ff fe9b 	bl	80007c0 <bme680_get_regs>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	77fb      	strb	r3, [r7, #31]
			data = BME680_SET_BITS_POS_0(data, BME680_HCTRL, dev->gas_sett.heatr_ctrl);
 8000a8e:	7efb      	ldrb	r3, [r7, #27]
 8000a90:	b25b      	sxtb	r3, r3
 8000a92:	f023 0308 	bic.w	r3, r3, #8
 8000a96:	b25a      	sxtb	r2, r3
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000a9e:	b25b      	sxtb	r3, r3
 8000aa0:	f003 0308 	and.w	r3, r3, #8
 8000aa4:	b25b      	sxtb	r3, r3
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	b25b      	sxtb	r3, r3
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr; /* Append configuration */
 8000aae:	7fbb      	ldrb	r3, [r7, #30]
 8000ab0:	f107 0220 	add.w	r2, r7, #32
 8000ab4:	4413      	add	r3, r2
 8000ab6:	7f3a      	ldrb	r2, [r7, #28]
 8000ab8:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8000abc:	7fbb      	ldrb	r3, [r7, #30]
 8000abe:	7efa      	ldrb	r2, [r7, #27]
 8000ac0:	f107 0120 	add.w	r1, r7, #32
 8000ac4:	440b      	add	r3, r1
 8000ac6:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8000aca:	7fbb      	ldrb	r3, [r7, #30]
 8000acc:	3301      	adds	r3, #1
 8000ace:	77bb      	strb	r3, [r7, #30]
		}

		/* Selecting heater T,P oversampling for the sensor */
		if (desired_settings & (BME680_OST_SEL | BME680_OSP_SEL)) {
 8000ad0:	88fb      	ldrh	r3, [r7, #6]
 8000ad2:	f003 0303 	and.w	r3, r3, #3
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d052      	beq.n	8000b80 <bme680_set_sensor_settings+0x226>
			rslt = boundary_check(&dev->tph_sett.os_temp, BME680_OS_NONE, BME680_OS_16X, dev);
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	f103 0039 	add.w	r0, r3, #57	; 0x39
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	2205      	movs	r2, #5
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	f000 fe9b 	bl	8001820 <boundary_check>
 8000aea:	4603      	mov	r3, r0
 8000aec:	77fb      	strb	r3, [r7, #31]
			reg_addr = BME680_CONF_T_P_MODE_ADDR;
 8000aee:	2374      	movs	r3, #116	; 0x74
 8000af0:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 8000af2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d108      	bne.n	8000b0c <bme680_set_sensor_settings+0x1b2>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 8000afa:	f107 011b 	add.w	r1, r7, #27
 8000afe:	7f38      	ldrb	r0, [r7, #28]
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	2201      	movs	r2, #1
 8000b04:	f7ff fe5c 	bl	80007c0 <bme680_get_regs>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	77fb      	strb	r3, [r7, #31]

			if (desired_settings & BME680_OST_SEL)
 8000b0c:	88fb      	ldrh	r3, [r7, #6]
 8000b0e:	f003 0301 	and.w	r3, r3, #1
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d00d      	beq.n	8000b32 <bme680_set_sensor_settings+0x1d8>
				data = BME680_SET_BITS(data, BME680_OST, dev->tph_sett.os_temp);
 8000b16:	7efb      	ldrb	r3, [r7, #27]
 8000b18:	b25b      	sxtb	r3, r3
 8000b1a:	f003 031f 	and.w	r3, r3, #31
 8000b1e:	b25a      	sxtb	r2, r3
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000b26:	015b      	lsls	r3, r3, #5
 8000b28:	b25b      	sxtb	r3, r3
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	b25b      	sxtb	r3, r3
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	76fb      	strb	r3, [r7, #27]

			if (desired_settings & BME680_OSP_SEL)
 8000b32:	88fb      	ldrh	r3, [r7, #6]
 8000b34:	f003 0302 	and.w	r3, r3, #2
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d010      	beq.n	8000b5e <bme680_set_sensor_settings+0x204>
				data = BME680_SET_BITS(data, BME680_OSP, dev->tph_sett.os_pres);
 8000b3c:	7efb      	ldrb	r3, [r7, #27]
 8000b3e:	b25b      	sxtb	r3, r3
 8000b40:	f023 031c 	bic.w	r3, r3, #28
 8000b44:	b25a      	sxtb	r2, r3
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8000b4c:	009b      	lsls	r3, r3, #2
 8000b4e:	b25b      	sxtb	r3, r3
 8000b50:	f003 031c 	and.w	r3, r3, #28
 8000b54:	b25b      	sxtb	r3, r3
 8000b56:	4313      	orrs	r3, r2
 8000b58:	b25b      	sxtb	r3, r3
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr;
 8000b5e:	7fbb      	ldrb	r3, [r7, #30]
 8000b60:	f107 0220 	add.w	r2, r7, #32
 8000b64:	4413      	add	r3, r2
 8000b66:	7f3a      	ldrb	r2, [r7, #28]
 8000b68:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8000b6c:	7fbb      	ldrb	r3, [r7, #30]
 8000b6e:	7efa      	ldrb	r2, [r7, #27]
 8000b70:	f107 0120 	add.w	r1, r7, #32
 8000b74:	440b      	add	r3, r1
 8000b76:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8000b7a:	7fbb      	ldrb	r3, [r7, #30]
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	77bb      	strb	r3, [r7, #30]
		}

		/* Selecting humidity oversampling for the sensor */
		if (desired_settings & BME680_OSH_SEL) {
 8000b80:	88fb      	ldrh	r3, [r7, #6]
 8000b82:	f003 0304 	and.w	r3, r3, #4
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d039      	beq.n	8000bfe <bme680_set_sensor_settings+0x2a4>
			rslt = boundary_check(&dev->tph_sett.os_hum, BME680_OS_NONE, BME680_OS_16X, dev);
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	2205      	movs	r2, #5
 8000b94:	2100      	movs	r1, #0
 8000b96:	f000 fe43 	bl	8001820 <boundary_check>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	77fb      	strb	r3, [r7, #31]
			reg_addr = BME680_CONF_OS_H_ADDR;
 8000b9e:	2372      	movs	r3, #114	; 0x72
 8000ba0:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 8000ba2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d108      	bne.n	8000bbc <bme680_set_sensor_settings+0x262>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 8000baa:	f107 011b 	add.w	r1, r7, #27
 8000bae:	7f38      	ldrb	r0, [r7, #28]
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	f7ff fe04 	bl	80007c0 <bme680_get_regs>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	77fb      	strb	r3, [r7, #31]
			data = BME680_SET_BITS_POS_0(data, BME680_OSH, dev->tph_sett.os_hum);
 8000bbc:	7efb      	ldrb	r3, [r7, #27]
 8000bbe:	b25b      	sxtb	r3, r3
 8000bc0:	f023 0307 	bic.w	r3, r3, #7
 8000bc4:	b25a      	sxtb	r2, r3
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000bcc:	b25b      	sxtb	r3, r3
 8000bce:	f003 0307 	and.w	r3, r3, #7
 8000bd2:	b25b      	sxtb	r3, r3
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	b25b      	sxtb	r3, r3
 8000bd8:	b2db      	uxtb	r3, r3
 8000bda:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr; /* Append configuration */
 8000bdc:	7fbb      	ldrb	r3, [r7, #30]
 8000bde:	f107 0220 	add.w	r2, r7, #32
 8000be2:	4413      	add	r3, r2
 8000be4:	7f3a      	ldrb	r2, [r7, #28]
 8000be6:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8000bea:	7fbb      	ldrb	r3, [r7, #30]
 8000bec:	7efa      	ldrb	r2, [r7, #27]
 8000bee:	f107 0120 	add.w	r1, r7, #32
 8000bf2:	440b      	add	r3, r1
 8000bf4:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8000bf8:	7fbb      	ldrb	r3, [r7, #30]
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	77bb      	strb	r3, [r7, #30]
		}

		/* Selecting the runGas and NB conversion settings for the sensor */
		if (desired_settings & (BME680_RUN_GAS_SEL | BME680_NBCONV_SEL)) {
 8000bfe:	88fb      	ldrh	r3, [r7, #6]
 8000c00:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d062      	beq.n	8000cce <bme680_set_sensor_settings+0x374>
			rslt = boundary_check(&dev->gas_sett.run_gas, BME680_RUN_GAS_DISABLE,
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	f103 003e 	add.w	r0, r3, #62	; 0x3e
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	2201      	movs	r2, #1
 8000c12:	2100      	movs	r1, #0
 8000c14:	f000 fe04 	bl	8001820 <boundary_check>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	77fb      	strb	r3, [r7, #31]
				BME680_RUN_GAS_ENABLE, dev);
			if (rslt == BME680_OK) {
 8000c1c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d109      	bne.n	8000c38 <bme680_set_sensor_settings+0x2de>
				/* Validate boundary conditions */
				rslt = boundary_check(&dev->gas_sett.nb_conv, BME680_NBCONV_MIN,
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	220a      	movs	r2, #10
 8000c2e:	2100      	movs	r1, #0
 8000c30:	f000 fdf6 	bl	8001820 <boundary_check>
 8000c34:	4603      	mov	r3, r0
 8000c36:	77fb      	strb	r3, [r7, #31]
					BME680_NBCONV_MAX, dev);
			}

			reg_addr = BME680_CONF_ODR_RUN_GAS_NBC_ADDR;
 8000c38:	2371      	movs	r3, #113	; 0x71
 8000c3a:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 8000c3c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d108      	bne.n	8000c56 <bme680_set_sensor_settings+0x2fc>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 8000c44:	f107 011b 	add.w	r1, r7, #27
 8000c48:	7f38      	ldrb	r0, [r7, #28]
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	f7ff fdb7 	bl	80007c0 <bme680_get_regs>
 8000c52:	4603      	mov	r3, r0
 8000c54:	77fb      	strb	r3, [r7, #31]

			if (desired_settings & BME680_RUN_GAS_SEL)
 8000c56:	88fb      	ldrh	r3, [r7, #6]
 8000c58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d010      	beq.n	8000c82 <bme680_set_sensor_settings+0x328>
				data = BME680_SET_BITS(data, BME680_RUN_GAS, dev->gas_sett.run_gas);
 8000c60:	7efb      	ldrb	r3, [r7, #27]
 8000c62:	b25b      	sxtb	r3, r3
 8000c64:	f023 0310 	bic.w	r3, r3, #16
 8000c68:	b25a      	sxtb	r2, r3
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000c70:	011b      	lsls	r3, r3, #4
 8000c72:	b25b      	sxtb	r3, r3
 8000c74:	f003 0310 	and.w	r3, r3, #16
 8000c78:	b25b      	sxtb	r3, r3
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	b25b      	sxtb	r3, r3
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	76fb      	strb	r3, [r7, #27]

			if (desired_settings & BME680_NBCONV_SEL)
 8000c82:	88fb      	ldrh	r3, [r7, #6]
 8000c84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d00f      	beq.n	8000cac <bme680_set_sensor_settings+0x352>
				data = BME680_SET_BITS_POS_0(data, BME680_NBCONV, dev->gas_sett.nb_conv);
 8000c8c:	7efb      	ldrb	r3, [r7, #27]
 8000c8e:	b25b      	sxtb	r3, r3
 8000c90:	f023 030f 	bic.w	r3, r3, #15
 8000c94:	b25a      	sxtb	r2, r3
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000c9c:	b25b      	sxtb	r3, r3
 8000c9e:	f003 030f 	and.w	r3, r3, #15
 8000ca2:	b25b      	sxtb	r3, r3
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	b25b      	sxtb	r3, r3
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr; /* Append configuration */
 8000cac:	7fbb      	ldrb	r3, [r7, #30]
 8000cae:	f107 0220 	add.w	r2, r7, #32
 8000cb2:	4413      	add	r3, r2
 8000cb4:	7f3a      	ldrb	r2, [r7, #28]
 8000cb6:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8000cba:	7fbb      	ldrb	r3, [r7, #30]
 8000cbc:	7efa      	ldrb	r2, [r7, #27]
 8000cbe:	f107 0120 	add.w	r1, r7, #32
 8000cc2:	440b      	add	r3, r1
 8000cc4:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8000cc8:	7fbb      	ldrb	r3, [r7, #30]
 8000cca:	3301      	adds	r3, #1
 8000ccc:	77bb      	strb	r3, [r7, #30]
		}

		if (rslt == BME680_OK)
 8000cce:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d109      	bne.n	8000cea <bme680_set_sensor_settings+0x390>
			rslt = bme680_set_regs(reg_array, data_array, count, dev);
 8000cd6:	7fba      	ldrb	r2, [r7, #30]
 8000cd8:	f107 010c 	add.w	r1, r7, #12
 8000cdc:	f107 0014 	add.w	r0, r7, #20
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	f7ff fdac 	bl	800083e <bme680_set_regs>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	77fb      	strb	r3, [r7, #31]

		/* Restore previous intended power mode */
		dev->power_mode = intended_power_mode;
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	7f7a      	ldrb	r2, [r7, #29]
 8000cee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}

	return rslt;
 8000cf2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3720      	adds	r7, #32
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}

08000cfe <bme680_set_sensor_mode>:

/*!
 * @brief This API is used to set the power mode of the sensor.
 */
int8_t bme680_set_sensor_mode(struct bme680_dev *dev)
{
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	b084      	sub	sp, #16
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t tmp_pow_mode;
	uint8_t pow_mode = 0;
 8000d06:	2300      	movs	r3, #0
 8000d08:	73bb      	strb	r3, [r7, #14]
	uint8_t reg_addr = BME680_CONF_T_P_MODE_ADDR;
 8000d0a:	2374      	movs	r3, #116	; 0x74
 8000d0c:	733b      	strb	r3, [r7, #12]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000d0e:	6878      	ldr	r0, [r7, #4]
 8000d10:	f000 fdc1 	bl	8001896 <null_ptr_check>
 8000d14:	4603      	mov	r3, r0
 8000d16:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8000d18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d14c      	bne.n	8000dba <bme680_set_sensor_mode+0xbc>
		/* Call repeatedly until in sleep */
		do {
			rslt = bme680_get_regs(BME680_CONF_T_P_MODE_ADDR, &tmp_pow_mode, 1, dev);
 8000d20:	f107 010d 	add.w	r1, r7, #13
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2201      	movs	r2, #1
 8000d28:	2074      	movs	r0, #116	; 0x74
 8000d2a:	f7ff fd49 	bl	80007c0 <bme680_get_regs>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	73fb      	strb	r3, [r7, #15]
			if (rslt == BME680_OK) {
 8000d32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d119      	bne.n	8000d6e <bme680_set_sensor_mode+0x70>
				/* Put to sleep before changing mode */
				pow_mode = (tmp_pow_mode & BME680_MODE_MSK);
 8000d3a:	7b7b      	ldrb	r3, [r7, #13]
 8000d3c:	f003 0303 	and.w	r3, r3, #3
 8000d40:	73bb      	strb	r3, [r7, #14]

				if (pow_mode != BME680_SLEEP_MODE) {
 8000d42:	7bbb      	ldrb	r3, [r7, #14]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d012      	beq.n	8000d6e <bme680_set_sensor_mode+0x70>
					tmp_pow_mode = tmp_pow_mode & (~BME680_MODE_MSK); /* Set to sleep */
 8000d48:	7b7b      	ldrb	r3, [r7, #13]
 8000d4a:	f023 0303 	bic.w	r3, r3, #3
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	737b      	strb	r3, [r7, #13]
					rslt = bme680_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8000d52:	f107 010d 	add.w	r1, r7, #13
 8000d56:	f107 000c 	add.w	r0, r7, #12
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	f7ff fd6e 	bl	800083e <bme680_set_regs>
 8000d62:	4603      	mov	r3, r0
 8000d64:	73fb      	strb	r3, [r7, #15]
					dev->delay_ms(BME680_POLL_PERIOD_MS);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000d6a:	200a      	movs	r0, #10
 8000d6c:	4798      	blx	r3
				}
			}
		} while (pow_mode != BME680_SLEEP_MODE);
 8000d6e:	7bbb      	ldrb	r3, [r7, #14]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d1d5      	bne.n	8000d20 <bme680_set_sensor_mode+0x22>

		/* Already in sleep */
		if (dev->power_mode != BME680_SLEEP_MODE) {
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d01d      	beq.n	8000dba <bme680_set_sensor_mode+0xbc>
			tmp_pow_mode = (tmp_pow_mode & ~BME680_MODE_MSK) | (dev->power_mode & BME680_MODE_MSK);
 8000d7e:	7b7b      	ldrb	r3, [r7, #13]
 8000d80:	b25b      	sxtb	r3, r3
 8000d82:	f023 0303 	bic.w	r3, r3, #3
 8000d86:	b25a      	sxtb	r2, r3
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000d8e:	b25b      	sxtb	r3, r3
 8000d90:	f003 0303 	and.w	r3, r3, #3
 8000d94:	b25b      	sxtb	r3, r3
 8000d96:	4313      	orrs	r3, r2
 8000d98:	b25b      	sxtb	r3, r3
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	737b      	strb	r3, [r7, #13]
			if (rslt == BME680_OK)
 8000d9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d109      	bne.n	8000dba <bme680_set_sensor_mode+0xbc>
				rslt = bme680_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8000da6:	f107 010d 	add.w	r1, r7, #13
 8000daa:	f107 000c 	add.w	r0, r7, #12
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2201      	movs	r2, #1
 8000db2:	f7ff fd44 	bl	800083e <bme680_set_regs>
 8000db6:	4603      	mov	r3, r0
 8000db8:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 8000dba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3710      	adds	r7, #16
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
	...

08000dc8 <bme680_get_profile_dur>:

/*!
 * @brief This API is used to get the profile duration of the sensor.
 */
void bme680_get_profile_dur(uint16_t *duration, const struct bme680_dev *dev)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b087      	sub	sp, #28
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	6039      	str	r1, [r7, #0]
	uint32_t tph_dur; /* Calculate in us */
	uint32_t meas_cycles;
	uint8_t os_to_meas_cycles[6] = {0, 1, 2, 4, 8, 16};
 8000dd2:	4a2e      	ldr	r2, [pc, #184]	; (8000e8c <bme680_get_profile_dur+0xc4>)
 8000dd4:	f107 0308 	add.w	r3, r7, #8
 8000dd8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ddc:	6018      	str	r0, [r3, #0]
 8000dde:	3304      	adds	r3, #4
 8000de0:	8019      	strh	r1, [r3, #0]

	meas_cycles = os_to_meas_cycles[dev->tph_sett.os_temp];
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000de8:	f107 0218 	add.w	r2, r7, #24
 8000dec:	4413      	add	r3, r2
 8000dee:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000df2:	617b      	str	r3, [r7, #20]
	meas_cycles += os_to_meas_cycles[dev->tph_sett.os_pres];
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8000dfa:	f107 0218 	add.w	r2, r7, #24
 8000dfe:	4413      	add	r3, r2
 8000e00:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000e04:	461a      	mov	r2, r3
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	4413      	add	r3, r2
 8000e0a:	617b      	str	r3, [r7, #20]
	meas_cycles += os_to_meas_cycles[dev->tph_sett.os_hum];
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000e12:	f107 0218 	add.w	r2, r7, #24
 8000e16:	4413      	add	r3, r2
 8000e18:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	4413      	add	r3, r2
 8000e22:	617b      	str	r3, [r7, #20]

	/* TPH measurement duration */
	tph_dur = meas_cycles * UINT32_C(1963);
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	f240 72ab 	movw	r2, #1963	; 0x7ab
 8000e2a:	fb02 f303 	mul.w	r3, r2, r3
 8000e2e:	613b      	str	r3, [r7, #16]
	tph_dur += UINT32_C(477 * 4); /* TPH switching duration */
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	f203 7374 	addw	r3, r3, #1908	; 0x774
 8000e36:	613b      	str	r3, [r7, #16]
	tph_dur += UINT32_C(477 * 5); /* Gas measurement duration */
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	f603 1351 	addw	r3, r3, #2385	; 0x951
 8000e3e:	613b      	str	r3, [r7, #16]
	tph_dur += UINT32_C(500); /* Get it to the closest whole number.*/
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000e46:	613b      	str	r3, [r7, #16]
	tph_dur /= UINT32_C(1000); /* Convert to ms */
 8000e48:	693b      	ldr	r3, [r7, #16]
 8000e4a:	4a11      	ldr	r2, [pc, #68]	; (8000e90 <bme680_get_profile_dur+0xc8>)
 8000e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e50:	099b      	lsrs	r3, r3, #6
 8000e52:	613b      	str	r3, [r7, #16]

	tph_dur += UINT32_C(1); /* Wake up duration of 1ms */
 8000e54:	693b      	ldr	r3, [r7, #16]
 8000e56:	3301      	adds	r3, #1
 8000e58:	613b      	str	r3, [r7, #16]

	*duration = (uint16_t) tph_dur;
 8000e5a:	693b      	ldr	r3, [r7, #16]
 8000e5c:	b29a      	uxth	r2, r3
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	801a      	strh	r2, [r3, #0]

	/* Get the gas duration only when the run gas is enabled */
	if (dev->gas_sett.run_gas) {
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d008      	beq.n	8000e7e <bme680_get_profile_dur+0xb6>
		/* The remaining time should be used for heating */
		*duration += dev->gas_sett.heatr_dur;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	881a      	ldrh	r2, [r3, #0]
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8000e76:	4413      	add	r3, r2
 8000e78:	b29a      	uxth	r2, r3
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	801a      	strh	r2, [r3, #0]
	}
}
 8000e7e:	bf00      	nop
 8000e80:	371c      	adds	r7, #28
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	08007628 	.word	0x08007628
 8000e90:	10624dd3 	.word	0x10624dd3

08000e94 <bme680_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity and gas data
 * from the sensor, compensates the data and store it in the bme680_data
 * structure instance passed by the user.
 */
int8_t bme680_get_sensor_data(struct bme680_field_data *data, struct bme680_dev *dev)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000e9e:	6838      	ldr	r0, [r7, #0]
 8000ea0:	f000 fcf9 	bl	8001896 <null_ptr_check>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8000ea8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d117      	bne.n	8000ee0 <bme680_get_sensor_data+0x4c>
		/* Reading the sensor data in forced mode only */
		rslt = read_field_data(data, dev);
 8000eb0:	6839      	ldr	r1, [r7, #0]
 8000eb2:	6878      	ldr	r0, [r7, #4]
 8000eb4:	f000 fb95 	bl	80015e2 <read_field_data>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME680_OK) {
 8000ebc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d10d      	bne.n	8000ee0 <bme680_get_sensor_data+0x4c>
			if (data->status & BME680_NEW_DATA_MSK)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	b25b      	sxtb	r3, r3
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	da04      	bge.n	8000ed8 <bme680_get_sensor_data+0x44>
				dev->new_fields = 1;
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000ed6:	e003      	b.n	8000ee0 <bme680_get_sensor_data+0x4c>
			else
				dev->new_fields = 0;
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	2200      	movs	r2, #0
 8000edc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		}
	}

	return rslt;
 8000ee0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	3710      	adds	r7, #16
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}

08000eec <set_gas_config>:

/*!
 * @brief This internal API is used to set the gas configuration of the sensor.
 */
static int8_t set_gas_config(struct bme680_dev *dev)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000ef4:	6878      	ldr	r0, [r7, #4]
 8000ef6:	f000 fcce 	bl	8001896 <null_ptr_check>
 8000efa:	4603      	mov	r3, r0
 8000efc:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8000efe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d132      	bne.n	8000f6c <set_gas_config+0x80>

		uint8_t reg_addr[2] = {0};
 8000f06:	2300      	movs	r3, #0
 8000f08:	81bb      	strh	r3, [r7, #12]
		uint8_t reg_data[2] = {0};
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	813b      	strh	r3, [r7, #8]

		if (dev->power_mode == BME680_FORCED_MODE) {
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d119      	bne.n	8000f4c <set_gas_config+0x60>
			reg_addr[0] = BME680_RES_HEAT0_ADDR;
 8000f18:	235a      	movs	r3, #90	; 0x5a
 8000f1a:	733b      	strb	r3, [r7, #12]
			reg_data[0] = calc_heater_res(dev->gas_sett.heatr_temp, dev);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000f22:	6879      	ldr	r1, [r7, #4]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f000 fabb 	bl	80014a0 <calc_heater_res>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	723b      	strb	r3, [r7, #8]
			reg_addr[1] = BME680_GAS_WAIT0_ADDR;
 8000f2e:	2364      	movs	r3, #100	; 0x64
 8000f30:	737b      	strb	r3, [r7, #13]
			reg_data[1] = calc_heater_dur(dev->gas_sett.heatr_dur);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f000 fb2d 	bl	8001598 <calc_heater_dur>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	727b      	strb	r3, [r7, #9]
			dev->gas_sett.nb_conv = 0;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	2200      	movs	r2, #0
 8000f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8000f4a:	e001      	b.n	8000f50 <set_gas_config+0x64>
		} else {
			rslt = BME680_W_DEFINE_PWR_MODE;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	73fb      	strb	r3, [r7, #15]
		}
		if (rslt == BME680_OK)
 8000f50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d109      	bne.n	8000f6c <set_gas_config+0x80>
			rslt = bme680_set_regs(reg_addr, reg_data, 2, dev);
 8000f58:	f107 0108 	add.w	r1, r7, #8
 8000f5c:	f107 000c 	add.w	r0, r7, #12
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2202      	movs	r2, #2
 8000f64:	f7ff fc6b 	bl	800083e <bme680_set_regs>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8000f6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3710      	adds	r7, #16
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <calc_temperature>:

/*!
 * @brief This internal API is used to calculate the temperature value.
 */
static int16_t calc_temperature(uint32_t temp_adc, struct bme680_dev *dev)
{
 8000f78:	b4b0      	push	{r4, r5, r7}
 8000f7a:	b08b      	sub	sp, #44	; 0x2c
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
	int64_t var1;
	int64_t var2;
	int64_t var3;
	int16_t calc_temp;

	var1 = ((int32_t) temp_adc >> 3) - ((int32_t) dev->calib.par_t1 << 1);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	10da      	asrs	r2, r3, #3
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	8adb      	ldrh	r3, [r3, #22]
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	461a      	mov	r2, r3
 8000f90:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000f94:	e9c7 2308 	strd	r2, r3, [r7, #32]
	var2 = (var1 * (int32_t) dev->calib.par_t2) >> 11;
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8000f9e:	b21a      	sxth	r2, r3
 8000fa0:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000fa4:	6a39      	ldr	r1, [r7, #32]
 8000fa6:	fb03 f001 	mul.w	r0, r3, r1
 8000faa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000fac:	fb02 f101 	mul.w	r1, r2, r1
 8000fb0:	1844      	adds	r4, r0, r1
 8000fb2:	6a39      	ldr	r1, [r7, #32]
 8000fb4:	fba1 0102 	umull	r0, r1, r1, r2
 8000fb8:	1863      	adds	r3, r4, r1
 8000fba:	4619      	mov	r1, r3
 8000fbc:	f04f 0200 	mov.w	r2, #0
 8000fc0:	f04f 0300 	mov.w	r3, #0
 8000fc4:	0ac2      	lsrs	r2, r0, #11
 8000fc6:	ea42 5241 	orr.w	r2, r2, r1, lsl #21
 8000fca:	12cb      	asrs	r3, r1, #11
 8000fcc:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var3 = ((var1 >> 1) * (var1 >> 1)) >> 12;
 8000fd0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000fd4:	f04f 0000 	mov.w	r0, #0
 8000fd8:	f04f 0100 	mov.w	r1, #0
 8000fdc:	0850      	lsrs	r0, r2, #1
 8000fde:	ea40 70c3 	orr.w	r0, r0, r3, lsl #31
 8000fe2:	1059      	asrs	r1, r3, #1
 8000fe4:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8000fe8:	f04f 0200 	mov.w	r2, #0
 8000fec:	f04f 0300 	mov.w	r3, #0
 8000ff0:	0862      	lsrs	r2, r4, #1
 8000ff2:	ea42 72c5 	orr.w	r2, r2, r5, lsl #31
 8000ff6:	106b      	asrs	r3, r5, #1
 8000ff8:	fb02 f501 	mul.w	r5, r2, r1
 8000ffc:	fb00 f403 	mul.w	r4, r0, r3
 8001000:	442c      	add	r4, r5
 8001002:	fba0 0102 	umull	r0, r1, r0, r2
 8001006:	1863      	adds	r3, r4, r1
 8001008:	4619      	mov	r1, r3
 800100a:	f04f 0200 	mov.w	r2, #0
 800100e:	f04f 0300 	mov.w	r3, #0
 8001012:	0b02      	lsrs	r2, r0, #12
 8001014:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8001018:	130b      	asrs	r3, r1, #12
 800101a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var3 = ((var3) * ((int32_t) dev->calib.par_t3 << 4)) >> 14;
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	f993 301a 	ldrsb.w	r3, [r3, #26]
 8001024:	011b      	lsls	r3, r3, #4
 8001026:	461a      	mov	r2, r3
 8001028:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800102c:	6939      	ldr	r1, [r7, #16]
 800102e:	fb03 f001 	mul.w	r0, r3, r1
 8001032:	6979      	ldr	r1, [r7, #20]
 8001034:	fb02 f101 	mul.w	r1, r2, r1
 8001038:	1844      	adds	r4, r0, r1
 800103a:	6939      	ldr	r1, [r7, #16]
 800103c:	fba1 0102 	umull	r0, r1, r1, r2
 8001040:	1863      	adds	r3, r4, r1
 8001042:	4619      	mov	r1, r3
 8001044:	f04f 0200 	mov.w	r2, #0
 8001048:	f04f 0300 	mov.w	r3, #0
 800104c:	0b82      	lsrs	r2, r0, #14
 800104e:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 8001052:	138b      	asrs	r3, r1, #14
 8001054:	e9c7 2304 	strd	r2, r3, [r7, #16]
	dev->calib.t_fine = (int32_t) (var2 + var3);
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	4413      	add	r3, r2
 800105e:	461a      	mov	r2, r3
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	631a      	str	r2, [r3, #48]	; 0x30
	calc_temp = (int16_t) (((dev->calib.t_fine * 5) + 128) >> 8);
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001068:	4613      	mov	r3, r2
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	4413      	add	r3, r2
 800106e:	3380      	adds	r3, #128	; 0x80
 8001070:	121b      	asrs	r3, r3, #8
 8001072:	81fb      	strh	r3, [r7, #14]

	return calc_temp;
 8001074:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001078:	4618      	mov	r0, r3
 800107a:	372c      	adds	r7, #44	; 0x2c
 800107c:	46bd      	mov	sp, r7
 800107e:	bcb0      	pop	{r4, r5, r7}
 8001080:	4770      	bx	lr

08001082 <calc_pressure>:

/*!
 * @brief This internal API is used to calculate the pressure value.
 */
static uint32_t calc_pressure(uint32_t pres_adc, const struct bme680_dev *dev)
{
 8001082:	b480      	push	{r7}
 8001084:	b087      	sub	sp, #28
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
 800108a:	6039      	str	r1, [r7, #0]
	int32_t var1;
	int32_t var2;
	int32_t var3;
	int32_t pressure_comp;

	var1 = (((int32_t)dev->calib.t_fine) >> 1) - 64000;
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001090:	105b      	asrs	r3, r3, #1
 8001092:	f5a3 437a 	sub.w	r3, r3, #64000	; 0xfa00
 8001096:	613b      	str	r3, [r7, #16]
	var2 = ((((var1 >> 2) * (var1 >> 2)) >> 11) *
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	109b      	asrs	r3, r3, #2
 800109c:	693a      	ldr	r2, [r7, #16]
 800109e:	1092      	asrs	r2, r2, #2
 80010a0:	fb02 f303 	mul.w	r3, r2, r3
 80010a4:	12db      	asrs	r3, r3, #11
		(int32_t)dev->calib.par_p6) >> 2;
 80010a6:	683a      	ldr	r2, [r7, #0]
 80010a8:	f992 2026 	ldrsb.w	r2, [r2, #38]	; 0x26
	var2 = ((((var1 >> 2) * (var1 >> 2)) >> 11) *
 80010ac:	fb02 f303 	mul.w	r3, r2, r3
 80010b0:	109b      	asrs	r3, r3, #2
 80010b2:	60fb      	str	r3, [r7, #12]
	var2 = var2 + ((var1 * (int32_t)dev->calib.par_p5) << 1);
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 80010ba:	461a      	mov	r2, r3
 80010bc:	693b      	ldr	r3, [r7, #16]
 80010be:	fb03 f302 	mul.w	r3, r3, r2
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	68fa      	ldr	r2, [r7, #12]
 80010c6:	4413      	add	r3, r2
 80010c8:	60fb      	str	r3, [r7, #12]
	var2 = (var2 >> 2) + ((int32_t)dev->calib.par_p4 << 16);
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	109a      	asrs	r2, r3, #2
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 80010d4:	041b      	lsls	r3, r3, #16
 80010d6:	4413      	add	r3, r2
 80010d8:	60fb      	str	r3, [r7, #12]
	var1 = (((((var1 >> 2) * (var1 >> 2)) >> 13) *
 80010da:	693b      	ldr	r3, [r7, #16]
 80010dc:	109b      	asrs	r3, r3, #2
 80010de:	693a      	ldr	r2, [r7, #16]
 80010e0:	1092      	asrs	r2, r2, #2
 80010e2:	fb02 f303 	mul.w	r3, r2, r3
 80010e6:	135b      	asrs	r3, r3, #13
		((int32_t)dev->calib.par_p3 << 5)) >> 3) +
 80010e8:	683a      	ldr	r2, [r7, #0]
 80010ea:	f992 2020 	ldrsb.w	r2, [r2, #32]
 80010ee:	0152      	lsls	r2, r2, #5
	var1 = (((((var1 >> 2) * (var1 >> 2)) >> 13) *
 80010f0:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)dev->calib.par_p3 << 5)) >> 3) +
 80010f4:	10da      	asrs	r2, r3, #3
		(((int32_t)dev->calib.par_p2 * var1) >> 1);
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80010fc:	4619      	mov	r1, r3
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	fb03 f301 	mul.w	r3, r3, r1
 8001104:	105b      	asrs	r3, r3, #1
	var1 = (((((var1 >> 2) * (var1 >> 2)) >> 13) *
 8001106:	4413      	add	r3, r2
 8001108:	613b      	str	r3, [r7, #16]
	var1 = var1 >> 18;
 800110a:	693b      	ldr	r3, [r7, #16]
 800110c:	149b      	asrs	r3, r3, #18
 800110e:	613b      	str	r3, [r7, #16]
	var1 = ((32768 + var1) * (int32_t)dev->calib.par_p1) >> 15;
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001116:	683a      	ldr	r2, [r7, #0]
 8001118:	8b92      	ldrh	r2, [r2, #28]
 800111a:	fb02 f303 	mul.w	r3, r2, r3
 800111e:	13db      	asrs	r3, r3, #15
 8001120:	613b      	str	r3, [r7, #16]
	pressure_comp = 1048576 - pres_adc;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001128:	617b      	str	r3, [r7, #20]
	pressure_comp = (int32_t)((pressure_comp - (var2 >> 12)) * ((uint32_t)3125));
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	131b      	asrs	r3, r3, #12
 800112e:	697a      	ldr	r2, [r7, #20]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	461a      	mov	r2, r3
 8001134:	f640 4335 	movw	r3, #3125	; 0xc35
 8001138:	fb03 f302 	mul.w	r3, r3, r2
 800113c:	617b      	str	r3, [r7, #20]
	if (pressure_comp >= BME680_MAX_OVERFLOW_VAL)
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001144:	db06      	blt.n	8001154 <calc_pressure+0xd2>
		pressure_comp = ((pressure_comp / var1) << 1);
 8001146:	697a      	ldr	r2, [r7, #20]
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	fb92 f3f3 	sdiv	r3, r2, r3
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	617b      	str	r3, [r7, #20]
 8001152:	e005      	b.n	8001160 <calc_pressure+0xde>
	else
		pressure_comp = ((pressure_comp << 1) / var1);
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	005a      	lsls	r2, r3, #1
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	fb92 f3f3 	sdiv	r3, r2, r3
 800115e:	617b      	str	r3, [r7, #20]
	var1 = ((int32_t)dev->calib.par_p9 * (int32_t)(((pressure_comp >> 3) *
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8001166:	4619      	mov	r1, r3
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	10db      	asrs	r3, r3, #3
		(pressure_comp >> 3)) >> 13)) >> 12;
 800116c:	697a      	ldr	r2, [r7, #20]
 800116e:	10d2      	asrs	r2, r2, #3
	var1 = ((int32_t)dev->calib.par_p9 * (int32_t)(((pressure_comp >> 3) *
 8001170:	fb02 f303 	mul.w	r3, r2, r3
		(pressure_comp >> 3)) >> 13)) >> 12;
 8001174:	135b      	asrs	r3, r3, #13
	var1 = ((int32_t)dev->calib.par_p9 * (int32_t)(((pressure_comp >> 3) *
 8001176:	fb03 f301 	mul.w	r3, r3, r1
 800117a:	131b      	asrs	r3, r3, #12
 800117c:	613b      	str	r3, [r7, #16]
	var2 = ((int32_t)(pressure_comp >> 2) *
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	109b      	asrs	r3, r3, #2
		(int32_t)dev->calib.par_p8) >> 13;
 8001182:	683a      	ldr	r2, [r7, #0]
 8001184:	f9b2 2028 	ldrsh.w	r2, [r2, #40]	; 0x28
	var2 = ((int32_t)(pressure_comp >> 2) *
 8001188:	fb02 f303 	mul.w	r3, r2, r3
 800118c:	135b      	asrs	r3, r3, #13
 800118e:	60fb      	str	r3, [r7, #12]
	var3 = ((int32_t)(pressure_comp >> 8) * (int32_t)(pressure_comp >> 8) *
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	121b      	asrs	r3, r3, #8
 8001194:	697a      	ldr	r2, [r7, #20]
 8001196:	1212      	asrs	r2, r2, #8
 8001198:	fb02 f303 	mul.w	r3, r2, r3
		(int32_t)(pressure_comp >> 8) *
 800119c:	697a      	ldr	r2, [r7, #20]
 800119e:	1212      	asrs	r2, r2, #8
	var3 = ((int32_t)(pressure_comp >> 8) * (int32_t)(pressure_comp >> 8) *
 80011a0:	fb02 f303 	mul.w	r3, r2, r3
		(int32_t)dev->calib.par_p10) >> 17;
 80011a4:	683a      	ldr	r2, [r7, #0]
 80011a6:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
		(int32_t)(pressure_comp >> 8) *
 80011aa:	fb02 f303 	mul.w	r3, r2, r3
	var3 = ((int32_t)(pressure_comp >> 8) * (int32_t)(pressure_comp >> 8) *
 80011ae:	145b      	asrs	r3, r3, #17
 80011b0:	60bb      	str	r3, [r7, #8]

	pressure_comp = (int32_t)(pressure_comp) + ((var1 + var2 + var3 +
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	441a      	add	r2, r3
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	441a      	add	r2, r3
		((int32_t)dev->calib.par_p7 << 7)) >> 4);
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	f993 3027 	ldrsb.w	r3, [r3, #39]	; 0x27
 80011c2:	01db      	lsls	r3, r3, #7
	pressure_comp = (int32_t)(pressure_comp) + ((var1 + var2 + var3 +
 80011c4:	4413      	add	r3, r2
		((int32_t)dev->calib.par_p7 << 7)) >> 4);
 80011c6:	111b      	asrs	r3, r3, #4
	pressure_comp = (int32_t)(pressure_comp) + ((var1 + var2 + var3 +
 80011c8:	697a      	ldr	r2, [r7, #20]
 80011ca:	4413      	add	r3, r2
 80011cc:	617b      	str	r3, [r7, #20]

	return (uint32_t)pressure_comp;
 80011ce:	697b      	ldr	r3, [r7, #20]

}
 80011d0:	4618      	mov	r0, r3
 80011d2:	371c      	adds	r7, #28
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <calc_humidity>:

/*!
 * @brief This internal API is used to calculate the humidity value.
 */
static uint32_t calc_humidity(uint16_t hum_adc, const struct bme680_dev *dev)
{
 80011dc:	b480      	push	{r7}
 80011de:	b08b      	sub	sp, #44	; 0x2c
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	6039      	str	r1, [r7, #0]
 80011e6:	80fb      	strh	r3, [r7, #6]
	int32_t var5;
	int32_t var6;
	int32_t temp_scaled;
	int32_t calc_hum;

	temp_scaled = (((int32_t) dev->calib.t_fine * 5) + 128) >> 8;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011ec:	4613      	mov	r3, r2
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	4413      	add	r3, r2
 80011f2:	3380      	adds	r3, #128	; 0x80
 80011f4:	121b      	asrs	r3, r3, #8
 80011f6:	623b      	str	r3, [r7, #32]
	var1 = (int32_t) (hum_adc - ((int32_t) ((int32_t) dev->calib.par_h1 * 16)))
 80011f8:	88fa      	ldrh	r2, [r7, #6]
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	891b      	ldrh	r3, [r3, #8]
 80011fe:	011b      	lsls	r3, r3, #4
 8001200:	1ad2      	subs	r2, r2, r3
		- (((temp_scaled * (int32_t) dev->calib.par_h3) / ((int32_t) 100)) >> 1);
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8001208:	4619      	mov	r1, r3
 800120a:	6a3b      	ldr	r3, [r7, #32]
 800120c:	fb03 f301 	mul.w	r3, r3, r1
 8001210:	493d      	ldr	r1, [pc, #244]	; (8001308 <calc_humidity+0x12c>)
 8001212:	fb81 0103 	smull	r0, r1, r1, r3
 8001216:	1149      	asrs	r1, r1, #5
 8001218:	17db      	asrs	r3, r3, #31
 800121a:	1acb      	subs	r3, r1, r3
 800121c:	105b      	asrs	r3, r3, #1
	var1 = (int32_t) (hum_adc - ((int32_t) ((int32_t) dev->calib.par_h1 * 16)))
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	61fb      	str	r3, [r7, #28]
	var2 = ((int32_t) dev->calib.par_h2
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	895b      	ldrh	r3, [r3, #10]
 8001226:	4618      	mov	r0, r3
		* (((temp_scaled * (int32_t) dev->calib.par_h4) / ((int32_t) 100))
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	f993 300d 	ldrsb.w	r3, [r3, #13]
 800122e:	461a      	mov	r2, r3
 8001230:	6a3b      	ldr	r3, [r7, #32]
 8001232:	fb03 f302 	mul.w	r3, r3, r2
 8001236:	4a34      	ldr	r2, [pc, #208]	; (8001308 <calc_humidity+0x12c>)
 8001238:	fb82 1203 	smull	r1, r2, r2, r3
 800123c:	1152      	asrs	r2, r2, #5
 800123e:	17db      	asrs	r3, r3, #31
 8001240:	1ad2      	subs	r2, r2, r3
			+ (((temp_scaled * ((temp_scaled * (int32_t) dev->calib.par_h5) / ((int32_t) 100))) >> 6)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	f993 300e 	ldrsb.w	r3, [r3, #14]
 8001248:	4619      	mov	r1, r3
 800124a:	6a3b      	ldr	r3, [r7, #32]
 800124c:	fb03 f301 	mul.w	r3, r3, r1
 8001250:	492d      	ldr	r1, [pc, #180]	; (8001308 <calc_humidity+0x12c>)
 8001252:	fb81 c103 	smull	ip, r1, r1, r3
 8001256:	1149      	asrs	r1, r1, #5
 8001258:	17db      	asrs	r3, r3, #31
 800125a:	1acb      	subs	r3, r1, r3
 800125c:	6a39      	ldr	r1, [r7, #32]
 800125e:	fb01 f303 	mul.w	r3, r1, r3
 8001262:	119b      	asrs	r3, r3, #6
				/ ((int32_t) 100)) + (int32_t) (1 << 14))) >> 10;
 8001264:	4928      	ldr	r1, [pc, #160]	; (8001308 <calc_humidity+0x12c>)
 8001266:	fb81 c103 	smull	ip, r1, r1, r3
 800126a:	1149      	asrs	r1, r1, #5
 800126c:	17db      	asrs	r3, r3, #31
 800126e:	1acb      	subs	r3, r1, r3
			+ (((temp_scaled * ((temp_scaled * (int32_t) dev->calib.par_h5) / ((int32_t) 100))) >> 6)
 8001270:	4413      	add	r3, r2
				/ ((int32_t) 100)) + (int32_t) (1 << 14))) >> 10;
 8001272:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
		* (((temp_scaled * (int32_t) dev->calib.par_h4) / ((int32_t) 100))
 8001276:	fb03 f300 	mul.w	r3, r3, r0
	var2 = ((int32_t) dev->calib.par_h2
 800127a:	129b      	asrs	r3, r3, #10
 800127c:	61bb      	str	r3, [r7, #24]
	var3 = var1 * var2;
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	fb02 f303 	mul.w	r3, r2, r3
 8001286:	617b      	str	r3, [r7, #20]
	var4 = (int32_t) dev->calib.par_h6 << 7;
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	7bdb      	ldrb	r3, [r3, #15]
 800128c:	01db      	lsls	r3, r3, #7
 800128e:	613b      	str	r3, [r7, #16]
	var4 = ((var4) + ((temp_scaled * (int32_t) dev->calib.par_h7) / ((int32_t) 100))) >> 4;
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8001296:	461a      	mov	r2, r3
 8001298:	6a3b      	ldr	r3, [r7, #32]
 800129a:	fb03 f302 	mul.w	r3, r3, r2
 800129e:	4a1a      	ldr	r2, [pc, #104]	; (8001308 <calc_humidity+0x12c>)
 80012a0:	fb82 1203 	smull	r1, r2, r2, r3
 80012a4:	1152      	asrs	r2, r2, #5
 80012a6:	17db      	asrs	r3, r3, #31
 80012a8:	1ad2      	subs	r2, r2, r3
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	4413      	add	r3, r2
 80012ae:	111b      	asrs	r3, r3, #4
 80012b0:	613b      	str	r3, [r7, #16]
	var5 = ((var3 >> 14) * (var3 >> 14)) >> 10;
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	139b      	asrs	r3, r3, #14
 80012b6:	697a      	ldr	r2, [r7, #20]
 80012b8:	1392      	asrs	r2, r2, #14
 80012ba:	fb02 f303 	mul.w	r3, r2, r3
 80012be:	129b      	asrs	r3, r3, #10
 80012c0:	60fb      	str	r3, [r7, #12]
	var6 = (var4 * var5) >> 1;
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	68fa      	ldr	r2, [r7, #12]
 80012c6:	fb02 f303 	mul.w	r3, r2, r3
 80012ca:	105b      	asrs	r3, r3, #1
 80012cc:	60bb      	str	r3, [r7, #8]
	calc_hum = (((var3 + var6) >> 10) * ((int32_t) 1000)) >> 12;
 80012ce:	697a      	ldr	r2, [r7, #20]
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	4413      	add	r3, r2
 80012d4:	129b      	asrs	r3, r3, #10
 80012d6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012da:	fb02 f303 	mul.w	r3, r2, r3
 80012de:	131b      	asrs	r3, r3, #12
 80012e0:	627b      	str	r3, [r7, #36]	; 0x24

	if (calc_hum > 100000) /* Cap at 100%rH */
 80012e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e4:	4a09      	ldr	r2, [pc, #36]	; (800130c <calc_humidity+0x130>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	dd02      	ble.n	80012f0 <calc_humidity+0x114>
		calc_hum = 100000;
 80012ea:	4b08      	ldr	r3, [pc, #32]	; (800130c <calc_humidity+0x130>)
 80012ec:	627b      	str	r3, [r7, #36]	; 0x24
 80012ee:	e004      	b.n	80012fa <calc_humidity+0x11e>
	else if (calc_hum < 0)
 80012f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	da01      	bge.n	80012fa <calc_humidity+0x11e>
		calc_hum = 0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	627b      	str	r3, [r7, #36]	; 0x24

	return (uint32_t) calc_hum;
 80012fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	372c      	adds	r7, #44	; 0x2c
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	51eb851f 	.word	0x51eb851f
 800130c:	000186a0 	.word	0x000186a0

08001310 <calc_gas_resistance>:

/*!
 * @brief This internal API is used to calculate the Gas Resistance value.
 */
static uint32_t calc_gas_resistance(uint16_t gas_res_adc, uint8_t gas_range, const struct bme680_dev *dev)
{
 8001310:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001314:	b0b0      	sub	sp, #192	; 0xc0
 8001316:	af00      	add	r7, sp, #0
 8001318:	4603      	mov	r3, r0
 800131a:	61ba      	str	r2, [r7, #24]
 800131c:	83fb      	strh	r3, [r7, #30]
 800131e:	460b      	mov	r3, r1
 8001320:	777b      	strb	r3, [r7, #29]
	int64_t var1;
	uint64_t var2;
	int64_t var3;
	uint32_t calc_gas_res;
	/**Look up table 1 for the possible gas range values */
	uint32_t lookupTable1[16] = { UINT32_C(2147483647), UINT32_C(2147483647), UINT32_C(2147483647), UINT32_C(2147483647),
 8001322:	4b5d      	ldr	r3, [pc, #372]	; (8001498 <calc_gas_resistance+0x188>)
 8001324:	f107 0564 	add.w	r5, r7, #100	; 0x64
 8001328:	461c      	mov	r4, r3
 800132a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800132c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800132e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001330:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001332:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001334:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001336:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800133a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		UINT32_C(2147483647), UINT32_C(2126008810), UINT32_C(2147483647), UINT32_C(2130303777),
		UINT32_C(2147483647), UINT32_C(2147483647), UINT32_C(2143188679), UINT32_C(2136746228),
		UINT32_C(2147483647), UINT32_C(2126008810), UINT32_C(2147483647), UINT32_C(2147483647) };
	/**Look up table 2 for the possible gas range values */
	uint32_t lookupTable2[16] = { UINT32_C(4096000000), UINT32_C(2048000000), UINT32_C(1024000000), UINT32_C(512000000),
 800133e:	4b57      	ldr	r3, [pc, #348]	; (800149c <calc_gas_resistance+0x18c>)
 8001340:	f107 0524 	add.w	r5, r7, #36	; 0x24
 8001344:	461c      	mov	r4, r3
 8001346:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001348:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800134a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800134c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800134e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001350:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001352:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001356:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		UINT32_C(255744255), UINT32_C(127110228), UINT32_C(64000000), UINT32_C(32258064), UINT32_C(16016016),
		UINT32_C(8000000), UINT32_C(4000000), UINT32_C(2000000), UINT32_C(1000000), UINT32_C(500000),
		UINT32_C(250000), UINT32_C(125000) };

	var1 = (int64_t) ((1340 + (5 * (int64_t) dev->calib.range_sw_err)) *
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	f993 3036 	ldrsb.w	r3, [r3, #54]	; 0x36
 8001360:	b25c      	sxtb	r4, r3
 8001362:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8001366:	4622      	mov	r2, r4
 8001368:	462b      	mov	r3, r5
 800136a:	f04f 0000 	mov.w	r0, #0
 800136e:	f04f 0100 	mov.w	r1, #0
 8001372:	0099      	lsls	r1, r3, #2
 8001374:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001378:	0090      	lsls	r0, r2, #2
 800137a:	4602      	mov	r2, r0
 800137c:	460b      	mov	r3, r1
 800137e:	1911      	adds	r1, r2, r4
 8001380:	6139      	str	r1, [r7, #16]
 8001382:	416b      	adcs	r3, r5
 8001384:	617b      	str	r3, [r7, #20]
 8001386:	f240 523c 	movw	r2, #1340	; 0x53c
 800138a:	f04f 0300 	mov.w	r3, #0
 800138e:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001392:	4621      	mov	r1, r4
 8001394:	eb11 0802 	adds.w	r8, r1, r2
 8001398:	4629      	mov	r1, r5
 800139a:	eb41 0903 	adc.w	r9, r1, r3
		((int64_t) lookupTable1[gas_range])) >> 16;
 800139e:	7f7b      	ldrb	r3, [r7, #29]
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 80013a6:	4413      	add	r3, r2
 80013a8:	f853 3c5c 	ldr.w	r3, [r3, #-92]
 80013ac:	461a      	mov	r2, r3
 80013ae:	f04f 0300 	mov.w	r3, #0
	var1 = (int64_t) ((1340 + (5 * (int64_t) dev->calib.range_sw_err)) *
 80013b2:	fb02 f009 	mul.w	r0, r2, r9
 80013b6:	fb08 f103 	mul.w	r1, r8, r3
 80013ba:	1844      	adds	r4, r0, r1
 80013bc:	fba8 0102 	umull	r0, r1, r8, r2
 80013c0:	1863      	adds	r3, r4, r1
 80013c2:	4619      	mov	r1, r3
 80013c4:	f04f 0200 	mov.w	r2, #0
 80013c8:	f04f 0300 	mov.w	r3, #0
 80013cc:	0c02      	lsrs	r2, r0, #16
 80013ce:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80013d2:	140b      	asrs	r3, r1, #16
 80013d4:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
	var2 = (((int64_t) ((int64_t) gas_res_adc << 15) - (int64_t) (16777216)) + var1);
 80013d8:	8bf8      	ldrh	r0, [r7, #30]
 80013da:	f04f 0100 	mov.w	r1, #0
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	f04f 0300 	mov.w	r3, #0
 80013e6:	03cb      	lsls	r3, r1, #15
 80013e8:	ea43 4350 	orr.w	r3, r3, r0, lsr #17
 80013ec:	03c2      	lsls	r2, r0, #15
 80013ee:	f112 4a7f 	adds.w	sl, r2, #4278190080	; 0xff000000
 80013f2:	f143 3bff 	adc.w	fp, r3, #4294967295
 80013f6:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 80013fa:	eb1a 0102 	adds.w	r1, sl, r2
 80013fe:	60b9      	str	r1, [r7, #8]
 8001400:	eb4b 0303 	adc.w	r3, fp, r3
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800140a:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
	var3 = (((int64_t) lookupTable2[gas_range] * (int64_t) var1) >> 9);
 800140e:	7f7b      	ldrb	r3, [r7, #29]
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 8001416:	4413      	add	r3, r2
 8001418:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 800141c:	461a      	mov	r2, r3
 800141e:	f04f 0300 	mov.w	r3, #0
 8001422:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8001426:	fb03 f001 	mul.w	r0, r3, r1
 800142a:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 800142e:	fb02 f101 	mul.w	r1, r2, r1
 8001432:	1844      	adds	r4, r0, r1
 8001434:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8001438:	fba1 0102 	umull	r0, r1, r1, r2
 800143c:	1863      	adds	r3, r4, r1
 800143e:	4619      	mov	r1, r3
 8001440:	f04f 0200 	mov.w	r2, #0
 8001444:	f04f 0300 	mov.w	r3, #0
 8001448:	0a42      	lsrs	r2, r0, #9
 800144a:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800144e:	124b      	asrs	r3, r1, #9
 8001450:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
	calc_gas_res = (uint32_t) ((var3 + ((int64_t) var2 >> 1)) / (int64_t) var2);
 8001454:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8001458:	f04f 0200 	mov.w	r2, #0
 800145c:	f04f 0300 	mov.w	r3, #0
 8001460:	0842      	lsrs	r2, r0, #1
 8001462:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8001466:	104b      	asrs	r3, r1, #1
 8001468:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800146c:	1814      	adds	r4, r2, r0
 800146e:	603c      	str	r4, [r7, #0]
 8001470:	414b      	adcs	r3, r1
 8001472:	607b      	str	r3, [r7, #4]
 8001474:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8001478:	e9d7 0100 	ldrd	r0, r1, [r7]
 800147c:	f7fe feb0 	bl	80001e0 <__aeabi_ldivmod>
 8001480:	4602      	mov	r2, r0
 8001482:	460b      	mov	r3, r1
 8001484:	4613      	mov	r3, r2
 8001486:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	return calc_gas_res;
 800148a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
}
 800148e:	4618      	mov	r0, r3
 8001490:	37c0      	adds	r7, #192	; 0xc0
 8001492:	46bd      	mov	sp, r7
 8001494:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001498:	08007630 	.word	0x08007630
 800149c:	08007670 	.word	0x08007670

080014a0 <calc_heater_res>:

/*!
 * @brief This internal API is used to calculate the Heat Resistance value.
 */
static uint8_t calc_heater_res(uint16_t temp, const struct bme680_dev *dev)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b08b      	sub	sp, #44	; 0x2c
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	4603      	mov	r3, r0
 80014a8:	6039      	str	r1, [r7, #0]
 80014aa:	80fb      	strh	r3, [r7, #6]
	int32_t var3;
	int32_t var4;
	int32_t var5;
	int32_t heatr_res_x100;

	if (temp > 400) /* Cap temperature */
 80014ac:	88fb      	ldrh	r3, [r7, #6]
 80014ae:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80014b2:	d902      	bls.n	80014ba <calc_heater_res+0x1a>
		temp = 400;
 80014b4:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80014b8:	80fb      	strh	r3, [r7, #6]

	var1 = (((int32_t) dev->amb_temp * dev->calib.par_gh3) / 1000) * 256;
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80014c0:	461a      	mov	r2, r3
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	f993 3014 	ldrsb.w	r3, [r3, #20]
 80014c8:	fb03 f302 	mul.w	r3, r3, r2
 80014cc:	4a2f      	ldr	r2, [pc, #188]	; (800158c <calc_heater_res+0xec>)
 80014ce:	fb82 1203 	smull	r1, r2, r2, r3
 80014d2:	1192      	asrs	r2, r2, #6
 80014d4:	17db      	asrs	r3, r3, #31
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	021b      	lsls	r3, r3, #8
 80014da:	627b      	str	r3, [r7, #36]	; 0x24
	var2 = (dev->calib.par_gh1 + 784) * (((((dev->calib.par_gh2 + 154009) * temp * 5) / 100) + 3276800) / 10);
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	f993 3011 	ldrsb.w	r3, [r3, #17]
 80014e2:	f503 7244 	add.w	r2, r3, #784	; 0x310
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80014ec:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
 80014f0:	f203 1399 	addw	r3, r3, #409	; 0x199
 80014f4:	88f9      	ldrh	r1, [r7, #6]
 80014f6:	fb01 f303 	mul.w	r3, r1, r3
 80014fa:	4925      	ldr	r1, [pc, #148]	; (8001590 <calc_heater_res+0xf0>)
 80014fc:	fb81 0103 	smull	r0, r1, r1, r3
 8001500:	10c9      	asrs	r1, r1, #3
 8001502:	17db      	asrs	r3, r3, #31
 8001504:	1acb      	subs	r3, r1, r3
 8001506:	f503 1348 	add.w	r3, r3, #3276800	; 0x320000
 800150a:	4921      	ldr	r1, [pc, #132]	; (8001590 <calc_heater_res+0xf0>)
 800150c:	fb81 0103 	smull	r0, r1, r1, r3
 8001510:	1089      	asrs	r1, r1, #2
 8001512:	17db      	asrs	r3, r3, #31
 8001514:	1acb      	subs	r3, r1, r3
 8001516:	fb03 f302 	mul.w	r3, r3, r2
 800151a:	623b      	str	r3, [r7, #32]
	var3 = var1 + (var2 / 2);
 800151c:	6a3b      	ldr	r3, [r7, #32]
 800151e:	0fda      	lsrs	r2, r3, #31
 8001520:	4413      	add	r3, r2
 8001522:	105b      	asrs	r3, r3, #1
 8001524:	461a      	mov	r2, r3
 8001526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001528:	4413      	add	r3, r2
 800152a:	61fb      	str	r3, [r7, #28]
	var4 = (var3 / (dev->calib.res_heat_range + 4));
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001532:	3304      	adds	r3, #4
 8001534:	69fa      	ldr	r2, [r7, #28]
 8001536:	fb92 f3f3 	sdiv	r3, r2, r3
 800153a:	61bb      	str	r3, [r7, #24]
	var5 = (131 * dev->calib.res_heat_val) + 65536;
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	f993 3035 	ldrsb.w	r3, [r3, #53]	; 0x35
 8001542:	461a      	mov	r2, r3
 8001544:	4613      	mov	r3, r2
 8001546:	019b      	lsls	r3, r3, #6
 8001548:	4413      	add	r3, r2
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	4413      	add	r3, r2
 800154e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001552:	617b      	str	r3, [r7, #20]
	heatr_res_x100 = (int32_t) (((var4 / var5) - 250) * 34);
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	fb92 f3f3 	sdiv	r3, r2, r3
 800155c:	f1a3 02fa 	sub.w	r2, r3, #250	; 0xfa
 8001560:	4613      	mov	r3, r2
 8001562:	011b      	lsls	r3, r3, #4
 8001564:	4413      	add	r3, r2
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	613b      	str	r3, [r7, #16]
	heatr_res = (uint8_t) ((heatr_res_x100 + 50) / 100);
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	3332      	adds	r3, #50	; 0x32
 800156e:	4a09      	ldr	r2, [pc, #36]	; (8001594 <calc_heater_res+0xf4>)
 8001570:	fb82 1203 	smull	r1, r2, r2, r3
 8001574:	1152      	asrs	r2, r2, #5
 8001576:	17db      	asrs	r3, r3, #31
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	73fb      	strb	r3, [r7, #15]

	return heatr_res;
 800157c:	7bfb      	ldrb	r3, [r7, #15]
}
 800157e:	4618      	mov	r0, r3
 8001580:	372c      	adds	r7, #44	; 0x2c
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	10624dd3 	.word	0x10624dd3
 8001590:	66666667 	.word	0x66666667
 8001594:	51eb851f 	.word	0x51eb851f

08001598 <calc_heater_dur>:

/*!
 * @brief This internal API is used to calculate the Heat duration value.
 */
static uint8_t calc_heater_dur(uint16_t dur)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	80fb      	strh	r3, [r7, #6]
	uint8_t factor = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	73fb      	strb	r3, [r7, #15]
	uint8_t durval;

	if (dur >= 0xfc0) {
 80015a6:	88fb      	ldrh	r3, [r7, #6]
 80015a8:	f5b3 6f7c 	cmp.w	r3, #4032	; 0xfc0
 80015ac:	d308      	bcc.n	80015c0 <calc_heater_dur+0x28>
		durval = 0xff; /* Max duration*/
 80015ae:	23ff      	movs	r3, #255	; 0xff
 80015b0:	73bb      	strb	r3, [r7, #14]
 80015b2:	e00f      	b.n	80015d4 <calc_heater_dur+0x3c>
	} else {
		while (dur > 0x3F) {
			dur = dur / 4;
 80015b4:	88fb      	ldrh	r3, [r7, #6]
 80015b6:	089b      	lsrs	r3, r3, #2
 80015b8:	80fb      	strh	r3, [r7, #6]
			factor += 1;
 80015ba:	7bfb      	ldrb	r3, [r7, #15]
 80015bc:	3301      	adds	r3, #1
 80015be:	73fb      	strb	r3, [r7, #15]
		while (dur > 0x3F) {
 80015c0:	88fb      	ldrh	r3, [r7, #6]
 80015c2:	2b3f      	cmp	r3, #63	; 0x3f
 80015c4:	d8f6      	bhi.n	80015b4 <calc_heater_dur+0x1c>
		}
		durval = (uint8_t) (dur + (factor * 64));
 80015c6:	88fb      	ldrh	r3, [r7, #6]
 80015c8:	b2da      	uxtb	r2, r3
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
 80015cc:	019b      	lsls	r3, r3, #6
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	4413      	add	r3, r2
 80015d2:	73bb      	strb	r3, [r7, #14]
	}

	return durval;
 80015d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3714      	adds	r7, #20
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <read_field_data>:

/*!
 * @brief This internal API is used to calculate the field data of sensor.
 */
static int8_t read_field_data(struct bme680_field_data *data, struct bme680_dev *dev)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b08a      	sub	sp, #40	; 0x28
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
 80015ea:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t buff[BME680_FIELD_LENGTH] = { 0 };
 80015ec:	2300      	movs	r3, #0
 80015ee:	60bb      	str	r3, [r7, #8]
 80015f0:	f107 030c 	add.w	r3, r7, #12
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	f8c3 2007 	str.w	r2, [r3, #7]
	uint8_t gas_range;
	uint32_t adc_temp;
	uint32_t adc_pres;
	uint16_t adc_hum;
	uint16_t adc_gas_res;
	uint8_t tries = 10;
 80015fe:	230a      	movs	r3, #10
 8001600:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001604:	6838      	ldr	r0, [r7, #0]
 8001606:	f000 f946 	bl	8001896 <null_ptr_check>
 800160a:	4603      	mov	r3, r0
 800160c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	do {
		if (rslt == BME680_OK) {
 8001610:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001614:	2b00      	cmp	r3, #0
 8001616:	f040 8087 	bne.w	8001728 <read_field_data+0x146>
			rslt = bme680_get_regs(((uint8_t) (BME680_FIELD0_ADDR)), buff, (uint16_t) BME680_FIELD_LENGTH,
 800161a:	f107 0108 	add.w	r1, r7, #8
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	220f      	movs	r2, #15
 8001622:	201d      	movs	r0, #29
 8001624:	f7ff f8cc 	bl	80007c0 <bme680_get_regs>
 8001628:	4603      	mov	r3, r0
 800162a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				dev);

			data->status = buff[0] & BME680_NEW_DATA_MSK;
 800162e:	7a3b      	ldrb	r3, [r7, #8]
 8001630:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001634:	b2da      	uxtb	r2, r3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	701a      	strb	r2, [r3, #0]
			data->gas_index = buff[0] & BME680_GAS_INDEX_MSK;
 800163a:	7a3b      	ldrb	r3, [r7, #8]
 800163c:	f003 030f 	and.w	r3, r3, #15
 8001640:	b2da      	uxtb	r2, r3
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	705a      	strb	r2, [r3, #1]
			data->meas_index = buff[1];
 8001646:	7a7a      	ldrb	r2, [r7, #9]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	709a      	strb	r2, [r3, #2]

			/* read the raw data from the sensor */
			adc_pres = (uint32_t) (((uint32_t) buff[2] * 4096) | ((uint32_t) buff[3] * 16)
 800164c:	7abb      	ldrb	r3, [r7, #10]
 800164e:	031a      	lsls	r2, r3, #12
 8001650:	7afb      	ldrb	r3, [r7, #11]
 8001652:	011b      	lsls	r3, r3, #4
 8001654:	4313      	orrs	r3, r2
				| ((uint32_t) buff[4] / 16));
 8001656:	7b3a      	ldrb	r2, [r7, #12]
 8001658:	0912      	lsrs	r2, r2, #4
 800165a:	b2d2      	uxtb	r2, r2
			adc_pres = (uint32_t) (((uint32_t) buff[2] * 4096) | ((uint32_t) buff[3] * 16)
 800165c:	4313      	orrs	r3, r2
 800165e:	623b      	str	r3, [r7, #32]
			adc_temp = (uint32_t) (((uint32_t) buff[5] * 4096) | ((uint32_t) buff[6] * 16)
 8001660:	7b7b      	ldrb	r3, [r7, #13]
 8001662:	031a      	lsls	r2, r3, #12
 8001664:	7bbb      	ldrb	r3, [r7, #14]
 8001666:	011b      	lsls	r3, r3, #4
 8001668:	4313      	orrs	r3, r2
				| ((uint32_t) buff[7] / 16));
 800166a:	7bfa      	ldrb	r2, [r7, #15]
 800166c:	0912      	lsrs	r2, r2, #4
 800166e:	b2d2      	uxtb	r2, r2
			adc_temp = (uint32_t) (((uint32_t) buff[5] * 4096) | ((uint32_t) buff[6] * 16)
 8001670:	4313      	orrs	r3, r2
 8001672:	61fb      	str	r3, [r7, #28]
			adc_hum = (uint16_t) (((uint32_t) buff[8] * 256) | (uint32_t) buff[9]);
 8001674:	7c3b      	ldrb	r3, [r7, #16]
 8001676:	b29b      	uxth	r3, r3
 8001678:	021b      	lsls	r3, r3, #8
 800167a:	b29a      	uxth	r2, r3
 800167c:	7c7b      	ldrb	r3, [r7, #17]
 800167e:	b29b      	uxth	r3, r3
 8001680:	4313      	orrs	r3, r2
 8001682:	837b      	strh	r3, [r7, #26]
			adc_gas_res = (uint16_t) ((uint32_t) buff[13] * 4 | (((uint32_t) buff[14]) / 64));
 8001684:	7d7b      	ldrb	r3, [r7, #21]
 8001686:	b29b      	uxth	r3, r3
 8001688:	009b      	lsls	r3, r3, #2
 800168a:	b29a      	uxth	r2, r3
 800168c:	7dbb      	ldrb	r3, [r7, #22]
 800168e:	099b      	lsrs	r3, r3, #6
 8001690:	b2db      	uxtb	r3, r3
 8001692:	b29b      	uxth	r3, r3
 8001694:	4313      	orrs	r3, r2
 8001696:	833b      	strh	r3, [r7, #24]
			gas_range = buff[14] & BME680_GAS_RANGE_MSK;
 8001698:	7dbb      	ldrb	r3, [r7, #22]
 800169a:	f003 030f 	and.w	r3, r3, #15
 800169e:	75fb      	strb	r3, [r7, #23]

			data->status |= buff[14] & BME680_GASM_VALID_MSK;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	b25a      	sxtb	r2, r3
 80016a6:	7dbb      	ldrb	r3, [r7, #22]
 80016a8:	b25b      	sxtb	r3, r3
 80016aa:	f003 0320 	and.w	r3, r3, #32
 80016ae:	b25b      	sxtb	r3, r3
 80016b0:	4313      	orrs	r3, r2
 80016b2:	b25b      	sxtb	r3, r3
 80016b4:	b2da      	uxtb	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	701a      	strb	r2, [r3, #0]
			data->status |= buff[14] & BME680_HEAT_STAB_MSK;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	b25a      	sxtb	r2, r3
 80016c0:	7dbb      	ldrb	r3, [r7, #22]
 80016c2:	b25b      	sxtb	r3, r3
 80016c4:	f003 0310 	and.w	r3, r3, #16
 80016c8:	b25b      	sxtb	r3, r3
 80016ca:	4313      	orrs	r3, r2
 80016cc:	b25b      	sxtb	r3, r3
 80016ce:	b2da      	uxtb	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	701a      	strb	r2, [r3, #0]

			if (data->status & BME680_NEW_DATA_MSK) {
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	b25b      	sxtb	r3, r3
 80016da:	2b00      	cmp	r3, #0
 80016dc:	da20      	bge.n	8001720 <read_field_data+0x13e>
				data->temperature = calc_temperature(adc_temp, dev);
 80016de:	6839      	ldr	r1, [r7, #0]
 80016e0:	69f8      	ldr	r0, [r7, #28]
 80016e2:	f7ff fc49 	bl	8000f78 <calc_temperature>
 80016e6:	4603      	mov	r3, r0
 80016e8:	461a      	mov	r2, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	809a      	strh	r2, [r3, #4]
				data->pressure = calc_pressure(adc_pres, dev);
 80016ee:	6839      	ldr	r1, [r7, #0]
 80016f0:	6a38      	ldr	r0, [r7, #32]
 80016f2:	f7ff fcc6 	bl	8001082 <calc_pressure>
 80016f6:	4602      	mov	r2, r0
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	609a      	str	r2, [r3, #8]
				data->humidity = calc_humidity(adc_hum, dev);
 80016fc:	8b7b      	ldrh	r3, [r7, #26]
 80016fe:	6839      	ldr	r1, [r7, #0]
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff fd6b 	bl	80011dc <calc_humidity>
 8001706:	4602      	mov	r2, r0
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	60da      	str	r2, [r3, #12]
				data->gas_resistance = calc_gas_resistance(adc_gas_res, gas_range, dev);
 800170c:	7df9      	ldrb	r1, [r7, #23]
 800170e:	8b3b      	ldrh	r3, [r7, #24]
 8001710:	683a      	ldr	r2, [r7, #0]
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff fdfc 	bl	8001310 <calc_gas_resistance>
 8001718:	4602      	mov	r2, r0
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	611a      	str	r2, [r3, #16]
				break;
 800171e:	e00d      	b.n	800173c <read_field_data+0x15a>
			}
			/* Delay to poll the data */
			dev->delay_ms(BME680_POLL_PERIOD_MS);
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001724:	200a      	movs	r0, #10
 8001726:	4798      	blx	r3
		}
		tries--;
 8001728:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800172c:	3b01      	subs	r3, #1
 800172e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	} while (tries);
 8001732:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001736:	2b00      	cmp	r3, #0
 8001738:	f47f af6a 	bne.w	8001610 <read_field_data+0x2e>

	if (!tries)
 800173c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001740:	2b00      	cmp	r3, #0
 8001742:	d102      	bne.n	800174a <read_field_data+0x168>
		rslt = BME680_W_NO_NEW_DATA;
 8001744:	2302      	movs	r3, #2
 8001746:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	return rslt;
 800174a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800174e:	4618      	mov	r0, r3
 8001750:	3728      	adds	r7, #40	; 0x28
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}

08001756 <set_mem_page>:

/*!
 * @brief This internal API is used to set the memory page based on register address.
 */
static int8_t set_mem_page(uint8_t reg_addr, struct bme680_dev *dev)
{
 8001756:	b590      	push	{r4, r7, lr}
 8001758:	b085      	sub	sp, #20
 800175a:	af00      	add	r7, sp, #0
 800175c:	4603      	mov	r3, r0
 800175e:	6039      	str	r1, [r7, #0]
 8001760:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg;
	uint8_t mem_page;

	/* Check for null pointers in the device structure*/
	rslt = null_ptr_check(dev);
 8001762:	6838      	ldr	r0, [r7, #0]
 8001764:	f000 f897 	bl	8001896 <null_ptr_check>
 8001768:	4603      	mov	r3, r0
 800176a:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 800176c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d14f      	bne.n	8001814 <set_mem_page+0xbe>
		if (reg_addr > 0x7f)
 8001774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001778:	2b00      	cmp	r3, #0
 800177a:	da02      	bge.n	8001782 <set_mem_page+0x2c>
			mem_page = BME680_MEM_PAGE1;
 800177c:	2300      	movs	r3, #0
 800177e:	73bb      	strb	r3, [r7, #14]
 8001780:	e001      	b.n	8001786 <set_mem_page+0x30>
		else
			mem_page = BME680_MEM_PAGE0;
 8001782:	2310      	movs	r3, #16
 8001784:	73bb      	strb	r3, [r7, #14]

		if (mem_page != dev->mem_page) {
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	78db      	ldrb	r3, [r3, #3]
 800178a:	7bba      	ldrb	r2, [r7, #14]
 800178c:	429a      	cmp	r2, r3
 800178e:	d041      	beq.n	8001814 <set_mem_page+0xbe>
			dev->mem_page = mem_page;
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	7bba      	ldrb	r2, [r7, #14]
 8001794:	70da      	strb	r2, [r3, #3]

			dev->com_rslt = dev->read(dev->dev_id, BME680_MEM_PAGE_ADDR | BME680_SPI_RD_MSK, &reg, 1);
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	7858      	ldrb	r0, [r3, #1]
 800179e:	f107 020d 	add.w	r2, r7, #13
 80017a2:	2301      	movs	r3, #1
 80017a4:	21f3      	movs	r1, #243	; 0xf3
 80017a6:	47a0      	blx	r4
 80017a8:	4603      	mov	r3, r0
 80017aa:	461a      	mov	r2, r3
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			if (dev->com_rslt != 0)
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <set_mem_page+0x6a>
				rslt = BME680_E_COM_FAIL;
 80017bc:	23fe      	movs	r3, #254	; 0xfe
 80017be:	73fb      	strb	r3, [r7, #15]

			if (rslt == BME680_OK) {
 80017c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d125      	bne.n	8001814 <set_mem_page+0xbe>
				reg = reg & (~BME680_MEM_PAGE_MSK);
 80017c8:	7b7b      	ldrb	r3, [r7, #13]
 80017ca:	f023 0310 	bic.w	r3, r3, #16
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	737b      	strb	r3, [r7, #13]
				reg = reg | (dev->mem_page & BME680_MEM_PAGE_MSK);
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	78db      	ldrb	r3, [r3, #3]
 80017d6:	b25b      	sxtb	r3, r3
 80017d8:	f003 0310 	and.w	r3, r3, #16
 80017dc:	b25a      	sxtb	r2, r3
 80017de:	7b7b      	ldrb	r3, [r7, #13]
 80017e0:	b25b      	sxtb	r3, r3
 80017e2:	4313      	orrs	r3, r2
 80017e4:	b25b      	sxtb	r3, r3
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	737b      	strb	r3, [r7, #13]

				dev->com_rslt = dev->write(dev->dev_id, BME680_MEM_PAGE_ADDR & BME680_SPI_WR_MSK,
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	7858      	ldrb	r0, [r3, #1]
 80017f2:	f107 020d 	add.w	r2, r7, #13
 80017f6:	2301      	movs	r3, #1
 80017f8:	2173      	movs	r1, #115	; 0x73
 80017fa:	47a0      	blx	r4
 80017fc:	4603      	mov	r3, r0
 80017fe:	461a      	mov	r2, r3
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
					&reg, 1);
				if (dev->com_rslt != 0)
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <set_mem_page+0xbe>
					rslt = BME680_E_COM_FAIL;
 8001810:	23fe      	movs	r3, #254	; 0xfe
 8001812:	73fb      	strb	r3, [r7, #15]
			}
		}
	}

	return rslt;
 8001814:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001818:	4618      	mov	r0, r3
 800181a:	3714      	adds	r7, #20
 800181c:	46bd      	mov	sp, r7
 800181e:	bd90      	pop	{r4, r7, pc}

08001820 <boundary_check>:
/*!
 * @brief This internal API is used to validate the boundary
 * conditions.
 */
static int8_t boundary_check(uint8_t *value, uint8_t min, uint8_t max, struct bme680_dev *dev)
{
 8001820:	b480      	push	{r7}
 8001822:	b087      	sub	sp, #28
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	607b      	str	r3, [r7, #4]
 800182a:	460b      	mov	r3, r1
 800182c:	72fb      	strb	r3, [r7, #11]
 800182e:	4613      	mov	r3, r2
 8001830:	72bb      	strb	r3, [r7, #10]
	int8_t rslt = BME680_OK;
 8001832:	2300      	movs	r3, #0
 8001834:	75fb      	strb	r3, [r7, #23]

	if (value != NULL) {
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d022      	beq.n	8001882 <boundary_check+0x62>
		/* Check if value is below minimum value */
		if (*value < min) {
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	7afa      	ldrb	r2, [r7, #11]
 8001842:	429a      	cmp	r2, r3
 8001844:	d90b      	bls.n	800185e <boundary_check+0x3e>
			/* Auto correct the invalid value to minimum value */
			*value = min;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	7afa      	ldrb	r2, [r7, #11]
 800184a:	701a      	strb	r2, [r3, #0]
			dev->info_msg |= BME680_I_MIN_CORRECTION;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8001852:	f043 0301 	orr.w	r3, r3, #1
 8001856:	b2da      	uxtb	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
		}
		/* Check if value is above maximum value */
		if (*value > max) {
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	7aba      	ldrb	r2, [r7, #10]
 8001864:	429a      	cmp	r2, r3
 8001866:	d20e      	bcs.n	8001886 <boundary_check+0x66>
			/* Auto correct the invalid value to maximum value */
			*value = max;
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	7aba      	ldrb	r2, [r7, #10]
 800186c:	701a      	strb	r2, [r3, #0]
			dev->info_msg |= BME680_I_MAX_CORRECTION;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8001874:	f043 0302 	orr.w	r3, r3, #2
 8001878:	b2da      	uxtb	r2, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001880:	e001      	b.n	8001886 <boundary_check+0x66>
		}
	} else {
		rslt = BME680_E_NULL_PTR;
 8001882:	23ff      	movs	r3, #255	; 0xff
 8001884:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001886:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800188a:	4618      	mov	r0, r3
 800188c:	371c      	adds	r7, #28
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr

08001896 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme680_dev *dev)
{
 8001896:	b480      	push	{r7}
 8001898:	b085      	sub	sp, #20
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d00b      	beq.n	80018bc <null_ptr_check+0x26>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d007      	beq.n	80018bc <null_ptr_check+0x26>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d003      	beq.n	80018bc <null_ptr_check+0x26>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d102      	bne.n	80018c2 <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME680_E_NULL_PTR;
 80018bc:	23ff      	movs	r3, #255	; 0xff
 80018be:	73fb      	strb	r3, [r7, #15]
 80018c0:	e001      	b.n	80018c6 <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME680_OK;
 80018c2:	2300      	movs	r3, #0
 80018c4:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80018c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3714      	adds	r7, #20
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr

080018d6 <pmProtocolInit>:

// --------------------------------------------------------------------------------------------------------------------
// FUNCTIONS
// --------------------------------------------------------------------------------------------------------------------
int pmProtocolInit(const pmCoreUartDriver_t * driver, pmProtocolContext_t * context)
{
 80018d6:	b480      	push	{r7}
 80018d8:	b085      	sub	sp, #20
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
 80018de:	6039      	str	r1, [r7, #0]
    int rc = PM_PROTOCOL_FAILURE;
 80018e0:	2301      	movs	r3, #1
 80018e2:	60fb      	str	r3, [r7, #12]
    if (   (NULL != context)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d013      	beq.n	8001912 <pmProtocolInit+0x3c>
        && (NULL == context->driver) // If the driver is null, we can assume the module has not yet been initialized.
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d10f      	bne.n	8001912 <pmProtocolInit+0x3c>
        && (NULL != driver)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d00c      	beq.n	8001912 <pmProtocolInit+0x3c>
        && (NULL != driver->rx)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d008      	beq.n	8001912 <pmProtocolInit+0x3c>
        && (NULL != driver->tx))
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d004      	beq.n	8001912 <pmProtocolInit+0x3c>
    {
        context->driver = driver;
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	601a      	str	r2, [r3, #0]

        rc = PM_PROTOCOL_SUCCESS;
 800190e:	2300      	movs	r3, #0
 8001910:	60fb      	str	r3, [r7, #12]
    }

    return rc;
 8001912:	68fb      	ldr	r3, [r7, #12]
}
 8001914:	4618      	mov	r0, r3
 8001916:	3714      	adds	r7, #20
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <pmProtocolSendPacket>:

// --------------------------------------------------------------------------------------------------------------------
int pmProtocolSendPacket(pmProtocolRawPacket_t * tx, pmProtocolContext_t * context)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
    int rc = PM_PROTOCOL_FAILURE;
 800192a:	2301      	movs	r3, #1
 800192c:	60fb      	str	r3, [r7, #12]
    if ((NULL != context->driver) && (NULL != tx))
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d045      	beq.n	80019c2 <pmProtocolSendPacket+0xa2>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d042      	beq.n	80019c2 <pmProtocolSendPacket+0xa2>
    {
        if (!context->txInProgress)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	791b      	ldrb	r3, [r3, #4]
 8001940:	f083 0301 	eor.w	r3, r3, #1
 8001944:	b2db      	uxtb	r3, r3
 8001946:	2b00      	cmp	r3, #0
 8001948:	d039      	beq.n	80019be <pmProtocolSendPacket+0x9e>
        {
            context->txInProgress = true;
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	2201      	movs	r2, #1
 800194e:	711a      	strb	r2, [r3, #4]

            context->txBuffer[START_BYTE_OFFSET] = START_BYTE;
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	2201      	movs	r2, #1
 8001954:	719a      	strb	r2, [r3, #6]
            context->txBuffer[LEN_BYTE_OFFSET] = tx->numBytes + PM_NUM_OVERHEAD_BYTES; // Extra 3 bytes for start, length, checksum.
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800195c:	3303      	adds	r3, #3
 800195e:	b2da      	uxtb	r2, r3
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	71da      	strb	r2, [r3, #7]

            (void)memcpy(&context->txBuffer[PM_NUM_OVERHEAD_BYTES - 1], tx->bytes, tx->numBytes);
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	f103 0008 	add.w	r0, r3, #8
 800196a:	6879      	ldr	r1, [r7, #4]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001972:	461a      	mov	r2, r3
 8001974:	f005 fe36 	bl	80075e4 <memcpy>

            uint8_t checksum = 0x00;
 8001978:	2300      	movs	r3, #0
 800197a:	72fb      	strb	r3, [r7, #11]
            uint8_t len = context->txBuffer[LEN_BYTE_OFFSET];
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	79db      	ldrb	r3, [r3, #7]
 8001980:	727b      	strb	r3, [r7, #9]
            for (uint8_t index = 0; index < (len - 1); index++)
 8001982:	2300      	movs	r3, #0
 8001984:	72bb      	strb	r3, [r7, #10]
 8001986:	e009      	b.n	800199c <pmProtocolSendPacket+0x7c>
            {
                checksum += context->txBuffer[index];
 8001988:	7abb      	ldrb	r3, [r7, #10]
 800198a:	683a      	ldr	r2, [r7, #0]
 800198c:	4413      	add	r3, r2
 800198e:	799a      	ldrb	r2, [r3, #6]
 8001990:	7afb      	ldrb	r3, [r7, #11]
 8001992:	4413      	add	r3, r2
 8001994:	72fb      	strb	r3, [r7, #11]
            for (uint8_t index = 0; index < (len - 1); index++)
 8001996:	7abb      	ldrb	r3, [r7, #10]
 8001998:	3301      	adds	r3, #1
 800199a:	72bb      	strb	r3, [r7, #10]
 800199c:	7aba      	ldrb	r2, [r7, #10]
 800199e:	7a7b      	ldrb	r3, [r7, #9]
 80019a0:	3b01      	subs	r3, #1
 80019a2:	429a      	cmp	r2, r3
 80019a4:	dbf0      	blt.n	8001988 <pmProtocolSendPacket+0x68>
            }
            context->txBuffer[len - 1] = ~checksum + 1;
 80019a6:	7a7b      	ldrb	r3, [r7, #9]
 80019a8:	3b01      	subs	r3, #1
 80019aa:	7afa      	ldrb	r2, [r7, #11]
 80019ac:	4252      	negs	r2, r2
 80019ae:	b2d1      	uxtb	r1, r2
 80019b0:	683a      	ldr	r2, [r7, #0]
 80019b2:	4413      	add	r3, r2
 80019b4:	460a      	mov	r2, r1
 80019b6:	719a      	strb	r2, [r3, #6]

            rc = PM_PROTOCOL_SUCCESS;
 80019b8:	2300      	movs	r3, #0
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	e001      	b.n	80019c2 <pmProtocolSendPacket+0xa2>
        }
        else
        {
            rc = PM_PROTOCOL_TX_IN_PROGRESS;
 80019be:	2304      	movs	r3, #4
 80019c0:	60fb      	str	r3, [r7, #12]
        }
    }
    return rc;
 80019c2:	68fb      	ldr	r3, [r7, #12]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <pmProtocolReadPacket>:

// --------------------------------------------------------------------------------------------------------------------
int pmProtocolReadPacket(pmProtocolRawPacket_t * rx, pmProtocolContext_t * context)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
    int rc = PM_PROTOCOL_FAILURE;
 80019d6:	2301      	movs	r3, #1
 80019d8:	60fb      	str	r3, [r7, #12]

    if ((NULL != context->driver) && (NULL != rx))
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d035      	beq.n	8001a4e <pmProtocolReadPacket+0x82>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d032      	beq.n	8001a4e <pmProtocolReadPacket+0x82>
    {
        pmProtocolRxStates_t rxState = context->rxState;
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80019ee:	72fb      	strb	r3, [r7, #11]
        if (rxState == TIMEOUT_OCCURRED)
 80019f0:	7afb      	ldrb	r3, [r7, #11]
 80019f2:	2b04      	cmp	r3, #4
 80019f4:	d106      	bne.n	8001a04 <pmProtocolReadPacket+0x38>
        {
        	context->rxState = WAITING_FOR_START;
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	2200      	movs	r2, #0
 80019fa:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
            rc = PM_PROTOCOL_RX_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	60fb      	str	r3, [r7, #12]
 8001a02:	e024      	b.n	8001a4e <pmProtocolReadPacket+0x82>
        }
        else if (rxState == CHECKSUM_ERROR)
 8001a04:	7afb      	ldrb	r3, [r7, #11]
 8001a06:	2b05      	cmp	r3, #5
 8001a08:	d106      	bne.n	8001a18 <pmProtocolReadPacket+0x4c>
        {
        	context->rxState = WAITING_FOR_START;
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
            rc = PM_PROTOCOL_CHECKSUM_ERROR;
 8001a12:	2302      	movs	r3, #2
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	e01a      	b.n	8001a4e <pmProtocolReadPacket+0x82>
        }
        else if (rxState == PAYLOAD_READY)
 8001a18:	7afb      	ldrb	r3, [r7, #11]
 8001a1a:	2b03      	cmp	r3, #3
 8001a1c:	d117      	bne.n	8001a4e <pmProtocolReadPacket+0x82>
        {
            rx->numBytes = context->rxBuffer[LEN_BYTE_OFFSET] - PM_NUM_OVERHEAD_BYTES;
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001a24:	3b03      	subs	r3, #3
 8001a26:	b2da      	uxtb	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
            (void)memcpy(rx->bytes, &context->rxBuffer[PM_NUM_OVERHEAD_BYTES - 1], rx->numBytes);
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	f103 0152 	add.w	r1, r3, #82	; 0x52
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	f005 fdd1 	bl	80075e4 <memcpy>

        	context->rxState = WAITING_FOR_START;
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	2200      	movs	r2, #0
 8001a46:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
            rc = PM_PROTOCOL_SUCCESS;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60fb      	str	r3, [r7, #12]
        }
    }

    return rc;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3710      	adds	r7, #16
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <pmProtocolPeriodic>:

// --------------------------------------------------------------------------------------------------------------------
void pmProtocolPeriodic(uint32_t ticks_ms, pmProtocolContext_t * context)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
    if (NULL != context->driver)
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	f000 8122 	beq.w	8001cb0 <pmProtocolPeriodic+0x258>
    {
        // Handle transmits.
        if (context->txInProgress)
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	791b      	ldrb	r3, [r3, #4]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d04a      	beq.n	8001b0a <pmProtocolPeriodic+0xb2>
        {
        	if (!context->txWaitingForAck)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	795b      	ldrb	r3, [r3, #5]
 8001a78:	f083 0301 	eor.w	r3, r3, #1
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d010      	beq.n	8001aa4 <pmProtocolPeriodic+0x4c>
        	{
        		// Transmit the first two bytes.
            	DEBUG_PRINTF("[pm_protocol_TX] Transmitted the first two bytes.\r\n");
 8001a82:	488f      	ldr	r0, [pc, #572]	; (8001cc0 <pmProtocolPeriodic+0x268>)
 8001a84:	f000 fb7e 	bl	8002184 <debug>
				if (0 < context->driver->tx(context->txBuffer, LEN_BYTE_OFFSET + 1))
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	683a      	ldr	r2, [r7, #0]
 8001a90:	3206      	adds	r2, #6
 8001a92:	2102      	movs	r1, #2
 8001a94:	4610      	mov	r0, r2
 8001a96:	4798      	blx	r3
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	dd02      	ble.n	8001aa4 <pmProtocolPeriodic+0x4c>
				{
					context->txWaitingForAck = true;
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	715a      	strb	r2, [r3, #5]
				}
        	}

        	if (context->txWaitingForAck)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	795b      	ldrb	r3, [r3, #5]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	f000 8104 	beq.w	8001cb6 <pmProtocolPeriodic+0x25e>
        	{
        		uint8_t ack[sizeof(ackBytes)];
        		if ((sizeof(ackBytes) == context->driver->rx(ack, sizeof(ack))) && (0 == memcmp(ackBytes, ack, sizeof(ackBytes))))
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	f107 0208 	add.w	r2, r7, #8
 8001ab8:	2101      	movs	r1, #1
 8001aba:	4610      	mov	r0, r2
 8001abc:	4798      	blx	r3
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	f040 80f8 	bne.w	8001cb6 <pmProtocolPeriodic+0x25e>
 8001ac6:	4b7f      	ldr	r3, [pc, #508]	; (8001cc4 <pmProtocolPeriodic+0x26c>)
 8001ac8:	781a      	ldrb	r2, [r3, #0]
 8001aca:	f107 0308 	add.w	r3, r7, #8
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	f040 80f0 	bne.w	8001cb6 <pmProtocolPeriodic+0x25e>
        		{
        			// Ack received, send the rest of the bytes.

                	DEBUG_PRINTF("[pm_protocol_TX] ACK received. Transmitted the rest of the bytes.\r\n");
 8001ad6:	487c      	ldr	r0, [pc, #496]	; (8001cc8 <pmProtocolPeriodic+0x270>)
 8001ad8:	f000 fb54 	bl	8002184 <debug>

        			context->txWaitingForAck = false;
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	715a      	strb	r2, [r3, #5]
        			if (0 < context->driver->tx(&context->txBuffer[LEN_BYTE_OFFSET + 1], context->txBuffer[LEN_BYTE_OFFSET] - 2))
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	683a      	ldr	r2, [r7, #0]
 8001aea:	f102 0008 	add.w	r0, r2, #8
 8001aee:	683a      	ldr	r2, [r7, #0]
 8001af0:	79d2      	ldrb	r2, [r2, #7]
 8001af2:	3a02      	subs	r2, #2
 8001af4:	b2d2      	uxtb	r2, r2
 8001af6:	4611      	mov	r1, r2
 8001af8:	4798      	blx	r3
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	f340 80da 	ble.w	8001cb6 <pmProtocolPeriodic+0x25e>
        			{
        				context->txInProgress = false; // Transmit completed.
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	2200      	movs	r2, #0
 8001b06:	711a      	strb	r2, [r3, #4]
				default:
					break;
			}
		}
    }
}
 8001b08:	e0d5      	b.n	8001cb6 <pmProtocolPeriodic+0x25e>
			switch(context->rxState)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d002      	beq.n	8001b1a <pmProtocolPeriodic+0xc2>
 8001b14:	2b02      	cmp	r3, #2
 8001b16:	d06d      	beq.n	8001bf4 <pmProtocolPeriodic+0x19c>
					break;
 8001b18:	e0cd      	b.n	8001cb6 <pmProtocolPeriodic+0x25e>
					if (2 == context->driver->rx(context->rxBuffer, 2))
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	683a      	ldr	r2, [r7, #0]
 8001b22:	3250      	adds	r2, #80	; 0x50
 8001b24:	2102      	movs	r1, #2
 8001b26:	4610      	mov	r0, r2
 8001b28:	4798      	blx	r3
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	f040 80c1 	bne.w	8001cb4 <pmProtocolPeriodic+0x25c>
						if (context->rxBuffer[START_BYTE_OFFSET] == START_BYTE)
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	f040 80bb 	bne.w	8001cb4 <pmProtocolPeriodic+0x25c>
							DEBUG_PRINTF("[pm_protocol_RX] Received a start byte.\r\n");
 8001b3e:	4863      	ldr	r0, [pc, #396]	; (8001ccc <pmProtocolPeriodic+0x274>)
 8001b40:	f000 fb20 	bl	8002184 <debug>
							context->rxStartTicks = ticks_ms;
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	64da      	str	r2, [r3, #76]	; 0x4c
							context->rxBytes = 1;
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
							context->rxLen = context->rxBuffer[LEN_BYTE_OFFSET];
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
							if ((context->rxLen >= PM_NUM_OVERHEAD_BYTES) && (context->rxLen <= MAX_RX_BYTES))
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8001b64:	2b02      	cmp	r3, #2
 8001b66:	d93d      	bls.n	8001be4 <pmProtocolPeriodic+0x18c>
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8001b6e:	2b43      	cmp	r3, #67	; 0x43
 8001b70:	d838      	bhi.n	8001be4 <pmProtocolPeriodic+0x18c>
								uint8_t ack = PM_PROTOCOL_ACK_BYTE;
 8001b72:	2355      	movs	r3, #85	; 0x55
 8001b74:	733b      	strb	r3, [r7, #12]
								DEBUG_PRINTF("[pm_protocol_RX] Received a length byte. Transmitting ACK.\r\n");
 8001b76:	4856      	ldr	r0, [pc, #344]	; (8001cd0 <pmProtocolPeriodic+0x278>)
 8001b78:	f000 fb04 	bl	8002184 <debug>
								context->rxBytes = 2;
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	2202      	movs	r2, #2
 8001b80:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
								context->rxState = WAITING_FOR_DATA;
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	2202      	movs	r2, #2
 8001b88:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
								if (sizeof(ackBytes) != context->driver->tx(ackBytes, sizeof(ackBytes)))
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	2101      	movs	r1, #1
 8001b94:	484b      	ldr	r0, [pc, #300]	; (8001cc4 <pmProtocolPeriodic+0x26c>)
 8001b96:	4798      	blx	r3
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d002      	beq.n	8001ba4 <pmProtocolPeriodic+0x14c>
									DEBUG_PRINTF("[pm_protocol_TX] Failed to transmit ACK.\r\n");
 8001b9e:	484d      	ldr	r0, [pc, #308]	; (8001cd4 <pmProtocolPeriodic+0x27c>)
 8001ba0:	f000 faf0 	bl	8002184 <debug>
								uint8_t rxBytes = context->driver->rx(&context->rxBuffer[context->rxBytes],
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	683a      	ldr	r2, [r7, #0]
 8001bac:	f892 204b 	ldrb.w	r2, [r2, #75]	; 0x4b
 8001bb0:	3250      	adds	r2, #80	; 0x50
 8001bb2:	6839      	ldr	r1, [r7, #0]
 8001bb4:	1888      	adds	r0, r1, r2
									context->rxLen - context->rxBytes);
 8001bb6:	683a      	ldr	r2, [r7, #0]
 8001bb8:	f892 104a 	ldrb.w	r1, [r2, #74]	; 0x4a
 8001bbc:	683a      	ldr	r2, [r7, #0]
 8001bbe:	f892 204b 	ldrb.w	r2, [r2, #75]	; 0x4b
								uint8_t rxBytes = context->driver->rx(&context->rxBuffer[context->rxBytes],
 8001bc2:	1a8a      	subs	r2, r1, r2
 8001bc4:	b2d2      	uxtb	r2, r2
 8001bc6:	4611      	mov	r1, r2
 8001bc8:	4798      	blx	r3
 8001bca:	4603      	mov	r3, r0
 8001bcc:	72fb      	strb	r3, [r7, #11]
								context->rxBytes += rxBytes;
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 8001bd4:	7afb      	ldrb	r3, [r7, #11]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	b2da      	uxtb	r2, r3
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
							{
 8001be0:	bf00      	nop
					break;
 8001be2:	e067      	b.n	8001cb4 <pmProtocolPeriodic+0x25c>
								DEBUG_PRINTF("[pm_protocol_RX] Received an invalid length byte.\r\n");
 8001be4:	483c      	ldr	r0, [pc, #240]	; (8001cd8 <pmProtocolPeriodic+0x280>)
 8001be6:	f000 facd 	bl	8002184 <debug>
								context->rxState = CHECKSUM_ERROR;
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	2205      	movs	r2, #5
 8001bee:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
					break;
 8001bf2:	e05f      	b.n	8001cb4 <pmProtocolPeriodic+0x25c>
					if (context->rxBytes >= context->rxLen)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d32b      	bcc.n	8001c5c <pmProtocolPeriodic+0x204>
						DEBUG_PRINTF("[pm_protocol_RX] Received a full payload. Processing.\r\n");
 8001c04:	4835      	ldr	r0, [pc, #212]	; (8001cdc <pmProtocolPeriodic+0x284>)
 8001c06:	f000 fabd 	bl	8002184 <debug>
						uint8_t checksum = 0;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	73fb      	strb	r3, [r7, #15]
						for (uint8_t ix = 0; ix < context->rxLen; ix++)
 8001c0e:	2300      	movs	r3, #0
 8001c10:	73bb      	strb	r3, [r7, #14]
 8001c12:	e00a      	b.n	8001c2a <pmProtocolPeriodic+0x1d2>
							checksum += context->rxBuffer[ix];
 8001c14:	7bbb      	ldrb	r3, [r7, #14]
 8001c16:	683a      	ldr	r2, [r7, #0]
 8001c18:	4413      	add	r3, r2
 8001c1a:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
 8001c1e:	7bfb      	ldrb	r3, [r7, #15]
 8001c20:	4413      	add	r3, r2
 8001c22:	73fb      	strb	r3, [r7, #15]
						for (uint8_t ix = 0; ix < context->rxLen; ix++)
 8001c24:	7bbb      	ldrb	r3, [r7, #14]
 8001c26:	3301      	adds	r3, #1
 8001c28:	73bb      	strb	r3, [r7, #14]
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8001c30:	7bba      	ldrb	r2, [r7, #14]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d3ee      	bcc.n	8001c14 <pmProtocolPeriodic+0x1bc>
						if (checksum == 0)
 8001c36:	7bfb      	ldrb	r3, [r7, #15]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d107      	bne.n	8001c4c <pmProtocolPeriodic+0x1f4>
							DEBUG_PRINTF("[pm_protocol_RX] Received a payload.\r\n");
 8001c3c:	4828      	ldr	r0, [pc, #160]	; (8001ce0 <pmProtocolPeriodic+0x288>)
 8001c3e:	f000 faa1 	bl	8002184 <debug>
							context->rxState = PAYLOAD_READY;
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	2203      	movs	r2, #3
 8001c46:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
					break;
 8001c4a:	e034      	b.n	8001cb6 <pmProtocolPeriodic+0x25e>
							DEBUG_PRINTF("[pm_protocol_RX] Received a payload with checksum error.\r\n");
 8001c4c:	4825      	ldr	r0, [pc, #148]	; (8001ce4 <pmProtocolPeriodic+0x28c>)
 8001c4e:	f000 fa99 	bl	8002184 <debug>
							context->rxState = CHECKSUM_ERROR;
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	2205      	movs	r2, #5
 8001c56:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
					break;
 8001c5a:	e02c      	b.n	8001cb6 <pmProtocolPeriodic+0x25e>
						if ((ticks_ms - context->rxStartTicks) > END_OF_PACKET_TIMEOUT_ms)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	2bfa      	cmp	r3, #250	; 0xfa
 8001c66:	d904      	bls.n	8001c72 <pmProtocolPeriodic+0x21a>
							context->rxState = TIMEOUT_OCCURRED;
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	2204      	movs	r2, #4
 8001c6c:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
					break;
 8001c70:	e021      	b.n	8001cb6 <pmProtocolPeriodic+0x25e>
							uint8_t rxBytes = context->driver->rx(&context->rxBuffer[context->rxBytes],
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	683a      	ldr	r2, [r7, #0]
 8001c7a:	f892 204b 	ldrb.w	r2, [r2, #75]	; 0x4b
 8001c7e:	3250      	adds	r2, #80	; 0x50
 8001c80:	6839      	ldr	r1, [r7, #0]
 8001c82:	1888      	adds	r0, r1, r2
								context->rxLen - context->rxBytes);
 8001c84:	683a      	ldr	r2, [r7, #0]
 8001c86:	f892 104a 	ldrb.w	r1, [r2, #74]	; 0x4a
 8001c8a:	683a      	ldr	r2, [r7, #0]
 8001c8c:	f892 204b 	ldrb.w	r2, [r2, #75]	; 0x4b
							uint8_t rxBytes = context->driver->rx(&context->rxBuffer[context->rxBytes],
 8001c90:	1a8a      	subs	r2, r1, r2
 8001c92:	b2d2      	uxtb	r2, r2
 8001c94:	4611      	mov	r1, r2
 8001c96:	4798      	blx	r3
 8001c98:	4603      	mov	r3, r0
 8001c9a:	737b      	strb	r3, [r7, #13]
							context->rxBytes += rxBytes;
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 8001ca2:	7b7b      	ldrb	r3, [r7, #13]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
					break;
 8001cae:	e002      	b.n	8001cb6 <pmProtocolPeriodic+0x25e>
		}
 8001cb0:	bf00      	nop
 8001cb2:	e000      	b.n	8001cb6 <pmProtocolPeriodic+0x25e>
					break;
 8001cb4:	bf00      	nop
}
 8001cb6:	bf00      	nop
 8001cb8:	3710      	adds	r7, #16
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	080076b0 	.word	0x080076b0
 8001cc4:	08007a90 	.word	0x08007a90
 8001cc8:	080076e4 	.word	0x080076e4
 8001ccc:	08007728 	.word	0x08007728
 8001cd0:	08007754 	.word	0x08007754
 8001cd4:	08007794 	.word	0x08007794
 8001cd8:	080077c0 	.word	0x080077c0
 8001cdc:	080077f4 	.word	0x080077f4
 8001ce0:	0800782c 	.word	0x0800782c
 8001ce4:	08007854 	.word	0x08007854

08001ce8 <pmProtocolSend>:

// --------------------------------------------------------------------------------------------------------------------
int pmProtocolSend(pmCmdPayloadDefinition_t * tx, pmProtocolContext_t * context)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b094      	sub	sp, #80	; 0x50
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	6039      	str	r1, [r7, #0]
    int rc = PM_PROTOCOL_FAILURE;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	64fb      	str	r3, [r7, #76]	; 0x4c
    pmProtocolRawPacket_t rawTx;
    if (tx->commandCode < 0x7F) // This is a master transmitting.
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	2b7e      	cmp	r3, #126	; 0x7e
 8001cfc:	d81e      	bhi.n	8001d3c <pmProtocolSend+0x54>
    {
        switch (tx->commandCode)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	dc02      	bgt.n	8001d0c <pmProtocolSend+0x24>
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	da03      	bge.n	8001d12 <pmProtocolSend+0x2a>

                rc = PM_PROTOCOL_SUCCESS;
                break;
            }
            default:
                break;
 8001d0a:	e0e3      	b.n	8001ed4 <pmProtocolSend+0x1ec>
        switch (tx->commandCode)
 8001d0c:	2b03      	cmp	r3, #3
 8001d0e:	d009      	beq.n	8001d24 <pmProtocolSend+0x3c>
                break;
 8001d10:	e0e0      	b.n	8001ed4 <pmProtocolSend+0x1ec>
                rawTx.bytes[0] = tx->commandCode;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	723b      	strb	r3, [r7, #8]
                rawTx.numBytes = 1;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                rc = PM_PROTOCOL_SUCCESS;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	64fb      	str	r3, [r7, #76]	; 0x4c
                break;
 8001d22:	e0d7      	b.n	8001ed4 <pmProtocolSend+0x1ec>
                rawTx.bytes[0] = tx->commandCode;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	723b      	strb	r3, [r7, #8]
                rawTx.bytes[1] = tx->writeStatus.status;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	791b      	ldrb	r3, [r3, #4]
 8001d2e:	727b      	strb	r3, [r7, #9]
                rawTx.numBytes = 2;
 8001d30:	2302      	movs	r3, #2
 8001d32:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                rc = PM_PROTOCOL_SUCCESS;
 8001d36:	2300      	movs	r3, #0
 8001d38:	64fb      	str	r3, [r7, #76]	; 0x4c
                break;
 8001d3a:	e0cb      	b.n	8001ed4 <pmProtocolSend+0x1ec>
        }
    }
    else // This is a slave transmitting.
    {
        switch (tx->commandCode & 0x7F)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d44:	2b03      	cmp	r3, #3
 8001d46:	dc11      	bgt.n	8001d6c <pmProtocolSend+0x84>
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	f2c0 80c2 	blt.w	8001ed2 <pmProtocolSend+0x1ea>
 8001d4e:	2b03      	cmp	r3, #3
 8001d50:	f200 80bf 	bhi.w	8001ed2 <pmProtocolSend+0x1ea>
 8001d54:	a201      	add	r2, pc, #4	; (adr r2, 8001d5c <pmProtocolSend+0x74>)
 8001d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d5a:	bf00      	nop
 8001d5c:	08001d75 	.word	0x08001d75
 8001d60:	08001dad 	.word	0x08001dad
 8001d64:	08001de5 	.word	0x08001de5
 8001d68:	08001eaf 	.word	0x08001eaf
 8001d6c:	2b7f      	cmp	r3, #127	; 0x7f
 8001d6e:	f000 80aa 	beq.w	8001ec6 <pmProtocolSend+0x1de>
                rawTx.numBytes = 1;
                rc = PM_PROTOCOL_SUCCESS;
                break;
            }
            default:
                break;
 8001d72:	e0ae      	b.n	8001ed2 <pmProtocolSend+0x1ea>
                rawTx.bytes[0] = tx->commandCode;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	723b      	strb	r3, [r7, #8]
                rawTx.bytes[1] = tx->protocolInfo.protocolIdentifier & 0xFF;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	727b      	strb	r3, [r7, #9]
                rawTx.bytes[2] = (tx->protocolInfo.protocolIdentifier >> 8)  & 0xFF;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	0a1b      	lsrs	r3, r3, #8
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	72bb      	strb	r3, [r7, #10]
                rawTx.bytes[3] = (tx->protocolInfo.protocolIdentifier >> 16) & 0xFF;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	0c1b      	lsrs	r3, r3, #16
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	72fb      	strb	r3, [r7, #11]
                rawTx.bytes[4] = (tx->protocolInfo.protocolIdentifier >> 24) & 0xFF;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	0e1b      	lsrs	r3, r3, #24
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	733b      	strb	r3, [r7, #12]
                rawTx.numBytes = 5;
 8001da0:	2305      	movs	r3, #5
 8001da2:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                rc = PM_PROTOCOL_SUCCESS;
 8001da6:	2300      	movs	r3, #0
 8001da8:	64fb      	str	r3, [r7, #76]	; 0x4c
                break;
 8001daa:	e093      	b.n	8001ed4 <pmProtocolSend+0x1ec>
                rawTx.bytes[0] = tx->commandCode;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	723b      	strb	r3, [r7, #8]
                rawTx.bytes[1] = tx->clusterId.clusterIdentifier & 0xFF;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	727b      	strb	r3, [r7, #9]
                rawTx.bytes[2] = (tx->clusterId.clusterIdentifier >> 8)  & 0xFF;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	0a1b      	lsrs	r3, r3, #8
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	72bb      	strb	r3, [r7, #10]
                rawTx.bytes[3] = (tx->clusterId.clusterIdentifier >> 16) & 0xFF;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	0c1b      	lsrs	r3, r3, #16
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	72fb      	strb	r3, [r7, #11]
                rawTx.bytes[4] = (tx->clusterId.clusterIdentifier >> 24) & 0xFF;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	0e1b      	lsrs	r3, r3, #24
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	733b      	strb	r3, [r7, #12]
                rawTx.numBytes = 5;
 8001dd8:	2305      	movs	r3, #5
 8001dda:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                rc = PM_PROTOCOL_SUCCESS;
 8001dde:	2300      	movs	r3, #0
 8001de0:	64fb      	str	r3, [r7, #76]	; 0x4c
                break;
 8001de2:	e077      	b.n	8001ed4 <pmProtocolSend+0x1ec>
                rawTx.bytes[0] = tx->commandCode;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	723b      	strb	r3, [r7, #8]
                uint8_t ix = 1;
 8001dea:	2301      	movs	r3, #1
 8001dec:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
                for (uint8_t sensorIdx = 0; sensorIdx < tx->getSensors.numSensors; sensorIdx++)
 8001df0:	2300      	movs	r3, #0
 8001df2:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 8001df6:	e04c      	b.n	8001e92 <pmProtocolSend+0x1aa>
                    rawTx.bytes[ix++] = tx->getSensors.sensors[sensorIdx].sensorId & 0xFF;
 8001df8:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	4413      	add	r3, r2
 8001e02:	889a      	ldrh	r2, [r3, #4]
 8001e04:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001e08:	1c59      	adds	r1, r3, #1
 8001e0a:	f887 104b 	strb.w	r1, [r7, #75]	; 0x4b
 8001e0e:	b2d2      	uxtb	r2, r2
 8001e10:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001e14:	440b      	add	r3, r1
 8001e16:	f803 2c48 	strb.w	r2, [r3, #-72]
                    rawTx.bytes[ix++] = (tx->getSensors.sensors[sensorIdx].sensorId >> 8) & 0xFF;
 8001e1a:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	4413      	add	r3, r2
 8001e24:	889b      	ldrh	r3, [r3, #4]
 8001e26:	0a1b      	lsrs	r3, r3, #8
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001e2e:	1c59      	adds	r1, r3, #1
 8001e30:	f887 104b 	strb.w	r1, [r7, #75]	; 0x4b
 8001e34:	b2d2      	uxtb	r2, r2
 8001e36:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001e3a:	440b      	add	r3, r1
 8001e3c:	f803 2c48 	strb.w	r2, [r3, #-72]
                    rawTx.bytes[ix++] = tx->getSensors.sensors[sensorIdx].data & 0xFF;
 8001e40:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001e44:	687a      	ldr	r2, [r7, #4]
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	4413      	add	r3, r2
 8001e4a:	88da      	ldrh	r2, [r3, #6]
 8001e4c:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001e50:	1c59      	adds	r1, r3, #1
 8001e52:	f887 104b 	strb.w	r1, [r7, #75]	; 0x4b
 8001e56:	b2d2      	uxtb	r2, r2
 8001e58:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001e5c:	440b      	add	r3, r1
 8001e5e:	f803 2c48 	strb.w	r2, [r3, #-72]
                    rawTx.bytes[ix++] = (tx->getSensors.sensors[sensorIdx].data >> 8) & 0xFF;
 8001e62:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	4413      	add	r3, r2
 8001e6c:	88db      	ldrh	r3, [r3, #6]
 8001e6e:	0a1b      	lsrs	r3, r3, #8
 8001e70:	b29a      	uxth	r2, r3
 8001e72:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001e76:	1c59      	adds	r1, r3, #1
 8001e78:	f887 104b 	strb.w	r1, [r7, #75]	; 0x4b
 8001e7c:	b2d2      	uxtb	r2, r2
 8001e7e:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001e82:	440b      	add	r3, r1
 8001e84:	f803 2c48 	strb.w	r2, [r3, #-72]
                for (uint8_t sensorIdx = 0; sensorIdx < tx->getSensors.numSensors; sensorIdx++)
 8001e88:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 8001e92:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001e96:	b29a      	uxth	r2, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d3ab      	bcc.n	8001df8 <pmProtocolSend+0x110>
                rawTx.numBytes = ix;
 8001ea0:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001ea4:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                rc = PM_PROTOCOL_SUCCESS;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	64fb      	str	r3, [r7, #76]	; 0x4c
                break;
 8001eac:	e012      	b.n	8001ed4 <pmProtocolSend+0x1ec>
                rawTx.bytes[0] = tx->commandCode;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	723b      	strb	r3, [r7, #8]
                rawTx.bytes[1] = tx->writeStatus.status;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	791b      	ldrb	r3, [r3, #4]
 8001eb8:	727b      	strb	r3, [r7, #9]
                rawTx.numBytes = 2;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                rc = PM_PROTOCOL_SUCCESS;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	64fb      	str	r3, [r7, #76]	; 0x4c
                break;
 8001ec4:	e006      	b.n	8001ed4 <pmProtocolSend+0x1ec>
                rawTx.numBytes = 1;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                rc = PM_PROTOCOL_SUCCESS;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	64fb      	str	r3, [r7, #76]	; 0x4c
                break;
 8001ed0:	e000      	b.n	8001ed4 <pmProtocolSend+0x1ec>
                break;
 8001ed2:	bf00      	nop
        }
    }

    if (PM_PROTOCOL_SUCCESS == rc)
 8001ed4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d106      	bne.n	8001ee8 <pmProtocolSend+0x200>
    {
        rc = pmProtocolSendPacket(&rawTx, context);
 8001eda:	f107 0308 	add.w	r3, r7, #8
 8001ede:	6839      	ldr	r1, [r7, #0]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff fd1d 	bl	8001920 <pmProtocolSendPacket>
 8001ee6:	64f8      	str	r0, [r7, #76]	; 0x4c
    }

    return rc;
 8001ee8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3750      	adds	r7, #80	; 0x50
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop

08001ef4 <pmProtocolRead>:


// --------------------------------------------------------------------------------------------------------------------
int pmProtocolRead(pmCmdPayloadDefinition_t * rx, pmProtocolContext_t * context)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b0a0      	sub	sp, #128	; 0x80
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
    int rc = PM_PROTOCOL_FAILURE;
 8001efe:	2301      	movs	r3, #1
 8001f00:	67fb      	str	r3, [r7, #124]	; 0x7c

    pmCmdPayloadDefinition_t localRx;
    pmProtocolRawPacket_t rawRx;

    rc = pmProtocolReadPacket(&rawRx, context);
 8001f02:	f107 030c 	add.w	r3, r7, #12
 8001f06:	6839      	ldr	r1, [r7, #0]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff fd5f 	bl	80019cc <pmProtocolReadPacket>
 8001f0e:	67f8      	str	r0, [r7, #124]	; 0x7c

    if (PM_PROTOCOL_SUCCESS == rc) // We received a packet.
 8001f10:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	f040 80ff 	bne.w	8002116 <pmProtocolRead+0x222>
    {
        rc = PM_PROTOCOL_RX_CMD_INVALID;
 8001f18:	2305      	movs	r3, #5
 8001f1a:	67fb      	str	r3, [r7, #124]	; 0x7c

        localRx.commandCode = rawRx.bytes[0];
 8001f1c:	7b3b      	ldrb	r3, [r7, #12]
 8001f1e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
        if (localRx.commandCode < 0x7F) // This is a slave receiving a master packet.
 8001f22:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001f26:	2b7e      	cmp	r3, #126	; 0x7e
 8001f28:	d812      	bhi.n	8001f50 <pmProtocolRead+0x5c>
        {
            switch (localRx.commandCode)
 8001f2a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	dc02      	bgt.n	8001f38 <pmProtocolRead+0x44>
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	da03      	bge.n	8001f3e <pmProtocolRead+0x4a>
                    localRx.writeStatus.status = rawRx.bytes[1];
                    rc = PM_PROTOCOL_SUCCESS;
                    break;
                }
                default:
                    break;
 8001f36:	e0f9      	b.n	800212c <pmProtocolRead+0x238>
            switch (localRx.commandCode)
 8001f38:	2b03      	cmp	r3, #3
 8001f3a:	d003      	beq.n	8001f44 <pmProtocolRead+0x50>
                    break;
 8001f3c:	e0f6      	b.n	800212c <pmProtocolRead+0x238>
                    rc = PM_PROTOCOL_SUCCESS;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	67fb      	str	r3, [r7, #124]	; 0x7c
                    break;
 8001f42:	e0f3      	b.n	800212c <pmProtocolRead+0x238>
                    localRx.writeStatus.status = rawRx.bytes[1];
 8001f44:	7b7b      	ldrb	r3, [r7, #13]
 8001f46:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
                    rc = PM_PROTOCOL_SUCCESS;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	67fb      	str	r3, [r7, #124]	; 0x7c
                    break;
 8001f4e:	e0ed      	b.n	800212c <pmProtocolRead+0x238>
            }
        }
        else // This is a master receiving a slave packet.
        {
            switch (localRx.commandCode & 0x7F)
 8001f50:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001f54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f58:	2b03      	cmp	r3, #3
 8001f5a:	dc11      	bgt.n	8001f80 <pmProtocolRead+0x8c>
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f2c0 80dc 	blt.w	800211a <pmProtocolRead+0x226>
 8001f62:	2b03      	cmp	r3, #3
 8001f64:	f200 80d9 	bhi.w	800211a <pmProtocolRead+0x226>
 8001f68:	a201      	add	r2, pc, #4	; (adr r2, 8001f70 <pmProtocolRead+0x7c>)
 8001f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f6e:	bf00      	nop
 8001f70:	08001f89 	.word	0x08001f89
 8001f74:	08001fb1 	.word	0x08001fb1
 8001f78:	08001fd9 	.word	0x08001fd9
 8001f7c:	080020fd 	.word	0x080020fd
 8001f80:	2b7f      	cmp	r3, #127	; 0x7f
 8001f82:	f000 80c5 	beq.w	8002110 <pmProtocolRead+0x21c>
                {
                    rc = PM_PROTOCOL_SUCCESS;
                    break;
                }
                default:
                    break;
 8001f86:	e0c8      	b.n	800211a <pmProtocolRead+0x226>
                    if (rawRx.numBytes == 5)
 8001f88:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001f8c:	2b05      	cmp	r3, #5
 8001f8e:	f040 80c6 	bne.w	800211e <pmProtocolRead+0x22a>
                        localRx.protocolInfo.protocolIdentifier = rawRx.bytes[1]
 8001f92:	7b7b      	ldrb	r3, [r7, #13]
 8001f94:	461a      	mov	r2, r3
                            + (rawRx.bytes[2] << 8)
 8001f96:	7bbb      	ldrb	r3, [r7, #14]
 8001f98:	021b      	lsls	r3, r3, #8
 8001f9a:	441a      	add	r2, r3
                            + (rawRx.bytes[3] << 16)
 8001f9c:	7bfb      	ldrb	r3, [r7, #15]
 8001f9e:	041b      	lsls	r3, r3, #16
 8001fa0:	441a      	add	r2, r3
                            + (rawRx.bytes[4] << 24);
 8001fa2:	7c3b      	ldrb	r3, [r7, #16]
 8001fa4:	061b      	lsls	r3, r3, #24
 8001fa6:	4413      	add	r3, r2
                        localRx.protocolInfo.protocolIdentifier = rawRx.bytes[1]
 8001fa8:	657b      	str	r3, [r7, #84]	; 0x54
                        rc = PM_PROTOCOL_SUCCESS;
 8001faa:	2300      	movs	r3, #0
 8001fac:	67fb      	str	r3, [r7, #124]	; 0x7c
                    break;
 8001fae:	e0b6      	b.n	800211e <pmProtocolRead+0x22a>
                    if (rawRx.numBytes == 5)
 8001fb0:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001fb4:	2b05      	cmp	r3, #5
 8001fb6:	f040 80b4 	bne.w	8002122 <pmProtocolRead+0x22e>
                        localRx.clusterId.clusterIdentifier = rawRx.bytes[1]
 8001fba:	7b7b      	ldrb	r3, [r7, #13]
 8001fbc:	461a      	mov	r2, r3
                            + (rawRx.bytes[2] << 8)
 8001fbe:	7bbb      	ldrb	r3, [r7, #14]
 8001fc0:	021b      	lsls	r3, r3, #8
 8001fc2:	441a      	add	r2, r3
                            + (rawRx.bytes[3] << 16)
 8001fc4:	7bfb      	ldrb	r3, [r7, #15]
 8001fc6:	041b      	lsls	r3, r3, #16
 8001fc8:	441a      	add	r2, r3
                            + (rawRx.bytes[4] << 24);
 8001fca:	7c3b      	ldrb	r3, [r7, #16]
 8001fcc:	061b      	lsls	r3, r3, #24
 8001fce:	4413      	add	r3, r2
                        localRx.clusterId.clusterIdentifier = rawRx.bytes[1]
 8001fd0:	657b      	str	r3, [r7, #84]	; 0x54
                        rc = PM_PROTOCOL_SUCCESS;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	67fb      	str	r3, [r7, #124]	; 0x7c
                    break;
 8001fd6:	e0a4      	b.n	8002122 <pmProtocolRead+0x22e>
                    if ((rawRx.numBytes > 0) && ((rawRx.numBytes - 1) % 4 == 0))
 8001fd8:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	f000 80a2 	beq.w	8002126 <pmProtocolRead+0x232>
 8001fe2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001fe6:	3b01      	subs	r3, #1
 8001fe8:	f003 0303 	and.w	r3, r3, #3
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	f040 809a 	bne.w	8002126 <pmProtocolRead+0x232>
                        localRx.getSensors.numSensors = (rawRx.numBytes - 1) / 4;
 8001ff2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001ff6:	3b01      	subs	r3, #1
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	da00      	bge.n	8001ffe <pmProtocolRead+0x10a>
 8001ffc:	3303      	adds	r3, #3
 8001ffe:	109b      	asrs	r3, r3, #2
 8002000:	b29b      	uxth	r3, r3
 8002002:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
                        if (localRx.getSensors.numSensors < PM_MAX_SENSORS_PER_CLUSTER)
 8002006:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800200a:	2b07      	cmp	r3, #7
 800200c:	d872      	bhi.n	80020f4 <pmProtocolRead+0x200>
							for (uint8_t ix = 0; ix < localRx.getSensors.numSensors; ix++)
 800200e:	2300      	movs	r3, #0
 8002010:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
 8002014:	e066      	b.n	80020e4 <pmProtocolRead+0x1f0>
								localRx.getSensors.sensors[ix].sensorId = rawRx.bytes[1 + (4 * ix)];
 8002016:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	3301      	adds	r3, #1
 800201e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002022:	4413      	add	r3, r2
 8002024:	f813 2c74 	ldrb.w	r2, [r3, #-116]
 8002028:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800202c:	b292      	uxth	r2, r2
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002034:	440b      	add	r3, r1
 8002036:	f823 2c2c 	strh.w	r2, [r3, #-44]
								localRx.getSensors.sensors[ix].sensorId += (rawRx.bytes[2 + (4 * ix)] << 8);
 800203a:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002044:	4413      	add	r3, r2
 8002046:	f833 1c2c 	ldrh.w	r1, [r3, #-44]
 800204a:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	3302      	adds	r3, #2
 8002052:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002056:	4413      	add	r3, r2
 8002058:	f813 3c74 	ldrb.w	r3, [r3, #-116]
 800205c:	b29b      	uxth	r3, r3
 800205e:	021b      	lsls	r3, r3, #8
 8002060:	b29a      	uxth	r2, r3
 8002062:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8002066:	440a      	add	r2, r1
 8002068:	b292      	uxth	r2, r2
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002070:	440b      	add	r3, r1
 8002072:	f823 2c2c 	strh.w	r2, [r3, #-44]
								localRx.getSensors.sensors[ix].data = rawRx.bytes[3 + (4 * ix)];
 8002076:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	3303      	adds	r3, #3
 800207e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002082:	4413      	add	r3, r2
 8002084:	f813 2c74 	ldrb.w	r2, [r3, #-116]
 8002088:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800208c:	b292      	uxth	r2, r2
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002094:	440b      	add	r3, r1
 8002096:	f823 2c2a 	strh.w	r2, [r3, #-42]
								localRx.getSensors.sensors[ix].data += (rawRx.bytes[4 + (4 * ix)] << 8);
 800209a:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80020a4:	4413      	add	r3, r2
 80020a6:	f833 1c2a 	ldrh.w	r1, [r3, #-42]
 80020aa:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 80020ae:	3301      	adds	r3, #1
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80020b6:	4413      	add	r3, r2
 80020b8:	f813 3c74 	ldrb.w	r3, [r3, #-116]
 80020bc:	b29b      	uxth	r3, r3
 80020be:	021b      	lsls	r3, r3, #8
 80020c0:	b29a      	uxth	r2, r3
 80020c2:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 80020c6:	440a      	add	r2, r1
 80020c8:	b292      	uxth	r2, r2
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80020d0:	440b      	add	r3, r1
 80020d2:	f823 2c2a 	strh.w	r2, [r3, #-42]
								rc = PM_PROTOCOL_SUCCESS;
 80020d6:	2300      	movs	r3, #0
 80020d8:	67fb      	str	r3, [r7, #124]	; 0x7c
							for (uint8_t ix = 0; ix < localRx.getSensors.numSensors; ix++)
 80020da:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 80020de:	3301      	adds	r3, #1
 80020e0:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
 80020e4:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 80020e8:	b29a      	uxth	r2, r3
 80020ea:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d391      	bcc.n	8002016 <pmProtocolRead+0x122>
                    break;
 80020f2:	e018      	b.n	8002126 <pmProtocolRead+0x232>
                        	DEBUG_PRINTF("[pm_protocol_RX] Received an invalid sensor payload.\r\n");
 80020f4:	4815      	ldr	r0, [pc, #84]	; (800214c <pmProtocolRead+0x258>)
 80020f6:	f000 f845 	bl	8002184 <debug>
                    break;
 80020fa:	e014      	b.n	8002126 <pmProtocolRead+0x232>
                    if (rawRx.numBytes == 2)
 80020fc:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8002100:	2b02      	cmp	r3, #2
 8002102:	d112      	bne.n	800212a <pmProtocolRead+0x236>
                        localRx.writeStatus.status = rawRx.bytes[1];
 8002104:	7b7b      	ldrb	r3, [r7, #13]
 8002106:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
                        rc = PM_PROTOCOL_SUCCESS;
 800210a:	2300      	movs	r3, #0
 800210c:	67fb      	str	r3, [r7, #124]	; 0x7c
                    break;
 800210e:	e00c      	b.n	800212a <pmProtocolRead+0x236>
                    rc = PM_PROTOCOL_SUCCESS;
 8002110:	2300      	movs	r3, #0
 8002112:	67fb      	str	r3, [r7, #124]	; 0x7c
                    break;
 8002114:	e00a      	b.n	800212c <pmProtocolRead+0x238>
            }
        }
 8002116:	bf00      	nop
 8002118:	e008      	b.n	800212c <pmProtocolRead+0x238>
                    break;
 800211a:	bf00      	nop
 800211c:	e006      	b.n	800212c <pmProtocolRead+0x238>
                    break;
 800211e:	bf00      	nop
 8002120:	e004      	b.n	800212c <pmProtocolRead+0x238>
                    break;
 8002122:	bf00      	nop
 8002124:	e002      	b.n	800212c <pmProtocolRead+0x238>
                    break;
 8002126:	bf00      	nop
 8002128:	e000      	b.n	800212c <pmProtocolRead+0x238>
                    break;
 800212a:	bf00      	nop
    }

    if (PM_PROTOCOL_SUCCESS == rc)
 800212c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800212e:	2b00      	cmp	r3, #0
 8002130:	d106      	bne.n	8002140 <pmProtocolRead+0x24c>
    {
        (void)memcpy(rx, &localRx, sizeof(localRx));
 8002132:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002136:	2228      	movs	r2, #40	; 0x28
 8002138:	4619      	mov	r1, r3
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f005 fa52 	bl	80075e4 <memcpy>
    }

    return rc;
 8002140:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
}
 8002142:	4618      	mov	r0, r3
 8002144:	3780      	adds	r7, #128	; 0x80
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	08007890 	.word	0x08007890

08002150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002150:	b480      	push	{r7}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	4a07      	ldr	r2, [pc, #28]	; (800217c <vApplicationGetIdleTaskMemory+0x2c>)
 8002160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	4a06      	ldr	r2, [pc, #24]	; (8002180 <vApplicationGetIdleTaskMemory+0x30>)
 8002166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2280      	movs	r2, #128	; 0x80
 800216c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800216e:	bf00      	nop
 8002170:	3714      	adds	r7, #20
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	200000b0 	.word	0x200000b0
 8002180:	20000104 	.word	0x20000104

08002184 <debug>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void debug(const char * string) {
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
	uint32_t length = strlen(string);
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f7fe f81f 	bl	80001d0 <strlen>
 8002192:	60f8      	str	r0, [r7, #12]
	HAL_UART_Transmit(&huart2,(uint8_t *) string, length, 5);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	b29a      	uxth	r2, r3
 8002198:	2305      	movs	r3, #5
 800219a:	6879      	ldr	r1, [r7, #4]
 800219c:	4803      	ldr	r0, [pc, #12]	; (80021ac <debug+0x28>)
 800219e:	f003 fb2d 	bl	80057fc <HAL_UART_Transmit>
}
 80021a2:	bf00      	nop
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	20001178 	.word	0x20001178

080021b0 <pmSlaveUartTx>:

static int pmSlaveUartTx(const uint8_t * data, uint8_t numBytes) {
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	460b      	mov	r3, r1
 80021ba:	70fb      	strb	r3, [r7, #3]
	if ((HAL_UART_Transmit(&huart1, (uint8_t *)data, numBytes, 5) == HAL_OK)) {
 80021bc:	78fb      	ldrb	r3, [r7, #3]
 80021be:	b29a      	uxth	r2, r3
 80021c0:	2305      	movs	r3, #5
 80021c2:	6879      	ldr	r1, [r7, #4]
 80021c4:	4806      	ldr	r0, [pc, #24]	; (80021e0 <pmSlaveUartTx+0x30>)
 80021c6:	f003 fb19 	bl	80057fc <HAL_UART_Transmit>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d101      	bne.n	80021d4 <pmSlaveUartTx+0x24>
		return numBytes;
 80021d0:	78fb      	ldrb	r3, [r7, #3]
 80021d2:	e000      	b.n	80021d6 <pmSlaveUartTx+0x26>
	}
	return 0;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	200010f4 	.word	0x200010f4

080021e4 <pmSlaveUartRx>:

static int pmSlaveUartRx(uint8_t * data, uint8_t numBytes) {
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	460b      	mov	r3, r1
 80021ee:	70fb      	strb	r3, [r7, #3]
	if ((HAL_UART_Receive(&huart1, data, numBytes, 500) == HAL_OK)) {
 80021f0:	78fb      	ldrb	r3, [r7, #3]
 80021f2:	b29a      	uxth	r2, r3
 80021f4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80021f8:	6879      	ldr	r1, [r7, #4]
 80021fa:	4806      	ldr	r0, [pc, #24]	; (8002214 <pmSlaveUartRx+0x30>)
 80021fc:	f003 fb92 	bl	8005924 <HAL_UART_Receive>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d101      	bne.n	800220a <pmSlaveUartRx+0x26>
		return numBytes;
 8002206:	78fb      	ldrb	r3, [r7, #3]
 8002208:	e000      	b.n	800220c <pmSlaveUartRx+0x28>
	}
	return 0;
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	200010f4 	.word	0x200010f4

08002218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002218:	b5b0      	push	{r4, r5, r7, lr}
 800221a:	b088      	sub	sp, #32
 800221c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800221e:	f000 fc7b 	bl	8002b18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002222:	f000 f855 	bl	80022d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002226:	f000 f96d 	bl	8002504 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800222a:	f000 f93b 	bl	80024a4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800222e:	f000 f8c9 	bl	80023c4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002232:	f000 f907 	bl	8002444 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	if (PM_PROTOCOL_SUCCESS
			!= pmProtocolInit(&slave_uart_drivers, &slave_uart)) {
 8002236:	491a      	ldr	r1, [pc, #104]	; (80022a0 <main+0x88>)
 8002238:	481a      	ldr	r0, [pc, #104]	; (80022a4 <main+0x8c>)
 800223a:	f7ff fb4c 	bl	80018d6 <pmProtocolInit>
 800223e:	4603      	mov	r3, r0
	if (PM_PROTOCOL_SUCCESS
 8002240:	2b00      	cmp	r3, #0
 8002242:	d002      	beq.n	800224a <main+0x32>
		debug("Error! PM protocol initialized failed\n");
 8002244:	4818      	ldr	r0, [pc, #96]	; (80022a8 <main+0x90>)
 8002246:	f7ff ff9d 	bl	8002184 <debug>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800224a:	4b18      	ldr	r3, [pc, #96]	; (80022ac <main+0x94>)
 800224c:	463c      	mov	r4, r7
 800224e:	461d      	mov	r5, r3
 8002250:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002252:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002254:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002258:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800225c:	463b      	mov	r3, r7
 800225e:	2100      	movs	r1, #0
 8002260:	4618      	mov	r0, r3
 8002262:	f004 f841 	bl	80062e8 <osThreadCreate>
 8002266:	4603      	mov	r3, r0
 8002268:	4a11      	ldr	r2, [pc, #68]	; (80022b0 <main+0x98>)
 800226a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  char *SOFTWARE_VERSION_STR = "polymath-iot/slave-app";
 800226c:	4b11      	ldr	r3, [pc, #68]	; (80022b4 <main+0x9c>)
 800226e:	61fb      	str	r3, [r7, #28]

  debug( "##########################\r\n");
 8002270:	4811      	ldr	r0, [pc, #68]	; (80022b8 <main+0xa0>)
 8002272:	f7ff ff87 	bl	8002184 <debug>
  debug("Polymath IoT Application (Slave)\r\n");
 8002276:	4811      	ldr	r0, [pc, #68]	; (80022bc <main+0xa4>)
 8002278:	f7ff ff84 	bl	8002184 <debug>
  debug( "SW Version: ");
 800227c:	4810      	ldr	r0, [pc, #64]	; (80022c0 <main+0xa8>)
 800227e:	f7ff ff81 	bl	8002184 <debug>
  debug( SOFTWARE_VERSION_STR );
 8002282:	69f8      	ldr	r0, [r7, #28]
 8002284:	f7ff ff7e 	bl	8002184 <debug>
  debug( "\r\n" );
 8002288:	480e      	ldr	r0, [pc, #56]	; (80022c4 <main+0xac>)
 800228a:	f7ff ff7b 	bl	8002184 <debug>
  debug( __DATE__ " " __TIME__ "\r\n" );
 800228e:	480e      	ldr	r0, [pc, #56]	; (80022c8 <main+0xb0>)
 8002290:	f7ff ff78 	bl	8002184 <debug>
  debug( "##########################\r\n\r\n");
 8002294:	480d      	ldr	r0, [pc, #52]	; (80022cc <main+0xb4>)
 8002296:	f7ff ff75 	bl	8002184 <debug>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800229a:	f004 f81e 	bl	80062da <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800229e:	e7fe      	b.n	800229e <main+0x86>
 80022a0:	20000304 	.word	0x20000304
 80022a4:	20000068 	.word	0x20000068
 80022a8:	080078d4 	.word	0x080078d4
 80022ac:	080079a4 	.word	0x080079a4
 80022b0:	200010a4 	.word	0x200010a4
 80022b4:	080078fc 	.word	0x080078fc
 80022b8:	08007914 	.word	0x08007914
 80022bc:	08007934 	.word	0x08007934
 80022c0:	08007958 	.word	0x08007958
 80022c4:	08007968 	.word	0x08007968
 80022c8:	0800796c 	.word	0x0800796c
 80022cc:	08007984 	.word	0x08007984

080022d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b0b8      	sub	sp, #224	; 0xe0
 80022d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022d6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80022da:	2244      	movs	r2, #68	; 0x44
 80022dc:	2100      	movs	r1, #0
 80022de:	4618      	mov	r0, r3
 80022e0:	f005 f98e 	bl	8007600 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022e4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	609a      	str	r2, [r3, #8]
 80022f0:	60da      	str	r2, [r3, #12]
 80022f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022f4:	463b      	mov	r3, r7
 80022f6:	2288      	movs	r2, #136	; 0x88
 80022f8:	2100      	movs	r1, #0
 80022fa:	4618      	mov	r0, r3
 80022fc:	f005 f980 	bl	8007600 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002300:	2302      	movs	r3, #2
 8002302:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002306:	f44f 7380 	mov.w	r3, #256	; 0x100
 800230a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800230e:	2310      	movs	r3, #16
 8002310:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002314:	2302      	movs	r3, #2
 8002316:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800231a:	2302      	movs	r3, #2
 800231c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002320:	2301      	movs	r3, #1
 8002322:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002326:	230a      	movs	r3, #10
 8002328:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800232c:	2307      	movs	r3, #7
 800232e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002332:	2302      	movs	r3, #2
 8002334:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002338:	2302      	movs	r3, #2
 800233a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800233e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002342:	4618      	mov	r0, r3
 8002344:	f001 fc60 	bl	8003c08 <HAL_RCC_OscConfig>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800234e:	f000 fa2b 	bl	80027a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002352:	230f      	movs	r3, #15
 8002354:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002358:	2303      	movs	r3, #3
 800235a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800235e:	2300      	movs	r3, #0
 8002360:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002364:	2300      	movs	r3, #0
 8002366:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800236a:	2300      	movs	r3, #0
 800236c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002370:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002374:	2104      	movs	r1, #4
 8002376:	4618      	mov	r0, r3
 8002378:	f002 f82c 	bl	80043d4 <HAL_RCC_ClockConfig>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8002382:	f000 fa11 	bl	80027a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8002386:	2343      	movs	r3, #67	; 0x43
 8002388:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800238a:	2300      	movs	r3, #0
 800238c:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800238e:	2300      	movs	r3, #0
 8002390:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002392:	2300      	movs	r3, #0
 8002394:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002396:	463b      	mov	r3, r7
 8002398:	4618      	mov	r0, r3
 800239a:	f002 fa53 	bl	8004844 <HAL_RCCEx_PeriphCLKConfig>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 80023a4:	f000 fa00 	bl	80027a8 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80023a8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80023ac:	f001 fbd6 	bl	8003b5c <HAL_PWREx_ControlVoltageScaling>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <SystemClock_Config+0xea>
  {
    Error_Handler();
 80023b6:	f000 f9f7 	bl	80027a8 <Error_Handler>
  }
}
 80023ba:	bf00      	nop
 80023bc:	37e0      	adds	r7, #224	; 0xe0
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
	...

080023c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80023c8:	4b1b      	ldr	r3, [pc, #108]	; (8002438 <MX_I2C1_Init+0x74>)
 80023ca:	4a1c      	ldr	r2, [pc, #112]	; (800243c <MX_I2C1_Init+0x78>)
 80023cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 80023ce:	4b1a      	ldr	r3, [pc, #104]	; (8002438 <MX_I2C1_Init+0x74>)
 80023d0:	4a1b      	ldr	r2, [pc, #108]	; (8002440 <MX_I2C1_Init+0x7c>)
 80023d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80023d4:	4b18      	ldr	r3, [pc, #96]	; (8002438 <MX_I2C1_Init+0x74>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80023da:	4b17      	ldr	r3, [pc, #92]	; (8002438 <MX_I2C1_Init+0x74>)
 80023dc:	2201      	movs	r2, #1
 80023de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80023e0:	4b15      	ldr	r3, [pc, #84]	; (8002438 <MX_I2C1_Init+0x74>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80023e6:	4b14      	ldr	r3, [pc, #80]	; (8002438 <MX_I2C1_Init+0x74>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80023ec:	4b12      	ldr	r3, [pc, #72]	; (8002438 <MX_I2C1_Init+0x74>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80023f2:	4b11      	ldr	r3, [pc, #68]	; (8002438 <MX_I2C1_Init+0x74>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80023f8:	4b0f      	ldr	r3, [pc, #60]	; (8002438 <MX_I2C1_Init+0x74>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80023fe:	480e      	ldr	r0, [pc, #56]	; (8002438 <MX_I2C1_Init+0x74>)
 8002400:	f000 feac 	bl	800315c <HAL_I2C_Init>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800240a:	f000 f9cd 	bl	80027a8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800240e:	2100      	movs	r1, #0
 8002410:	4809      	ldr	r0, [pc, #36]	; (8002438 <MX_I2C1_Init+0x74>)
 8002412:	f001 fafd 	bl	8003a10 <HAL_I2CEx_ConfigAnalogFilter>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800241c:	f000 f9c4 	bl	80027a8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002420:	2100      	movs	r1, #0
 8002422:	4805      	ldr	r0, [pc, #20]	; (8002438 <MX_I2C1_Init+0x74>)
 8002424:	f001 fb3f 	bl	8003aa6 <HAL_I2CEx_ConfigDigitalFilter>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800242e:	f000 f9bb 	bl	80027a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002432:	bf00      	nop
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	200010a8 	.word	0x200010a8
 800243c:	40005400 	.word	0x40005400
 8002440:	10909cec 	.word	0x10909cec

08002444 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002448:	4b14      	ldr	r3, [pc, #80]	; (800249c <MX_USART1_UART_Init+0x58>)
 800244a:	4a15      	ldr	r2, [pc, #84]	; (80024a0 <MX_USART1_UART_Init+0x5c>)
 800244c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800244e:	4b13      	ldr	r3, [pc, #76]	; (800249c <MX_USART1_UART_Init+0x58>)
 8002450:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002454:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002456:	4b11      	ldr	r3, [pc, #68]	; (800249c <MX_USART1_UART_Init+0x58>)
 8002458:	2200      	movs	r2, #0
 800245a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800245c:	4b0f      	ldr	r3, [pc, #60]	; (800249c <MX_USART1_UART_Init+0x58>)
 800245e:	2200      	movs	r2, #0
 8002460:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002462:	4b0e      	ldr	r3, [pc, #56]	; (800249c <MX_USART1_UART_Init+0x58>)
 8002464:	2200      	movs	r2, #0
 8002466:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002468:	4b0c      	ldr	r3, [pc, #48]	; (800249c <MX_USART1_UART_Init+0x58>)
 800246a:	220c      	movs	r2, #12
 800246c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800246e:	4b0b      	ldr	r3, [pc, #44]	; (800249c <MX_USART1_UART_Init+0x58>)
 8002470:	2200      	movs	r2, #0
 8002472:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002474:	4b09      	ldr	r3, [pc, #36]	; (800249c <MX_USART1_UART_Init+0x58>)
 8002476:	2200      	movs	r2, #0
 8002478:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800247a:	4b08      	ldr	r3, [pc, #32]	; (800249c <MX_USART1_UART_Init+0x58>)
 800247c:	2200      	movs	r2, #0
 800247e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002480:	4b06      	ldr	r3, [pc, #24]	; (800249c <MX_USART1_UART_Init+0x58>)
 8002482:	2200      	movs	r2, #0
 8002484:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002486:	4805      	ldr	r0, [pc, #20]	; (800249c <MX_USART1_UART_Init+0x58>)
 8002488:	f003 f96a 	bl	8005760 <HAL_UART_Init>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d001      	beq.n	8002496 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002492:	f000 f989 	bl	80027a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002496:	bf00      	nop
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	200010f4 	.word	0x200010f4
 80024a0:	40013800 	.word	0x40013800

080024a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80024a8:	4b14      	ldr	r3, [pc, #80]	; (80024fc <MX_USART2_UART_Init+0x58>)
 80024aa:	4a15      	ldr	r2, [pc, #84]	; (8002500 <MX_USART2_UART_Init+0x5c>)
 80024ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80024ae:	4b13      	ldr	r3, [pc, #76]	; (80024fc <MX_USART2_UART_Init+0x58>)
 80024b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80024b6:	4b11      	ldr	r3, [pc, #68]	; (80024fc <MX_USART2_UART_Init+0x58>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80024bc:	4b0f      	ldr	r3, [pc, #60]	; (80024fc <MX_USART2_UART_Init+0x58>)
 80024be:	2200      	movs	r2, #0
 80024c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80024c2:	4b0e      	ldr	r3, [pc, #56]	; (80024fc <MX_USART2_UART_Init+0x58>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80024c8:	4b0c      	ldr	r3, [pc, #48]	; (80024fc <MX_USART2_UART_Init+0x58>)
 80024ca:	220c      	movs	r2, #12
 80024cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024ce:	4b0b      	ldr	r3, [pc, #44]	; (80024fc <MX_USART2_UART_Init+0x58>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80024d4:	4b09      	ldr	r3, [pc, #36]	; (80024fc <MX_USART2_UART_Init+0x58>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024da:	4b08      	ldr	r3, [pc, #32]	; (80024fc <MX_USART2_UART_Init+0x58>)
 80024dc:	2200      	movs	r2, #0
 80024de:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024e0:	4b06      	ldr	r3, [pc, #24]	; (80024fc <MX_USART2_UART_Init+0x58>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80024e6:	4805      	ldr	r0, [pc, #20]	; (80024fc <MX_USART2_UART_Init+0x58>)
 80024e8:	f003 f93a 	bl	8005760 <HAL_UART_Init>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80024f2:	f000 f959 	bl	80027a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20001178 	.word	0x20001178
 8002500:	40004400 	.word	0x40004400

08002504 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b08a      	sub	sp, #40	; 0x28
 8002508:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800250a:	f107 0314 	add.w	r3, r7, #20
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	605a      	str	r2, [r3, #4]
 8002514:	609a      	str	r2, [r3, #8]
 8002516:	60da      	str	r2, [r3, #12]
 8002518:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800251a:	4b2b      	ldr	r3, [pc, #172]	; (80025c8 <MX_GPIO_Init+0xc4>)
 800251c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800251e:	4a2a      	ldr	r2, [pc, #168]	; (80025c8 <MX_GPIO_Init+0xc4>)
 8002520:	f043 0304 	orr.w	r3, r3, #4
 8002524:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002526:	4b28      	ldr	r3, [pc, #160]	; (80025c8 <MX_GPIO_Init+0xc4>)
 8002528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800252a:	f003 0304 	and.w	r3, r3, #4
 800252e:	613b      	str	r3, [r7, #16]
 8002530:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002532:	4b25      	ldr	r3, [pc, #148]	; (80025c8 <MX_GPIO_Init+0xc4>)
 8002534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002536:	4a24      	ldr	r2, [pc, #144]	; (80025c8 <MX_GPIO_Init+0xc4>)
 8002538:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800253c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800253e:	4b22      	ldr	r3, [pc, #136]	; (80025c8 <MX_GPIO_Init+0xc4>)
 8002540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002546:	60fb      	str	r3, [r7, #12]
 8002548:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800254a:	4b1f      	ldr	r3, [pc, #124]	; (80025c8 <MX_GPIO_Init+0xc4>)
 800254c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800254e:	4a1e      	ldr	r2, [pc, #120]	; (80025c8 <MX_GPIO_Init+0xc4>)
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002556:	4b1c      	ldr	r3, [pc, #112]	; (80025c8 <MX_GPIO_Init+0xc4>)
 8002558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	60bb      	str	r3, [r7, #8]
 8002560:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002562:	4b19      	ldr	r3, [pc, #100]	; (80025c8 <MX_GPIO_Init+0xc4>)
 8002564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002566:	4a18      	ldr	r2, [pc, #96]	; (80025c8 <MX_GPIO_Init+0xc4>)
 8002568:	f043 0302 	orr.w	r3, r3, #2
 800256c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800256e:	4b16      	ldr	r3, [pc, #88]	; (80025c8 <MX_GPIO_Init+0xc4>)
 8002570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	607b      	str	r3, [r7, #4]
 8002578:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800257a:	2200      	movs	r2, #0
 800257c:	2120      	movs	r1, #32
 800257e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002582:	f000 fdb9 	bl	80030f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002586:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800258a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800258c:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <MX_GPIO_Init+0xc8>)
 800258e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002590:	2300      	movs	r3, #0
 8002592:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002594:	f107 0314 	add.w	r3, r7, #20
 8002598:	4619      	mov	r1, r3
 800259a:	480d      	ldr	r0, [pc, #52]	; (80025d0 <MX_GPIO_Init+0xcc>)
 800259c:	f000 fc02 	bl	8002da4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80025a0:	2320      	movs	r3, #32
 80025a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025a4:	2301      	movs	r3, #1
 80025a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a8:	2300      	movs	r3, #0
 80025aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ac:	2300      	movs	r3, #0
 80025ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80025b0:	f107 0314 	add.w	r3, r7, #20
 80025b4:	4619      	mov	r1, r3
 80025b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025ba:	f000 fbf3 	bl	8002da4 <HAL_GPIO_Init>

}
 80025be:	bf00      	nop
 80025c0:	3728      	adds	r7, #40	; 0x28
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	40021000 	.word	0x40021000
 80025cc:	10210000 	.word	0x10210000
 80025d0:	48000800 	.word	0x48000800

080025d4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80025d4:	b590      	push	{r4, r7, lr}
 80025d6:	b09d      	sub	sp, #116	; 0x74
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
#define LED_BLINK_RATE_ms (1000u)

#define LED_PORT LD2_GPIO_Port
#define LED_PIN  LD2_Pin

  TickType_t lastLedTicks = 0;
 80025dc:	2300      	movs	r3, #0
 80025de:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* Infinite loop */
  for(;;)
  {
    TickType_t nowTicks = xTaskGetTickCount();
 80025e0:	f004 f9e6 	bl	80069b0 <xTaskGetTickCount>
 80025e4:	6678      	str	r0, [r7, #100]	; 0x64
	uint32_t nowTicks_ms = nowTicks * 1000 / configTICK_RATE_HZ;
 80025e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80025e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80025ec:	fb02 f303 	mul.w	r3, r2, r3
 80025f0:	4a5c      	ldr	r2, [pc, #368]	; (8002764 <StartDefaultTask+0x190>)
 80025f2:	fba2 2303 	umull	r2, r3, r2, r3
 80025f6:	099b      	lsrs	r3, r3, #6
 80025f8:	663b      	str	r3, [r7, #96]	; 0x60
	pmProtocolPeriodic(nowTicks_ms, &slave_uart);
 80025fa:	495b      	ldr	r1, [pc, #364]	; (8002768 <StartDefaultTask+0x194>)
 80025fc:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80025fe:	f7ff fa2b 	bl	8001a58 <pmProtocolPeriodic>

	if ((nowTicks - lastLedTicks) > pdMS_TO_TICKS(LED_BLINK_RATE_ms))
 8002602:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002604:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800260c:	d906      	bls.n	800261c <StartDefaultTask+0x48>
	{
	    HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 800260e:	2120      	movs	r1, #32
 8002610:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002614:	f000 fd88 	bl	8003128 <HAL_GPIO_TogglePin>
	    lastLedTicks = nowTicks;
 8002618:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800261a:	66fb      	str	r3, [r7, #108]	; 0x6c
	}

	// Check for reads on the slave node.
	pmCmdPayloadDefinition_t slaveRx;

	if (PM_PROTOCOL_SUCCESS == pmProtocolRead(&slaveRx, &slave_uart))
 800261c:	f107 030c 	add.w	r3, r7, #12
 8002620:	4951      	ldr	r1, [pc, #324]	; (8002768 <StartDefaultTask+0x194>)
 8002622:	4618      	mov	r0, r3
 8002624:	f7ff fc66 	bl	8001ef4 <pmProtocolRead>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	f040 808a 	bne.w	8002744 <StartDefaultTask+0x170>
	{
		debug("Successfully read a payload on the slave node. Responding\r\n");
 8002630:	484e      	ldr	r0, [pc, #312]	; (800276c <StartDefaultTask+0x198>)
 8002632:	f7ff fda7 	bl	8002184 <debug>
		switch (slaveRx.commandCode & 0x7F)
 8002636:	7b3b      	ldrb	r3, [r7, #12]
 8002638:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800263c:	2b03      	cmp	r3, #3
 800263e:	d01c      	beq.n	800267a <StartDefaultTask+0xa6>
 8002640:	2b03      	cmp	r3, #3
 8002642:	dc7b      	bgt.n	800273c <StartDefaultTask+0x168>
 8002644:	2b00      	cmp	r3, #0
 8002646:	d002      	beq.n	800264e <StartDefaultTask+0x7a>
 8002648:	2b02      	cmp	r3, #2
 800264a:	d02c      	beq.n	80026a6 <StartDefaultTask+0xd2>
 800264c:	e076      	b.n	800273c <StartDefaultTask+0x168>
		{
			case PM_CMD_PROTOCOL_ID:
			{
				// Transmit the current protocol ID.
				pmCmdPayloadDefinition_t slaveTx;
				slaveTx.commandCode = slaveRx.commandCode | PM_PROTOCOL_RESP_MASK;
 800264e:	7b3b      	ldrb	r3, [r7, #12]
 8002650:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002654:	b2db      	uxtb	r3, r3
 8002656:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
				slaveTx.protocolInfo.protocolIdentifier = PM_PROTOCOL_IDENTIFIER;
 800265a:	f04f 3305 	mov.w	r3, #84215045	; 0x5050505
 800265e:	63bb      	str	r3, [r7, #56]	; 0x38

				if (PM_PROTOCOL_SUCCESS != pmProtocolSend(&slaveTx, &slave_uart))
 8002660:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002664:	4940      	ldr	r1, [pc, #256]	; (8002768 <StartDefaultTask+0x194>)
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff fb3e 	bl	8001ce8 <pmProtocolSend>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d06a      	beq.n	8002748 <StartDefaultTask+0x174>
				{
					debug("Error: Failed to transmit response from slave.\r\n");
 8002672:	483f      	ldr	r0, [pc, #252]	; (8002770 <StartDefaultTask+0x19c>)
 8002674:	f7ff fd86 	bl	8002184 <debug>
				}
				break;
 8002678:	e066      	b.n	8002748 <StartDefaultTask+0x174>
			}
			case PM_CMD_WRITE_STATUS:
			{
				// Echo back the status.
				pmCmdPayloadDefinition_t slaveTx;
				slaveTx.commandCode = slaveRx.commandCode | PM_PROTOCOL_RESP_MASK;
 800267a:	7b3b      	ldrb	r3, [r7, #12]
 800267c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002680:	b2db      	uxtb	r3, r3
 8002682:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
				slaveTx.writeStatus.status = slaveRx.writeStatus.status;
 8002686:	7c3b      	ldrb	r3, [r7, #16]
 8002688:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38

				if (PM_PROTOCOL_SUCCESS != pmProtocolSend(&slaveTx, &slave_uart))
 800268c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002690:	4935      	ldr	r1, [pc, #212]	; (8002768 <StartDefaultTask+0x194>)
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff fb28 	bl	8001ce8 <pmProtocolSend>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d056      	beq.n	800274c <StartDefaultTask+0x178>
				{
					debug("Error: Failed to transmit response from slave.\r\n");
 800269e:	4834      	ldr	r0, [pc, #208]	; (8002770 <StartDefaultTask+0x19c>)
 80026a0:	f7ff fd70 	bl	8002184 <debug>
				}
				break;
 80026a4:	e052      	b.n	800274c <StartDefaultTask+0x178>
			}
			case PM_CMD_GET_SENSORS:
			{
				// Respond with some dummy data.
				pmCmdPayloadDefinition_t slaveTx;
				slaveTx.commandCode = slaveRx.commandCode | PM_PROTOCOL_RESP_MASK;
 80026a6:	7b3b      	ldrb	r3, [r7, #12]
 80026a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
				slaveTx.getSensors.numSensors = NUM_SENSOR_IDS;
 80026b2:	2303      	movs	r3, #3
 80026b4:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
				for (int ix = 0; ix < slaveTx.getSensors.numSensors; ix++)
 80026b8:	2300      	movs	r3, #0
 80026ba:	66bb      	str	r3, [r7, #104]	; 0x68
 80026bc:	e02b      	b.n	8002716 <StartDefaultTask+0x142>
				{
					slaveTx.getSensors.sensors[ix].sensorId = ix;
 80026be:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80026c0:	b29a      	uxth	r2, r3
 80026c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80026ca:	440b      	add	r3, r1
 80026cc:	f823 2c38 	strh.w	r2, [r3, #-56]

					int32_t reading;
					if (SENSOR_SUCCESS != sensorTable[ix].drivers->getReading(&reading, 0, sensorTable[ix].params))
 80026d0:	4a28      	ldr	r2, [pc, #160]	; (8002774 <StartDefaultTask+0x1a0>)
 80026d2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80026d4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80026d8:	681c      	ldr	r4, [r3, #0]
 80026da:	4a26      	ldr	r2, [pc, #152]	; (8002774 <StartDefaultTask+0x1a0>)
 80026dc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80026de:	00db      	lsls	r3, r3, #3
 80026e0:	4413      	add	r3, r2
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80026e8:	2100      	movs	r1, #0
 80026ea:	4618      	mov	r0, r3
 80026ec:	47a0      	blx	r4
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d004      	beq.n	80026fe <StartDefaultTask+0x12a>
					{
						debug("Error: Failed to read data from sensor.\r\n");
 80026f4:	4820      	ldr	r0, [pc, #128]	; (8002778 <StartDefaultTask+0x1a4>)
 80026f6:	f7ff fd45 	bl	8002184 <debug>
						reading = 0;
 80026fa:	2300      	movs	r3, #0
 80026fc:	65fb      	str	r3, [r7, #92]	; 0x5c
					}
					slaveTx.getSensors.sensors[ix].data = (uint16_t)(reading);
 80026fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002700:	b29a      	uxth	r2, r3
 8002702:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	f107 0170 	add.w	r1, r7, #112	; 0x70
 800270a:	440b      	add	r3, r1
 800270c:	f823 2c36 	strh.w	r2, [r3, #-54]
				for (int ix = 0; ix < slaveTx.getSensors.numSensors; ix++)
 8002710:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002712:	3301      	adds	r3, #1
 8002714:	66bb      	str	r3, [r7, #104]	; 0x68
 8002716:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 800271a:	461a      	mov	r2, r3
 800271c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800271e:	4293      	cmp	r3, r2
 8002720:	dbcd      	blt.n	80026be <StartDefaultTask+0xea>
				}

				if (PM_PROTOCOL_SUCCESS != pmProtocolSend(&slaveTx, &slave_uart))
 8002722:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002726:	4910      	ldr	r1, [pc, #64]	; (8002768 <StartDefaultTask+0x194>)
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff fadd 	bl	8001ce8 <pmProtocolSend>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d00d      	beq.n	8002750 <StartDefaultTask+0x17c>
				{
					debug("Error: Failed to transmit response from slave.\r\n");
 8002734:	480e      	ldr	r0, [pc, #56]	; (8002770 <StartDefaultTask+0x19c>)
 8002736:	f7ff fd25 	bl	8002184 <debug>
				}
				break;
 800273a:	e009      	b.n	8002750 <StartDefaultTask+0x17c>
			}
			default:
				debug("Received unhandled command on the slave.\r\n");
 800273c:	480f      	ldr	r0, [pc, #60]	; (800277c <StartDefaultTask+0x1a8>)
 800273e:	f7ff fd21 	bl	8002184 <debug>
				break;
 8002742:	e006      	b.n	8002752 <StartDefaultTask+0x17e>
		}
	}
 8002744:	bf00      	nop
 8002746:	e004      	b.n	8002752 <StartDefaultTask+0x17e>
				break;
 8002748:	bf00      	nop
 800274a:	e002      	b.n	8002752 <StartDefaultTask+0x17e>
				break;
 800274c:	bf00      	nop
 800274e:	e000      	b.n	8002752 <StartDefaultTask+0x17e>
				break;
 8002750:	bf00      	nop

	//vTaskDelayUntil(&lastWakeupTicks, pdMS_TO_TICKS(MAIN_TICK_RATE_ms));
	taskYIELD();
 8002752:	4b0b      	ldr	r3, [pc, #44]	; (8002780 <StartDefaultTask+0x1ac>)
 8002754:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002758:	601a      	str	r2, [r3, #0]
 800275a:	f3bf 8f4f 	dsb	sy
 800275e:	f3bf 8f6f 	isb	sy
  {
 8002762:	e73d      	b.n	80025e0 <StartDefaultTask+0xc>
 8002764:	10624dd3 	.word	0x10624dd3
 8002768:	20000304 	.word	0x20000304
 800276c:	080079c0 	.word	0x080079c0
 8002770:	080079fc 	.word	0x080079fc
 8002774:	08007a94 	.word	0x08007a94
 8002778:	08007a30 	.word	0x08007a30
 800277c:	08007a5c 	.word	0x08007a5c
 8002780:	e000ed04 	.word	0xe000ed04

08002784 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a04      	ldr	r2, [pc, #16]	; (80027a4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d101      	bne.n	800279a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002796:	f000 f9df 	bl	8002b58 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800279a:	bf00      	nop
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	40001000 	.word	0x40001000

080027a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027ac:	b672      	cpsid	i
}
 80027ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027b0:	e7fe      	b.n	80027b0 <Error_Handler+0x8>
	...

080027b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ba:	4b11      	ldr	r3, [pc, #68]	; (8002800 <HAL_MspInit+0x4c>)
 80027bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027be:	4a10      	ldr	r2, [pc, #64]	; (8002800 <HAL_MspInit+0x4c>)
 80027c0:	f043 0301 	orr.w	r3, r3, #1
 80027c4:	6613      	str	r3, [r2, #96]	; 0x60
 80027c6:	4b0e      	ldr	r3, [pc, #56]	; (8002800 <HAL_MspInit+0x4c>)
 80027c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	607b      	str	r3, [r7, #4]
 80027d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027d2:	4b0b      	ldr	r3, [pc, #44]	; (8002800 <HAL_MspInit+0x4c>)
 80027d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027d6:	4a0a      	ldr	r2, [pc, #40]	; (8002800 <HAL_MspInit+0x4c>)
 80027d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027dc:	6593      	str	r3, [r2, #88]	; 0x58
 80027de:	4b08      	ldr	r3, [pc, #32]	; (8002800 <HAL_MspInit+0x4c>)
 80027e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027e6:	603b      	str	r3, [r7, #0]
 80027e8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80027ea:	2200      	movs	r2, #0
 80027ec:	210f      	movs	r1, #15
 80027ee:	f06f 0001 	mvn.w	r0, #1
 80027f2:	f000 faad 	bl	8002d50 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027f6:	bf00      	nop
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	40021000 	.word	0x40021000

08002804 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b08a      	sub	sp, #40	; 0x28
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800280c:	f107 0314 	add.w	r3, r7, #20
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	60da      	str	r2, [r3, #12]
 800281a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a17      	ldr	r2, [pc, #92]	; (8002880 <HAL_I2C_MspInit+0x7c>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d128      	bne.n	8002878 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002826:	4b17      	ldr	r3, [pc, #92]	; (8002884 <HAL_I2C_MspInit+0x80>)
 8002828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800282a:	4a16      	ldr	r2, [pc, #88]	; (8002884 <HAL_I2C_MspInit+0x80>)
 800282c:	f043 0302 	orr.w	r3, r3, #2
 8002830:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002832:	4b14      	ldr	r3, [pc, #80]	; (8002884 <HAL_I2C_MspInit+0x80>)
 8002834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002836:	f003 0302 	and.w	r3, r3, #2
 800283a:	613b      	str	r3, [r7, #16]
 800283c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800283e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002842:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002844:	2312      	movs	r3, #18
 8002846:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002848:	2301      	movs	r3, #1
 800284a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800284c:	2303      	movs	r3, #3
 800284e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002850:	2304      	movs	r3, #4
 8002852:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002854:	f107 0314 	add.w	r3, r7, #20
 8002858:	4619      	mov	r1, r3
 800285a:	480b      	ldr	r0, [pc, #44]	; (8002888 <HAL_I2C_MspInit+0x84>)
 800285c:	f000 faa2 	bl	8002da4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002860:	4b08      	ldr	r3, [pc, #32]	; (8002884 <HAL_I2C_MspInit+0x80>)
 8002862:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002864:	4a07      	ldr	r2, [pc, #28]	; (8002884 <HAL_I2C_MspInit+0x80>)
 8002866:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800286a:	6593      	str	r3, [r2, #88]	; 0x58
 800286c:	4b05      	ldr	r3, [pc, #20]	; (8002884 <HAL_I2C_MspInit+0x80>)
 800286e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002870:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002874:	60fb      	str	r3, [r7, #12]
 8002876:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002878:	bf00      	nop
 800287a:	3728      	adds	r7, #40	; 0x28
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	40005400 	.word	0x40005400
 8002884:	40021000 	.word	0x40021000
 8002888:	48000400 	.word	0x48000400

0800288c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b08c      	sub	sp, #48	; 0x30
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002894:	f107 031c 	add.w	r3, r7, #28
 8002898:	2200      	movs	r2, #0
 800289a:	601a      	str	r2, [r3, #0]
 800289c:	605a      	str	r2, [r3, #4]
 800289e:	609a      	str	r2, [r3, #8]
 80028a0:	60da      	str	r2, [r3, #12]
 80028a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a2f      	ldr	r2, [pc, #188]	; (8002968 <HAL_UART_MspInit+0xdc>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d12a      	bne.n	8002904 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028ae:	4b2f      	ldr	r3, [pc, #188]	; (800296c <HAL_UART_MspInit+0xe0>)
 80028b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028b2:	4a2e      	ldr	r2, [pc, #184]	; (800296c <HAL_UART_MspInit+0xe0>)
 80028b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028b8:	6613      	str	r3, [r2, #96]	; 0x60
 80028ba:	4b2c      	ldr	r3, [pc, #176]	; (800296c <HAL_UART_MspInit+0xe0>)
 80028bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028c2:	61bb      	str	r3, [r7, #24]
 80028c4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028c6:	4b29      	ldr	r3, [pc, #164]	; (800296c <HAL_UART_MspInit+0xe0>)
 80028c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ca:	4a28      	ldr	r2, [pc, #160]	; (800296c <HAL_UART_MspInit+0xe0>)
 80028cc:	f043 0301 	orr.w	r3, r3, #1
 80028d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028d2:	4b26      	ldr	r3, [pc, #152]	; (800296c <HAL_UART_MspInit+0xe0>)
 80028d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028d6:	f003 0301 	and.w	r3, r3, #1
 80028da:	617b      	str	r3, [r7, #20]
 80028dc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80028de:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80028e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e4:	2302      	movs	r3, #2
 80028e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e8:	2300      	movs	r3, #0
 80028ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ec:	2303      	movs	r3, #3
 80028ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80028f0:	2307      	movs	r3, #7
 80028f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f4:	f107 031c 	add.w	r3, r7, #28
 80028f8:	4619      	mov	r1, r3
 80028fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028fe:	f000 fa51 	bl	8002da4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002902:	e02d      	b.n	8002960 <HAL_UART_MspInit+0xd4>
  else if(huart->Instance==USART2)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a19      	ldr	r2, [pc, #100]	; (8002970 <HAL_UART_MspInit+0xe4>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d128      	bne.n	8002960 <HAL_UART_MspInit+0xd4>
    __HAL_RCC_USART2_CLK_ENABLE();
 800290e:	4b17      	ldr	r3, [pc, #92]	; (800296c <HAL_UART_MspInit+0xe0>)
 8002910:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002912:	4a16      	ldr	r2, [pc, #88]	; (800296c <HAL_UART_MspInit+0xe0>)
 8002914:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002918:	6593      	str	r3, [r2, #88]	; 0x58
 800291a:	4b14      	ldr	r3, [pc, #80]	; (800296c <HAL_UART_MspInit+0xe0>)
 800291c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800291e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002922:	613b      	str	r3, [r7, #16]
 8002924:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002926:	4b11      	ldr	r3, [pc, #68]	; (800296c <HAL_UART_MspInit+0xe0>)
 8002928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800292a:	4a10      	ldr	r2, [pc, #64]	; (800296c <HAL_UART_MspInit+0xe0>)
 800292c:	f043 0301 	orr.w	r3, r3, #1
 8002930:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002932:	4b0e      	ldr	r3, [pc, #56]	; (800296c <HAL_UART_MspInit+0xe0>)
 8002934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800293e:	230c      	movs	r3, #12
 8002940:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002942:	2302      	movs	r3, #2
 8002944:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002946:	2300      	movs	r3, #0
 8002948:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800294a:	2303      	movs	r3, #3
 800294c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800294e:	2307      	movs	r3, #7
 8002950:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002952:	f107 031c 	add.w	r3, r7, #28
 8002956:	4619      	mov	r1, r3
 8002958:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800295c:	f000 fa22 	bl	8002da4 <HAL_GPIO_Init>
}
 8002960:	bf00      	nop
 8002962:	3730      	adds	r7, #48	; 0x30
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	40013800 	.word	0x40013800
 800296c:	40021000 	.word	0x40021000
 8002970:	40004400 	.word	0x40004400

08002974 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b08c      	sub	sp, #48	; 0x30
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800297c:	2300      	movs	r3, #0
 800297e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002980:	2300      	movs	r3, #0
 8002982:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002984:	2200      	movs	r2, #0
 8002986:	6879      	ldr	r1, [r7, #4]
 8002988:	2036      	movs	r0, #54	; 0x36
 800298a:	f000 f9e1 	bl	8002d50 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800298e:	2036      	movs	r0, #54	; 0x36
 8002990:	f000 f9fa 	bl	8002d88 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002994:	4b1e      	ldr	r3, [pc, #120]	; (8002a10 <HAL_InitTick+0x9c>)
 8002996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002998:	4a1d      	ldr	r2, [pc, #116]	; (8002a10 <HAL_InitTick+0x9c>)
 800299a:	f043 0310 	orr.w	r3, r3, #16
 800299e:	6593      	str	r3, [r2, #88]	; 0x58
 80029a0:	4b1b      	ldr	r3, [pc, #108]	; (8002a10 <HAL_InitTick+0x9c>)
 80029a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029a4:	f003 0310 	and.w	r3, r3, #16
 80029a8:	60fb      	str	r3, [r7, #12]
 80029aa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80029ac:	f107 0210 	add.w	r2, r7, #16
 80029b0:	f107 0314 	add.w	r3, r7, #20
 80029b4:	4611      	mov	r1, r2
 80029b6:	4618      	mov	r0, r3
 80029b8:	f001 feb2 	bl	8004720 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80029bc:	f001 fe84 	bl	80046c8 <HAL_RCC_GetPCLK1Freq>
 80029c0:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80029c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029c4:	4a13      	ldr	r2, [pc, #76]	; (8002a14 <HAL_InitTick+0xa0>)
 80029c6:	fba2 2303 	umull	r2, r3, r2, r3
 80029ca:	0c9b      	lsrs	r3, r3, #18
 80029cc:	3b01      	subs	r3, #1
 80029ce:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80029d0:	4b11      	ldr	r3, [pc, #68]	; (8002a18 <HAL_InitTick+0xa4>)
 80029d2:	4a12      	ldr	r2, [pc, #72]	; (8002a1c <HAL_InitTick+0xa8>)
 80029d4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80029d6:	4b10      	ldr	r3, [pc, #64]	; (8002a18 <HAL_InitTick+0xa4>)
 80029d8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80029dc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80029de:	4a0e      	ldr	r2, [pc, #56]	; (8002a18 <HAL_InitTick+0xa4>)
 80029e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029e2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80029e4:	4b0c      	ldr	r3, [pc, #48]	; (8002a18 <HAL_InitTick+0xa4>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029ea:	4b0b      	ldr	r3, [pc, #44]	; (8002a18 <HAL_InitTick+0xa4>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80029f0:	4809      	ldr	r0, [pc, #36]	; (8002a18 <HAL_InitTick+0xa4>)
 80029f2:	f002 fbe3 	bl	80051bc <HAL_TIM_Base_Init>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d104      	bne.n	8002a06 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80029fc:	4806      	ldr	r0, [pc, #24]	; (8002a18 <HAL_InitTick+0xa4>)
 80029fe:	f002 fc3f 	bl	8005280 <HAL_TIM_Base_Start_IT>
 8002a02:	4603      	mov	r3, r0
 8002a04:	e000      	b.n	8002a08 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3730      	adds	r7, #48	; 0x30
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	40021000 	.word	0x40021000
 8002a14:	431bde83 	.word	0x431bde83
 8002a18:	200011fc 	.word	0x200011fc
 8002a1c:	40001000 	.word	0x40001000

08002a20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a24:	e7fe      	b.n	8002a24 <NMI_Handler+0x4>

08002a26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a26:	b480      	push	{r7}
 8002a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a2a:	e7fe      	b.n	8002a2a <HardFault_Handler+0x4>

08002a2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a30:	e7fe      	b.n	8002a30 <MemManage_Handler+0x4>

08002a32 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a32:	b480      	push	{r7}
 8002a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a36:	e7fe      	b.n	8002a36 <BusFault_Handler+0x4>

08002a38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a3c:	e7fe      	b.n	8002a3c <UsageFault_Handler+0x4>

08002a3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a3e:	b480      	push	{r7}
 8002a40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a42:	bf00      	nop
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002a50:	4802      	ldr	r0, [pc, #8]	; (8002a5c <TIM6_DAC_IRQHandler+0x10>)
 8002a52:	f002 fc85 	bl	8005360 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002a56:	bf00      	nop
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	200011fc 	.word	0x200011fc

08002a60 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002a64:	4b15      	ldr	r3, [pc, #84]	; (8002abc <SystemInit+0x5c>)
 8002a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a6a:	4a14      	ldr	r2, [pc, #80]	; (8002abc <SystemInit+0x5c>)
 8002a6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002a74:	4b12      	ldr	r3, [pc, #72]	; (8002ac0 <SystemInit+0x60>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a11      	ldr	r2, [pc, #68]	; (8002ac0 <SystemInit+0x60>)
 8002a7a:	f043 0301 	orr.w	r3, r3, #1
 8002a7e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002a80:	4b0f      	ldr	r3, [pc, #60]	; (8002ac0 <SystemInit+0x60>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002a86:	4b0e      	ldr	r3, [pc, #56]	; (8002ac0 <SystemInit+0x60>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a0d      	ldr	r2, [pc, #52]	; (8002ac0 <SystemInit+0x60>)
 8002a8c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002a90:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002a94:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002a96:	4b0a      	ldr	r3, [pc, #40]	; (8002ac0 <SystemInit+0x60>)
 8002a98:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a9c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002a9e:	4b08      	ldr	r3, [pc, #32]	; (8002ac0 <SystemInit+0x60>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a07      	ldr	r2, [pc, #28]	; (8002ac0 <SystemInit+0x60>)
 8002aa4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002aa8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002aaa:	4b05      	ldr	r3, [pc, #20]	; (8002ac0 <SystemInit+0x60>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	619a      	str	r2, [r3, #24]
}
 8002ab0:	bf00      	nop
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	e000ed00 	.word	0xe000ed00
 8002ac0:	40021000 	.word	0x40021000

08002ac4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002ac4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002afc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ac8:	f7ff ffca 	bl	8002a60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002acc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002ace:	e003      	b.n	8002ad8 <LoopCopyDataInit>

08002ad0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002ad0:	4b0b      	ldr	r3, [pc, #44]	; (8002b00 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002ad2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002ad4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002ad6:	3104      	adds	r1, #4

08002ad8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002ad8:	480a      	ldr	r0, [pc, #40]	; (8002b04 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002ada:	4b0b      	ldr	r3, [pc, #44]	; (8002b08 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002adc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002ade:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002ae0:	d3f6      	bcc.n	8002ad0 <CopyDataInit>
	ldr	r2, =_sbss
 8002ae2:	4a0a      	ldr	r2, [pc, #40]	; (8002b0c <LoopForever+0x12>)
	b	LoopFillZerobss
 8002ae4:	e002      	b.n	8002aec <LoopFillZerobss>

08002ae6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002ae6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002ae8:	f842 3b04 	str.w	r3, [r2], #4

08002aec <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002aec:	4b08      	ldr	r3, [pc, #32]	; (8002b10 <LoopForever+0x16>)
	cmp	r2, r3
 8002aee:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002af0:	d3f9      	bcc.n	8002ae6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002af2:	f004 fd53 	bl	800759c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002af6:	f7ff fb8f 	bl	8002218 <main>

08002afa <LoopForever>:

LoopForever:
    b LoopForever
 8002afa:	e7fe      	b.n	8002afa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002afc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002b00:	08007b04 	.word	0x08007b04
	ldr	r0, =_sdata
 8002b04:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002b08:	20000080 	.word	0x20000080
	ldr	r2, =_sbss
 8002b0c:	20000080 	.word	0x20000080
	ldr	r3, = _ebss
 8002b10:	2000124c 	.word	0x2000124c

08002b14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002b14:	e7fe      	b.n	8002b14 <ADC1_2_IRQHandler>
	...

08002b18 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b22:	4b0c      	ldr	r3, [pc, #48]	; (8002b54 <HAL_Init+0x3c>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a0b      	ldr	r2, [pc, #44]	; (8002b54 <HAL_Init+0x3c>)
 8002b28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b2c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b2e:	2003      	movs	r0, #3
 8002b30:	f000 f903 	bl	8002d3a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002b34:	2000      	movs	r0, #0
 8002b36:	f7ff ff1d 	bl	8002974 <HAL_InitTick>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d002      	beq.n	8002b46 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	71fb      	strb	r3, [r7, #7]
 8002b44:	e001      	b.n	8002b4a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002b46:	f7ff fe35 	bl	80027b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002b4a:	79fb      	ldrb	r3, [r7, #7]
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	40022000 	.word	0x40022000

08002b58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002b5c:	4b06      	ldr	r3, [pc, #24]	; (8002b78 <HAL_IncTick+0x20>)
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	461a      	mov	r2, r3
 8002b62:	4b06      	ldr	r3, [pc, #24]	; (8002b7c <HAL_IncTick+0x24>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4413      	add	r3, r2
 8002b68:	4a04      	ldr	r2, [pc, #16]	; (8002b7c <HAL_IncTick+0x24>)
 8002b6a:	6013      	str	r3, [r2, #0]
}
 8002b6c:	bf00      	nop
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr
 8002b76:	bf00      	nop
 8002b78:	20000078 	.word	0x20000078
 8002b7c:	20001248 	.word	0x20001248

08002b80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  return uwTick;
 8002b84:	4b03      	ldr	r3, [pc, #12]	; (8002b94 <HAL_GetTick+0x14>)
 8002b86:	681b      	ldr	r3, [r3, #0]
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop
 8002b94:	20001248 	.word	0x20001248

08002b98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ba0:	f7ff ffee 	bl	8002b80 <HAL_GetTick>
 8002ba4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bb0:	d005      	beq.n	8002bbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002bb2:	4b0a      	ldr	r3, [pc, #40]	; (8002bdc <HAL_Delay+0x44>)
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	4413      	add	r3, r2
 8002bbc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002bbe:	bf00      	nop
 8002bc0:	f7ff ffde 	bl	8002b80 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d8f7      	bhi.n	8002bc0 <HAL_Delay+0x28>
  {
  }
}
 8002bd0:	bf00      	nop
 8002bd2:	bf00      	nop
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	20000078 	.word	0x20000078

08002be0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b085      	sub	sp, #20
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f003 0307 	and.w	r3, r3, #7
 8002bee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bf0:	4b0c      	ldr	r3, [pc, #48]	; (8002c24 <__NVIC_SetPriorityGrouping+0x44>)
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bf6:	68ba      	ldr	r2, [r7, #8]
 8002bf8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c12:	4a04      	ldr	r2, [pc, #16]	; (8002c24 <__NVIC_SetPriorityGrouping+0x44>)
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	60d3      	str	r3, [r2, #12]
}
 8002c18:	bf00      	nop
 8002c1a:	3714      	adds	r7, #20
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr
 8002c24:	e000ed00 	.word	0xe000ed00

08002c28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c2c:	4b04      	ldr	r3, [pc, #16]	; (8002c40 <__NVIC_GetPriorityGrouping+0x18>)
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	0a1b      	lsrs	r3, r3, #8
 8002c32:	f003 0307 	and.w	r3, r3, #7
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr
 8002c40:	e000ed00 	.word	0xe000ed00

08002c44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	db0b      	blt.n	8002c6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c56:	79fb      	ldrb	r3, [r7, #7]
 8002c58:	f003 021f 	and.w	r2, r3, #31
 8002c5c:	4907      	ldr	r1, [pc, #28]	; (8002c7c <__NVIC_EnableIRQ+0x38>)
 8002c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c62:	095b      	lsrs	r3, r3, #5
 8002c64:	2001      	movs	r0, #1
 8002c66:	fa00 f202 	lsl.w	r2, r0, r2
 8002c6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c6e:	bf00      	nop
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	e000e100 	.word	0xe000e100

08002c80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	6039      	str	r1, [r7, #0]
 8002c8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	db0a      	blt.n	8002caa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	b2da      	uxtb	r2, r3
 8002c98:	490c      	ldr	r1, [pc, #48]	; (8002ccc <__NVIC_SetPriority+0x4c>)
 8002c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9e:	0112      	lsls	r2, r2, #4
 8002ca0:	b2d2      	uxtb	r2, r2
 8002ca2:	440b      	add	r3, r1
 8002ca4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ca8:	e00a      	b.n	8002cc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	b2da      	uxtb	r2, r3
 8002cae:	4908      	ldr	r1, [pc, #32]	; (8002cd0 <__NVIC_SetPriority+0x50>)
 8002cb0:	79fb      	ldrb	r3, [r7, #7]
 8002cb2:	f003 030f 	and.w	r3, r3, #15
 8002cb6:	3b04      	subs	r3, #4
 8002cb8:	0112      	lsls	r2, r2, #4
 8002cba:	b2d2      	uxtb	r2, r2
 8002cbc:	440b      	add	r3, r1
 8002cbe:	761a      	strb	r2, [r3, #24]
}
 8002cc0:	bf00      	nop
 8002cc2:	370c      	adds	r7, #12
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr
 8002ccc:	e000e100 	.word	0xe000e100
 8002cd0:	e000ed00 	.word	0xe000ed00

08002cd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b089      	sub	sp, #36	; 0x24
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	60b9      	str	r1, [r7, #8]
 8002cde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f003 0307 	and.w	r3, r3, #7
 8002ce6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	f1c3 0307 	rsb	r3, r3, #7
 8002cee:	2b04      	cmp	r3, #4
 8002cf0:	bf28      	it	cs
 8002cf2:	2304      	movcs	r3, #4
 8002cf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	3304      	adds	r3, #4
 8002cfa:	2b06      	cmp	r3, #6
 8002cfc:	d902      	bls.n	8002d04 <NVIC_EncodePriority+0x30>
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	3b03      	subs	r3, #3
 8002d02:	e000      	b.n	8002d06 <NVIC_EncodePriority+0x32>
 8002d04:	2300      	movs	r3, #0
 8002d06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d08:	f04f 32ff 	mov.w	r2, #4294967295
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d12:	43da      	mvns	r2, r3
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	401a      	ands	r2, r3
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d1c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	fa01 f303 	lsl.w	r3, r1, r3
 8002d26:	43d9      	mvns	r1, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d2c:	4313      	orrs	r3, r2
         );
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3724      	adds	r7, #36	; 0x24
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr

08002d3a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b082      	sub	sp, #8
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f7ff ff4c 	bl	8002be0 <__NVIC_SetPriorityGrouping>
}
 8002d48:	bf00      	nop
 8002d4a:	3708      	adds	r7, #8
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b086      	sub	sp, #24
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	4603      	mov	r3, r0
 8002d58:	60b9      	str	r1, [r7, #8]
 8002d5a:	607a      	str	r2, [r7, #4]
 8002d5c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d62:	f7ff ff61 	bl	8002c28 <__NVIC_GetPriorityGrouping>
 8002d66:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	68b9      	ldr	r1, [r7, #8]
 8002d6c:	6978      	ldr	r0, [r7, #20]
 8002d6e:	f7ff ffb1 	bl	8002cd4 <NVIC_EncodePriority>
 8002d72:	4602      	mov	r2, r0
 8002d74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d78:	4611      	mov	r1, r2
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff ff80 	bl	8002c80 <__NVIC_SetPriority>
}
 8002d80:	bf00      	nop
 8002d82:	3718      	adds	r7, #24
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	4603      	mov	r3, r0
 8002d90:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7ff ff54 	bl	8002c44 <__NVIC_EnableIRQ>
}
 8002d9c:	bf00      	nop
 8002d9e:	3708      	adds	r7, #8
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}

08002da4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b087      	sub	sp, #28
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002dae:	2300      	movs	r3, #0
 8002db0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002db2:	e17f      	b.n	80030b4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	2101      	movs	r1, #1
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	fa01 f303 	lsl.w	r3, r1, r3
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	f000 8171 	beq.w	80030ae <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d00b      	beq.n	8002dec <HAL_GPIO_Init+0x48>
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	2b02      	cmp	r3, #2
 8002dda:	d007      	beq.n	8002dec <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002de0:	2b11      	cmp	r3, #17
 8002de2:	d003      	beq.n	8002dec <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	2b12      	cmp	r3, #18
 8002dea:	d130      	bne.n	8002e4e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	2203      	movs	r2, #3
 8002df8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfc:	43db      	mvns	r3, r3
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	4013      	ands	r3, r2
 8002e02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	68da      	ldr	r2, [r3, #12]
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e10:	693a      	ldr	r2, [r7, #16]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e22:	2201      	movs	r2, #1
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2a:	43db      	mvns	r3, r3
 8002e2c:	693a      	ldr	r2, [r7, #16]
 8002e2e:	4013      	ands	r3, r2
 8002e30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	091b      	lsrs	r3, r3, #4
 8002e38:	f003 0201 	and.w	r2, r3, #1
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	693a      	ldr	r2, [r7, #16]
 8002e4c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f003 0303 	and.w	r3, r3, #3
 8002e56:	2b03      	cmp	r3, #3
 8002e58:	d118      	bne.n	8002e8c <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002e60:	2201      	movs	r2, #1
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	fa02 f303 	lsl.w	r3, r2, r3
 8002e68:	43db      	mvns	r3, r3
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	08db      	lsrs	r3, r3, #3
 8002e76:	f003 0201 	and.w	r2, r3, #1
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	693a      	ldr	r2, [r7, #16]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	693a      	ldr	r2, [r7, #16]
 8002e8a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	005b      	lsls	r3, r3, #1
 8002e96:	2203      	movs	r2, #3
 8002e98:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	693a      	ldr	r2, [r7, #16]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	689a      	ldr	r2, [r3, #8]
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb0:	693a      	ldr	r2, [r7, #16]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	693a      	ldr	r2, [r7, #16]
 8002eba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	2b02      	cmp	r3, #2
 8002ec2:	d003      	beq.n	8002ecc <HAL_GPIO_Init+0x128>
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	2b12      	cmp	r3, #18
 8002eca:	d123      	bne.n	8002f14 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	08da      	lsrs	r2, r3, #3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	3208      	adds	r2, #8
 8002ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	f003 0307 	and.w	r3, r3, #7
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	220f      	movs	r2, #15
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	693a      	ldr	r2, [r7, #16]
 8002eec:	4013      	ands	r3, r2
 8002eee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	691a      	ldr	r2, [r3, #16]
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	f003 0307 	and.w	r3, r3, #7
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	693a      	ldr	r2, [r7, #16]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	08da      	lsrs	r2, r3, #3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	3208      	adds	r2, #8
 8002f0e:	6939      	ldr	r1, [r7, #16]
 8002f10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	2203      	movs	r2, #3
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	43db      	mvns	r3, r3
 8002f26:	693a      	ldr	r2, [r7, #16]
 8002f28:	4013      	ands	r3, r2
 8002f2a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f003 0203 	and.w	r2, r3, #3
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	693a      	ldr	r2, [r7, #16]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	693a      	ldr	r2, [r7, #16]
 8002f46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f000 80ac 	beq.w	80030ae <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f56:	4b5f      	ldr	r3, [pc, #380]	; (80030d4 <HAL_GPIO_Init+0x330>)
 8002f58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f5a:	4a5e      	ldr	r2, [pc, #376]	; (80030d4 <HAL_GPIO_Init+0x330>)
 8002f5c:	f043 0301 	orr.w	r3, r3, #1
 8002f60:	6613      	str	r3, [r2, #96]	; 0x60
 8002f62:	4b5c      	ldr	r3, [pc, #368]	; (80030d4 <HAL_GPIO_Init+0x330>)
 8002f64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f66:	f003 0301 	and.w	r3, r3, #1
 8002f6a:	60bb      	str	r3, [r7, #8]
 8002f6c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002f6e:	4a5a      	ldr	r2, [pc, #360]	; (80030d8 <HAL_GPIO_Init+0x334>)
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	089b      	lsrs	r3, r3, #2
 8002f74:	3302      	adds	r3, #2
 8002f76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	f003 0303 	and.w	r3, r3, #3
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	220f      	movs	r2, #15
 8002f86:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8a:	43db      	mvns	r3, r3
 8002f8c:	693a      	ldr	r2, [r7, #16]
 8002f8e:	4013      	ands	r3, r2
 8002f90:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002f98:	d025      	beq.n	8002fe6 <HAL_GPIO_Init+0x242>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a4f      	ldr	r2, [pc, #316]	; (80030dc <HAL_GPIO_Init+0x338>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d01f      	beq.n	8002fe2 <HAL_GPIO_Init+0x23e>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a4e      	ldr	r2, [pc, #312]	; (80030e0 <HAL_GPIO_Init+0x33c>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d019      	beq.n	8002fde <HAL_GPIO_Init+0x23a>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a4d      	ldr	r2, [pc, #308]	; (80030e4 <HAL_GPIO_Init+0x340>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d013      	beq.n	8002fda <HAL_GPIO_Init+0x236>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a4c      	ldr	r2, [pc, #304]	; (80030e8 <HAL_GPIO_Init+0x344>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d00d      	beq.n	8002fd6 <HAL_GPIO_Init+0x232>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a4b      	ldr	r2, [pc, #300]	; (80030ec <HAL_GPIO_Init+0x348>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d007      	beq.n	8002fd2 <HAL_GPIO_Init+0x22e>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a4a      	ldr	r2, [pc, #296]	; (80030f0 <HAL_GPIO_Init+0x34c>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d101      	bne.n	8002fce <HAL_GPIO_Init+0x22a>
 8002fca:	2306      	movs	r3, #6
 8002fcc:	e00c      	b.n	8002fe8 <HAL_GPIO_Init+0x244>
 8002fce:	2307      	movs	r3, #7
 8002fd0:	e00a      	b.n	8002fe8 <HAL_GPIO_Init+0x244>
 8002fd2:	2305      	movs	r3, #5
 8002fd4:	e008      	b.n	8002fe8 <HAL_GPIO_Init+0x244>
 8002fd6:	2304      	movs	r3, #4
 8002fd8:	e006      	b.n	8002fe8 <HAL_GPIO_Init+0x244>
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e004      	b.n	8002fe8 <HAL_GPIO_Init+0x244>
 8002fde:	2302      	movs	r3, #2
 8002fe0:	e002      	b.n	8002fe8 <HAL_GPIO_Init+0x244>
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e000      	b.n	8002fe8 <HAL_GPIO_Init+0x244>
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	697a      	ldr	r2, [r7, #20]
 8002fea:	f002 0203 	and.w	r2, r2, #3
 8002fee:	0092      	lsls	r2, r2, #2
 8002ff0:	4093      	lsls	r3, r2
 8002ff2:	693a      	ldr	r2, [r7, #16]
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002ff8:	4937      	ldr	r1, [pc, #220]	; (80030d8 <HAL_GPIO_Init+0x334>)
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	089b      	lsrs	r3, r3, #2
 8002ffe:	3302      	adds	r3, #2
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003006:	4b3b      	ldr	r3, [pc, #236]	; (80030f4 <HAL_GPIO_Init+0x350>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	43db      	mvns	r3, r3
 8003010:	693a      	ldr	r2, [r7, #16]
 8003012:	4013      	ands	r3, r2
 8003014:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d003      	beq.n	800302a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003022:	693a      	ldr	r2, [r7, #16]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	4313      	orrs	r3, r2
 8003028:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800302a:	4a32      	ldr	r2, [pc, #200]	; (80030f4 <HAL_GPIO_Init+0x350>)
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003030:	4b30      	ldr	r3, [pc, #192]	; (80030f4 <HAL_GPIO_Init+0x350>)
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	43db      	mvns	r3, r3
 800303a:	693a      	ldr	r2, [r7, #16]
 800303c:	4013      	ands	r3, r2
 800303e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d003      	beq.n	8003054 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800304c:	693a      	ldr	r2, [r7, #16]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	4313      	orrs	r3, r2
 8003052:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003054:	4a27      	ldr	r2, [pc, #156]	; (80030f4 <HAL_GPIO_Init+0x350>)
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800305a:	4b26      	ldr	r3, [pc, #152]	; (80030f4 <HAL_GPIO_Init+0x350>)
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	43db      	mvns	r3, r3
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	4013      	ands	r3, r2
 8003068:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d003      	beq.n	800307e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003076:	693a      	ldr	r2, [r7, #16]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	4313      	orrs	r3, r2
 800307c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800307e:	4a1d      	ldr	r2, [pc, #116]	; (80030f4 <HAL_GPIO_Init+0x350>)
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003084:	4b1b      	ldr	r3, [pc, #108]	; (80030f4 <HAL_GPIO_Init+0x350>)
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	43db      	mvns	r3, r3
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	4013      	ands	r3, r2
 8003092:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d003      	beq.n	80030a8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80030a0:	693a      	ldr	r2, [r7, #16]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80030a8:	4a12      	ldr	r2, [pc, #72]	; (80030f4 <HAL_GPIO_Init+0x350>)
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	3301      	adds	r3, #1
 80030b2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	fa22 f303 	lsr.w	r3, r2, r3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	f47f ae78 	bne.w	8002db4 <HAL_GPIO_Init+0x10>
  }
}
 80030c4:	bf00      	nop
 80030c6:	bf00      	nop
 80030c8:	371c      	adds	r7, #28
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	40021000 	.word	0x40021000
 80030d8:	40010000 	.word	0x40010000
 80030dc:	48000400 	.word	0x48000400
 80030e0:	48000800 	.word	0x48000800
 80030e4:	48000c00 	.word	0x48000c00
 80030e8:	48001000 	.word	0x48001000
 80030ec:	48001400 	.word	0x48001400
 80030f0:	48001800 	.word	0x48001800
 80030f4:	40010400 	.word	0x40010400

080030f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	460b      	mov	r3, r1
 8003102:	807b      	strh	r3, [r7, #2]
 8003104:	4613      	mov	r3, r2
 8003106:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003108:	787b      	ldrb	r3, [r7, #1]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800310e:	887a      	ldrh	r2, [r7, #2]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003114:	e002      	b.n	800311c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003116:	887a      	ldrh	r2, [r7, #2]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	460b      	mov	r3, r1
 8003132:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	695b      	ldr	r3, [r3, #20]
 8003138:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800313a:	887a      	ldrh	r2, [r7, #2]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	4013      	ands	r3, r2
 8003140:	041a      	lsls	r2, r3, #16
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	43d9      	mvns	r1, r3
 8003146:	887b      	ldrh	r3, [r7, #2]
 8003148:	400b      	ands	r3, r1
 800314a:	431a      	orrs	r2, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	619a      	str	r2, [r3, #24]
}
 8003150:	bf00      	nop
 8003152:	3714      	adds	r7, #20
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d101      	bne.n	800316e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e081      	b.n	8003272 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003174:	b2db      	uxtb	r3, r3
 8003176:	2b00      	cmp	r3, #0
 8003178:	d106      	bne.n	8003188 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f7ff fb3e 	bl	8002804 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2224      	movs	r2, #36	; 0x24
 800318c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f022 0201 	bic.w	r2, r2, #1
 800319e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685a      	ldr	r2, [r3, #4]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031ac:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689a      	ldr	r2, [r3, #8]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80031bc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d107      	bne.n	80031d6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	689a      	ldr	r2, [r3, #8]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031d2:	609a      	str	r2, [r3, #8]
 80031d4:	e006      	b.n	80031e4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	689a      	ldr	r2, [r3, #8]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80031e2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	2b02      	cmp	r3, #2
 80031ea:	d104      	bne.n	80031f6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80031f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	6812      	ldr	r2, [r2, #0]
 8003200:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003204:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003208:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	68da      	ldr	r2, [r3, #12]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003218:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	691a      	ldr	r2, [r3, #16]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	695b      	ldr	r3, [r3, #20]
 8003222:	ea42 0103 	orr.w	r1, r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	699b      	ldr	r3, [r3, #24]
 800322a:	021a      	lsls	r2, r3, #8
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	430a      	orrs	r2, r1
 8003232:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	69d9      	ldr	r1, [r3, #28]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a1a      	ldr	r2, [r3, #32]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	430a      	orrs	r2, r1
 8003242:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f042 0201 	orr.w	r2, r2, #1
 8003252:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2220      	movs	r2, #32
 800325e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	3708      	adds	r7, #8
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
	...

0800327c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b088      	sub	sp, #32
 8003280:	af02      	add	r7, sp, #8
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	607a      	str	r2, [r7, #4]
 8003286:	461a      	mov	r2, r3
 8003288:	460b      	mov	r3, r1
 800328a:	817b      	strh	r3, [r7, #10]
 800328c:	4613      	mov	r3, r2
 800328e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2b20      	cmp	r3, #32
 800329a:	f040 80da 	bne.w	8003452 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d101      	bne.n	80032ac <HAL_I2C_Master_Transmit+0x30>
 80032a8:	2302      	movs	r3, #2
 80032aa:	e0d3      	b.n	8003454 <HAL_I2C_Master_Transmit+0x1d8>
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80032b4:	f7ff fc64 	bl	8002b80 <HAL_GetTick>
 80032b8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	9300      	str	r3, [sp, #0]
 80032be:	2319      	movs	r3, #25
 80032c0:	2201      	movs	r2, #1
 80032c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80032c6:	68f8      	ldr	r0, [r7, #12]
 80032c8:	f000 f9e6 	bl	8003698 <I2C_WaitOnFlagUntilTimeout>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d001      	beq.n	80032d6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e0be      	b.n	8003454 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2221      	movs	r2, #33	; 0x21
 80032da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2210      	movs	r2, #16
 80032e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2200      	movs	r2, #0
 80032ea:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	893a      	ldrh	r2, [r7, #8]
 80032f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2200      	movs	r2, #0
 80032fc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003302:	b29b      	uxth	r3, r3
 8003304:	2bff      	cmp	r3, #255	; 0xff
 8003306:	d90e      	bls.n	8003326 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	22ff      	movs	r2, #255	; 0xff
 800330c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003312:	b2da      	uxtb	r2, r3
 8003314:	8979      	ldrh	r1, [r7, #10]
 8003316:	4b51      	ldr	r3, [pc, #324]	; (800345c <HAL_I2C_Master_Transmit+0x1e0>)
 8003318:	9300      	str	r3, [sp, #0]
 800331a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f000 fb48 	bl	80039b4 <I2C_TransferConfig>
 8003324:	e06c      	b.n	8003400 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800332a:	b29a      	uxth	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003334:	b2da      	uxtb	r2, r3
 8003336:	8979      	ldrh	r1, [r7, #10]
 8003338:	4b48      	ldr	r3, [pc, #288]	; (800345c <HAL_I2C_Master_Transmit+0x1e0>)
 800333a:	9300      	str	r3, [sp, #0]
 800333c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003340:	68f8      	ldr	r0, [r7, #12]
 8003342:	f000 fb37 	bl	80039b4 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8003346:	e05b      	b.n	8003400 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003348:	697a      	ldr	r2, [r7, #20]
 800334a:	6a39      	ldr	r1, [r7, #32]
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f000 f9e3 	bl	8003718 <I2C_WaitOnTXISFlagUntilTimeout>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d001      	beq.n	800335c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e07b      	b.n	8003454 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003360:	781a      	ldrb	r2, [r3, #0]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336c:	1c5a      	adds	r2, r3, #1
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003376:	b29b      	uxth	r3, r3
 8003378:	3b01      	subs	r3, #1
 800337a:	b29a      	uxth	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003384:	3b01      	subs	r3, #1
 8003386:	b29a      	uxth	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003390:	b29b      	uxth	r3, r3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d034      	beq.n	8003400 <HAL_I2C_Master_Transmit+0x184>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800339a:	2b00      	cmp	r3, #0
 800339c:	d130      	bne.n	8003400 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	9300      	str	r3, [sp, #0]
 80033a2:	6a3b      	ldr	r3, [r7, #32]
 80033a4:	2200      	movs	r2, #0
 80033a6:	2180      	movs	r1, #128	; 0x80
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	f000 f975 	bl	8003698 <I2C_WaitOnFlagUntilTimeout>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d001      	beq.n	80033b8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e04d      	b.n	8003454 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033bc:	b29b      	uxth	r3, r3
 80033be:	2bff      	cmp	r3, #255	; 0xff
 80033c0:	d90e      	bls.n	80033e0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	22ff      	movs	r2, #255	; 0xff
 80033c6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033cc:	b2da      	uxtb	r2, r3
 80033ce:	8979      	ldrh	r1, [r7, #10]
 80033d0:	2300      	movs	r3, #0
 80033d2:	9300      	str	r3, [sp, #0]
 80033d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f000 faeb 	bl	80039b4 <I2C_TransferConfig>
 80033de:	e00f      	b.n	8003400 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033e4:	b29a      	uxth	r2, r3
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ee:	b2da      	uxtb	r2, r3
 80033f0:	8979      	ldrh	r1, [r7, #10]
 80033f2:	2300      	movs	r3, #0
 80033f4:	9300      	str	r3, [sp, #0]
 80033f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033fa:	68f8      	ldr	r0, [r7, #12]
 80033fc:	f000 fada 	bl	80039b4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003404:	b29b      	uxth	r3, r3
 8003406:	2b00      	cmp	r3, #0
 8003408:	d19e      	bne.n	8003348 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800340a:	697a      	ldr	r2, [r7, #20]
 800340c:	6a39      	ldr	r1, [r7, #32]
 800340e:	68f8      	ldr	r0, [r7, #12]
 8003410:	f000 f9c2 	bl	8003798 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d001      	beq.n	800341e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e01a      	b.n	8003454 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2220      	movs	r2, #32
 8003424:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	6859      	ldr	r1, [r3, #4]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	4b0b      	ldr	r3, [pc, #44]	; (8003460 <HAL_I2C_Master_Transmit+0x1e4>)
 8003432:	400b      	ands	r3, r1
 8003434:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2220      	movs	r2, #32
 800343a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2200      	movs	r2, #0
 800344a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800344e:	2300      	movs	r3, #0
 8003450:	e000      	b.n	8003454 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003452:	2302      	movs	r3, #2
  }
}
 8003454:	4618      	mov	r0, r3
 8003456:	3718      	adds	r7, #24
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	80002000 	.word	0x80002000
 8003460:	fe00e800 	.word	0xfe00e800

08003464 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b088      	sub	sp, #32
 8003468:	af02      	add	r7, sp, #8
 800346a:	60f8      	str	r0, [r7, #12]
 800346c:	607a      	str	r2, [r7, #4]
 800346e:	461a      	mov	r2, r3
 8003470:	460b      	mov	r3, r1
 8003472:	817b      	strh	r3, [r7, #10]
 8003474:	4613      	mov	r3, r2
 8003476:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800347e:	b2db      	uxtb	r3, r3
 8003480:	2b20      	cmp	r3, #32
 8003482:	f040 80db 	bne.w	800363c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800348c:	2b01      	cmp	r3, #1
 800348e:	d101      	bne.n	8003494 <HAL_I2C_Master_Receive+0x30>
 8003490:	2302      	movs	r3, #2
 8003492:	e0d4      	b.n	800363e <HAL_I2C_Master_Receive+0x1da>
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800349c:	f7ff fb70 	bl	8002b80 <HAL_GetTick>
 80034a0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	9300      	str	r3, [sp, #0]
 80034a6:	2319      	movs	r3, #25
 80034a8:	2201      	movs	r2, #1
 80034aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80034ae:	68f8      	ldr	r0, [r7, #12]
 80034b0:	f000 f8f2 	bl	8003698 <I2C_WaitOnFlagUntilTimeout>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e0bf      	b.n	800363e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2222      	movs	r2, #34	; 0x22
 80034c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2210      	movs	r2, #16
 80034ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2200      	movs	r2, #0
 80034d2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	893a      	ldrh	r2, [r7, #8]
 80034de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2200      	movs	r2, #0
 80034e4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	2bff      	cmp	r3, #255	; 0xff
 80034ee:	d90e      	bls.n	800350e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	22ff      	movs	r2, #255	; 0xff
 80034f4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034fa:	b2da      	uxtb	r2, r3
 80034fc:	8979      	ldrh	r1, [r7, #10]
 80034fe:	4b52      	ldr	r3, [pc, #328]	; (8003648 <HAL_I2C_Master_Receive+0x1e4>)
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	f000 fa54 	bl	80039b4 <I2C_TransferConfig>
 800350c:	e06d      	b.n	80035ea <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003512:	b29a      	uxth	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800351c:	b2da      	uxtb	r2, r3
 800351e:	8979      	ldrh	r1, [r7, #10]
 8003520:	4b49      	ldr	r3, [pc, #292]	; (8003648 <HAL_I2C_Master_Receive+0x1e4>)
 8003522:	9300      	str	r3, [sp, #0]
 8003524:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003528:	68f8      	ldr	r0, [r7, #12]
 800352a:	f000 fa43 	bl	80039b4 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800352e:	e05c      	b.n	80035ea <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003530:	697a      	ldr	r2, [r7, #20]
 8003532:	6a39      	ldr	r1, [r7, #32]
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	f000 f96b 	bl	8003810 <I2C_WaitOnRXNEFlagUntilTimeout>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d001      	beq.n	8003544 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e07c      	b.n	800363e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354e:	b2d2      	uxtb	r2, r2
 8003550:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003556:	1c5a      	adds	r2, r3, #1
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003560:	3b01      	subs	r3, #1
 8003562:	b29a      	uxth	r2, r3
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800356c:	b29b      	uxth	r3, r3
 800356e:	3b01      	subs	r3, #1
 8003570:	b29a      	uxth	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800357a:	b29b      	uxth	r3, r3
 800357c:	2b00      	cmp	r3, #0
 800357e:	d034      	beq.n	80035ea <HAL_I2C_Master_Receive+0x186>
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003584:	2b00      	cmp	r3, #0
 8003586:	d130      	bne.n	80035ea <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	9300      	str	r3, [sp, #0]
 800358c:	6a3b      	ldr	r3, [r7, #32]
 800358e:	2200      	movs	r2, #0
 8003590:	2180      	movs	r1, #128	; 0x80
 8003592:	68f8      	ldr	r0, [r7, #12]
 8003594:	f000 f880 	bl	8003698 <I2C_WaitOnFlagUntilTimeout>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e04d      	b.n	800363e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	2bff      	cmp	r3, #255	; 0xff
 80035aa:	d90e      	bls.n	80035ca <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	22ff      	movs	r2, #255	; 0xff
 80035b0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035b6:	b2da      	uxtb	r2, r3
 80035b8:	8979      	ldrh	r1, [r7, #10]
 80035ba:	2300      	movs	r3, #0
 80035bc:	9300      	str	r3, [sp, #0]
 80035be:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80035c2:	68f8      	ldr	r0, [r7, #12]
 80035c4:	f000 f9f6 	bl	80039b4 <I2C_TransferConfig>
 80035c8:	e00f      	b.n	80035ea <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	8979      	ldrh	r1, [r7, #10]
 80035dc:	2300      	movs	r3, #0
 80035de:	9300      	str	r3, [sp, #0]
 80035e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035e4:	68f8      	ldr	r0, [r7, #12]
 80035e6:	f000 f9e5 	bl	80039b4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d19d      	bne.n	8003530 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035f4:	697a      	ldr	r2, [r7, #20]
 80035f6:	6a39      	ldr	r1, [r7, #32]
 80035f8:	68f8      	ldr	r0, [r7, #12]
 80035fa:	f000 f8cd 	bl	8003798 <I2C_WaitOnSTOPFlagUntilTimeout>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	d001      	beq.n	8003608 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e01a      	b.n	800363e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2220      	movs	r2, #32
 800360e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6859      	ldr	r1, [r3, #4]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	4b0c      	ldr	r3, [pc, #48]	; (800364c <HAL_I2C_Master_Receive+0x1e8>)
 800361c:	400b      	ands	r3, r1
 800361e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2220      	movs	r2, #32
 8003624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003638:	2300      	movs	r3, #0
 800363a:	e000      	b.n	800363e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800363c:	2302      	movs	r3, #2
  }
}
 800363e:	4618      	mov	r0, r3
 8003640:	3718      	adds	r7, #24
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	80002400 	.word	0x80002400
 800364c:	fe00e800 	.word	0xfe00e800

08003650 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	699b      	ldr	r3, [r3, #24]
 800365e:	f003 0302 	and.w	r3, r3, #2
 8003662:	2b02      	cmp	r3, #2
 8003664:	d103      	bne.n	800366e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2200      	movs	r2, #0
 800366c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b01      	cmp	r3, #1
 800367a:	d007      	beq.n	800368c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	699a      	ldr	r2, [r3, #24]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f042 0201 	orr.w	r2, r2, #1
 800368a:	619a      	str	r2, [r3, #24]
  }
}
 800368c:	bf00      	nop
 800368e:	370c      	adds	r7, #12
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr

08003698 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	603b      	str	r3, [r7, #0]
 80036a4:	4613      	mov	r3, r2
 80036a6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036a8:	e022      	b.n	80036f0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b0:	d01e      	beq.n	80036f0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036b2:	f7ff fa65 	bl	8002b80 <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	69bb      	ldr	r3, [r7, #24]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	683a      	ldr	r2, [r7, #0]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d302      	bcc.n	80036c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d113      	bne.n	80036f0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036cc:	f043 0220 	orr.w	r2, r3, #32
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2220      	movs	r2, #32
 80036d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e00f      	b.n	8003710 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	699a      	ldr	r2, [r3, #24]
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	4013      	ands	r3, r2
 80036fa:	68ba      	ldr	r2, [r7, #8]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	bf0c      	ite	eq
 8003700:	2301      	moveq	r3, #1
 8003702:	2300      	movne	r3, #0
 8003704:	b2db      	uxtb	r3, r3
 8003706:	461a      	mov	r2, r3
 8003708:	79fb      	ldrb	r3, [r7, #7]
 800370a:	429a      	cmp	r2, r3
 800370c:	d0cd      	beq.n	80036aa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800370e:	2300      	movs	r3, #0
}
 8003710:	4618      	mov	r0, r3
 8003712:	3710      	adds	r7, #16
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003724:	e02c      	b.n	8003780 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	68b9      	ldr	r1, [r7, #8]
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 f8dc 	bl	80038e8 <I2C_IsAcknowledgeFailed>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e02a      	b.n	8003790 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003740:	d01e      	beq.n	8003780 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003742:	f7ff fa1d 	bl	8002b80 <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	68ba      	ldr	r2, [r7, #8]
 800374e:	429a      	cmp	r2, r3
 8003750:	d302      	bcc.n	8003758 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d113      	bne.n	8003780 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800375c:	f043 0220 	orr.w	r2, r3, #32
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2220      	movs	r2, #32
 8003768:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2200      	movs	r2, #0
 8003770:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e007      	b.n	8003790 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	699b      	ldr	r3, [r3, #24]
 8003786:	f003 0302 	and.w	r3, r3, #2
 800378a:	2b02      	cmp	r3, #2
 800378c:	d1cb      	bne.n	8003726 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3710      	adds	r7, #16
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	60b9      	str	r1, [r7, #8]
 80037a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037a4:	e028      	b.n	80037f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	68b9      	ldr	r1, [r7, #8]
 80037aa:	68f8      	ldr	r0, [r7, #12]
 80037ac:	f000 f89c 	bl	80038e8 <I2C_IsAcknowledgeFailed>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d001      	beq.n	80037ba <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e026      	b.n	8003808 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ba:	f7ff f9e1 	bl	8002b80 <HAL_GetTick>
 80037be:	4602      	mov	r2, r0
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	1ad3      	subs	r3, r2, r3
 80037c4:	68ba      	ldr	r2, [r7, #8]
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d302      	bcc.n	80037d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d113      	bne.n	80037f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037d4:	f043 0220 	orr.w	r2, r3, #32
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2220      	movs	r2, #32
 80037e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e007      	b.n	8003808 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	699b      	ldr	r3, [r3, #24]
 80037fe:	f003 0320 	and.w	r3, r3, #32
 8003802:	2b20      	cmp	r3, #32
 8003804:	d1cf      	bne.n	80037a6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800381c:	e055      	b.n	80038ca <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	68b9      	ldr	r1, [r7, #8]
 8003822:	68f8      	ldr	r0, [r7, #12]
 8003824:	f000 f860 	bl	80038e8 <I2C_IsAcknowledgeFailed>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d001      	beq.n	8003832 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e053      	b.n	80038da <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	699b      	ldr	r3, [r3, #24]
 8003838:	f003 0320 	and.w	r3, r3, #32
 800383c:	2b20      	cmp	r3, #32
 800383e:	d129      	bne.n	8003894 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	f003 0304 	and.w	r3, r3, #4
 800384a:	2b04      	cmp	r3, #4
 800384c:	d105      	bne.n	800385a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003852:	2b00      	cmp	r3, #0
 8003854:	d001      	beq.n	800385a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003856:	2300      	movs	r3, #0
 8003858:	e03f      	b.n	80038da <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	2220      	movs	r2, #32
 8003860:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	6859      	ldr	r1, [r3, #4]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	4b1d      	ldr	r3, [pc, #116]	; (80038e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800386e:	400b      	ands	r3, r1
 8003870:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2200      	movs	r2, #0
 8003876:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2220      	movs	r2, #32
 800387c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e022      	b.n	80038da <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003894:	f7ff f974 	bl	8002b80 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	68ba      	ldr	r2, [r7, #8]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d302      	bcc.n	80038aa <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d10f      	bne.n	80038ca <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ae:	f043 0220 	orr.w	r2, r3, #32
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2220      	movs	r2, #32
 80038ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2200      	movs	r2, #0
 80038c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e007      	b.n	80038da <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	699b      	ldr	r3, [r3, #24]
 80038d0:	f003 0304 	and.w	r3, r3, #4
 80038d4:	2b04      	cmp	r3, #4
 80038d6:	d1a2      	bne.n	800381e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3710      	adds	r7, #16
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	fe00e800 	.word	0xfe00e800

080038e8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b084      	sub	sp, #16
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	699b      	ldr	r3, [r3, #24]
 80038fa:	f003 0310 	and.w	r3, r3, #16
 80038fe:	2b10      	cmp	r3, #16
 8003900:	d151      	bne.n	80039a6 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003902:	e022      	b.n	800394a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	f1b3 3fff 	cmp.w	r3, #4294967295
 800390a:	d01e      	beq.n	800394a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800390c:	f7ff f938 	bl	8002b80 <HAL_GetTick>
 8003910:	4602      	mov	r2, r0
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	68ba      	ldr	r2, [r7, #8]
 8003918:	429a      	cmp	r2, r3
 800391a:	d302      	bcc.n	8003922 <I2C_IsAcknowledgeFailed+0x3a>
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d113      	bne.n	800394a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003926:	f043 0220 	orr.w	r2, r3, #32
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2220      	movs	r2, #32
 8003932:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e02e      	b.n	80039a8 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	699b      	ldr	r3, [r3, #24]
 8003950:	f003 0320 	and.w	r3, r3, #32
 8003954:	2b20      	cmp	r3, #32
 8003956:	d1d5      	bne.n	8003904 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	2210      	movs	r2, #16
 800395e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2220      	movs	r2, #32
 8003966:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003968:	68f8      	ldr	r0, [r7, #12]
 800396a:	f7ff fe71 	bl	8003650 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	6859      	ldr	r1, [r3, #4]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	4b0d      	ldr	r3, [pc, #52]	; (80039b0 <I2C_IsAcknowledgeFailed+0xc8>)
 800397a:	400b      	ands	r3, r1
 800397c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003982:	f043 0204 	orr.w	r2, r3, #4
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2220      	movs	r2, #32
 800398e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2200      	movs	r2, #0
 800399e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e000      	b.n	80039a8 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80039a6:	2300      	movs	r3, #0
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3710      	adds	r7, #16
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	fe00e800 	.word	0xfe00e800

080039b4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	607b      	str	r3, [r7, #4]
 80039be:	460b      	mov	r3, r1
 80039c0:	817b      	strh	r3, [r7, #10]
 80039c2:	4613      	mov	r3, r2
 80039c4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	685a      	ldr	r2, [r3, #4]
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	0d5b      	lsrs	r3, r3, #21
 80039d0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80039d4:	4b0d      	ldr	r3, [pc, #52]	; (8003a0c <I2C_TransferConfig+0x58>)
 80039d6:	430b      	orrs	r3, r1
 80039d8:	43db      	mvns	r3, r3
 80039da:	ea02 0103 	and.w	r1, r2, r3
 80039de:	897b      	ldrh	r3, [r7, #10]
 80039e0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80039e4:	7a7b      	ldrb	r3, [r7, #9]
 80039e6:	041b      	lsls	r3, r3, #16
 80039e8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80039ec:	431a      	orrs	r2, r3
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	431a      	orrs	r2, r3
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	431a      	orrs	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80039fe:	bf00      	nop
 8003a00:	3714      	adds	r7, #20
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	03ff63ff 	.word	0x03ff63ff

08003a10 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	2b20      	cmp	r3, #32
 8003a24:	d138      	bne.n	8003a98 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d101      	bne.n	8003a34 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003a30:	2302      	movs	r3, #2
 8003a32:	e032      	b.n	8003a9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2201      	movs	r2, #1
 8003a38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2224      	movs	r2, #36	; 0x24
 8003a40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f022 0201 	bic.w	r2, r2, #1
 8003a52:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003a62:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6819      	ldr	r1, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	683a      	ldr	r2, [r7, #0]
 8003a70:	430a      	orrs	r2, r1
 8003a72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f042 0201 	orr.w	r2, r2, #1
 8003a82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2220      	movs	r2, #32
 8003a88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003a94:	2300      	movs	r3, #0
 8003a96:	e000      	b.n	8003a9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003a98:	2302      	movs	r3, #2
  }
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr

08003aa6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003aa6:	b480      	push	{r7}
 8003aa8:	b085      	sub	sp, #20
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
 8003aae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	2b20      	cmp	r3, #32
 8003aba:	d139      	bne.n	8003b30 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d101      	bne.n	8003aca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003ac6:	2302      	movs	r3, #2
 8003ac8:	e033      	b.n	8003b32 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2201      	movs	r2, #1
 8003ace:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2224      	movs	r2, #36	; 0x24
 8003ad6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f022 0201 	bic.w	r2, r2, #1
 8003ae8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003af8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	021b      	lsls	r3, r3, #8
 8003afe:	68fa      	ldr	r2, [r7, #12]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f042 0201 	orr.w	r2, r2, #1
 8003b1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2220      	movs	r2, #32
 8003b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	e000      	b.n	8003b32 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003b30:	2302      	movs	r3, #2
  }
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3714      	adds	r7, #20
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
	...

08003b40 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003b40:	b480      	push	{r7}
 8003b42:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003b44:	4b04      	ldr	r3, [pc, #16]	; (8003b58 <HAL_PWREx_GetVoltageRange+0x18>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	40007000 	.word	0x40007000

08003b5c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b085      	sub	sp, #20
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b6a:	d130      	bne.n	8003bce <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b6c:	4b23      	ldr	r3, [pc, #140]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b78:	d038      	beq.n	8003bec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b7a:	4b20      	ldr	r3, [pc, #128]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b82:	4a1e      	ldr	r2, [pc, #120]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b88:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003b8a:	4b1d      	ldr	r3, [pc, #116]	; (8003c00 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	2232      	movs	r2, #50	; 0x32
 8003b90:	fb02 f303 	mul.w	r3, r2, r3
 8003b94:	4a1b      	ldr	r2, [pc, #108]	; (8003c04 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003b96:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9a:	0c9b      	lsrs	r3, r3, #18
 8003b9c:	3301      	adds	r3, #1
 8003b9e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ba0:	e002      	b.n	8003ba8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	3b01      	subs	r3, #1
 8003ba6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ba8:	4b14      	ldr	r3, [pc, #80]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003baa:	695b      	ldr	r3, [r3, #20]
 8003bac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bb4:	d102      	bne.n	8003bbc <HAL_PWREx_ControlVoltageScaling+0x60>
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d1f2      	bne.n	8003ba2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003bbc:	4b0f      	ldr	r3, [pc, #60]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bbe:	695b      	ldr	r3, [r3, #20]
 8003bc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bc8:	d110      	bne.n	8003bec <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e00f      	b.n	8003bee <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003bce:	4b0b      	ldr	r3, [pc, #44]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003bd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bda:	d007      	beq.n	8003bec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003bdc:	4b07      	ldr	r3, [pc, #28]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003be4:	4a05      	ldr	r2, [pc, #20]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003be6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003bea:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3714      	adds	r7, #20
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	40007000 	.word	0x40007000
 8003c00:	20000070 	.word	0x20000070
 8003c04:	431bde83 	.word	0x431bde83

08003c08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b088      	sub	sp, #32
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d101      	bne.n	8003c1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e3d4      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c1a:	4ba1      	ldr	r3, [pc, #644]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f003 030c 	and.w	r3, r3, #12
 8003c22:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c24:	4b9e      	ldr	r3, [pc, #632]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	f003 0303 	and.w	r3, r3, #3
 8003c2c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0310 	and.w	r3, r3, #16
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	f000 80e4 	beq.w	8003e04 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d007      	beq.n	8003c52 <HAL_RCC_OscConfig+0x4a>
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	2b0c      	cmp	r3, #12
 8003c46:	f040 808b 	bne.w	8003d60 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	f040 8087 	bne.w	8003d60 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c52:	4b93      	ldr	r3, [pc, #588]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d005      	beq.n	8003c6a <HAL_RCC_OscConfig+0x62>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	699b      	ldr	r3, [r3, #24]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d101      	bne.n	8003c6a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e3ac      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6a1a      	ldr	r2, [r3, #32]
 8003c6e:	4b8c      	ldr	r3, [pc, #560]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0308 	and.w	r3, r3, #8
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d004      	beq.n	8003c84 <HAL_RCC_OscConfig+0x7c>
 8003c7a:	4b89      	ldr	r3, [pc, #548]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c82:	e005      	b.n	8003c90 <HAL_RCC_OscConfig+0x88>
 8003c84:	4b86      	ldr	r3, [pc, #536]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003c86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c8a:	091b      	lsrs	r3, r3, #4
 8003c8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d223      	bcs.n	8003cdc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a1b      	ldr	r3, [r3, #32]
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f000 fd73 	bl	8004784 <RCC_SetFlashLatencyFromMSIRange>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d001      	beq.n	8003ca8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e38d      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ca8:	4b7d      	ldr	r3, [pc, #500]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a7c      	ldr	r2, [pc, #496]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003cae:	f043 0308 	orr.w	r3, r3, #8
 8003cb2:	6013      	str	r3, [r2, #0]
 8003cb4:	4b7a      	ldr	r3, [pc, #488]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a1b      	ldr	r3, [r3, #32]
 8003cc0:	4977      	ldr	r1, [pc, #476]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003cc6:	4b76      	ldr	r3, [pc, #472]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	69db      	ldr	r3, [r3, #28]
 8003cd2:	021b      	lsls	r3, r3, #8
 8003cd4:	4972      	ldr	r1, [pc, #456]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	604b      	str	r3, [r1, #4]
 8003cda:	e025      	b.n	8003d28 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003cdc:	4b70      	ldr	r3, [pc, #448]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a6f      	ldr	r2, [pc, #444]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003ce2:	f043 0308 	orr.w	r3, r3, #8
 8003ce6:	6013      	str	r3, [r2, #0]
 8003ce8:	4b6d      	ldr	r3, [pc, #436]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6a1b      	ldr	r3, [r3, #32]
 8003cf4:	496a      	ldr	r1, [pc, #424]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003cfa:	4b69      	ldr	r3, [pc, #420]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	69db      	ldr	r3, [r3, #28]
 8003d06:	021b      	lsls	r3, r3, #8
 8003d08:	4965      	ldr	r1, [pc, #404]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d109      	bne.n	8003d28 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a1b      	ldr	r3, [r3, #32]
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f000 fd33 	bl	8004784 <RCC_SetFlashLatencyFromMSIRange>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d001      	beq.n	8003d28 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e34d      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d28:	f000 fc36 	bl	8004598 <HAL_RCC_GetSysClockFreq>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	4b5c      	ldr	r3, [pc, #368]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	091b      	lsrs	r3, r3, #4
 8003d34:	f003 030f 	and.w	r3, r3, #15
 8003d38:	495a      	ldr	r1, [pc, #360]	; (8003ea4 <HAL_RCC_OscConfig+0x29c>)
 8003d3a:	5ccb      	ldrb	r3, [r1, r3]
 8003d3c:	f003 031f 	and.w	r3, r3, #31
 8003d40:	fa22 f303 	lsr.w	r3, r2, r3
 8003d44:	4a58      	ldr	r2, [pc, #352]	; (8003ea8 <HAL_RCC_OscConfig+0x2a0>)
 8003d46:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003d48:	4b58      	ldr	r3, [pc, #352]	; (8003eac <HAL_RCC_OscConfig+0x2a4>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7fe fe11 	bl	8002974 <HAL_InitTick>
 8003d52:	4603      	mov	r3, r0
 8003d54:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003d56:	7bfb      	ldrb	r3, [r7, #15]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d052      	beq.n	8003e02 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
 8003d5e:	e331      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	699b      	ldr	r3, [r3, #24]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d032      	beq.n	8003dce <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003d68:	4b4d      	ldr	r3, [pc, #308]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a4c      	ldr	r2, [pc, #304]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003d6e:	f043 0301 	orr.w	r3, r3, #1
 8003d72:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003d74:	f7fe ff04 	bl	8002b80 <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d7c:	f7fe ff00 	bl	8002b80 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e31a      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d8e:	4b44      	ldr	r3, [pc, #272]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d0f0      	beq.n	8003d7c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d9a:	4b41      	ldr	r3, [pc, #260]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a40      	ldr	r2, [pc, #256]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003da0:	f043 0308 	orr.w	r3, r3, #8
 8003da4:	6013      	str	r3, [r2, #0]
 8003da6:	4b3e      	ldr	r3, [pc, #248]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6a1b      	ldr	r3, [r3, #32]
 8003db2:	493b      	ldr	r1, [pc, #236]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003db8:	4b39      	ldr	r3, [pc, #228]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	69db      	ldr	r3, [r3, #28]
 8003dc4:	021b      	lsls	r3, r3, #8
 8003dc6:	4936      	ldr	r1, [pc, #216]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	604b      	str	r3, [r1, #4]
 8003dcc:	e01a      	b.n	8003e04 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003dce:	4b34      	ldr	r3, [pc, #208]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a33      	ldr	r2, [pc, #204]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003dd4:	f023 0301 	bic.w	r3, r3, #1
 8003dd8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003dda:	f7fe fed1 	bl	8002b80 <HAL_GetTick>
 8003dde:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003de0:	e008      	b.n	8003df4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003de2:	f7fe fecd 	bl	8002b80 <HAL_GetTick>
 8003de6:	4602      	mov	r2, r0
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d901      	bls.n	8003df4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e2e7      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003df4:	4b2a      	ldr	r3, [pc, #168]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1f0      	bne.n	8003de2 <HAL_RCC_OscConfig+0x1da>
 8003e00:	e000      	b.n	8003e04 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e02:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 0301 	and.w	r3, r3, #1
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d074      	beq.n	8003efa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003e10:	69bb      	ldr	r3, [r7, #24]
 8003e12:	2b08      	cmp	r3, #8
 8003e14:	d005      	beq.n	8003e22 <HAL_RCC_OscConfig+0x21a>
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	2b0c      	cmp	r3, #12
 8003e1a:	d10e      	bne.n	8003e3a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	2b03      	cmp	r3, #3
 8003e20:	d10b      	bne.n	8003e3a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e22:	4b1f      	ldr	r3, [pc, #124]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d064      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x2f0>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d160      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e2c4      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e42:	d106      	bne.n	8003e52 <HAL_RCC_OscConfig+0x24a>
 8003e44:	4b16      	ldr	r3, [pc, #88]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a15      	ldr	r2, [pc, #84]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003e4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e4e:	6013      	str	r3, [r2, #0]
 8003e50:	e01d      	b.n	8003e8e <HAL_RCC_OscConfig+0x286>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e5a:	d10c      	bne.n	8003e76 <HAL_RCC_OscConfig+0x26e>
 8003e5c:	4b10      	ldr	r3, [pc, #64]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a0f      	ldr	r2, [pc, #60]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003e62:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e66:	6013      	str	r3, [r2, #0]
 8003e68:	4b0d      	ldr	r3, [pc, #52]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a0c      	ldr	r2, [pc, #48]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003e6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e72:	6013      	str	r3, [r2, #0]
 8003e74:	e00b      	b.n	8003e8e <HAL_RCC_OscConfig+0x286>
 8003e76:	4b0a      	ldr	r3, [pc, #40]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a09      	ldr	r2, [pc, #36]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003e7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e80:	6013      	str	r3, [r2, #0]
 8003e82:	4b07      	ldr	r3, [pc, #28]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a06      	ldr	r2, [pc, #24]	; (8003ea0 <HAL_RCC_OscConfig+0x298>)
 8003e88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e8c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d01c      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e96:	f7fe fe73 	bl	8002b80 <HAL_GetTick>
 8003e9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e9c:	e011      	b.n	8003ec2 <HAL_RCC_OscConfig+0x2ba>
 8003e9e:	bf00      	nop
 8003ea0:	40021000 	.word	0x40021000
 8003ea4:	08007aac 	.word	0x08007aac
 8003ea8:	20000070 	.word	0x20000070
 8003eac:	20000074 	.word	0x20000074
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003eb0:	f7fe fe66 	bl	8002b80 <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	2b64      	cmp	r3, #100	; 0x64
 8003ebc:	d901      	bls.n	8003ec2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e280      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ec2:	4baf      	ldr	r3, [pc, #700]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d0f0      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x2a8>
 8003ece:	e014      	b.n	8003efa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed0:	f7fe fe56 	bl	8002b80 <HAL_GetTick>
 8003ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ed6:	e008      	b.n	8003eea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ed8:	f7fe fe52 	bl	8002b80 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b64      	cmp	r3, #100	; 0x64
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e26c      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003eea:	4ba5      	ldr	r3, [pc, #660]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d1f0      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x2d0>
 8003ef6:	e000      	b.n	8003efa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d060      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	2b04      	cmp	r3, #4
 8003f0a:	d005      	beq.n	8003f18 <HAL_RCC_OscConfig+0x310>
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	2b0c      	cmp	r3, #12
 8003f10:	d119      	bne.n	8003f46 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	d116      	bne.n	8003f46 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f18:	4b99      	ldr	r3, [pc, #612]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d005      	beq.n	8003f30 <HAL_RCC_OscConfig+0x328>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d101      	bne.n	8003f30 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e249      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f30:	4b93      	ldr	r3, [pc, #588]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	691b      	ldr	r3, [r3, #16]
 8003f3c:	061b      	lsls	r3, r3, #24
 8003f3e:	4990      	ldr	r1, [pc, #576]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8003f40:	4313      	orrs	r3, r2
 8003f42:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f44:	e040      	b.n	8003fc8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d023      	beq.n	8003f96 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f4e:	4b8c      	ldr	r3, [pc, #560]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a8b      	ldr	r2, [pc, #556]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8003f54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f5a:	f7fe fe11 	bl	8002b80 <HAL_GetTick>
 8003f5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f60:	e008      	b.n	8003f74 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f62:	f7fe fe0d 	bl	8002b80 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	2b02      	cmp	r3, #2
 8003f6e:	d901      	bls.n	8003f74 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003f70:	2303      	movs	r3, #3
 8003f72:	e227      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f74:	4b82      	ldr	r3, [pc, #520]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d0f0      	beq.n	8003f62 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f80:	4b7f      	ldr	r3, [pc, #508]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	691b      	ldr	r3, [r3, #16]
 8003f8c:	061b      	lsls	r3, r3, #24
 8003f8e:	497c      	ldr	r1, [pc, #496]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8003f90:	4313      	orrs	r3, r2
 8003f92:	604b      	str	r3, [r1, #4]
 8003f94:	e018      	b.n	8003fc8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f96:	4b7a      	ldr	r3, [pc, #488]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a79      	ldr	r2, [pc, #484]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8003f9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003fa0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa2:	f7fe fded 	bl	8002b80 <HAL_GetTick>
 8003fa6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003fa8:	e008      	b.n	8003fbc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003faa:	f7fe fde9 	bl	8002b80 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d901      	bls.n	8003fbc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	e203      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003fbc:	4b70      	ldr	r3, [pc, #448]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d1f0      	bne.n	8003faa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0308 	and.w	r3, r3, #8
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d03c      	beq.n	800404e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	695b      	ldr	r3, [r3, #20]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d01c      	beq.n	8004016 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fdc:	4b68      	ldr	r3, [pc, #416]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8003fde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fe2:	4a67      	ldr	r2, [pc, #412]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8003fe4:	f043 0301 	orr.w	r3, r3, #1
 8003fe8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fec:	f7fe fdc8 	bl	8002b80 <HAL_GetTick>
 8003ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ff2:	e008      	b.n	8004006 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ff4:	f7fe fdc4 	bl	8002b80 <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d901      	bls.n	8004006 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e1de      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004006:	4b5e      	ldr	r3, [pc, #376]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8004008:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800400c:	f003 0302 	and.w	r3, r3, #2
 8004010:	2b00      	cmp	r3, #0
 8004012:	d0ef      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x3ec>
 8004014:	e01b      	b.n	800404e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004016:	4b5a      	ldr	r3, [pc, #360]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8004018:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800401c:	4a58      	ldr	r2, [pc, #352]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 800401e:	f023 0301 	bic.w	r3, r3, #1
 8004022:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004026:	f7fe fdab 	bl	8002b80 <HAL_GetTick>
 800402a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800402c:	e008      	b.n	8004040 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800402e:	f7fe fda7 	bl	8002b80 <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	2b02      	cmp	r3, #2
 800403a:	d901      	bls.n	8004040 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e1c1      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004040:	4b4f      	ldr	r3, [pc, #316]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8004042:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004046:	f003 0302 	and.w	r3, r3, #2
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1ef      	bne.n	800402e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0304 	and.w	r3, r3, #4
 8004056:	2b00      	cmp	r3, #0
 8004058:	f000 80a6 	beq.w	80041a8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800405c:	2300      	movs	r3, #0
 800405e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004060:	4b47      	ldr	r3, [pc, #284]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8004062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004064:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d10d      	bne.n	8004088 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800406c:	4b44      	ldr	r3, [pc, #272]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 800406e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004070:	4a43      	ldr	r2, [pc, #268]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8004072:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004076:	6593      	str	r3, [r2, #88]	; 0x58
 8004078:	4b41      	ldr	r3, [pc, #260]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 800407a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800407c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004080:	60bb      	str	r3, [r7, #8]
 8004082:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004084:	2301      	movs	r3, #1
 8004086:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004088:	4b3e      	ldr	r3, [pc, #248]	; (8004184 <HAL_RCC_OscConfig+0x57c>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004090:	2b00      	cmp	r3, #0
 8004092:	d118      	bne.n	80040c6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004094:	4b3b      	ldr	r3, [pc, #236]	; (8004184 <HAL_RCC_OscConfig+0x57c>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a3a      	ldr	r2, [pc, #232]	; (8004184 <HAL_RCC_OscConfig+0x57c>)
 800409a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800409e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040a0:	f7fe fd6e 	bl	8002b80 <HAL_GetTick>
 80040a4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040a6:	e008      	b.n	80040ba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a8:	f7fe fd6a 	bl	8002b80 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d901      	bls.n	80040ba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e184      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040ba:	4b32      	ldr	r3, [pc, #200]	; (8004184 <HAL_RCC_OscConfig+0x57c>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d0f0      	beq.n	80040a8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d108      	bne.n	80040e0 <HAL_RCC_OscConfig+0x4d8>
 80040ce:	4b2c      	ldr	r3, [pc, #176]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 80040d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040d4:	4a2a      	ldr	r2, [pc, #168]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 80040d6:	f043 0301 	orr.w	r3, r3, #1
 80040da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80040de:	e024      	b.n	800412a <HAL_RCC_OscConfig+0x522>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	2b05      	cmp	r3, #5
 80040e6:	d110      	bne.n	800410a <HAL_RCC_OscConfig+0x502>
 80040e8:	4b25      	ldr	r3, [pc, #148]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 80040ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ee:	4a24      	ldr	r2, [pc, #144]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 80040f0:	f043 0304 	orr.w	r3, r3, #4
 80040f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80040f8:	4b21      	ldr	r3, [pc, #132]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 80040fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040fe:	4a20      	ldr	r2, [pc, #128]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8004100:	f043 0301 	orr.w	r3, r3, #1
 8004104:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004108:	e00f      	b.n	800412a <HAL_RCC_OscConfig+0x522>
 800410a:	4b1d      	ldr	r3, [pc, #116]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 800410c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004110:	4a1b      	ldr	r2, [pc, #108]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8004112:	f023 0301 	bic.w	r3, r3, #1
 8004116:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800411a:	4b19      	ldr	r3, [pc, #100]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 800411c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004120:	4a17      	ldr	r2, [pc, #92]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8004122:	f023 0304 	bic.w	r3, r3, #4
 8004126:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d016      	beq.n	8004160 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004132:	f7fe fd25 	bl	8002b80 <HAL_GetTick>
 8004136:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004138:	e00a      	b.n	8004150 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800413a:	f7fe fd21 	bl	8002b80 <HAL_GetTick>
 800413e:	4602      	mov	r2, r0
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	f241 3288 	movw	r2, #5000	; 0x1388
 8004148:	4293      	cmp	r3, r2
 800414a:	d901      	bls.n	8004150 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e139      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004150:	4b0b      	ldr	r3, [pc, #44]	; (8004180 <HAL_RCC_OscConfig+0x578>)
 8004152:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004156:	f003 0302 	and.w	r3, r3, #2
 800415a:	2b00      	cmp	r3, #0
 800415c:	d0ed      	beq.n	800413a <HAL_RCC_OscConfig+0x532>
 800415e:	e01a      	b.n	8004196 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004160:	f7fe fd0e 	bl	8002b80 <HAL_GetTick>
 8004164:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004166:	e00f      	b.n	8004188 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004168:	f7fe fd0a 	bl	8002b80 <HAL_GetTick>
 800416c:	4602      	mov	r2, r0
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	f241 3288 	movw	r2, #5000	; 0x1388
 8004176:	4293      	cmp	r3, r2
 8004178:	d906      	bls.n	8004188 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e122      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
 800417e:	bf00      	nop
 8004180:	40021000 	.word	0x40021000
 8004184:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004188:	4b90      	ldr	r3, [pc, #576]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 800418a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1e8      	bne.n	8004168 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004196:	7ffb      	ldrb	r3, [r7, #31]
 8004198:	2b01      	cmp	r3, #1
 800419a:	d105      	bne.n	80041a8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800419c:	4b8b      	ldr	r3, [pc, #556]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 800419e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041a0:	4a8a      	ldr	r2, [pc, #552]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 80041a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041a6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f000 8108 	beq.w	80043c2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	f040 80d0 	bne.w	800435c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80041bc:	4b83      	ldr	r3, [pc, #524]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	f003 0203 	and.w	r2, r3, #3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d130      	bne.n	8004232 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041da:	3b01      	subs	r3, #1
 80041dc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041de:	429a      	cmp	r2, r3
 80041e0:	d127      	bne.n	8004232 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ec:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d11f      	bne.n	8004232 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80041fc:	2a07      	cmp	r2, #7
 80041fe:	bf14      	ite	ne
 8004200:	2201      	movne	r2, #1
 8004202:	2200      	moveq	r2, #0
 8004204:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004206:	4293      	cmp	r3, r2
 8004208:	d113      	bne.n	8004232 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004214:	085b      	lsrs	r3, r3, #1
 8004216:	3b01      	subs	r3, #1
 8004218:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800421a:	429a      	cmp	r2, r3
 800421c:	d109      	bne.n	8004232 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004228:	085b      	lsrs	r3, r3, #1
 800422a:	3b01      	subs	r3, #1
 800422c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800422e:	429a      	cmp	r2, r3
 8004230:	d06e      	beq.n	8004310 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004232:	69bb      	ldr	r3, [r7, #24]
 8004234:	2b0c      	cmp	r3, #12
 8004236:	d069      	beq.n	800430c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004238:	4b64      	ldr	r3, [pc, #400]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d105      	bne.n	8004250 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004244:	4b61      	ldr	r3, [pc, #388]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d001      	beq.n	8004254 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e0b7      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004254:	4b5d      	ldr	r3, [pc, #372]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a5c      	ldr	r2, [pc, #368]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 800425a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800425e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004260:	f7fe fc8e 	bl	8002b80 <HAL_GetTick>
 8004264:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004266:	e008      	b.n	800427a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004268:	f7fe fc8a 	bl	8002b80 <HAL_GetTick>
 800426c:	4602      	mov	r2, r0
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	2b02      	cmp	r3, #2
 8004274:	d901      	bls.n	800427a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	e0a4      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800427a:	4b54      	ldr	r3, [pc, #336]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d1f0      	bne.n	8004268 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004286:	4b51      	ldr	r3, [pc, #324]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 8004288:	68da      	ldr	r2, [r3, #12]
 800428a:	4b51      	ldr	r3, [pc, #324]	; (80043d0 <HAL_RCC_OscConfig+0x7c8>)
 800428c:	4013      	ands	r3, r2
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004296:	3a01      	subs	r2, #1
 8004298:	0112      	lsls	r2, r2, #4
 800429a:	4311      	orrs	r1, r2
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80042a0:	0212      	lsls	r2, r2, #8
 80042a2:	4311      	orrs	r1, r2
 80042a4:	687a      	ldr	r2, [r7, #4]
 80042a6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80042a8:	0852      	lsrs	r2, r2, #1
 80042aa:	3a01      	subs	r2, #1
 80042ac:	0552      	lsls	r2, r2, #21
 80042ae:	4311      	orrs	r1, r2
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80042b4:	0852      	lsrs	r2, r2, #1
 80042b6:	3a01      	subs	r2, #1
 80042b8:	0652      	lsls	r2, r2, #25
 80042ba:	4311      	orrs	r1, r2
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80042c0:	0912      	lsrs	r2, r2, #4
 80042c2:	0452      	lsls	r2, r2, #17
 80042c4:	430a      	orrs	r2, r1
 80042c6:	4941      	ldr	r1, [pc, #260]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80042cc:	4b3f      	ldr	r3, [pc, #252]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a3e      	ldr	r2, [pc, #248]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 80042d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80042d8:	4b3c      	ldr	r3, [pc, #240]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	4a3b      	ldr	r2, [pc, #236]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 80042de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80042e4:	f7fe fc4c 	bl	8002b80 <HAL_GetTick>
 80042e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042ea:	e008      	b.n	80042fe <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042ec:	f7fe fc48 	bl	8002b80 <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d901      	bls.n	80042fe <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	e062      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042fe:	4b33      	ldr	r3, [pc, #204]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004306:	2b00      	cmp	r3, #0
 8004308:	d0f0      	beq.n	80042ec <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800430a:	e05a      	b.n	80043c2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e059      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004310:	4b2e      	ldr	r3, [pc, #184]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d152      	bne.n	80043c2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800431c:	4b2b      	ldr	r3, [pc, #172]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a2a      	ldr	r2, [pc, #168]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 8004322:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004326:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004328:	4b28      	ldr	r3, [pc, #160]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	4a27      	ldr	r2, [pc, #156]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 800432e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004332:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004334:	f7fe fc24 	bl	8002b80 <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800433a:	e008      	b.n	800434e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800433c:	f7fe fc20 	bl	8002b80 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b02      	cmp	r3, #2
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e03a      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800434e:	4b1f      	ldr	r3, [pc, #124]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d0f0      	beq.n	800433c <HAL_RCC_OscConfig+0x734>
 800435a:	e032      	b.n	80043c2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	2b0c      	cmp	r3, #12
 8004360:	d02d      	beq.n	80043be <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004362:	4b1a      	ldr	r3, [pc, #104]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a19      	ldr	r2, [pc, #100]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 8004368:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800436c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800436e:	4b17      	ldr	r3, [pc, #92]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d105      	bne.n	8004386 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800437a:	4b14      	ldr	r3, [pc, #80]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	4a13      	ldr	r2, [pc, #76]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 8004380:	f023 0303 	bic.w	r3, r3, #3
 8004384:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004386:	4b11      	ldr	r3, [pc, #68]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	4a10      	ldr	r2, [pc, #64]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 800438c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004390:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004394:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004396:	f7fe fbf3 	bl	8002b80 <HAL_GetTick>
 800439a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800439c:	e008      	b.n	80043b0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800439e:	f7fe fbef 	bl	8002b80 <HAL_GetTick>
 80043a2:	4602      	mov	r2, r0
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	1ad3      	subs	r3, r2, r3
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d901      	bls.n	80043b0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80043ac:	2303      	movs	r3, #3
 80043ae:	e009      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043b0:	4b06      	ldr	r3, [pc, #24]	; (80043cc <HAL_RCC_OscConfig+0x7c4>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d1f0      	bne.n	800439e <HAL_RCC_OscConfig+0x796>
 80043bc:	e001      	b.n	80043c2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e000      	b.n	80043c4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80043c2:	2300      	movs	r3, #0
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3720      	adds	r7, #32
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	40021000 	.word	0x40021000
 80043d0:	f99d808c 	.word	0xf99d808c

080043d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b084      	sub	sp, #16
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
 80043dc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d101      	bne.n	80043e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e0c8      	b.n	800457a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043e8:	4b66      	ldr	r3, [pc, #408]	; (8004584 <HAL_RCC_ClockConfig+0x1b0>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0307 	and.w	r3, r3, #7
 80043f0:	683a      	ldr	r2, [r7, #0]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d910      	bls.n	8004418 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043f6:	4b63      	ldr	r3, [pc, #396]	; (8004584 <HAL_RCC_ClockConfig+0x1b0>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f023 0207 	bic.w	r2, r3, #7
 80043fe:	4961      	ldr	r1, [pc, #388]	; (8004584 <HAL_RCC_ClockConfig+0x1b0>)
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	4313      	orrs	r3, r2
 8004404:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004406:	4b5f      	ldr	r3, [pc, #380]	; (8004584 <HAL_RCC_ClockConfig+0x1b0>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0307 	and.w	r3, r3, #7
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	429a      	cmp	r2, r3
 8004412:	d001      	beq.n	8004418 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e0b0      	b.n	800457a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0301 	and.w	r3, r3, #1
 8004420:	2b00      	cmp	r3, #0
 8004422:	d04c      	beq.n	80044be <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	2b03      	cmp	r3, #3
 800442a:	d107      	bne.n	800443c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800442c:	4b56      	ldr	r3, [pc, #344]	; (8004588 <HAL_RCC_ClockConfig+0x1b4>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d121      	bne.n	800447c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e09e      	b.n	800457a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	2b02      	cmp	r3, #2
 8004442:	d107      	bne.n	8004454 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004444:	4b50      	ldr	r3, [pc, #320]	; (8004588 <HAL_RCC_ClockConfig+0x1b4>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d115      	bne.n	800447c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e092      	b.n	800457a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d107      	bne.n	800446c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800445c:	4b4a      	ldr	r3, [pc, #296]	; (8004588 <HAL_RCC_ClockConfig+0x1b4>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0302 	and.w	r3, r3, #2
 8004464:	2b00      	cmp	r3, #0
 8004466:	d109      	bne.n	800447c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e086      	b.n	800457a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800446c:	4b46      	ldr	r3, [pc, #280]	; (8004588 <HAL_RCC_ClockConfig+0x1b4>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004474:	2b00      	cmp	r3, #0
 8004476:	d101      	bne.n	800447c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e07e      	b.n	800457a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800447c:	4b42      	ldr	r3, [pc, #264]	; (8004588 <HAL_RCC_ClockConfig+0x1b4>)
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f023 0203 	bic.w	r2, r3, #3
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	493f      	ldr	r1, [pc, #252]	; (8004588 <HAL_RCC_ClockConfig+0x1b4>)
 800448a:	4313      	orrs	r3, r2
 800448c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800448e:	f7fe fb77 	bl	8002b80 <HAL_GetTick>
 8004492:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004494:	e00a      	b.n	80044ac <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004496:	f7fe fb73 	bl	8002b80 <HAL_GetTick>
 800449a:	4602      	mov	r2, r0
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d901      	bls.n	80044ac <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e066      	b.n	800457a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044ac:	4b36      	ldr	r3, [pc, #216]	; (8004588 <HAL_RCC_ClockConfig+0x1b4>)
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	f003 020c 	and.w	r2, r3, #12
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d1eb      	bne.n	8004496 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d008      	beq.n	80044dc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044ca:	4b2f      	ldr	r3, [pc, #188]	; (8004588 <HAL_RCC_ClockConfig+0x1b4>)
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	492c      	ldr	r1, [pc, #176]	; (8004588 <HAL_RCC_ClockConfig+0x1b4>)
 80044d8:	4313      	orrs	r3, r2
 80044da:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80044dc:	4b29      	ldr	r3, [pc, #164]	; (8004584 <HAL_RCC_ClockConfig+0x1b0>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0307 	and.w	r3, r3, #7
 80044e4:	683a      	ldr	r2, [r7, #0]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d210      	bcs.n	800450c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044ea:	4b26      	ldr	r3, [pc, #152]	; (8004584 <HAL_RCC_ClockConfig+0x1b0>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f023 0207 	bic.w	r2, r3, #7
 80044f2:	4924      	ldr	r1, [pc, #144]	; (8004584 <HAL_RCC_ClockConfig+0x1b0>)
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044fa:	4b22      	ldr	r3, [pc, #136]	; (8004584 <HAL_RCC_ClockConfig+0x1b0>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0307 	and.w	r3, r3, #7
 8004502:	683a      	ldr	r2, [r7, #0]
 8004504:	429a      	cmp	r2, r3
 8004506:	d001      	beq.n	800450c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e036      	b.n	800457a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 0304 	and.w	r3, r3, #4
 8004514:	2b00      	cmp	r3, #0
 8004516:	d008      	beq.n	800452a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004518:	4b1b      	ldr	r3, [pc, #108]	; (8004588 <HAL_RCC_ClockConfig+0x1b4>)
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	4918      	ldr	r1, [pc, #96]	; (8004588 <HAL_RCC_ClockConfig+0x1b4>)
 8004526:	4313      	orrs	r3, r2
 8004528:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0308 	and.w	r3, r3, #8
 8004532:	2b00      	cmp	r3, #0
 8004534:	d009      	beq.n	800454a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004536:	4b14      	ldr	r3, [pc, #80]	; (8004588 <HAL_RCC_ClockConfig+0x1b4>)
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	691b      	ldr	r3, [r3, #16]
 8004542:	00db      	lsls	r3, r3, #3
 8004544:	4910      	ldr	r1, [pc, #64]	; (8004588 <HAL_RCC_ClockConfig+0x1b4>)
 8004546:	4313      	orrs	r3, r2
 8004548:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800454a:	f000 f825 	bl	8004598 <HAL_RCC_GetSysClockFreq>
 800454e:	4602      	mov	r2, r0
 8004550:	4b0d      	ldr	r3, [pc, #52]	; (8004588 <HAL_RCC_ClockConfig+0x1b4>)
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	091b      	lsrs	r3, r3, #4
 8004556:	f003 030f 	and.w	r3, r3, #15
 800455a:	490c      	ldr	r1, [pc, #48]	; (800458c <HAL_RCC_ClockConfig+0x1b8>)
 800455c:	5ccb      	ldrb	r3, [r1, r3]
 800455e:	f003 031f 	and.w	r3, r3, #31
 8004562:	fa22 f303 	lsr.w	r3, r2, r3
 8004566:	4a0a      	ldr	r2, [pc, #40]	; (8004590 <HAL_RCC_ClockConfig+0x1bc>)
 8004568:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800456a:	4b0a      	ldr	r3, [pc, #40]	; (8004594 <HAL_RCC_ClockConfig+0x1c0>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4618      	mov	r0, r3
 8004570:	f7fe fa00 	bl	8002974 <HAL_InitTick>
 8004574:	4603      	mov	r3, r0
 8004576:	72fb      	strb	r3, [r7, #11]

  return status;
 8004578:	7afb      	ldrb	r3, [r7, #11]
}
 800457a:	4618      	mov	r0, r3
 800457c:	3710      	adds	r7, #16
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	40022000 	.word	0x40022000
 8004588:	40021000 	.word	0x40021000
 800458c:	08007aac 	.word	0x08007aac
 8004590:	20000070 	.word	0x20000070
 8004594:	20000074 	.word	0x20000074

08004598 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004598:	b480      	push	{r7}
 800459a:	b089      	sub	sp, #36	; 0x24
 800459c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800459e:	2300      	movs	r3, #0
 80045a0:	61fb      	str	r3, [r7, #28]
 80045a2:	2300      	movs	r3, #0
 80045a4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045a6:	4b3e      	ldr	r3, [pc, #248]	; (80046a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	f003 030c 	and.w	r3, r3, #12
 80045ae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045b0:	4b3b      	ldr	r3, [pc, #236]	; (80046a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	f003 0303 	and.w	r3, r3, #3
 80045b8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d005      	beq.n	80045cc <HAL_RCC_GetSysClockFreq+0x34>
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	2b0c      	cmp	r3, #12
 80045c4:	d121      	bne.n	800460a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d11e      	bne.n	800460a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80045cc:	4b34      	ldr	r3, [pc, #208]	; (80046a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0308 	and.w	r3, r3, #8
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d107      	bne.n	80045e8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80045d8:	4b31      	ldr	r3, [pc, #196]	; (80046a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80045da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045de:	0a1b      	lsrs	r3, r3, #8
 80045e0:	f003 030f 	and.w	r3, r3, #15
 80045e4:	61fb      	str	r3, [r7, #28]
 80045e6:	e005      	b.n	80045f4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80045e8:	4b2d      	ldr	r3, [pc, #180]	; (80046a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	091b      	lsrs	r3, r3, #4
 80045ee:	f003 030f 	and.w	r3, r3, #15
 80045f2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80045f4:	4a2b      	ldr	r2, [pc, #172]	; (80046a4 <HAL_RCC_GetSysClockFreq+0x10c>)
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045fc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d10d      	bne.n	8004620 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004608:	e00a      	b.n	8004620 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	2b04      	cmp	r3, #4
 800460e:	d102      	bne.n	8004616 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004610:	4b25      	ldr	r3, [pc, #148]	; (80046a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004612:	61bb      	str	r3, [r7, #24]
 8004614:	e004      	b.n	8004620 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	2b08      	cmp	r3, #8
 800461a:	d101      	bne.n	8004620 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800461c:	4b23      	ldr	r3, [pc, #140]	; (80046ac <HAL_RCC_GetSysClockFreq+0x114>)
 800461e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	2b0c      	cmp	r3, #12
 8004624:	d134      	bne.n	8004690 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004626:	4b1e      	ldr	r3, [pc, #120]	; (80046a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	f003 0303 	and.w	r3, r3, #3
 800462e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	2b02      	cmp	r3, #2
 8004634:	d003      	beq.n	800463e <HAL_RCC_GetSysClockFreq+0xa6>
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	2b03      	cmp	r3, #3
 800463a:	d003      	beq.n	8004644 <HAL_RCC_GetSysClockFreq+0xac>
 800463c:	e005      	b.n	800464a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800463e:	4b1a      	ldr	r3, [pc, #104]	; (80046a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004640:	617b      	str	r3, [r7, #20]
      break;
 8004642:	e005      	b.n	8004650 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004644:	4b19      	ldr	r3, [pc, #100]	; (80046ac <HAL_RCC_GetSysClockFreq+0x114>)
 8004646:	617b      	str	r3, [r7, #20]
      break;
 8004648:	e002      	b.n	8004650 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	617b      	str	r3, [r7, #20]
      break;
 800464e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004650:	4b13      	ldr	r3, [pc, #76]	; (80046a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	091b      	lsrs	r3, r3, #4
 8004656:	f003 0307 	and.w	r3, r3, #7
 800465a:	3301      	adds	r3, #1
 800465c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800465e:	4b10      	ldr	r3, [pc, #64]	; (80046a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	0a1b      	lsrs	r3, r3, #8
 8004664:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004668:	697a      	ldr	r2, [r7, #20]
 800466a:	fb02 f203 	mul.w	r2, r2, r3
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	fbb2 f3f3 	udiv	r3, r2, r3
 8004674:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004676:	4b0a      	ldr	r3, [pc, #40]	; (80046a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	0e5b      	lsrs	r3, r3, #25
 800467c:	f003 0303 	and.w	r3, r3, #3
 8004680:	3301      	adds	r3, #1
 8004682:	005b      	lsls	r3, r3, #1
 8004684:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004686:	697a      	ldr	r2, [r7, #20]
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	fbb2 f3f3 	udiv	r3, r2, r3
 800468e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004690:	69bb      	ldr	r3, [r7, #24]
}
 8004692:	4618      	mov	r0, r3
 8004694:	3724      	adds	r7, #36	; 0x24
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	40021000 	.word	0x40021000
 80046a4:	08007ac4 	.word	0x08007ac4
 80046a8:	00f42400 	.word	0x00f42400
 80046ac:	007a1200 	.word	0x007a1200

080046b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046b0:	b480      	push	{r7}
 80046b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046b4:	4b03      	ldr	r3, [pc, #12]	; (80046c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80046b6:	681b      	ldr	r3, [r3, #0]
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop
 80046c4:	20000070 	.word	0x20000070

080046c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80046cc:	f7ff fff0 	bl	80046b0 <HAL_RCC_GetHCLKFreq>
 80046d0:	4602      	mov	r2, r0
 80046d2:	4b06      	ldr	r3, [pc, #24]	; (80046ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	0a1b      	lsrs	r3, r3, #8
 80046d8:	f003 0307 	and.w	r3, r3, #7
 80046dc:	4904      	ldr	r1, [pc, #16]	; (80046f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80046de:	5ccb      	ldrb	r3, [r1, r3]
 80046e0:	f003 031f 	and.w	r3, r3, #31
 80046e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	40021000 	.word	0x40021000
 80046f0:	08007abc 	.word	0x08007abc

080046f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80046f8:	f7ff ffda 	bl	80046b0 <HAL_RCC_GetHCLKFreq>
 80046fc:	4602      	mov	r2, r0
 80046fe:	4b06      	ldr	r3, [pc, #24]	; (8004718 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	0adb      	lsrs	r3, r3, #11
 8004704:	f003 0307 	and.w	r3, r3, #7
 8004708:	4904      	ldr	r1, [pc, #16]	; (800471c <HAL_RCC_GetPCLK2Freq+0x28>)
 800470a:	5ccb      	ldrb	r3, [r1, r3]
 800470c:	f003 031f 	and.w	r3, r3, #31
 8004710:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004714:	4618      	mov	r0, r3
 8004716:	bd80      	pop	{r7, pc}
 8004718:	40021000 	.word	0x40021000
 800471c:	08007abc 	.word	0x08007abc

08004720 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	220f      	movs	r2, #15
 800472e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004730:	4b12      	ldr	r3, [pc, #72]	; (800477c <HAL_RCC_GetClockConfig+0x5c>)
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f003 0203 	and.w	r2, r3, #3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800473c:	4b0f      	ldr	r3, [pc, #60]	; (800477c <HAL_RCC_GetClockConfig+0x5c>)
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004748:	4b0c      	ldr	r3, [pc, #48]	; (800477c <HAL_RCC_GetClockConfig+0x5c>)
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004754:	4b09      	ldr	r3, [pc, #36]	; (800477c <HAL_RCC_GetClockConfig+0x5c>)
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	08db      	lsrs	r3, r3, #3
 800475a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004762:	4b07      	ldr	r3, [pc, #28]	; (8004780 <HAL_RCC_GetClockConfig+0x60>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 0207 	and.w	r2, r3, #7
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	601a      	str	r2, [r3, #0]
}
 800476e:	bf00      	nop
 8004770:	370c      	adds	r7, #12
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	40021000 	.word	0x40021000
 8004780:	40022000 	.word	0x40022000

08004784 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b086      	sub	sp, #24
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800478c:	2300      	movs	r3, #0
 800478e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004790:	4b2a      	ldr	r3, [pc, #168]	; (800483c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004792:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004794:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004798:	2b00      	cmp	r3, #0
 800479a:	d003      	beq.n	80047a4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800479c:	f7ff f9d0 	bl	8003b40 <HAL_PWREx_GetVoltageRange>
 80047a0:	6178      	str	r0, [r7, #20]
 80047a2:	e014      	b.n	80047ce <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80047a4:	4b25      	ldr	r3, [pc, #148]	; (800483c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047a8:	4a24      	ldr	r2, [pc, #144]	; (800483c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047ae:	6593      	str	r3, [r2, #88]	; 0x58
 80047b0:	4b22      	ldr	r3, [pc, #136]	; (800483c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047b8:	60fb      	str	r3, [r7, #12]
 80047ba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80047bc:	f7ff f9c0 	bl	8003b40 <HAL_PWREx_GetVoltageRange>
 80047c0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80047c2:	4b1e      	ldr	r3, [pc, #120]	; (800483c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047c6:	4a1d      	ldr	r2, [pc, #116]	; (800483c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047cc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047d4:	d10b      	bne.n	80047ee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2b80      	cmp	r3, #128	; 0x80
 80047da:	d919      	bls.n	8004810 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2ba0      	cmp	r3, #160	; 0xa0
 80047e0:	d902      	bls.n	80047e8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80047e2:	2302      	movs	r3, #2
 80047e4:	613b      	str	r3, [r7, #16]
 80047e6:	e013      	b.n	8004810 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80047e8:	2301      	movs	r3, #1
 80047ea:	613b      	str	r3, [r7, #16]
 80047ec:	e010      	b.n	8004810 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2b80      	cmp	r3, #128	; 0x80
 80047f2:	d902      	bls.n	80047fa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80047f4:	2303      	movs	r3, #3
 80047f6:	613b      	str	r3, [r7, #16]
 80047f8:	e00a      	b.n	8004810 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2b80      	cmp	r3, #128	; 0x80
 80047fe:	d102      	bne.n	8004806 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004800:	2302      	movs	r3, #2
 8004802:	613b      	str	r3, [r7, #16]
 8004804:	e004      	b.n	8004810 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2b70      	cmp	r3, #112	; 0x70
 800480a:	d101      	bne.n	8004810 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800480c:	2301      	movs	r3, #1
 800480e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004810:	4b0b      	ldr	r3, [pc, #44]	; (8004840 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f023 0207 	bic.w	r2, r3, #7
 8004818:	4909      	ldr	r1, [pc, #36]	; (8004840 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	4313      	orrs	r3, r2
 800481e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004820:	4b07      	ldr	r3, [pc, #28]	; (8004840 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f003 0307 	and.w	r3, r3, #7
 8004828:	693a      	ldr	r2, [r7, #16]
 800482a:	429a      	cmp	r2, r3
 800482c:	d001      	beq.n	8004832 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e000      	b.n	8004834 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3718      	adds	r7, #24
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}
 800483c:	40021000 	.word	0x40021000
 8004840:	40022000 	.word	0x40022000

08004844 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b086      	sub	sp, #24
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800484c:	2300      	movs	r3, #0
 800484e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004850:	2300      	movs	r3, #0
 8004852:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800485c:	2b00      	cmp	r3, #0
 800485e:	d041      	beq.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004864:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004868:	d02a      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800486a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800486e:	d824      	bhi.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004870:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004874:	d008      	beq.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004876:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800487a:	d81e      	bhi.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 800487c:	2b00      	cmp	r3, #0
 800487e:	d00a      	beq.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004880:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004884:	d010      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004886:	e018      	b.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004888:	4b86      	ldr	r3, [pc, #536]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	4a85      	ldr	r2, [pc, #532]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800488e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004892:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004894:	e015      	b.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	3304      	adds	r3, #4
 800489a:	2100      	movs	r1, #0
 800489c:	4618      	mov	r0, r3
 800489e:	f000 fabb 	bl	8004e18 <RCCEx_PLLSAI1_Config>
 80048a2:	4603      	mov	r3, r0
 80048a4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80048a6:	e00c      	b.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	3320      	adds	r3, #32
 80048ac:	2100      	movs	r1, #0
 80048ae:	4618      	mov	r0, r3
 80048b0:	f000 fba6 	bl	8005000 <RCCEx_PLLSAI2_Config>
 80048b4:	4603      	mov	r3, r0
 80048b6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80048b8:	e003      	b.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	74fb      	strb	r3, [r7, #19]
      break;
 80048be:	e000      	b.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80048c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80048c2:	7cfb      	ldrb	r3, [r7, #19]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d10b      	bne.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80048c8:	4b76      	ldr	r3, [pc, #472]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048d6:	4973      	ldr	r1, [pc, #460]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80048de:	e001      	b.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048e0:	7cfb      	ldrb	r3, [r7, #19]
 80048e2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d041      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048f4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80048f8:	d02a      	beq.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80048fa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80048fe:	d824      	bhi.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004900:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004904:	d008      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004906:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800490a:	d81e      	bhi.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800490c:	2b00      	cmp	r3, #0
 800490e:	d00a      	beq.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004910:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004914:	d010      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004916:	e018      	b.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004918:	4b62      	ldr	r3, [pc, #392]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	4a61      	ldr	r2, [pc, #388]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800491e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004922:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004924:	e015      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	3304      	adds	r3, #4
 800492a:	2100      	movs	r1, #0
 800492c:	4618      	mov	r0, r3
 800492e:	f000 fa73 	bl	8004e18 <RCCEx_PLLSAI1_Config>
 8004932:	4603      	mov	r3, r0
 8004934:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004936:	e00c      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	3320      	adds	r3, #32
 800493c:	2100      	movs	r1, #0
 800493e:	4618      	mov	r0, r3
 8004940:	f000 fb5e 	bl	8005000 <RCCEx_PLLSAI2_Config>
 8004944:	4603      	mov	r3, r0
 8004946:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004948:	e003      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	74fb      	strb	r3, [r7, #19]
      break;
 800494e:	e000      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004950:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004952:	7cfb      	ldrb	r3, [r7, #19]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d10b      	bne.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004958:	4b52      	ldr	r3, [pc, #328]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800495a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800495e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004966:	494f      	ldr	r1, [pc, #316]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004968:	4313      	orrs	r3, r2
 800496a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800496e:	e001      	b.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004970:	7cfb      	ldrb	r3, [r7, #19]
 8004972:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800497c:	2b00      	cmp	r3, #0
 800497e:	f000 80a0 	beq.w	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004982:	2300      	movs	r3, #0
 8004984:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004986:	4b47      	ldr	r3, [pc, #284]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004988:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800498a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800498e:	2b00      	cmp	r3, #0
 8004990:	d101      	bne.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004992:	2301      	movs	r3, #1
 8004994:	e000      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004996:	2300      	movs	r3, #0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d00d      	beq.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800499c:	4b41      	ldr	r3, [pc, #260]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800499e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049a0:	4a40      	ldr	r2, [pc, #256]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049a6:	6593      	str	r3, [r2, #88]	; 0x58
 80049a8:	4b3e      	ldr	r3, [pc, #248]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049b0:	60bb      	str	r3, [r7, #8]
 80049b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049b4:	2301      	movs	r3, #1
 80049b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049b8:	4b3b      	ldr	r3, [pc, #236]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a3a      	ldr	r2, [pc, #232]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80049be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80049c4:	f7fe f8dc 	bl	8002b80 <HAL_GetTick>
 80049c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80049ca:	e009      	b.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049cc:	f7fe f8d8 	bl	8002b80 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d902      	bls.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80049da:	2303      	movs	r3, #3
 80049dc:	74fb      	strb	r3, [r7, #19]
        break;
 80049de:	e005      	b.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80049e0:	4b31      	ldr	r3, [pc, #196]	; (8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d0ef      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80049ec:	7cfb      	ldrb	r3, [r7, #19]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d15c      	bne.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80049f2:	4b2c      	ldr	r3, [pc, #176]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d01f      	beq.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d019      	beq.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a10:	4b24      	ldr	r3, [pc, #144]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a1a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a1c:	4b21      	ldr	r3, [pc, #132]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a22:	4a20      	ldr	r2, [pc, #128]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a2c:	4b1d      	ldr	r3, [pc, #116]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a32:	4a1c      	ldr	r2, [pc, #112]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004a3c:	4a19      	ldr	r2, [pc, #100]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	f003 0301 	and.w	r3, r3, #1
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d016      	beq.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a4e:	f7fe f897 	bl	8002b80 <HAL_GetTick>
 8004a52:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a54:	e00b      	b.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a56:	f7fe f893 	bl	8002b80 <HAL_GetTick>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d902      	bls.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	74fb      	strb	r3, [r7, #19]
            break;
 8004a6c:	e006      	b.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a6e:	4b0d      	ldr	r3, [pc, #52]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a74:	f003 0302 	and.w	r3, r3, #2
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d0ec      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004a7c:	7cfb      	ldrb	r3, [r7, #19]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d10c      	bne.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a82:	4b08      	ldr	r3, [pc, #32]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a92:	4904      	ldr	r1, [pc, #16]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a94:	4313      	orrs	r3, r2
 8004a96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004a9a:	e009      	b.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004a9c:	7cfb      	ldrb	r3, [r7, #19]
 8004a9e:	74bb      	strb	r3, [r7, #18]
 8004aa0:	e006      	b.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004aa2:	bf00      	nop
 8004aa4:	40021000 	.word	0x40021000
 8004aa8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aac:	7cfb      	ldrb	r3, [r7, #19]
 8004aae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ab0:	7c7b      	ldrb	r3, [r7, #17]
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d105      	bne.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ab6:	4b9e      	ldr	r3, [pc, #632]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aba:	4a9d      	ldr	r2, [pc, #628]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004abc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ac0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0301 	and.w	r3, r3, #1
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00a      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ace:	4b98      	ldr	r3, [pc, #608]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ad4:	f023 0203 	bic.w	r2, r3, #3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004adc:	4994      	ldr	r1, [pc, #592]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0302 	and.w	r3, r3, #2
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d00a      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004af0:	4b8f      	ldr	r3, [pc, #572]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004af6:	f023 020c 	bic.w	r2, r3, #12
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004afe:	498c      	ldr	r1, [pc, #560]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0304 	and.w	r3, r3, #4
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00a      	beq.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b12:	4b87      	ldr	r3, [pc, #540]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b18:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b20:	4983      	ldr	r1, [pc, #524]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0308 	and.w	r3, r3, #8
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d00a      	beq.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b34:	4b7e      	ldr	r3, [pc, #504]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b3a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b42:	497b      	ldr	r1, [pc, #492]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 0310 	and.w	r3, r3, #16
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00a      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004b56:	4b76      	ldr	r3, [pc, #472]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b64:	4972      	ldr	r1, [pc, #456]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b66:	4313      	orrs	r3, r2
 8004b68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 0320 	and.w	r3, r3, #32
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d00a      	beq.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b78:	4b6d      	ldr	r3, [pc, #436]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b7e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b86:	496a      	ldr	r1, [pc, #424]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00a      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004b9a:	4b65      	ldr	r3, [pc, #404]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ba0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ba8:	4961      	ldr	r1, [pc, #388]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d00a      	beq.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004bbc:	4b5c      	ldr	r3, [pc, #368]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bc2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bca:	4959      	ldr	r1, [pc, #356]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00a      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004bde:	4b54      	ldr	r3, [pc, #336]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004be4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bec:	4950      	ldr	r1, [pc, #320]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d00a      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c00:	4b4b      	ldr	r3, [pc, #300]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c06:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c0e:	4948      	ldr	r1, [pc, #288]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c10:	4313      	orrs	r3, r2
 8004c12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d00a      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c22:	4b43      	ldr	r3, [pc, #268]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c28:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c30:	493f      	ldr	r1, [pc, #252]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c32:	4313      	orrs	r3, r2
 8004c34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d028      	beq.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c44:	4b3a      	ldr	r3, [pc, #232]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c4a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c52:	4937      	ldr	r1, [pc, #220]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c62:	d106      	bne.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c64:	4b32      	ldr	r3, [pc, #200]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	4a31      	ldr	r2, [pc, #196]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c6e:	60d3      	str	r3, [r2, #12]
 8004c70:	e011      	b.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c76:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c7a:	d10c      	bne.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	3304      	adds	r3, #4
 8004c80:	2101      	movs	r1, #1
 8004c82:	4618      	mov	r0, r3
 8004c84:	f000 f8c8 	bl	8004e18 <RCCEx_PLLSAI1_Config>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004c8c:	7cfb      	ldrb	r3, [r7, #19]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d001      	beq.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004c92:	7cfb      	ldrb	r3, [r7, #19]
 8004c94:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d028      	beq.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004ca2:	4b23      	ldr	r3, [pc, #140]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ca8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb0:	491f      	ldr	r1, [pc, #124]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cbc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004cc0:	d106      	bne.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cc2:	4b1b      	ldr	r3, [pc, #108]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	4a1a      	ldr	r2, [pc, #104]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ccc:	60d3      	str	r3, [r2, #12]
 8004cce:	e011      	b.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cd4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004cd8:	d10c      	bne.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	3304      	adds	r3, #4
 8004cde:	2101      	movs	r1, #1
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f000 f899 	bl	8004e18 <RCCEx_PLLSAI1_Config>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004cea:	7cfb      	ldrb	r3, [r7, #19]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d001      	beq.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004cf0:	7cfb      	ldrb	r3, [r7, #19]
 8004cf2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d02b      	beq.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004d00:	4b0b      	ldr	r3, [pc, #44]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d0e:	4908      	ldr	r1, [pc, #32]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d10:	4313      	orrs	r3, r2
 8004d12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d1e:	d109      	bne.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d20:	4b03      	ldr	r3, [pc, #12]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	4a02      	ldr	r2, [pc, #8]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d2a:	60d3      	str	r3, [r2, #12]
 8004d2c:	e014      	b.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004d2e:	bf00      	nop
 8004d30:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d38:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004d3c:	d10c      	bne.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	3304      	adds	r3, #4
 8004d42:	2101      	movs	r1, #1
 8004d44:	4618      	mov	r0, r3
 8004d46:	f000 f867 	bl	8004e18 <RCCEx_PLLSAI1_Config>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d4e:	7cfb      	ldrb	r3, [r7, #19]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d001      	beq.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004d54:	7cfb      	ldrb	r3, [r7, #19]
 8004d56:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d02f      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d64:	4b2b      	ldr	r3, [pc, #172]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d6a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d72:	4928      	ldr	r1, [pc, #160]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004d74:	4313      	orrs	r3, r2
 8004d76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d82:	d10d      	bne.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	3304      	adds	r3, #4
 8004d88:	2102      	movs	r1, #2
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f000 f844 	bl	8004e18 <RCCEx_PLLSAI1_Config>
 8004d90:	4603      	mov	r3, r0
 8004d92:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d94:	7cfb      	ldrb	r3, [r7, #19]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d014      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004d9a:	7cfb      	ldrb	r3, [r7, #19]
 8004d9c:	74bb      	strb	r3, [r7, #18]
 8004d9e:	e011      	b.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004da4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004da8:	d10c      	bne.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	3320      	adds	r3, #32
 8004dae:	2102      	movs	r1, #2
 8004db0:	4618      	mov	r0, r3
 8004db2:	f000 f925 	bl	8005000 <RCCEx_PLLSAI2_Config>
 8004db6:	4603      	mov	r3, r0
 8004db8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004dba:	7cfb      	ldrb	r3, [r7, #19]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d001      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004dc0:	7cfb      	ldrb	r3, [r7, #19]
 8004dc2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d00a      	beq.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004dd0:	4b10      	ldr	r3, [pc, #64]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dd6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004dde:	490d      	ldr	r1, [pc, #52]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004de0:	4313      	orrs	r3, r2
 8004de2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d00b      	beq.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004df2:	4b08      	ldr	r3, [pc, #32]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004df8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e02:	4904      	ldr	r1, [pc, #16]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004e0a:	7cbb      	ldrb	r3, [r7, #18]
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	3718      	adds	r7, #24
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}
 8004e14:	40021000 	.word	0x40021000

08004e18 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e22:	2300      	movs	r3, #0
 8004e24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004e26:	4b75      	ldr	r3, [pc, #468]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	f003 0303 	and.w	r3, r3, #3
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d018      	beq.n	8004e64 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004e32:	4b72      	ldr	r3, [pc, #456]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	f003 0203 	and.w	r2, r3, #3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d10d      	bne.n	8004e5e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
       ||
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d009      	beq.n	8004e5e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004e4a:	4b6c      	ldr	r3, [pc, #432]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	091b      	lsrs	r3, r3, #4
 8004e50:	f003 0307 	and.w	r3, r3, #7
 8004e54:	1c5a      	adds	r2, r3, #1
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	685b      	ldr	r3, [r3, #4]
       ||
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d047      	beq.n	8004eee <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	73fb      	strb	r3, [r7, #15]
 8004e62:	e044      	b.n	8004eee <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2b03      	cmp	r3, #3
 8004e6a:	d018      	beq.n	8004e9e <RCCEx_PLLSAI1_Config+0x86>
 8004e6c:	2b03      	cmp	r3, #3
 8004e6e:	d825      	bhi.n	8004ebc <RCCEx_PLLSAI1_Config+0xa4>
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d002      	beq.n	8004e7a <RCCEx_PLLSAI1_Config+0x62>
 8004e74:	2b02      	cmp	r3, #2
 8004e76:	d009      	beq.n	8004e8c <RCCEx_PLLSAI1_Config+0x74>
 8004e78:	e020      	b.n	8004ebc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e7a:	4b60      	ldr	r3, [pc, #384]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0302 	and.w	r3, r3, #2
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d11d      	bne.n	8004ec2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e8a:	e01a      	b.n	8004ec2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004e8c:	4b5b      	ldr	r3, [pc, #364]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d116      	bne.n	8004ec6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e9c:	e013      	b.n	8004ec6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004e9e:	4b57      	ldr	r3, [pc, #348]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d10f      	bne.n	8004eca <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004eaa:	4b54      	ldr	r3, [pc, #336]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d109      	bne.n	8004eca <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004eba:	e006      	b.n	8004eca <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	73fb      	strb	r3, [r7, #15]
      break;
 8004ec0:	e004      	b.n	8004ecc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004ec2:	bf00      	nop
 8004ec4:	e002      	b.n	8004ecc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004ec6:	bf00      	nop
 8004ec8:	e000      	b.n	8004ecc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004eca:	bf00      	nop
    }

    if(status == HAL_OK)
 8004ecc:	7bfb      	ldrb	r3, [r7, #15]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d10d      	bne.n	8004eee <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004ed2:	4b4a      	ldr	r3, [pc, #296]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ed4:	68db      	ldr	r3, [r3, #12]
 8004ed6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6819      	ldr	r1, [r3, #0]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	011b      	lsls	r3, r3, #4
 8004ee6:	430b      	orrs	r3, r1
 8004ee8:	4944      	ldr	r1, [pc, #272]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eea:	4313      	orrs	r3, r2
 8004eec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004eee:	7bfb      	ldrb	r3, [r7, #15]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d17d      	bne.n	8004ff0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004ef4:	4b41      	ldr	r3, [pc, #260]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a40      	ldr	r2, [pc, #256]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004efa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004efe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f00:	f7fd fe3e 	bl	8002b80 <HAL_GetTick>
 8004f04:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004f06:	e009      	b.n	8004f1c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004f08:	f7fd fe3a 	bl	8002b80 <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d902      	bls.n	8004f1c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	73fb      	strb	r3, [r7, #15]
        break;
 8004f1a:	e005      	b.n	8004f28 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004f1c:	4b37      	ldr	r3, [pc, #220]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d1ef      	bne.n	8004f08 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004f28:	7bfb      	ldrb	r3, [r7, #15]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d160      	bne.n	8004ff0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d111      	bne.n	8004f58 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f34:	4b31      	ldr	r3, [pc, #196]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f36:	691b      	ldr	r3, [r3, #16]
 8004f38:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004f3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	6892      	ldr	r2, [r2, #8]
 8004f44:	0211      	lsls	r1, r2, #8
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	68d2      	ldr	r2, [r2, #12]
 8004f4a:	0912      	lsrs	r2, r2, #4
 8004f4c:	0452      	lsls	r2, r2, #17
 8004f4e:	430a      	orrs	r2, r1
 8004f50:	492a      	ldr	r1, [pc, #168]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f52:	4313      	orrs	r3, r2
 8004f54:	610b      	str	r3, [r1, #16]
 8004f56:	e027      	b.n	8004fa8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d112      	bne.n	8004f84 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f5e:	4b27      	ldr	r3, [pc, #156]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004f66:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004f6a:	687a      	ldr	r2, [r7, #4]
 8004f6c:	6892      	ldr	r2, [r2, #8]
 8004f6e:	0211      	lsls	r1, r2, #8
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	6912      	ldr	r2, [r2, #16]
 8004f74:	0852      	lsrs	r2, r2, #1
 8004f76:	3a01      	subs	r2, #1
 8004f78:	0552      	lsls	r2, r2, #21
 8004f7a:	430a      	orrs	r2, r1
 8004f7c:	491f      	ldr	r1, [pc, #124]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	610b      	str	r3, [r1, #16]
 8004f82:	e011      	b.n	8004fa8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f84:	4b1d      	ldr	r3, [pc, #116]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f86:	691b      	ldr	r3, [r3, #16]
 8004f88:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004f8c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	6892      	ldr	r2, [r2, #8]
 8004f94:	0211      	lsls	r1, r2, #8
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	6952      	ldr	r2, [r2, #20]
 8004f9a:	0852      	lsrs	r2, r2, #1
 8004f9c:	3a01      	subs	r2, #1
 8004f9e:	0652      	lsls	r2, r2, #25
 8004fa0:	430a      	orrs	r2, r1
 8004fa2:	4916      	ldr	r1, [pc, #88]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004fa8:	4b14      	ldr	r3, [pc, #80]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a13      	ldr	r2, [pc, #76]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004fb2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fb4:	f7fd fde4 	bl	8002b80 <HAL_GetTick>
 8004fb8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004fba:	e009      	b.n	8004fd0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004fbc:	f7fd fde0 	bl	8002b80 <HAL_GetTick>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	2b02      	cmp	r3, #2
 8004fc8:	d902      	bls.n	8004fd0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004fca:	2303      	movs	r3, #3
 8004fcc:	73fb      	strb	r3, [r7, #15]
          break;
 8004fce:	e005      	b.n	8004fdc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004fd0:	4b0a      	ldr	r3, [pc, #40]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d0ef      	beq.n	8004fbc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004fdc:	7bfb      	ldrb	r3, [r7, #15]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d106      	bne.n	8004ff0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004fe2:	4b06      	ldr	r3, [pc, #24]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fe4:	691a      	ldr	r2, [r3, #16]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	699b      	ldr	r3, [r3, #24]
 8004fea:	4904      	ldr	r1, [pc, #16]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fec:	4313      	orrs	r3, r2
 8004fee:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3710      	adds	r7, #16
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	40021000 	.word	0x40021000

08005000 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b084      	sub	sp, #16
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800500a:	2300      	movs	r3, #0
 800500c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800500e:	4b6a      	ldr	r3, [pc, #424]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	f003 0303 	and.w	r3, r3, #3
 8005016:	2b00      	cmp	r3, #0
 8005018:	d018      	beq.n	800504c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800501a:	4b67      	ldr	r3, [pc, #412]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	f003 0203 	and.w	r2, r3, #3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	429a      	cmp	r2, r3
 8005028:	d10d      	bne.n	8005046 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
       ||
 800502e:	2b00      	cmp	r3, #0
 8005030:	d009      	beq.n	8005046 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005032:	4b61      	ldr	r3, [pc, #388]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	091b      	lsrs	r3, r3, #4
 8005038:	f003 0307 	and.w	r3, r3, #7
 800503c:	1c5a      	adds	r2, r3, #1
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	685b      	ldr	r3, [r3, #4]
       ||
 8005042:	429a      	cmp	r2, r3
 8005044:	d047      	beq.n	80050d6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	73fb      	strb	r3, [r7, #15]
 800504a:	e044      	b.n	80050d6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2b03      	cmp	r3, #3
 8005052:	d018      	beq.n	8005086 <RCCEx_PLLSAI2_Config+0x86>
 8005054:	2b03      	cmp	r3, #3
 8005056:	d825      	bhi.n	80050a4 <RCCEx_PLLSAI2_Config+0xa4>
 8005058:	2b01      	cmp	r3, #1
 800505a:	d002      	beq.n	8005062 <RCCEx_PLLSAI2_Config+0x62>
 800505c:	2b02      	cmp	r3, #2
 800505e:	d009      	beq.n	8005074 <RCCEx_PLLSAI2_Config+0x74>
 8005060:	e020      	b.n	80050a4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005062:	4b55      	ldr	r3, [pc, #340]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0302 	and.w	r3, r3, #2
 800506a:	2b00      	cmp	r3, #0
 800506c:	d11d      	bne.n	80050aa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005072:	e01a      	b.n	80050aa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005074:	4b50      	ldr	r3, [pc, #320]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800507c:	2b00      	cmp	r3, #0
 800507e:	d116      	bne.n	80050ae <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005084:	e013      	b.n	80050ae <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005086:	4b4c      	ldr	r3, [pc, #304]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800508e:	2b00      	cmp	r3, #0
 8005090:	d10f      	bne.n	80050b2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005092:	4b49      	ldr	r3, [pc, #292]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d109      	bne.n	80050b2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80050a2:	e006      	b.n	80050b2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	73fb      	strb	r3, [r7, #15]
      break;
 80050a8:	e004      	b.n	80050b4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80050aa:	bf00      	nop
 80050ac:	e002      	b.n	80050b4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80050ae:	bf00      	nop
 80050b0:	e000      	b.n	80050b4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80050b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80050b4:	7bfb      	ldrb	r3, [r7, #15]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d10d      	bne.n	80050d6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80050ba:	4b3f      	ldr	r3, [pc, #252]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6819      	ldr	r1, [r3, #0]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	3b01      	subs	r3, #1
 80050cc:	011b      	lsls	r3, r3, #4
 80050ce:	430b      	orrs	r3, r1
 80050d0:	4939      	ldr	r1, [pc, #228]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050d2:	4313      	orrs	r3, r2
 80050d4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80050d6:	7bfb      	ldrb	r3, [r7, #15]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d167      	bne.n	80051ac <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80050dc:	4b36      	ldr	r3, [pc, #216]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a35      	ldr	r2, [pc, #212]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050e8:	f7fd fd4a 	bl	8002b80 <HAL_GetTick>
 80050ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80050ee:	e009      	b.n	8005104 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80050f0:	f7fd fd46 	bl	8002b80 <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	d902      	bls.n	8005104 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	73fb      	strb	r3, [r7, #15]
        break;
 8005102:	e005      	b.n	8005110 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005104:	4b2c      	ldr	r3, [pc, #176]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800510c:	2b00      	cmp	r3, #0
 800510e:	d1ef      	bne.n	80050f0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005110:	7bfb      	ldrb	r3, [r7, #15]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d14a      	bne.n	80051ac <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d111      	bne.n	8005140 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800511c:	4b26      	ldr	r3, [pc, #152]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800511e:	695b      	ldr	r3, [r3, #20]
 8005120:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005124:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	6892      	ldr	r2, [r2, #8]
 800512c:	0211      	lsls	r1, r2, #8
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	68d2      	ldr	r2, [r2, #12]
 8005132:	0912      	lsrs	r2, r2, #4
 8005134:	0452      	lsls	r2, r2, #17
 8005136:	430a      	orrs	r2, r1
 8005138:	491f      	ldr	r1, [pc, #124]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800513a:	4313      	orrs	r3, r2
 800513c:	614b      	str	r3, [r1, #20]
 800513e:	e011      	b.n	8005164 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005140:	4b1d      	ldr	r3, [pc, #116]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005142:	695b      	ldr	r3, [r3, #20]
 8005144:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005148:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800514c:	687a      	ldr	r2, [r7, #4]
 800514e:	6892      	ldr	r2, [r2, #8]
 8005150:	0211      	lsls	r1, r2, #8
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	6912      	ldr	r2, [r2, #16]
 8005156:	0852      	lsrs	r2, r2, #1
 8005158:	3a01      	subs	r2, #1
 800515a:	0652      	lsls	r2, r2, #25
 800515c:	430a      	orrs	r2, r1
 800515e:	4916      	ldr	r1, [pc, #88]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005160:	4313      	orrs	r3, r2
 8005162:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005164:	4b14      	ldr	r3, [pc, #80]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a13      	ldr	r2, [pc, #76]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800516a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800516e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005170:	f7fd fd06 	bl	8002b80 <HAL_GetTick>
 8005174:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005176:	e009      	b.n	800518c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005178:	f7fd fd02 	bl	8002b80 <HAL_GetTick>
 800517c:	4602      	mov	r2, r0
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	2b02      	cmp	r3, #2
 8005184:	d902      	bls.n	800518c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	73fb      	strb	r3, [r7, #15]
          break;
 800518a:	e005      	b.n	8005198 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800518c:	4b0a      	ldr	r3, [pc, #40]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005194:	2b00      	cmp	r3, #0
 8005196:	d0ef      	beq.n	8005178 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005198:	7bfb      	ldrb	r3, [r7, #15]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d106      	bne.n	80051ac <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800519e:	4b06      	ldr	r3, [pc, #24]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051a0:	695a      	ldr	r2, [r3, #20]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	4904      	ldr	r1, [pc, #16]	; (80051b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051a8:	4313      	orrs	r3, r2
 80051aa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80051ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3710      	adds	r7, #16
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	bf00      	nop
 80051b8:	40021000 	.word	0x40021000

080051bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d101      	bne.n	80051ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e049      	b.n	8005262 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d106      	bne.n	80051e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f000 f841 	bl	800526a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2202      	movs	r2, #2
 80051ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	3304      	adds	r3, #4
 80051f8:	4619      	mov	r1, r3
 80051fa:	4610      	mov	r0, r2
 80051fc:	f000 f9f8 	bl	80055f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3708      	adds	r7, #8
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}

0800526a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800526a:	b480      	push	{r7}
 800526c:	b083      	sub	sp, #12
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005272:	bf00      	nop
 8005274:	370c      	adds	r7, #12
 8005276:	46bd      	mov	sp, r7
 8005278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527c:	4770      	bx	lr
	...

08005280 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005280:	b480      	push	{r7}
 8005282:	b085      	sub	sp, #20
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800528e:	b2db      	uxtb	r3, r3
 8005290:	2b01      	cmp	r3, #1
 8005292:	d001      	beq.n	8005298 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	e04f      	b.n	8005338 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2202      	movs	r2, #2
 800529c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68da      	ldr	r2, [r3, #12]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f042 0201 	orr.w	r2, r2, #1
 80052ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a23      	ldr	r2, [pc, #140]	; (8005344 <HAL_TIM_Base_Start_IT+0xc4>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d01d      	beq.n	80052f6 <HAL_TIM_Base_Start_IT+0x76>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052c2:	d018      	beq.n	80052f6 <HAL_TIM_Base_Start_IT+0x76>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a1f      	ldr	r2, [pc, #124]	; (8005348 <HAL_TIM_Base_Start_IT+0xc8>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d013      	beq.n	80052f6 <HAL_TIM_Base_Start_IT+0x76>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a1e      	ldr	r2, [pc, #120]	; (800534c <HAL_TIM_Base_Start_IT+0xcc>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d00e      	beq.n	80052f6 <HAL_TIM_Base_Start_IT+0x76>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a1c      	ldr	r2, [pc, #112]	; (8005350 <HAL_TIM_Base_Start_IT+0xd0>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d009      	beq.n	80052f6 <HAL_TIM_Base_Start_IT+0x76>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a1b      	ldr	r2, [pc, #108]	; (8005354 <HAL_TIM_Base_Start_IT+0xd4>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d004      	beq.n	80052f6 <HAL_TIM_Base_Start_IT+0x76>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a19      	ldr	r2, [pc, #100]	; (8005358 <HAL_TIM_Base_Start_IT+0xd8>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d115      	bne.n	8005322 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	689a      	ldr	r2, [r3, #8]
 80052fc:	4b17      	ldr	r3, [pc, #92]	; (800535c <HAL_TIM_Base_Start_IT+0xdc>)
 80052fe:	4013      	ands	r3, r2
 8005300:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2b06      	cmp	r3, #6
 8005306:	d015      	beq.n	8005334 <HAL_TIM_Base_Start_IT+0xb4>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800530e:	d011      	beq.n	8005334 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f042 0201 	orr.w	r2, r2, #1
 800531e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005320:	e008      	b.n	8005334 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f042 0201 	orr.w	r2, r2, #1
 8005330:	601a      	str	r2, [r3, #0]
 8005332:	e000      	b.n	8005336 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005334:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005336:	2300      	movs	r3, #0
}
 8005338:	4618      	mov	r0, r3
 800533a:	3714      	adds	r7, #20
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr
 8005344:	40012c00 	.word	0x40012c00
 8005348:	40000400 	.word	0x40000400
 800534c:	40000800 	.word	0x40000800
 8005350:	40000c00 	.word	0x40000c00
 8005354:	40013400 	.word	0x40013400
 8005358:	40014000 	.word	0x40014000
 800535c:	00010007 	.word	0x00010007

08005360 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	691b      	ldr	r3, [r3, #16]
 800536e:	f003 0302 	and.w	r3, r3, #2
 8005372:	2b02      	cmp	r3, #2
 8005374:	d122      	bne.n	80053bc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	f003 0302 	and.w	r3, r3, #2
 8005380:	2b02      	cmp	r3, #2
 8005382:	d11b      	bne.n	80053bc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f06f 0202 	mvn.w	r2, #2
 800538c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2201      	movs	r2, #1
 8005392:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	699b      	ldr	r3, [r3, #24]
 800539a:	f003 0303 	and.w	r3, r3, #3
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d003      	beq.n	80053aa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 f905 	bl	80055b2 <HAL_TIM_IC_CaptureCallback>
 80053a8:	e005      	b.n	80053b6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 f8f7 	bl	800559e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f000 f908 	bl	80055c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	691b      	ldr	r3, [r3, #16]
 80053c2:	f003 0304 	and.w	r3, r3, #4
 80053c6:	2b04      	cmp	r3, #4
 80053c8:	d122      	bne.n	8005410 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	f003 0304 	and.w	r3, r3, #4
 80053d4:	2b04      	cmp	r3, #4
 80053d6:	d11b      	bne.n	8005410 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f06f 0204 	mvn.w	r2, #4
 80053e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2202      	movs	r2, #2
 80053e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	699b      	ldr	r3, [r3, #24]
 80053ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d003      	beq.n	80053fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 f8db 	bl	80055b2 <HAL_TIM_IC_CaptureCallback>
 80053fc:	e005      	b.n	800540a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 f8cd 	bl	800559e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 f8de 	bl	80055c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2200      	movs	r2, #0
 800540e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	691b      	ldr	r3, [r3, #16]
 8005416:	f003 0308 	and.w	r3, r3, #8
 800541a:	2b08      	cmp	r3, #8
 800541c:	d122      	bne.n	8005464 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	f003 0308 	and.w	r3, r3, #8
 8005428:	2b08      	cmp	r3, #8
 800542a:	d11b      	bne.n	8005464 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f06f 0208 	mvn.w	r2, #8
 8005434:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2204      	movs	r2, #4
 800543a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	69db      	ldr	r3, [r3, #28]
 8005442:	f003 0303 	and.w	r3, r3, #3
 8005446:	2b00      	cmp	r3, #0
 8005448:	d003      	beq.n	8005452 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 f8b1 	bl	80055b2 <HAL_TIM_IC_CaptureCallback>
 8005450:	e005      	b.n	800545e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 f8a3 	bl	800559e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f000 f8b4 	bl	80055c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2200      	movs	r2, #0
 8005462:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	691b      	ldr	r3, [r3, #16]
 800546a:	f003 0310 	and.w	r3, r3, #16
 800546e:	2b10      	cmp	r3, #16
 8005470:	d122      	bne.n	80054b8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	f003 0310 	and.w	r3, r3, #16
 800547c:	2b10      	cmp	r3, #16
 800547e:	d11b      	bne.n	80054b8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f06f 0210 	mvn.w	r2, #16
 8005488:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2208      	movs	r2, #8
 800548e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	69db      	ldr	r3, [r3, #28]
 8005496:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800549a:	2b00      	cmp	r3, #0
 800549c:	d003      	beq.n	80054a6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f000 f887 	bl	80055b2 <HAL_TIM_IC_CaptureCallback>
 80054a4:	e005      	b.n	80054b2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 f879 	bl	800559e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054ac:	6878      	ldr	r0, [r7, #4]
 80054ae:	f000 f88a 	bl	80055c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	f003 0301 	and.w	r3, r3, #1
 80054c2:	2b01      	cmp	r3, #1
 80054c4:	d10e      	bne.n	80054e4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	f003 0301 	and.w	r3, r3, #1
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	d107      	bne.n	80054e4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f06f 0201 	mvn.w	r2, #1
 80054dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f7fd f950 	bl	8002784 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054ee:	2b80      	cmp	r3, #128	; 0x80
 80054f0:	d10e      	bne.n	8005510 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	68db      	ldr	r3, [r3, #12]
 80054f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054fc:	2b80      	cmp	r3, #128	; 0x80
 80054fe:	d107      	bne.n	8005510 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005508:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 f914 	bl	8005738 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800551a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800551e:	d10e      	bne.n	800553e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800552a:	2b80      	cmp	r3, #128	; 0x80
 800552c:	d107      	bne.n	800553e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005536:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f000 f907 	bl	800574c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	691b      	ldr	r3, [r3, #16]
 8005544:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005548:	2b40      	cmp	r3, #64	; 0x40
 800554a:	d10e      	bne.n	800556a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005556:	2b40      	cmp	r3, #64	; 0x40
 8005558:	d107      	bne.n	800556a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005562:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f000 f838 	bl	80055da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	691b      	ldr	r3, [r3, #16]
 8005570:	f003 0320 	and.w	r3, r3, #32
 8005574:	2b20      	cmp	r3, #32
 8005576:	d10e      	bne.n	8005596 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	f003 0320 	and.w	r3, r3, #32
 8005582:	2b20      	cmp	r3, #32
 8005584:	d107      	bne.n	8005596 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f06f 0220 	mvn.w	r2, #32
 800558e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f000 f8c7 	bl	8005724 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005596:	bf00      	nop
 8005598:	3708      	adds	r7, #8
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}

0800559e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800559e:	b480      	push	{r7}
 80055a0:	b083      	sub	sp, #12
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055a6:	bf00      	nop
 80055a8:	370c      	adds	r7, #12
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr

080055b2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055b2:	b480      	push	{r7}
 80055b4:	b083      	sub	sp, #12
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055ba:	bf00      	nop
 80055bc:	370c      	adds	r7, #12
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr

080055c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055c6:	b480      	push	{r7}
 80055c8:	b083      	sub	sp, #12
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055ce:	bf00      	nop
 80055d0:	370c      	adds	r7, #12
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr

080055da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80055da:	b480      	push	{r7}
 80055dc:	b083      	sub	sp, #12
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80055e2:	bf00      	nop
 80055e4:	370c      	adds	r7, #12
 80055e6:	46bd      	mov	sp, r7
 80055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ec:	4770      	bx	lr
	...

080055f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b085      	sub	sp, #20
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
 80055f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a40      	ldr	r2, [pc, #256]	; (8005704 <TIM_Base_SetConfig+0x114>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d013      	beq.n	8005630 <TIM_Base_SetConfig+0x40>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800560e:	d00f      	beq.n	8005630 <TIM_Base_SetConfig+0x40>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a3d      	ldr	r2, [pc, #244]	; (8005708 <TIM_Base_SetConfig+0x118>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d00b      	beq.n	8005630 <TIM_Base_SetConfig+0x40>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a3c      	ldr	r2, [pc, #240]	; (800570c <TIM_Base_SetConfig+0x11c>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d007      	beq.n	8005630 <TIM_Base_SetConfig+0x40>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	4a3b      	ldr	r2, [pc, #236]	; (8005710 <TIM_Base_SetConfig+0x120>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d003      	beq.n	8005630 <TIM_Base_SetConfig+0x40>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	4a3a      	ldr	r2, [pc, #232]	; (8005714 <TIM_Base_SetConfig+0x124>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d108      	bne.n	8005642 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005636:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	68fa      	ldr	r2, [r7, #12]
 800563e:	4313      	orrs	r3, r2
 8005640:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a2f      	ldr	r2, [pc, #188]	; (8005704 <TIM_Base_SetConfig+0x114>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d01f      	beq.n	800568a <TIM_Base_SetConfig+0x9a>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005650:	d01b      	beq.n	800568a <TIM_Base_SetConfig+0x9a>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a2c      	ldr	r2, [pc, #176]	; (8005708 <TIM_Base_SetConfig+0x118>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d017      	beq.n	800568a <TIM_Base_SetConfig+0x9a>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a2b      	ldr	r2, [pc, #172]	; (800570c <TIM_Base_SetConfig+0x11c>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d013      	beq.n	800568a <TIM_Base_SetConfig+0x9a>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a2a      	ldr	r2, [pc, #168]	; (8005710 <TIM_Base_SetConfig+0x120>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d00f      	beq.n	800568a <TIM_Base_SetConfig+0x9a>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a29      	ldr	r2, [pc, #164]	; (8005714 <TIM_Base_SetConfig+0x124>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d00b      	beq.n	800568a <TIM_Base_SetConfig+0x9a>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a28      	ldr	r2, [pc, #160]	; (8005718 <TIM_Base_SetConfig+0x128>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d007      	beq.n	800568a <TIM_Base_SetConfig+0x9a>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a27      	ldr	r2, [pc, #156]	; (800571c <TIM_Base_SetConfig+0x12c>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d003      	beq.n	800568a <TIM_Base_SetConfig+0x9a>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a26      	ldr	r2, [pc, #152]	; (8005720 <TIM_Base_SetConfig+0x130>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d108      	bne.n	800569c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005690:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	4313      	orrs	r3, r2
 800569a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	68fa      	ldr	r2, [r7, #12]
 80056ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	689a      	ldr	r2, [r3, #8]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4a10      	ldr	r2, [pc, #64]	; (8005704 <TIM_Base_SetConfig+0x114>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d00f      	beq.n	80056e8 <TIM_Base_SetConfig+0xf8>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	4a12      	ldr	r2, [pc, #72]	; (8005714 <TIM_Base_SetConfig+0x124>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d00b      	beq.n	80056e8 <TIM_Base_SetConfig+0xf8>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4a11      	ldr	r2, [pc, #68]	; (8005718 <TIM_Base_SetConfig+0x128>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d007      	beq.n	80056e8 <TIM_Base_SetConfig+0xf8>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	4a10      	ldr	r2, [pc, #64]	; (800571c <TIM_Base_SetConfig+0x12c>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d003      	beq.n	80056e8 <TIM_Base_SetConfig+0xf8>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	4a0f      	ldr	r2, [pc, #60]	; (8005720 <TIM_Base_SetConfig+0x130>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d103      	bne.n	80056f0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	691a      	ldr	r2, [r3, #16]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2201      	movs	r2, #1
 80056f4:	615a      	str	r2, [r3, #20]
}
 80056f6:	bf00      	nop
 80056f8:	3714      	adds	r7, #20
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr
 8005702:	bf00      	nop
 8005704:	40012c00 	.word	0x40012c00
 8005708:	40000400 	.word	0x40000400
 800570c:	40000800 	.word	0x40000800
 8005710:	40000c00 	.word	0x40000c00
 8005714:	40013400 	.word	0x40013400
 8005718:	40014000 	.word	0x40014000
 800571c:	40014400 	.word	0x40014400
 8005720:	40014800 	.word	0x40014800

08005724 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800572c:	bf00      	nop
 800572e:	370c      	adds	r7, #12
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005740:	bf00      	nop
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b082      	sub	sp, #8
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d101      	bne.n	8005772 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e040      	b.n	80057f4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005776:	2b00      	cmp	r3, #0
 8005778:	d106      	bne.n	8005788 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2200      	movs	r2, #0
 800577e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f7fd f882 	bl	800288c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2224      	movs	r2, #36	; 0x24
 800578c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f022 0201 	bic.w	r2, r2, #1
 800579c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 f992 	bl	8005ac8 <UART_SetConfig>
 80057a4:	4603      	mov	r3, r0
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d101      	bne.n	80057ae <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e022      	b.n	80057f4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d002      	beq.n	80057bc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 fc10 	bl	8005fdc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	685a      	ldr	r2, [r3, #4]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	689a      	ldr	r2, [r3, #8]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80057da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f042 0201 	orr.w	r2, r2, #1
 80057ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f000 fc97 	bl	8006120 <UART_CheckIdleState>
 80057f2:	4603      	mov	r3, r0
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3708      	adds	r7, #8
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b08a      	sub	sp, #40	; 0x28
 8005800:	af02      	add	r7, sp, #8
 8005802:	60f8      	str	r0, [r7, #12]
 8005804:	60b9      	str	r1, [r7, #8]
 8005806:	603b      	str	r3, [r7, #0]
 8005808:	4613      	mov	r3, r2
 800580a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005810:	2b20      	cmp	r3, #32
 8005812:	f040 8082 	bne.w	800591a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d002      	beq.n	8005822 <HAL_UART_Transmit+0x26>
 800581c:	88fb      	ldrh	r3, [r7, #6]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d101      	bne.n	8005826 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e07a      	b.n	800591c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800582c:	2b01      	cmp	r3, #1
 800582e:	d101      	bne.n	8005834 <HAL_UART_Transmit+0x38>
 8005830:	2302      	movs	r3, #2
 8005832:	e073      	b.n	800591c <HAL_UART_Transmit+0x120>
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2200      	movs	r2, #0
 8005840:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2221      	movs	r2, #33	; 0x21
 8005848:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800584a:	f7fd f999 	bl	8002b80 <HAL_GetTick>
 800584e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	88fa      	ldrh	r2, [r7, #6]
 8005854:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	88fa      	ldrh	r2, [r7, #6]
 800585c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005868:	d108      	bne.n	800587c <HAL_UART_Transmit+0x80>
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d104      	bne.n	800587c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005872:	2300      	movs	r3, #0
 8005874:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	61bb      	str	r3, [r7, #24]
 800587a:	e003      	b.n	8005884 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005880:	2300      	movs	r3, #0
 8005882:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2200      	movs	r2, #0
 8005888:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800588c:	e02d      	b.n	80058ea <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	9300      	str	r3, [sp, #0]
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	2200      	movs	r2, #0
 8005896:	2180      	movs	r1, #128	; 0x80
 8005898:	68f8      	ldr	r0, [r7, #12]
 800589a:	f000 fc8a 	bl	80061b2 <UART_WaitOnFlagUntilTimeout>
 800589e:	4603      	mov	r3, r0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d001      	beq.n	80058a8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80058a4:	2303      	movs	r3, #3
 80058a6:	e039      	b.n	800591c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80058a8:	69fb      	ldr	r3, [r7, #28]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d10b      	bne.n	80058c6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058ae:	69bb      	ldr	r3, [r7, #24]
 80058b0:	881a      	ldrh	r2, [r3, #0]
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058ba:	b292      	uxth	r2, r2
 80058bc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80058be:	69bb      	ldr	r3, [r7, #24]
 80058c0:	3302      	adds	r3, #2
 80058c2:	61bb      	str	r3, [r7, #24]
 80058c4:	e008      	b.n	80058d8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	781a      	ldrb	r2, [r3, #0]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	b292      	uxth	r2, r2
 80058d0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	3301      	adds	r3, #1
 80058d6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80058de:	b29b      	uxth	r3, r3
 80058e0:	3b01      	subs	r3, #1
 80058e2:	b29a      	uxth	r2, r3
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d1cb      	bne.n	800588e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	9300      	str	r3, [sp, #0]
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	2200      	movs	r2, #0
 80058fe:	2140      	movs	r1, #64	; 0x40
 8005900:	68f8      	ldr	r0, [r7, #12]
 8005902:	f000 fc56 	bl	80061b2 <UART_WaitOnFlagUntilTimeout>
 8005906:	4603      	mov	r3, r0
 8005908:	2b00      	cmp	r3, #0
 800590a:	d001      	beq.n	8005910 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800590c:	2303      	movs	r3, #3
 800590e:	e005      	b.n	800591c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2220      	movs	r2, #32
 8005914:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005916:	2300      	movs	r3, #0
 8005918:	e000      	b.n	800591c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800591a:	2302      	movs	r3, #2
  }
}
 800591c:	4618      	mov	r0, r3
 800591e:	3720      	adds	r7, #32
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b08a      	sub	sp, #40	; 0x28
 8005928:	af02      	add	r7, sp, #8
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	603b      	str	r3, [r7, #0]
 8005930:	4613      	mov	r3, r2
 8005932:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005938:	2b20      	cmp	r3, #32
 800593a:	f040 80bf 	bne.w	8005abc <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d002      	beq.n	800594a <HAL_UART_Receive+0x26>
 8005944:	88fb      	ldrh	r3, [r7, #6]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d101      	bne.n	800594e <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e0b7      	b.n	8005abe <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005954:	2b01      	cmp	r3, #1
 8005956:	d101      	bne.n	800595c <HAL_UART_Receive+0x38>
 8005958:	2302      	movs	r3, #2
 800595a:	e0b0      	b.n	8005abe <HAL_UART_Receive+0x19a>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2200      	movs	r2, #0
 8005968:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2222      	movs	r2, #34	; 0x22
 8005970:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2200      	movs	r2, #0
 8005976:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005978:	f7fd f902 	bl	8002b80 <HAL_GetTick>
 800597c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	88fa      	ldrh	r2, [r7, #6]
 8005982:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	88fa      	ldrh	r2, [r7, #6]
 800598a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005996:	d10e      	bne.n	80059b6 <HAL_UART_Receive+0x92>
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	691b      	ldr	r3, [r3, #16]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d105      	bne.n	80059ac <HAL_UART_Receive+0x88>
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80059a6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059aa:	e02d      	b.n	8005a08 <HAL_UART_Receive+0xe4>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	22ff      	movs	r2, #255	; 0xff
 80059b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059b4:	e028      	b.n	8005a08 <HAL_UART_Receive+0xe4>
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d10d      	bne.n	80059da <HAL_UART_Receive+0xb6>
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	691b      	ldr	r3, [r3, #16]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d104      	bne.n	80059d0 <HAL_UART_Receive+0xac>
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	22ff      	movs	r2, #255	; 0xff
 80059ca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059ce:	e01b      	b.n	8005a08 <HAL_UART_Receive+0xe4>
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	227f      	movs	r2, #127	; 0x7f
 80059d4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059d8:	e016      	b.n	8005a08 <HAL_UART_Receive+0xe4>
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80059e2:	d10d      	bne.n	8005a00 <HAL_UART_Receive+0xdc>
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	691b      	ldr	r3, [r3, #16]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d104      	bne.n	80059f6 <HAL_UART_Receive+0xd2>
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	227f      	movs	r2, #127	; 0x7f
 80059f0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059f4:	e008      	b.n	8005a08 <HAL_UART_Receive+0xe4>
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	223f      	movs	r2, #63	; 0x3f
 80059fa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059fe:	e003      	b.n	8005a08 <HAL_UART_Receive+0xe4>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005a0e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a18:	d108      	bne.n	8005a2c <HAL_UART_Receive+0x108>
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	691b      	ldr	r3, [r3, #16]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d104      	bne.n	8005a2c <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8005a22:	2300      	movs	r3, #0
 8005a24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	61bb      	str	r3, [r7, #24]
 8005a2a:	e003      	b.n	8005a34 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a30:	2300      	movs	r3, #0
 8005a32:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2200      	movs	r2, #0
 8005a38:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005a3c:	e033      	b.n	8005aa6 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	9300      	str	r3, [sp, #0]
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	2200      	movs	r2, #0
 8005a46:	2120      	movs	r1, #32
 8005a48:	68f8      	ldr	r0, [r7, #12]
 8005a4a:	f000 fbb2 	bl	80061b2 <UART_WaitOnFlagUntilTimeout>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d001      	beq.n	8005a58 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8005a54:	2303      	movs	r3, #3
 8005a56:	e032      	b.n	8005abe <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8005a58:	69fb      	ldr	r3, [r7, #28]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d10c      	bne.n	8005a78 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005a64:	b29a      	uxth	r2, r3
 8005a66:	8a7b      	ldrh	r3, [r7, #18]
 8005a68:	4013      	ands	r3, r2
 8005a6a:	b29a      	uxth	r2, r3
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005a70:	69bb      	ldr	r3, [r7, #24]
 8005a72:	3302      	adds	r3, #2
 8005a74:	61bb      	str	r3, [r7, #24]
 8005a76:	e00d      	b.n	8005a94 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	b2da      	uxtb	r2, r3
 8005a82:	8a7b      	ldrh	r3, [r7, #18]
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	4013      	ands	r3, r2
 8005a88:	b2da      	uxtb	r2, r3
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005a8e:	69fb      	ldr	r3, [r7, #28]
 8005a90:	3301      	adds	r3, #1
 8005a92:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	3b01      	subs	r3, #1
 8005a9e:	b29a      	uxth	r2, r3
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d1c5      	bne.n	8005a3e <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2220      	movs	r2, #32
 8005ab6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	e000      	b.n	8005abe <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8005abc:	2302      	movs	r3, #2
  }
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3720      	adds	r7, #32
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
	...

08005ac8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ac8:	b5b0      	push	{r4, r5, r7, lr}
 8005aca:	b088      	sub	sp, #32
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	689a      	ldr	r2, [r3, #8]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	691b      	ldr	r3, [r3, #16]
 8005adc:	431a      	orrs	r2, r3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	695b      	ldr	r3, [r3, #20]
 8005ae2:	431a      	orrs	r2, r3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	69db      	ldr	r3, [r3, #28]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	4bad      	ldr	r3, [pc, #692]	; (8005da8 <UART_SetConfig+0x2e0>)
 8005af4:	4013      	ands	r3, r2
 8005af6:	687a      	ldr	r2, [r7, #4]
 8005af8:	6812      	ldr	r2, [r2, #0]
 8005afa:	69f9      	ldr	r1, [r7, #28]
 8005afc:	430b      	orrs	r3, r1
 8005afe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	68da      	ldr	r2, [r3, #12]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	430a      	orrs	r2, r1
 8005b14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	699b      	ldr	r3, [r3, #24]
 8005b1a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4aa2      	ldr	r2, [pc, #648]	; (8005dac <UART_SetConfig+0x2e4>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d004      	beq.n	8005b30 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a1b      	ldr	r3, [r3, #32]
 8005b2a:	69fa      	ldr	r2, [r7, #28]
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	69fa      	ldr	r2, [r7, #28]
 8005b40:	430a      	orrs	r2, r1
 8005b42:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a99      	ldr	r2, [pc, #612]	; (8005db0 <UART_SetConfig+0x2e8>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d121      	bne.n	8005b92 <UART_SetConfig+0xca>
 8005b4e:	4b99      	ldr	r3, [pc, #612]	; (8005db4 <UART_SetConfig+0x2ec>)
 8005b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b54:	f003 0303 	and.w	r3, r3, #3
 8005b58:	2b03      	cmp	r3, #3
 8005b5a:	d817      	bhi.n	8005b8c <UART_SetConfig+0xc4>
 8005b5c:	a201      	add	r2, pc, #4	; (adr r2, 8005b64 <UART_SetConfig+0x9c>)
 8005b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b62:	bf00      	nop
 8005b64:	08005b75 	.word	0x08005b75
 8005b68:	08005b81 	.word	0x08005b81
 8005b6c:	08005b7b 	.word	0x08005b7b
 8005b70:	08005b87 	.word	0x08005b87
 8005b74:	2301      	movs	r3, #1
 8005b76:	76fb      	strb	r3, [r7, #27]
 8005b78:	e0e7      	b.n	8005d4a <UART_SetConfig+0x282>
 8005b7a:	2302      	movs	r3, #2
 8005b7c:	76fb      	strb	r3, [r7, #27]
 8005b7e:	e0e4      	b.n	8005d4a <UART_SetConfig+0x282>
 8005b80:	2304      	movs	r3, #4
 8005b82:	76fb      	strb	r3, [r7, #27]
 8005b84:	e0e1      	b.n	8005d4a <UART_SetConfig+0x282>
 8005b86:	2308      	movs	r3, #8
 8005b88:	76fb      	strb	r3, [r7, #27]
 8005b8a:	e0de      	b.n	8005d4a <UART_SetConfig+0x282>
 8005b8c:	2310      	movs	r3, #16
 8005b8e:	76fb      	strb	r3, [r7, #27]
 8005b90:	e0db      	b.n	8005d4a <UART_SetConfig+0x282>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a88      	ldr	r2, [pc, #544]	; (8005db8 <UART_SetConfig+0x2f0>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d132      	bne.n	8005c02 <UART_SetConfig+0x13a>
 8005b9c:	4b85      	ldr	r3, [pc, #532]	; (8005db4 <UART_SetConfig+0x2ec>)
 8005b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ba2:	f003 030c 	and.w	r3, r3, #12
 8005ba6:	2b0c      	cmp	r3, #12
 8005ba8:	d828      	bhi.n	8005bfc <UART_SetConfig+0x134>
 8005baa:	a201      	add	r2, pc, #4	; (adr r2, 8005bb0 <UART_SetConfig+0xe8>)
 8005bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb0:	08005be5 	.word	0x08005be5
 8005bb4:	08005bfd 	.word	0x08005bfd
 8005bb8:	08005bfd 	.word	0x08005bfd
 8005bbc:	08005bfd 	.word	0x08005bfd
 8005bc0:	08005bf1 	.word	0x08005bf1
 8005bc4:	08005bfd 	.word	0x08005bfd
 8005bc8:	08005bfd 	.word	0x08005bfd
 8005bcc:	08005bfd 	.word	0x08005bfd
 8005bd0:	08005beb 	.word	0x08005beb
 8005bd4:	08005bfd 	.word	0x08005bfd
 8005bd8:	08005bfd 	.word	0x08005bfd
 8005bdc:	08005bfd 	.word	0x08005bfd
 8005be0:	08005bf7 	.word	0x08005bf7
 8005be4:	2300      	movs	r3, #0
 8005be6:	76fb      	strb	r3, [r7, #27]
 8005be8:	e0af      	b.n	8005d4a <UART_SetConfig+0x282>
 8005bea:	2302      	movs	r3, #2
 8005bec:	76fb      	strb	r3, [r7, #27]
 8005bee:	e0ac      	b.n	8005d4a <UART_SetConfig+0x282>
 8005bf0:	2304      	movs	r3, #4
 8005bf2:	76fb      	strb	r3, [r7, #27]
 8005bf4:	e0a9      	b.n	8005d4a <UART_SetConfig+0x282>
 8005bf6:	2308      	movs	r3, #8
 8005bf8:	76fb      	strb	r3, [r7, #27]
 8005bfa:	e0a6      	b.n	8005d4a <UART_SetConfig+0x282>
 8005bfc:	2310      	movs	r3, #16
 8005bfe:	76fb      	strb	r3, [r7, #27]
 8005c00:	e0a3      	b.n	8005d4a <UART_SetConfig+0x282>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a6d      	ldr	r2, [pc, #436]	; (8005dbc <UART_SetConfig+0x2f4>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d120      	bne.n	8005c4e <UART_SetConfig+0x186>
 8005c0c:	4b69      	ldr	r3, [pc, #420]	; (8005db4 <UART_SetConfig+0x2ec>)
 8005c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c12:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005c16:	2b30      	cmp	r3, #48	; 0x30
 8005c18:	d013      	beq.n	8005c42 <UART_SetConfig+0x17a>
 8005c1a:	2b30      	cmp	r3, #48	; 0x30
 8005c1c:	d814      	bhi.n	8005c48 <UART_SetConfig+0x180>
 8005c1e:	2b20      	cmp	r3, #32
 8005c20:	d009      	beq.n	8005c36 <UART_SetConfig+0x16e>
 8005c22:	2b20      	cmp	r3, #32
 8005c24:	d810      	bhi.n	8005c48 <UART_SetConfig+0x180>
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d002      	beq.n	8005c30 <UART_SetConfig+0x168>
 8005c2a:	2b10      	cmp	r3, #16
 8005c2c:	d006      	beq.n	8005c3c <UART_SetConfig+0x174>
 8005c2e:	e00b      	b.n	8005c48 <UART_SetConfig+0x180>
 8005c30:	2300      	movs	r3, #0
 8005c32:	76fb      	strb	r3, [r7, #27]
 8005c34:	e089      	b.n	8005d4a <UART_SetConfig+0x282>
 8005c36:	2302      	movs	r3, #2
 8005c38:	76fb      	strb	r3, [r7, #27]
 8005c3a:	e086      	b.n	8005d4a <UART_SetConfig+0x282>
 8005c3c:	2304      	movs	r3, #4
 8005c3e:	76fb      	strb	r3, [r7, #27]
 8005c40:	e083      	b.n	8005d4a <UART_SetConfig+0x282>
 8005c42:	2308      	movs	r3, #8
 8005c44:	76fb      	strb	r3, [r7, #27]
 8005c46:	e080      	b.n	8005d4a <UART_SetConfig+0x282>
 8005c48:	2310      	movs	r3, #16
 8005c4a:	76fb      	strb	r3, [r7, #27]
 8005c4c:	e07d      	b.n	8005d4a <UART_SetConfig+0x282>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a5b      	ldr	r2, [pc, #364]	; (8005dc0 <UART_SetConfig+0x2f8>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d120      	bne.n	8005c9a <UART_SetConfig+0x1d2>
 8005c58:	4b56      	ldr	r3, [pc, #344]	; (8005db4 <UART_SetConfig+0x2ec>)
 8005c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c5e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005c62:	2bc0      	cmp	r3, #192	; 0xc0
 8005c64:	d013      	beq.n	8005c8e <UART_SetConfig+0x1c6>
 8005c66:	2bc0      	cmp	r3, #192	; 0xc0
 8005c68:	d814      	bhi.n	8005c94 <UART_SetConfig+0x1cc>
 8005c6a:	2b80      	cmp	r3, #128	; 0x80
 8005c6c:	d009      	beq.n	8005c82 <UART_SetConfig+0x1ba>
 8005c6e:	2b80      	cmp	r3, #128	; 0x80
 8005c70:	d810      	bhi.n	8005c94 <UART_SetConfig+0x1cc>
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d002      	beq.n	8005c7c <UART_SetConfig+0x1b4>
 8005c76:	2b40      	cmp	r3, #64	; 0x40
 8005c78:	d006      	beq.n	8005c88 <UART_SetConfig+0x1c0>
 8005c7a:	e00b      	b.n	8005c94 <UART_SetConfig+0x1cc>
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	76fb      	strb	r3, [r7, #27]
 8005c80:	e063      	b.n	8005d4a <UART_SetConfig+0x282>
 8005c82:	2302      	movs	r3, #2
 8005c84:	76fb      	strb	r3, [r7, #27]
 8005c86:	e060      	b.n	8005d4a <UART_SetConfig+0x282>
 8005c88:	2304      	movs	r3, #4
 8005c8a:	76fb      	strb	r3, [r7, #27]
 8005c8c:	e05d      	b.n	8005d4a <UART_SetConfig+0x282>
 8005c8e:	2308      	movs	r3, #8
 8005c90:	76fb      	strb	r3, [r7, #27]
 8005c92:	e05a      	b.n	8005d4a <UART_SetConfig+0x282>
 8005c94:	2310      	movs	r3, #16
 8005c96:	76fb      	strb	r3, [r7, #27]
 8005c98:	e057      	b.n	8005d4a <UART_SetConfig+0x282>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a49      	ldr	r2, [pc, #292]	; (8005dc4 <UART_SetConfig+0x2fc>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d125      	bne.n	8005cf0 <UART_SetConfig+0x228>
 8005ca4:	4b43      	ldr	r3, [pc, #268]	; (8005db4 <UART_SetConfig+0x2ec>)
 8005ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005caa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cb2:	d017      	beq.n	8005ce4 <UART_SetConfig+0x21c>
 8005cb4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cb8:	d817      	bhi.n	8005cea <UART_SetConfig+0x222>
 8005cba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cbe:	d00b      	beq.n	8005cd8 <UART_SetConfig+0x210>
 8005cc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cc4:	d811      	bhi.n	8005cea <UART_SetConfig+0x222>
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d003      	beq.n	8005cd2 <UART_SetConfig+0x20a>
 8005cca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cce:	d006      	beq.n	8005cde <UART_SetConfig+0x216>
 8005cd0:	e00b      	b.n	8005cea <UART_SetConfig+0x222>
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	76fb      	strb	r3, [r7, #27]
 8005cd6:	e038      	b.n	8005d4a <UART_SetConfig+0x282>
 8005cd8:	2302      	movs	r3, #2
 8005cda:	76fb      	strb	r3, [r7, #27]
 8005cdc:	e035      	b.n	8005d4a <UART_SetConfig+0x282>
 8005cde:	2304      	movs	r3, #4
 8005ce0:	76fb      	strb	r3, [r7, #27]
 8005ce2:	e032      	b.n	8005d4a <UART_SetConfig+0x282>
 8005ce4:	2308      	movs	r3, #8
 8005ce6:	76fb      	strb	r3, [r7, #27]
 8005ce8:	e02f      	b.n	8005d4a <UART_SetConfig+0x282>
 8005cea:	2310      	movs	r3, #16
 8005cec:	76fb      	strb	r3, [r7, #27]
 8005cee:	e02c      	b.n	8005d4a <UART_SetConfig+0x282>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a2d      	ldr	r2, [pc, #180]	; (8005dac <UART_SetConfig+0x2e4>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d125      	bne.n	8005d46 <UART_SetConfig+0x27e>
 8005cfa:	4b2e      	ldr	r3, [pc, #184]	; (8005db4 <UART_SetConfig+0x2ec>)
 8005cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d00:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005d04:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005d08:	d017      	beq.n	8005d3a <UART_SetConfig+0x272>
 8005d0a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005d0e:	d817      	bhi.n	8005d40 <UART_SetConfig+0x278>
 8005d10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d14:	d00b      	beq.n	8005d2e <UART_SetConfig+0x266>
 8005d16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d1a:	d811      	bhi.n	8005d40 <UART_SetConfig+0x278>
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d003      	beq.n	8005d28 <UART_SetConfig+0x260>
 8005d20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d24:	d006      	beq.n	8005d34 <UART_SetConfig+0x26c>
 8005d26:	e00b      	b.n	8005d40 <UART_SetConfig+0x278>
 8005d28:	2300      	movs	r3, #0
 8005d2a:	76fb      	strb	r3, [r7, #27]
 8005d2c:	e00d      	b.n	8005d4a <UART_SetConfig+0x282>
 8005d2e:	2302      	movs	r3, #2
 8005d30:	76fb      	strb	r3, [r7, #27]
 8005d32:	e00a      	b.n	8005d4a <UART_SetConfig+0x282>
 8005d34:	2304      	movs	r3, #4
 8005d36:	76fb      	strb	r3, [r7, #27]
 8005d38:	e007      	b.n	8005d4a <UART_SetConfig+0x282>
 8005d3a:	2308      	movs	r3, #8
 8005d3c:	76fb      	strb	r3, [r7, #27]
 8005d3e:	e004      	b.n	8005d4a <UART_SetConfig+0x282>
 8005d40:	2310      	movs	r3, #16
 8005d42:	76fb      	strb	r3, [r7, #27]
 8005d44:	e001      	b.n	8005d4a <UART_SetConfig+0x282>
 8005d46:	2310      	movs	r3, #16
 8005d48:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a17      	ldr	r2, [pc, #92]	; (8005dac <UART_SetConfig+0x2e4>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	f040 8087 	bne.w	8005e64 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d56:	7efb      	ldrb	r3, [r7, #27]
 8005d58:	2b08      	cmp	r3, #8
 8005d5a:	d837      	bhi.n	8005dcc <UART_SetConfig+0x304>
 8005d5c:	a201      	add	r2, pc, #4	; (adr r2, 8005d64 <UART_SetConfig+0x29c>)
 8005d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d62:	bf00      	nop
 8005d64:	08005d89 	.word	0x08005d89
 8005d68:	08005dcd 	.word	0x08005dcd
 8005d6c:	08005d91 	.word	0x08005d91
 8005d70:	08005dcd 	.word	0x08005dcd
 8005d74:	08005d97 	.word	0x08005d97
 8005d78:	08005dcd 	.word	0x08005dcd
 8005d7c:	08005dcd 	.word	0x08005dcd
 8005d80:	08005dcd 	.word	0x08005dcd
 8005d84:	08005d9f 	.word	0x08005d9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d88:	f7fe fc9e 	bl	80046c8 <HAL_RCC_GetPCLK1Freq>
 8005d8c:	6178      	str	r0, [r7, #20]
        break;
 8005d8e:	e022      	b.n	8005dd6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d90:	4b0d      	ldr	r3, [pc, #52]	; (8005dc8 <UART_SetConfig+0x300>)
 8005d92:	617b      	str	r3, [r7, #20]
        break;
 8005d94:	e01f      	b.n	8005dd6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d96:	f7fe fbff 	bl	8004598 <HAL_RCC_GetSysClockFreq>
 8005d9a:	6178      	str	r0, [r7, #20]
        break;
 8005d9c:	e01b      	b.n	8005dd6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005da2:	617b      	str	r3, [r7, #20]
        break;
 8005da4:	e017      	b.n	8005dd6 <UART_SetConfig+0x30e>
 8005da6:	bf00      	nop
 8005da8:	efff69f3 	.word	0xefff69f3
 8005dac:	40008000 	.word	0x40008000
 8005db0:	40013800 	.word	0x40013800
 8005db4:	40021000 	.word	0x40021000
 8005db8:	40004400 	.word	0x40004400
 8005dbc:	40004800 	.word	0x40004800
 8005dc0:	40004c00 	.word	0x40004c00
 8005dc4:	40005000 	.word	0x40005000
 8005dc8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	76bb      	strb	r3, [r7, #26]
        break;
 8005dd4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	f000 80f1 	beq.w	8005fc0 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	685a      	ldr	r2, [r3, #4]
 8005de2:	4613      	mov	r3, r2
 8005de4:	005b      	lsls	r3, r3, #1
 8005de6:	4413      	add	r3, r2
 8005de8:	697a      	ldr	r2, [r7, #20]
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d305      	bcc.n	8005dfa <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005df4:	697a      	ldr	r2, [r7, #20]
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d902      	bls.n	8005e00 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	76bb      	strb	r3, [r7, #26]
 8005dfe:	e0df      	b.n	8005fc0 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	4618      	mov	r0, r3
 8005e04:	f04f 0100 	mov.w	r1, #0
 8005e08:	f04f 0200 	mov.w	r2, #0
 8005e0c:	f04f 0300 	mov.w	r3, #0
 8005e10:	020b      	lsls	r3, r1, #8
 8005e12:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005e16:	0202      	lsls	r2, r0, #8
 8005e18:	6879      	ldr	r1, [r7, #4]
 8005e1a:	6849      	ldr	r1, [r1, #4]
 8005e1c:	0849      	lsrs	r1, r1, #1
 8005e1e:	4608      	mov	r0, r1
 8005e20:	f04f 0100 	mov.w	r1, #0
 8005e24:	1814      	adds	r4, r2, r0
 8005e26:	eb43 0501 	adc.w	r5, r3, r1
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	461a      	mov	r2, r3
 8005e30:	f04f 0300 	mov.w	r3, #0
 8005e34:	4620      	mov	r0, r4
 8005e36:	4629      	mov	r1, r5
 8005e38:	f7fa fa22 	bl	8000280 <__aeabi_uldivmod>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	460b      	mov	r3, r1
 8005e40:	4613      	mov	r3, r2
 8005e42:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e4a:	d308      	bcc.n	8005e5e <UART_SetConfig+0x396>
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e52:	d204      	bcs.n	8005e5e <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	693a      	ldr	r2, [r7, #16]
 8005e5a:	60da      	str	r2, [r3, #12]
 8005e5c:	e0b0      	b.n	8005fc0 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	76bb      	strb	r3, [r7, #26]
 8005e62:	e0ad      	b.n	8005fc0 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	69db      	ldr	r3, [r3, #28]
 8005e68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e6c:	d15c      	bne.n	8005f28 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8005e6e:	7efb      	ldrb	r3, [r7, #27]
 8005e70:	2b08      	cmp	r3, #8
 8005e72:	d828      	bhi.n	8005ec6 <UART_SetConfig+0x3fe>
 8005e74:	a201      	add	r2, pc, #4	; (adr r2, 8005e7c <UART_SetConfig+0x3b4>)
 8005e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e7a:	bf00      	nop
 8005e7c:	08005ea1 	.word	0x08005ea1
 8005e80:	08005ea9 	.word	0x08005ea9
 8005e84:	08005eb1 	.word	0x08005eb1
 8005e88:	08005ec7 	.word	0x08005ec7
 8005e8c:	08005eb7 	.word	0x08005eb7
 8005e90:	08005ec7 	.word	0x08005ec7
 8005e94:	08005ec7 	.word	0x08005ec7
 8005e98:	08005ec7 	.word	0x08005ec7
 8005e9c:	08005ebf 	.word	0x08005ebf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ea0:	f7fe fc12 	bl	80046c8 <HAL_RCC_GetPCLK1Freq>
 8005ea4:	6178      	str	r0, [r7, #20]
        break;
 8005ea6:	e013      	b.n	8005ed0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ea8:	f7fe fc24 	bl	80046f4 <HAL_RCC_GetPCLK2Freq>
 8005eac:	6178      	str	r0, [r7, #20]
        break;
 8005eae:	e00f      	b.n	8005ed0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005eb0:	4b49      	ldr	r3, [pc, #292]	; (8005fd8 <UART_SetConfig+0x510>)
 8005eb2:	617b      	str	r3, [r7, #20]
        break;
 8005eb4:	e00c      	b.n	8005ed0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005eb6:	f7fe fb6f 	bl	8004598 <HAL_RCC_GetSysClockFreq>
 8005eba:	6178      	str	r0, [r7, #20]
        break;
 8005ebc:	e008      	b.n	8005ed0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ebe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ec2:	617b      	str	r3, [r7, #20]
        break;
 8005ec4:	e004      	b.n	8005ed0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	76bb      	strb	r3, [r7, #26]
        break;
 8005ece:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d074      	beq.n	8005fc0 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	005a      	lsls	r2, r3, #1
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	085b      	lsrs	r3, r3, #1
 8005ee0:	441a      	add	r2, r3
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	2b0f      	cmp	r3, #15
 8005ef2:	d916      	bls.n	8005f22 <UART_SetConfig+0x45a>
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005efa:	d212      	bcs.n	8005f22 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	f023 030f 	bic.w	r3, r3, #15
 8005f04:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	085b      	lsrs	r3, r3, #1
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	f003 0307 	and.w	r3, r3, #7
 8005f10:	b29a      	uxth	r2, r3
 8005f12:	89fb      	ldrh	r3, [r7, #14]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	89fa      	ldrh	r2, [r7, #14]
 8005f1e:	60da      	str	r2, [r3, #12]
 8005f20:	e04e      	b.n	8005fc0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	76bb      	strb	r3, [r7, #26]
 8005f26:	e04b      	b.n	8005fc0 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f28:	7efb      	ldrb	r3, [r7, #27]
 8005f2a:	2b08      	cmp	r3, #8
 8005f2c:	d827      	bhi.n	8005f7e <UART_SetConfig+0x4b6>
 8005f2e:	a201      	add	r2, pc, #4	; (adr r2, 8005f34 <UART_SetConfig+0x46c>)
 8005f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f34:	08005f59 	.word	0x08005f59
 8005f38:	08005f61 	.word	0x08005f61
 8005f3c:	08005f69 	.word	0x08005f69
 8005f40:	08005f7f 	.word	0x08005f7f
 8005f44:	08005f6f 	.word	0x08005f6f
 8005f48:	08005f7f 	.word	0x08005f7f
 8005f4c:	08005f7f 	.word	0x08005f7f
 8005f50:	08005f7f 	.word	0x08005f7f
 8005f54:	08005f77 	.word	0x08005f77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f58:	f7fe fbb6 	bl	80046c8 <HAL_RCC_GetPCLK1Freq>
 8005f5c:	6178      	str	r0, [r7, #20]
        break;
 8005f5e:	e013      	b.n	8005f88 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f60:	f7fe fbc8 	bl	80046f4 <HAL_RCC_GetPCLK2Freq>
 8005f64:	6178      	str	r0, [r7, #20]
        break;
 8005f66:	e00f      	b.n	8005f88 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f68:	4b1b      	ldr	r3, [pc, #108]	; (8005fd8 <UART_SetConfig+0x510>)
 8005f6a:	617b      	str	r3, [r7, #20]
        break;
 8005f6c:	e00c      	b.n	8005f88 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f6e:	f7fe fb13 	bl	8004598 <HAL_RCC_GetSysClockFreq>
 8005f72:	6178      	str	r0, [r7, #20]
        break;
 8005f74:	e008      	b.n	8005f88 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f7a:	617b      	str	r3, [r7, #20]
        break;
 8005f7c:	e004      	b.n	8005f88 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	76bb      	strb	r3, [r7, #26]
        break;
 8005f86:	bf00      	nop
    }

    if (pclk != 0U)
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d018      	beq.n	8005fc0 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	085a      	lsrs	r2, r3, #1
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	441a      	add	r2, r3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	2b0f      	cmp	r3, #15
 8005fa8:	d908      	bls.n	8005fbc <UART_SetConfig+0x4f4>
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fb0:	d204      	bcs.n	8005fbc <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	693a      	ldr	r2, [r7, #16]
 8005fb8:	60da      	str	r2, [r3, #12]
 8005fba:	e001      	b.n	8005fc0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005fcc:	7ebb      	ldrb	r3, [r7, #26]
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3720      	adds	r7, #32
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bdb0      	pop	{r4, r5, r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	00f42400 	.word	0x00f42400

08005fdc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe8:	f003 0301 	and.w	r3, r3, #1
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d00a      	beq.n	8006006 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	430a      	orrs	r2, r1
 8006004:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800600a:	f003 0302 	and.w	r3, r3, #2
 800600e:	2b00      	cmp	r3, #0
 8006010:	d00a      	beq.n	8006028 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	430a      	orrs	r2, r1
 8006026:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800602c:	f003 0304 	and.w	r3, r3, #4
 8006030:	2b00      	cmp	r3, #0
 8006032:	d00a      	beq.n	800604a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	430a      	orrs	r2, r1
 8006048:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800604e:	f003 0308 	and.w	r3, r3, #8
 8006052:	2b00      	cmp	r3, #0
 8006054:	d00a      	beq.n	800606c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	430a      	orrs	r2, r1
 800606a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006070:	f003 0310 	and.w	r3, r3, #16
 8006074:	2b00      	cmp	r3, #0
 8006076:	d00a      	beq.n	800608e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	689b      	ldr	r3, [r3, #8]
 800607e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	430a      	orrs	r2, r1
 800608c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006092:	f003 0320 	and.w	r3, r3, #32
 8006096:	2b00      	cmp	r3, #0
 8006098:	d00a      	beq.n	80060b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	430a      	orrs	r2, r1
 80060ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d01a      	beq.n	80060f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	430a      	orrs	r2, r1
 80060d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060da:	d10a      	bne.n	80060f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	430a      	orrs	r2, r1
 80060f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d00a      	beq.n	8006114 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	430a      	orrs	r2, r1
 8006112:	605a      	str	r2, [r3, #4]
  }
}
 8006114:	bf00      	nop
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b086      	sub	sp, #24
 8006124:	af02      	add	r7, sp, #8
 8006126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2200      	movs	r2, #0
 800612c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006130:	f7fc fd26 	bl	8002b80 <HAL_GetTick>
 8006134:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 0308 	and.w	r3, r3, #8
 8006140:	2b08      	cmp	r3, #8
 8006142:	d10e      	bne.n	8006162 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006144:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006148:	9300      	str	r3, [sp, #0]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f000 f82d 	bl	80061b2 <UART_WaitOnFlagUntilTimeout>
 8006158:	4603      	mov	r3, r0
 800615a:	2b00      	cmp	r3, #0
 800615c:	d001      	beq.n	8006162 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800615e:	2303      	movs	r3, #3
 8006160:	e023      	b.n	80061aa <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 0304 	and.w	r3, r3, #4
 800616c:	2b04      	cmp	r3, #4
 800616e:	d10e      	bne.n	800618e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006170:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006174:	9300      	str	r3, [sp, #0]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2200      	movs	r2, #0
 800617a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f000 f817 	bl	80061b2 <UART_WaitOnFlagUntilTimeout>
 8006184:	4603      	mov	r3, r0
 8006186:	2b00      	cmp	r3, #0
 8006188:	d001      	beq.n	800618e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800618a:	2303      	movs	r3, #3
 800618c:	e00d      	b.n	80061aa <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2220      	movs	r2, #32
 8006192:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2220      	movs	r2, #32
 8006198:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80061a8:	2300      	movs	r3, #0
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3710      	adds	r7, #16
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80061b2:	b580      	push	{r7, lr}
 80061b4:	b084      	sub	sp, #16
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	60f8      	str	r0, [r7, #12]
 80061ba:	60b9      	str	r1, [r7, #8]
 80061bc:	603b      	str	r3, [r7, #0]
 80061be:	4613      	mov	r3, r2
 80061c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061c2:	e05e      	b.n	8006282 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ca:	d05a      	beq.n	8006282 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061cc:	f7fc fcd8 	bl	8002b80 <HAL_GetTick>
 80061d0:	4602      	mov	r2, r0
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	69ba      	ldr	r2, [r7, #24]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d302      	bcc.n	80061e2 <UART_WaitOnFlagUntilTimeout+0x30>
 80061dc:	69bb      	ldr	r3, [r7, #24]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d11b      	bne.n	800621a <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80061f0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	689a      	ldr	r2, [r3, #8]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f022 0201 	bic.w	r2, r2, #1
 8006200:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2220      	movs	r2, #32
 8006206:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2220      	movs	r2, #32
 800620c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2200      	movs	r2, #0
 8006212:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006216:	2303      	movs	r3, #3
 8006218:	e043      	b.n	80062a2 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f003 0304 	and.w	r3, r3, #4
 8006224:	2b00      	cmp	r3, #0
 8006226:	d02c      	beq.n	8006282 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	69db      	ldr	r3, [r3, #28]
 800622e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006232:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006236:	d124      	bne.n	8006282 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006240:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006250:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	689a      	ldr	r2, [r3, #8]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f022 0201 	bic.w	r2, r2, #1
 8006260:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2220      	movs	r2, #32
 8006266:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2220      	movs	r2, #32
 800626c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2220      	movs	r2, #32
 8006272:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2200      	movs	r2, #0
 800627a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800627e:	2303      	movs	r3, #3
 8006280:	e00f      	b.n	80062a2 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	69da      	ldr	r2, [r3, #28]
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	4013      	ands	r3, r2
 800628c:	68ba      	ldr	r2, [r7, #8]
 800628e:	429a      	cmp	r2, r3
 8006290:	bf0c      	ite	eq
 8006292:	2301      	moveq	r3, #1
 8006294:	2300      	movne	r3, #0
 8006296:	b2db      	uxtb	r3, r3
 8006298:	461a      	mov	r2, r3
 800629a:	79fb      	ldrb	r3, [r7, #7]
 800629c:	429a      	cmp	r2, r3
 800629e:	d091      	beq.n	80061c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062a0:	2300      	movs	r3, #0
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3710      	adds	r7, #16
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}

080062aa <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80062aa:	b480      	push	{r7}
 80062ac:	b085      	sub	sp, #20
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	4603      	mov	r3, r0
 80062b2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80062b4:	2300      	movs	r3, #0
 80062b6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80062b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80062bc:	2b84      	cmp	r3, #132	; 0x84
 80062be:	d005      	beq.n	80062cc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80062c0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	4413      	add	r3, r2
 80062c8:	3303      	adds	r3, #3
 80062ca:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80062cc:	68fb      	ldr	r3, [r7, #12]
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3714      	adds	r7, #20
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr

080062da <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80062da:	b580      	push	{r7, lr}
 80062dc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80062de:	f000 fa5d 	bl	800679c <vTaskStartScheduler>
  
  return osOK;
 80062e2:	2300      	movs	r3, #0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	bd80      	pop	{r7, pc}

080062e8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80062e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062ea:	b089      	sub	sp, #36	; 0x24
 80062ec:	af04      	add	r7, sp, #16
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	695b      	ldr	r3, [r3, #20]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d020      	beq.n	800633c <osThreadCreate+0x54>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	699b      	ldr	r3, [r3, #24]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d01c      	beq.n	800633c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	685c      	ldr	r4, [r3, #4]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681d      	ldr	r5, [r3, #0]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	691e      	ldr	r6, [r3, #16]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006314:	4618      	mov	r0, r3
 8006316:	f7ff ffc8 	bl	80062aa <makeFreeRtosPriority>
 800631a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	695b      	ldr	r3, [r3, #20]
 8006320:	687a      	ldr	r2, [r7, #4]
 8006322:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006324:	9202      	str	r2, [sp, #8]
 8006326:	9301      	str	r3, [sp, #4]
 8006328:	9100      	str	r1, [sp, #0]
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	4632      	mov	r2, r6
 800632e:	4629      	mov	r1, r5
 8006330:	4620      	mov	r0, r4
 8006332:	f000 f8a0 	bl	8006476 <xTaskCreateStatic>
 8006336:	4603      	mov	r3, r0
 8006338:	60fb      	str	r3, [r7, #12]
 800633a:	e01c      	b.n	8006376 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	685c      	ldr	r4, [r3, #4]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006348:	b29e      	uxth	r6, r3
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006350:	4618      	mov	r0, r3
 8006352:	f7ff ffaa 	bl	80062aa <makeFreeRtosPriority>
 8006356:	4602      	mov	r2, r0
 8006358:	f107 030c 	add.w	r3, r7, #12
 800635c:	9301      	str	r3, [sp, #4]
 800635e:	9200      	str	r2, [sp, #0]
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	4632      	mov	r2, r6
 8006364:	4629      	mov	r1, r5
 8006366:	4620      	mov	r0, r4
 8006368:	f000 f8e2 	bl	8006530 <xTaskCreate>
 800636c:	4603      	mov	r3, r0
 800636e:	2b01      	cmp	r3, #1
 8006370:	d001      	beq.n	8006376 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006372:	2300      	movs	r3, #0
 8006374:	e000      	b.n	8006378 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006376:	68fb      	ldr	r3, [r7, #12]
}
 8006378:	4618      	mov	r0, r3
 800637a:	3714      	adds	r7, #20
 800637c:	46bd      	mov	sp, r7
 800637e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006380 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006380:	b480      	push	{r7}
 8006382:	b083      	sub	sp, #12
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f103 0208 	add.w	r2, r3, #8
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	f04f 32ff 	mov.w	r2, #4294967295
 8006398:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f103 0208 	add.w	r2, r3, #8
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f103 0208 	add.w	r2, r3, #8
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2200      	movs	r2, #0
 80063b2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80063b4:	bf00      	nop
 80063b6:	370c      	adds	r7, #12
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr

080063c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80063c0:	b480      	push	{r7}
 80063c2:	b083      	sub	sp, #12
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80063ce:	bf00      	nop
 80063d0:	370c      	adds	r7, #12
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr

080063da <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80063da:	b480      	push	{r7}
 80063dc:	b085      	sub	sp, #20
 80063de:	af00      	add	r7, sp, #0
 80063e0:	6078      	str	r0, [r7, #4]
 80063e2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	68fa      	ldr	r2, [r7, #12]
 80063ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	689a      	ldr	r2, [r3, #8]
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	683a      	ldr	r2, [r7, #0]
 80063fe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	683a      	ldr	r2, [r7, #0]
 8006404:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	1c5a      	adds	r2, r3, #1
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	601a      	str	r2, [r3, #0]
}
 8006416:	bf00      	nop
 8006418:	3714      	adds	r7, #20
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr

08006422 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006422:	b480      	push	{r7}
 8006424:	b085      	sub	sp, #20
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	691b      	ldr	r3, [r3, #16]
 800642e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	6892      	ldr	r2, [r2, #8]
 8006438:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	687a      	ldr	r2, [r7, #4]
 8006440:	6852      	ldr	r2, [r2, #4]
 8006442:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	429a      	cmp	r2, r3
 800644c:	d103      	bne.n	8006456 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	689a      	ldr	r2, [r3, #8]
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2200      	movs	r2, #0
 800645a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	1e5a      	subs	r2, r3, #1
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
}
 800646a:	4618      	mov	r0, r3
 800646c:	3714      	adds	r7, #20
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr

08006476 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006476:	b580      	push	{r7, lr}
 8006478:	b08e      	sub	sp, #56	; 0x38
 800647a:	af04      	add	r7, sp, #16
 800647c:	60f8      	str	r0, [r7, #12]
 800647e:	60b9      	str	r1, [r7, #8]
 8006480:	607a      	str	r2, [r7, #4]
 8006482:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006486:	2b00      	cmp	r3, #0
 8006488:	d10a      	bne.n	80064a0 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800648a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800648e:	f383 8811 	msr	BASEPRI, r3
 8006492:	f3bf 8f6f 	isb	sy
 8006496:	f3bf 8f4f 	dsb	sy
 800649a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800649c:	bf00      	nop
 800649e:	e7fe      	b.n	800649e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80064a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10a      	bne.n	80064bc <xTaskCreateStatic+0x46>
	__asm volatile
 80064a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064aa:	f383 8811 	msr	BASEPRI, r3
 80064ae:	f3bf 8f6f 	isb	sy
 80064b2:	f3bf 8f4f 	dsb	sy
 80064b6:	61fb      	str	r3, [r7, #28]
}
 80064b8:	bf00      	nop
 80064ba:	e7fe      	b.n	80064ba <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80064bc:	2354      	movs	r3, #84	; 0x54
 80064be:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	2b54      	cmp	r3, #84	; 0x54
 80064c4:	d00a      	beq.n	80064dc <xTaskCreateStatic+0x66>
	__asm volatile
 80064c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ca:	f383 8811 	msr	BASEPRI, r3
 80064ce:	f3bf 8f6f 	isb	sy
 80064d2:	f3bf 8f4f 	dsb	sy
 80064d6:	61bb      	str	r3, [r7, #24]
}
 80064d8:	bf00      	nop
 80064da:	e7fe      	b.n	80064da <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80064dc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80064de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d01e      	beq.n	8006522 <xTaskCreateStatic+0xac>
 80064e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d01b      	beq.n	8006522 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80064ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064ec:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80064ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80064f2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80064f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f6:	2202      	movs	r2, #2
 80064f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80064fc:	2300      	movs	r3, #0
 80064fe:	9303      	str	r3, [sp, #12]
 8006500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006502:	9302      	str	r3, [sp, #8]
 8006504:	f107 0314 	add.w	r3, r7, #20
 8006508:	9301      	str	r3, [sp, #4]
 800650a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800650c:	9300      	str	r3, [sp, #0]
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	68b9      	ldr	r1, [r7, #8]
 8006514:	68f8      	ldr	r0, [r7, #12]
 8006516:	f000 f850 	bl	80065ba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800651a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800651c:	f000 f8d4 	bl	80066c8 <prvAddNewTaskToReadyList>
 8006520:	e001      	b.n	8006526 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006522:	2300      	movs	r3, #0
 8006524:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006526:	697b      	ldr	r3, [r7, #20]
	}
 8006528:	4618      	mov	r0, r3
 800652a:	3728      	adds	r7, #40	; 0x28
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}

08006530 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006530:	b580      	push	{r7, lr}
 8006532:	b08c      	sub	sp, #48	; 0x30
 8006534:	af04      	add	r7, sp, #16
 8006536:	60f8      	str	r0, [r7, #12]
 8006538:	60b9      	str	r1, [r7, #8]
 800653a:	603b      	str	r3, [r7, #0]
 800653c:	4613      	mov	r3, r2
 800653e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006540:	88fb      	ldrh	r3, [r7, #6]
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	4618      	mov	r0, r3
 8006546:	f000 fe3f 	bl	80071c8 <pvPortMalloc>
 800654a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00e      	beq.n	8006570 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006552:	2054      	movs	r0, #84	; 0x54
 8006554:	f000 fe38 	bl	80071c8 <pvPortMalloc>
 8006558:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800655a:	69fb      	ldr	r3, [r7, #28]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d003      	beq.n	8006568 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	697a      	ldr	r2, [r7, #20]
 8006564:	631a      	str	r2, [r3, #48]	; 0x30
 8006566:	e005      	b.n	8006574 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006568:	6978      	ldr	r0, [r7, #20]
 800656a:	f000 fef9 	bl	8007360 <vPortFree>
 800656e:	e001      	b.n	8006574 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006570:	2300      	movs	r3, #0
 8006572:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006574:	69fb      	ldr	r3, [r7, #28]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d017      	beq.n	80065aa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800657a:	69fb      	ldr	r3, [r7, #28]
 800657c:	2200      	movs	r2, #0
 800657e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006582:	88fa      	ldrh	r2, [r7, #6]
 8006584:	2300      	movs	r3, #0
 8006586:	9303      	str	r3, [sp, #12]
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	9302      	str	r3, [sp, #8]
 800658c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800658e:	9301      	str	r3, [sp, #4]
 8006590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006592:	9300      	str	r3, [sp, #0]
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	68b9      	ldr	r1, [r7, #8]
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f000 f80e 	bl	80065ba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800659e:	69f8      	ldr	r0, [r7, #28]
 80065a0:	f000 f892 	bl	80066c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80065a4:	2301      	movs	r3, #1
 80065a6:	61bb      	str	r3, [r7, #24]
 80065a8:	e002      	b.n	80065b0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80065aa:	f04f 33ff 	mov.w	r3, #4294967295
 80065ae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80065b0:	69bb      	ldr	r3, [r7, #24]
	}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3720      	adds	r7, #32
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}

080065ba <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80065ba:	b580      	push	{r7, lr}
 80065bc:	b088      	sub	sp, #32
 80065be:	af00      	add	r7, sp, #0
 80065c0:	60f8      	str	r0, [r7, #12]
 80065c2:	60b9      	str	r1, [r7, #8]
 80065c4:	607a      	str	r2, [r7, #4]
 80065c6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80065c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80065d2:	3b01      	subs	r3, #1
 80065d4:	009b      	lsls	r3, r3, #2
 80065d6:	4413      	add	r3, r2
 80065d8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80065da:	69bb      	ldr	r3, [r7, #24]
 80065dc:	f023 0307 	bic.w	r3, r3, #7
 80065e0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80065e2:	69bb      	ldr	r3, [r7, #24]
 80065e4:	f003 0307 	and.w	r3, r3, #7
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d00a      	beq.n	8006602 <prvInitialiseNewTask+0x48>
	__asm volatile
 80065ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065f0:	f383 8811 	msr	BASEPRI, r3
 80065f4:	f3bf 8f6f 	isb	sy
 80065f8:	f3bf 8f4f 	dsb	sy
 80065fc:	617b      	str	r3, [r7, #20]
}
 80065fe:	bf00      	nop
 8006600:	e7fe      	b.n	8006600 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d01f      	beq.n	8006648 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006608:	2300      	movs	r3, #0
 800660a:	61fb      	str	r3, [r7, #28]
 800660c:	e012      	b.n	8006634 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800660e:	68ba      	ldr	r2, [r7, #8]
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	4413      	add	r3, r2
 8006614:	7819      	ldrb	r1, [r3, #0]
 8006616:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006618:	69fb      	ldr	r3, [r7, #28]
 800661a:	4413      	add	r3, r2
 800661c:	3334      	adds	r3, #52	; 0x34
 800661e:	460a      	mov	r2, r1
 8006620:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006622:	68ba      	ldr	r2, [r7, #8]
 8006624:	69fb      	ldr	r3, [r7, #28]
 8006626:	4413      	add	r3, r2
 8006628:	781b      	ldrb	r3, [r3, #0]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d006      	beq.n	800663c <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800662e:	69fb      	ldr	r3, [r7, #28]
 8006630:	3301      	adds	r3, #1
 8006632:	61fb      	str	r3, [r7, #28]
 8006634:	69fb      	ldr	r3, [r7, #28]
 8006636:	2b0f      	cmp	r3, #15
 8006638:	d9e9      	bls.n	800660e <prvInitialiseNewTask+0x54>
 800663a:	e000      	b.n	800663e <prvInitialiseNewTask+0x84>
			{
				break;
 800663c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800663e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006640:	2200      	movs	r2, #0
 8006642:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006646:	e003      	b.n	8006650 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800664a:	2200      	movs	r2, #0
 800664c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006652:	2b06      	cmp	r3, #6
 8006654:	d901      	bls.n	800665a <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006656:	2306      	movs	r3, #6
 8006658:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800665a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800665c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800665e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006662:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006664:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006668:	2200      	movs	r2, #0
 800666a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800666c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800666e:	3304      	adds	r3, #4
 8006670:	4618      	mov	r0, r3
 8006672:	f7ff fea5 	bl	80063c0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006678:	3318      	adds	r3, #24
 800667a:	4618      	mov	r0, r3
 800667c:	f7ff fea0 	bl	80063c0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006682:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006684:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006688:	f1c3 0207 	rsb	r2, r3, #7
 800668c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800668e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006692:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006694:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006698:	2200      	movs	r2, #0
 800669a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800669c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800669e:	2200      	movs	r2, #0
 80066a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80066a4:	683a      	ldr	r2, [r7, #0]
 80066a6:	68f9      	ldr	r1, [r7, #12]
 80066a8:	69b8      	ldr	r0, [r7, #24]
 80066aa:	f000 fb7b 	bl	8006da4 <pxPortInitialiseStack>
 80066ae:	4602      	mov	r2, r0
 80066b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80066b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d002      	beq.n	80066c0 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80066ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066be:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80066c0:	bf00      	nop
 80066c2:	3720      	adds	r7, #32
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b082      	sub	sp, #8
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80066d0:	f000 fc98 	bl	8007004 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80066d4:	4b2a      	ldr	r3, [pc, #168]	; (8006780 <prvAddNewTaskToReadyList+0xb8>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	3301      	adds	r3, #1
 80066da:	4a29      	ldr	r2, [pc, #164]	; (8006780 <prvAddNewTaskToReadyList+0xb8>)
 80066dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80066de:	4b29      	ldr	r3, [pc, #164]	; (8006784 <prvAddNewTaskToReadyList+0xbc>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d109      	bne.n	80066fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80066e6:	4a27      	ldr	r2, [pc, #156]	; (8006784 <prvAddNewTaskToReadyList+0xbc>)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80066ec:	4b24      	ldr	r3, [pc, #144]	; (8006780 <prvAddNewTaskToReadyList+0xb8>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d110      	bne.n	8006716 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80066f4:	f000 fa98 	bl	8006c28 <prvInitialiseTaskLists>
 80066f8:	e00d      	b.n	8006716 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80066fa:	4b23      	ldr	r3, [pc, #140]	; (8006788 <prvAddNewTaskToReadyList+0xc0>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d109      	bne.n	8006716 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006702:	4b20      	ldr	r3, [pc, #128]	; (8006784 <prvAddNewTaskToReadyList+0xbc>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800670c:	429a      	cmp	r2, r3
 800670e:	d802      	bhi.n	8006716 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006710:	4a1c      	ldr	r2, [pc, #112]	; (8006784 <prvAddNewTaskToReadyList+0xbc>)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006716:	4b1d      	ldr	r3, [pc, #116]	; (800678c <prvAddNewTaskToReadyList+0xc4>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	3301      	adds	r3, #1
 800671c:	4a1b      	ldr	r2, [pc, #108]	; (800678c <prvAddNewTaskToReadyList+0xc4>)
 800671e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006724:	2201      	movs	r2, #1
 8006726:	409a      	lsls	r2, r3
 8006728:	4b19      	ldr	r3, [pc, #100]	; (8006790 <prvAddNewTaskToReadyList+0xc8>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4313      	orrs	r3, r2
 800672e:	4a18      	ldr	r2, [pc, #96]	; (8006790 <prvAddNewTaskToReadyList+0xc8>)
 8006730:	6013      	str	r3, [r2, #0]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006736:	4613      	mov	r3, r2
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	4413      	add	r3, r2
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	4a15      	ldr	r2, [pc, #84]	; (8006794 <prvAddNewTaskToReadyList+0xcc>)
 8006740:	441a      	add	r2, r3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	3304      	adds	r3, #4
 8006746:	4619      	mov	r1, r3
 8006748:	4610      	mov	r0, r2
 800674a:	f7ff fe46 	bl	80063da <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800674e:	f000 fc89 	bl	8007064 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006752:	4b0d      	ldr	r3, [pc, #52]	; (8006788 <prvAddNewTaskToReadyList+0xc0>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d00e      	beq.n	8006778 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800675a:	4b0a      	ldr	r3, [pc, #40]	; (8006784 <prvAddNewTaskToReadyList+0xbc>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006764:	429a      	cmp	r2, r3
 8006766:	d207      	bcs.n	8006778 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006768:	4b0b      	ldr	r3, [pc, #44]	; (8006798 <prvAddNewTaskToReadyList+0xd0>)
 800676a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800676e:	601a      	str	r2, [r3, #0]
 8006770:	f3bf 8f4f 	dsb	sy
 8006774:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006778:	bf00      	nop
 800677a:	3708      	adds	r7, #8
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}
 8006780:	20000498 	.word	0x20000498
 8006784:	20000398 	.word	0x20000398
 8006788:	200004a4 	.word	0x200004a4
 800678c:	200004b4 	.word	0x200004b4
 8006790:	200004a0 	.word	0x200004a0
 8006794:	2000039c 	.word	0x2000039c
 8006798:	e000ed04 	.word	0xe000ed04

0800679c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b08a      	sub	sp, #40	; 0x28
 80067a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80067a2:	2300      	movs	r3, #0
 80067a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80067a6:	2300      	movs	r3, #0
 80067a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80067aa:	463a      	mov	r2, r7
 80067ac:	1d39      	adds	r1, r7, #4
 80067ae:	f107 0308 	add.w	r3, r7, #8
 80067b2:	4618      	mov	r0, r3
 80067b4:	f7fb fccc 	bl	8002150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80067b8:	6839      	ldr	r1, [r7, #0]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	68ba      	ldr	r2, [r7, #8]
 80067be:	9202      	str	r2, [sp, #8]
 80067c0:	9301      	str	r3, [sp, #4]
 80067c2:	2300      	movs	r3, #0
 80067c4:	9300      	str	r3, [sp, #0]
 80067c6:	2300      	movs	r3, #0
 80067c8:	460a      	mov	r2, r1
 80067ca:	491e      	ldr	r1, [pc, #120]	; (8006844 <vTaskStartScheduler+0xa8>)
 80067cc:	481e      	ldr	r0, [pc, #120]	; (8006848 <vTaskStartScheduler+0xac>)
 80067ce:	f7ff fe52 	bl	8006476 <xTaskCreateStatic>
 80067d2:	4603      	mov	r3, r0
 80067d4:	4a1d      	ldr	r2, [pc, #116]	; (800684c <vTaskStartScheduler+0xb0>)
 80067d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80067d8:	4b1c      	ldr	r3, [pc, #112]	; (800684c <vTaskStartScheduler+0xb0>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d002      	beq.n	80067e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80067e0:	2301      	movs	r3, #1
 80067e2:	617b      	str	r3, [r7, #20]
 80067e4:	e001      	b.n	80067ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80067e6:	2300      	movs	r3, #0
 80067e8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d116      	bne.n	800681e <vTaskStartScheduler+0x82>
	__asm volatile
 80067f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f4:	f383 8811 	msr	BASEPRI, r3
 80067f8:	f3bf 8f6f 	isb	sy
 80067fc:	f3bf 8f4f 	dsb	sy
 8006800:	613b      	str	r3, [r7, #16]
}
 8006802:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006804:	4b12      	ldr	r3, [pc, #72]	; (8006850 <vTaskStartScheduler+0xb4>)
 8006806:	f04f 32ff 	mov.w	r2, #4294967295
 800680a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800680c:	4b11      	ldr	r3, [pc, #68]	; (8006854 <vTaskStartScheduler+0xb8>)
 800680e:	2201      	movs	r2, #1
 8006810:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006812:	4b11      	ldr	r3, [pc, #68]	; (8006858 <vTaskStartScheduler+0xbc>)
 8006814:	2200      	movs	r2, #0
 8006816:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006818:	f000 fb52 	bl	8006ec0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800681c:	e00e      	b.n	800683c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006824:	d10a      	bne.n	800683c <vTaskStartScheduler+0xa0>
	__asm volatile
 8006826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800682a:	f383 8811 	msr	BASEPRI, r3
 800682e:	f3bf 8f6f 	isb	sy
 8006832:	f3bf 8f4f 	dsb	sy
 8006836:	60fb      	str	r3, [r7, #12]
}
 8006838:	bf00      	nop
 800683a:	e7fe      	b.n	800683a <vTaskStartScheduler+0x9e>
}
 800683c:	bf00      	nop
 800683e:	3718      	adds	r7, #24
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}
 8006844:	08007a88 	.word	0x08007a88
 8006848:	08006bf9 	.word	0x08006bf9
 800684c:	200004bc 	.word	0x200004bc
 8006850:	200004b8 	.word	0x200004b8
 8006854:	200004a4 	.word	0x200004a4
 8006858:	2000049c 	.word	0x2000049c

0800685c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800685c:	b480      	push	{r7}
 800685e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006860:	4b04      	ldr	r3, [pc, #16]	; (8006874 <vTaskSuspendAll+0x18>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	3301      	adds	r3, #1
 8006866:	4a03      	ldr	r2, [pc, #12]	; (8006874 <vTaskSuspendAll+0x18>)
 8006868:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800686a:	bf00      	nop
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr
 8006874:	200004c0 	.word	0x200004c0

08006878 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b084      	sub	sp, #16
 800687c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800687e:	2300      	movs	r3, #0
 8006880:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006882:	2300      	movs	r3, #0
 8006884:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006886:	4b41      	ldr	r3, [pc, #260]	; (800698c <xTaskResumeAll+0x114>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d10a      	bne.n	80068a4 <xTaskResumeAll+0x2c>
	__asm volatile
 800688e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006892:	f383 8811 	msr	BASEPRI, r3
 8006896:	f3bf 8f6f 	isb	sy
 800689a:	f3bf 8f4f 	dsb	sy
 800689e:	603b      	str	r3, [r7, #0]
}
 80068a0:	bf00      	nop
 80068a2:	e7fe      	b.n	80068a2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80068a4:	f000 fbae 	bl	8007004 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80068a8:	4b38      	ldr	r3, [pc, #224]	; (800698c <xTaskResumeAll+0x114>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	3b01      	subs	r3, #1
 80068ae:	4a37      	ldr	r2, [pc, #220]	; (800698c <xTaskResumeAll+0x114>)
 80068b0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80068b2:	4b36      	ldr	r3, [pc, #216]	; (800698c <xTaskResumeAll+0x114>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d161      	bne.n	800697e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80068ba:	4b35      	ldr	r3, [pc, #212]	; (8006990 <xTaskResumeAll+0x118>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d05d      	beq.n	800697e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80068c2:	e02e      	b.n	8006922 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068c4:	4b33      	ldr	r3, [pc, #204]	; (8006994 <xTaskResumeAll+0x11c>)
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	3318      	adds	r3, #24
 80068d0:	4618      	mov	r0, r3
 80068d2:	f7ff fda6 	bl	8006422 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	3304      	adds	r3, #4
 80068da:	4618      	mov	r0, r3
 80068dc:	f7ff fda1 	bl	8006422 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068e4:	2201      	movs	r2, #1
 80068e6:	409a      	lsls	r2, r3
 80068e8:	4b2b      	ldr	r3, [pc, #172]	; (8006998 <xTaskResumeAll+0x120>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	4a2a      	ldr	r2, [pc, #168]	; (8006998 <xTaskResumeAll+0x120>)
 80068f0:	6013      	str	r3, [r2, #0]
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068f6:	4613      	mov	r3, r2
 80068f8:	009b      	lsls	r3, r3, #2
 80068fa:	4413      	add	r3, r2
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	4a27      	ldr	r2, [pc, #156]	; (800699c <xTaskResumeAll+0x124>)
 8006900:	441a      	add	r2, r3
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	3304      	adds	r3, #4
 8006906:	4619      	mov	r1, r3
 8006908:	4610      	mov	r0, r2
 800690a:	f7ff fd66 	bl	80063da <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006912:	4b23      	ldr	r3, [pc, #140]	; (80069a0 <xTaskResumeAll+0x128>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006918:	429a      	cmp	r2, r3
 800691a:	d302      	bcc.n	8006922 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800691c:	4b21      	ldr	r3, [pc, #132]	; (80069a4 <xTaskResumeAll+0x12c>)
 800691e:	2201      	movs	r2, #1
 8006920:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006922:	4b1c      	ldr	r3, [pc, #112]	; (8006994 <xTaskResumeAll+0x11c>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1cc      	bne.n	80068c4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d001      	beq.n	8006934 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006930:	f000 fa18 	bl	8006d64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006934:	4b1c      	ldr	r3, [pc, #112]	; (80069a8 <xTaskResumeAll+0x130>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d010      	beq.n	8006962 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006940:	f000 f846 	bl	80069d0 <xTaskIncrementTick>
 8006944:	4603      	mov	r3, r0
 8006946:	2b00      	cmp	r3, #0
 8006948:	d002      	beq.n	8006950 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800694a:	4b16      	ldr	r3, [pc, #88]	; (80069a4 <xTaskResumeAll+0x12c>)
 800694c:	2201      	movs	r2, #1
 800694e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	3b01      	subs	r3, #1
 8006954:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d1f1      	bne.n	8006940 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800695c:	4b12      	ldr	r3, [pc, #72]	; (80069a8 <xTaskResumeAll+0x130>)
 800695e:	2200      	movs	r2, #0
 8006960:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006962:	4b10      	ldr	r3, [pc, #64]	; (80069a4 <xTaskResumeAll+0x12c>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d009      	beq.n	800697e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800696a:	2301      	movs	r3, #1
 800696c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800696e:	4b0f      	ldr	r3, [pc, #60]	; (80069ac <xTaskResumeAll+0x134>)
 8006970:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006974:	601a      	str	r2, [r3, #0]
 8006976:	f3bf 8f4f 	dsb	sy
 800697a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800697e:	f000 fb71 	bl	8007064 <vPortExitCritical>

	return xAlreadyYielded;
 8006982:	68bb      	ldr	r3, [r7, #8]
}
 8006984:	4618      	mov	r0, r3
 8006986:	3710      	adds	r7, #16
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}
 800698c:	200004c0 	.word	0x200004c0
 8006990:	20000498 	.word	0x20000498
 8006994:	20000458 	.word	0x20000458
 8006998:	200004a0 	.word	0x200004a0
 800699c:	2000039c 	.word	0x2000039c
 80069a0:	20000398 	.word	0x20000398
 80069a4:	200004ac 	.word	0x200004ac
 80069a8:	200004a8 	.word	0x200004a8
 80069ac:	e000ed04 	.word	0xe000ed04

080069b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80069b6:	4b05      	ldr	r3, [pc, #20]	; (80069cc <xTaskGetTickCount+0x1c>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80069bc:	687b      	ldr	r3, [r7, #4]
}
 80069be:	4618      	mov	r0, r3
 80069c0:	370c      	adds	r7, #12
 80069c2:	46bd      	mov	sp, r7
 80069c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c8:	4770      	bx	lr
 80069ca:	bf00      	nop
 80069cc:	2000049c 	.word	0x2000049c

080069d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b086      	sub	sp, #24
 80069d4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80069d6:	2300      	movs	r3, #0
 80069d8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069da:	4b4e      	ldr	r3, [pc, #312]	; (8006b14 <xTaskIncrementTick+0x144>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	f040 808e 	bne.w	8006b00 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80069e4:	4b4c      	ldr	r3, [pc, #304]	; (8006b18 <xTaskIncrementTick+0x148>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	3301      	adds	r3, #1
 80069ea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80069ec:	4a4a      	ldr	r2, [pc, #296]	; (8006b18 <xTaskIncrementTick+0x148>)
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d120      	bne.n	8006a3a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80069f8:	4b48      	ldr	r3, [pc, #288]	; (8006b1c <xTaskIncrementTick+0x14c>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d00a      	beq.n	8006a18 <xTaskIncrementTick+0x48>
	__asm volatile
 8006a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a06:	f383 8811 	msr	BASEPRI, r3
 8006a0a:	f3bf 8f6f 	isb	sy
 8006a0e:	f3bf 8f4f 	dsb	sy
 8006a12:	603b      	str	r3, [r7, #0]
}
 8006a14:	bf00      	nop
 8006a16:	e7fe      	b.n	8006a16 <xTaskIncrementTick+0x46>
 8006a18:	4b40      	ldr	r3, [pc, #256]	; (8006b1c <xTaskIncrementTick+0x14c>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	60fb      	str	r3, [r7, #12]
 8006a1e:	4b40      	ldr	r3, [pc, #256]	; (8006b20 <xTaskIncrementTick+0x150>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a3e      	ldr	r2, [pc, #248]	; (8006b1c <xTaskIncrementTick+0x14c>)
 8006a24:	6013      	str	r3, [r2, #0]
 8006a26:	4a3e      	ldr	r2, [pc, #248]	; (8006b20 <xTaskIncrementTick+0x150>)
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6013      	str	r3, [r2, #0]
 8006a2c:	4b3d      	ldr	r3, [pc, #244]	; (8006b24 <xTaskIncrementTick+0x154>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	3301      	adds	r3, #1
 8006a32:	4a3c      	ldr	r2, [pc, #240]	; (8006b24 <xTaskIncrementTick+0x154>)
 8006a34:	6013      	str	r3, [r2, #0]
 8006a36:	f000 f995 	bl	8006d64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006a3a:	4b3b      	ldr	r3, [pc, #236]	; (8006b28 <xTaskIncrementTick+0x158>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	693a      	ldr	r2, [r7, #16]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d348      	bcc.n	8006ad6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a44:	4b35      	ldr	r3, [pc, #212]	; (8006b1c <xTaskIncrementTick+0x14c>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d104      	bne.n	8006a58 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a4e:	4b36      	ldr	r3, [pc, #216]	; (8006b28 <xTaskIncrementTick+0x158>)
 8006a50:	f04f 32ff 	mov.w	r2, #4294967295
 8006a54:	601a      	str	r2, [r3, #0]
					break;
 8006a56:	e03e      	b.n	8006ad6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a58:	4b30      	ldr	r3, [pc, #192]	; (8006b1c <xTaskIncrementTick+0x14c>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	68db      	ldr	r3, [r3, #12]
 8006a5e:	68db      	ldr	r3, [r3, #12]
 8006a60:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006a68:	693a      	ldr	r2, [r7, #16]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d203      	bcs.n	8006a78 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006a70:	4a2d      	ldr	r2, [pc, #180]	; (8006b28 <xTaskIncrementTick+0x158>)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006a76:	e02e      	b.n	8006ad6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	3304      	adds	r3, #4
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f7ff fcd0 	bl	8006422 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d004      	beq.n	8006a94 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	3318      	adds	r3, #24
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f7ff fcc7 	bl	8006422 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a98:	2201      	movs	r2, #1
 8006a9a:	409a      	lsls	r2, r3
 8006a9c:	4b23      	ldr	r3, [pc, #140]	; (8006b2c <xTaskIncrementTick+0x15c>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	4a22      	ldr	r2, [pc, #136]	; (8006b2c <xTaskIncrementTick+0x15c>)
 8006aa4:	6013      	str	r3, [r2, #0]
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006aaa:	4613      	mov	r3, r2
 8006aac:	009b      	lsls	r3, r3, #2
 8006aae:	4413      	add	r3, r2
 8006ab0:	009b      	lsls	r3, r3, #2
 8006ab2:	4a1f      	ldr	r2, [pc, #124]	; (8006b30 <xTaskIncrementTick+0x160>)
 8006ab4:	441a      	add	r2, r3
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	3304      	adds	r3, #4
 8006aba:	4619      	mov	r1, r3
 8006abc:	4610      	mov	r0, r2
 8006abe:	f7ff fc8c 	bl	80063da <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ac6:	4b1b      	ldr	r3, [pc, #108]	; (8006b34 <xTaskIncrementTick+0x164>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d3b9      	bcc.n	8006a44 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ad4:	e7b6      	b.n	8006a44 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006ad6:	4b17      	ldr	r3, [pc, #92]	; (8006b34 <xTaskIncrementTick+0x164>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006adc:	4914      	ldr	r1, [pc, #80]	; (8006b30 <xTaskIncrementTick+0x160>)
 8006ade:	4613      	mov	r3, r2
 8006ae0:	009b      	lsls	r3, r3, #2
 8006ae2:	4413      	add	r3, r2
 8006ae4:	009b      	lsls	r3, r3, #2
 8006ae6:	440b      	add	r3, r1
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	d901      	bls.n	8006af2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8006aee:	2301      	movs	r3, #1
 8006af0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006af2:	4b11      	ldr	r3, [pc, #68]	; (8006b38 <xTaskIncrementTick+0x168>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d007      	beq.n	8006b0a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8006afa:	2301      	movs	r3, #1
 8006afc:	617b      	str	r3, [r7, #20]
 8006afe:	e004      	b.n	8006b0a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006b00:	4b0e      	ldr	r3, [pc, #56]	; (8006b3c <xTaskIncrementTick+0x16c>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	3301      	adds	r3, #1
 8006b06:	4a0d      	ldr	r2, [pc, #52]	; (8006b3c <xTaskIncrementTick+0x16c>)
 8006b08:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006b0a:	697b      	ldr	r3, [r7, #20]
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3718      	adds	r7, #24
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}
 8006b14:	200004c0 	.word	0x200004c0
 8006b18:	2000049c 	.word	0x2000049c
 8006b1c:	20000450 	.word	0x20000450
 8006b20:	20000454 	.word	0x20000454
 8006b24:	200004b0 	.word	0x200004b0
 8006b28:	200004b8 	.word	0x200004b8
 8006b2c:	200004a0 	.word	0x200004a0
 8006b30:	2000039c 	.word	0x2000039c
 8006b34:	20000398 	.word	0x20000398
 8006b38:	200004ac 	.word	0x200004ac
 8006b3c:	200004a8 	.word	0x200004a8

08006b40 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006b40:	b480      	push	{r7}
 8006b42:	b087      	sub	sp, #28
 8006b44:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006b46:	4b27      	ldr	r3, [pc, #156]	; (8006be4 <vTaskSwitchContext+0xa4>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d003      	beq.n	8006b56 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006b4e:	4b26      	ldr	r3, [pc, #152]	; (8006be8 <vTaskSwitchContext+0xa8>)
 8006b50:	2201      	movs	r2, #1
 8006b52:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006b54:	e03f      	b.n	8006bd6 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8006b56:	4b24      	ldr	r3, [pc, #144]	; (8006be8 <vTaskSwitchContext+0xa8>)
 8006b58:	2200      	movs	r2, #0
 8006b5a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b5c:	4b23      	ldr	r3, [pc, #140]	; (8006bec <vTaskSwitchContext+0xac>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	fab3 f383 	clz	r3, r3
 8006b68:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006b6a:	7afb      	ldrb	r3, [r7, #11]
 8006b6c:	f1c3 031f 	rsb	r3, r3, #31
 8006b70:	617b      	str	r3, [r7, #20]
 8006b72:	491f      	ldr	r1, [pc, #124]	; (8006bf0 <vTaskSwitchContext+0xb0>)
 8006b74:	697a      	ldr	r2, [r7, #20]
 8006b76:	4613      	mov	r3, r2
 8006b78:	009b      	lsls	r3, r3, #2
 8006b7a:	4413      	add	r3, r2
 8006b7c:	009b      	lsls	r3, r3, #2
 8006b7e:	440b      	add	r3, r1
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d10a      	bne.n	8006b9c <vTaskSwitchContext+0x5c>
	__asm volatile
 8006b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b8a:	f383 8811 	msr	BASEPRI, r3
 8006b8e:	f3bf 8f6f 	isb	sy
 8006b92:	f3bf 8f4f 	dsb	sy
 8006b96:	607b      	str	r3, [r7, #4]
}
 8006b98:	bf00      	nop
 8006b9a:	e7fe      	b.n	8006b9a <vTaskSwitchContext+0x5a>
 8006b9c:	697a      	ldr	r2, [r7, #20]
 8006b9e:	4613      	mov	r3, r2
 8006ba0:	009b      	lsls	r3, r3, #2
 8006ba2:	4413      	add	r3, r2
 8006ba4:	009b      	lsls	r3, r3, #2
 8006ba6:	4a12      	ldr	r2, [pc, #72]	; (8006bf0 <vTaskSwitchContext+0xb0>)
 8006ba8:	4413      	add	r3, r2
 8006baa:	613b      	str	r3, [r7, #16]
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	685a      	ldr	r2, [r3, #4]
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	605a      	str	r2, [r3, #4]
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	685a      	ldr	r2, [r3, #4]
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	3308      	adds	r3, #8
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d104      	bne.n	8006bcc <vTaskSwitchContext+0x8c>
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	685a      	ldr	r2, [r3, #4]
 8006bc8:	693b      	ldr	r3, [r7, #16]
 8006bca:	605a      	str	r2, [r3, #4]
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	68db      	ldr	r3, [r3, #12]
 8006bd2:	4a08      	ldr	r2, [pc, #32]	; (8006bf4 <vTaskSwitchContext+0xb4>)
 8006bd4:	6013      	str	r3, [r2, #0]
}
 8006bd6:	bf00      	nop
 8006bd8:	371c      	adds	r7, #28
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	200004c0 	.word	0x200004c0
 8006be8:	200004ac 	.word	0x200004ac
 8006bec:	200004a0 	.word	0x200004a0
 8006bf0:	2000039c 	.word	0x2000039c
 8006bf4:	20000398 	.word	0x20000398

08006bf8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b082      	sub	sp, #8
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006c00:	f000 f852 	bl	8006ca8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006c04:	4b06      	ldr	r3, [pc, #24]	; (8006c20 <prvIdleTask+0x28>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	d9f9      	bls.n	8006c00 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006c0c:	4b05      	ldr	r3, [pc, #20]	; (8006c24 <prvIdleTask+0x2c>)
 8006c0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c12:	601a      	str	r2, [r3, #0]
 8006c14:	f3bf 8f4f 	dsb	sy
 8006c18:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006c1c:	e7f0      	b.n	8006c00 <prvIdleTask+0x8>
 8006c1e:	bf00      	nop
 8006c20:	2000039c 	.word	0x2000039c
 8006c24:	e000ed04 	.word	0xe000ed04

08006c28 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b082      	sub	sp, #8
 8006c2c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c2e:	2300      	movs	r3, #0
 8006c30:	607b      	str	r3, [r7, #4]
 8006c32:	e00c      	b.n	8006c4e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006c34:	687a      	ldr	r2, [r7, #4]
 8006c36:	4613      	mov	r3, r2
 8006c38:	009b      	lsls	r3, r3, #2
 8006c3a:	4413      	add	r3, r2
 8006c3c:	009b      	lsls	r3, r3, #2
 8006c3e:	4a12      	ldr	r2, [pc, #72]	; (8006c88 <prvInitialiseTaskLists+0x60>)
 8006c40:	4413      	add	r3, r2
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7ff fb9c 	bl	8006380 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	607b      	str	r3, [r7, #4]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2b06      	cmp	r3, #6
 8006c52:	d9ef      	bls.n	8006c34 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006c54:	480d      	ldr	r0, [pc, #52]	; (8006c8c <prvInitialiseTaskLists+0x64>)
 8006c56:	f7ff fb93 	bl	8006380 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006c5a:	480d      	ldr	r0, [pc, #52]	; (8006c90 <prvInitialiseTaskLists+0x68>)
 8006c5c:	f7ff fb90 	bl	8006380 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006c60:	480c      	ldr	r0, [pc, #48]	; (8006c94 <prvInitialiseTaskLists+0x6c>)
 8006c62:	f7ff fb8d 	bl	8006380 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006c66:	480c      	ldr	r0, [pc, #48]	; (8006c98 <prvInitialiseTaskLists+0x70>)
 8006c68:	f7ff fb8a 	bl	8006380 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006c6c:	480b      	ldr	r0, [pc, #44]	; (8006c9c <prvInitialiseTaskLists+0x74>)
 8006c6e:	f7ff fb87 	bl	8006380 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006c72:	4b0b      	ldr	r3, [pc, #44]	; (8006ca0 <prvInitialiseTaskLists+0x78>)
 8006c74:	4a05      	ldr	r2, [pc, #20]	; (8006c8c <prvInitialiseTaskLists+0x64>)
 8006c76:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006c78:	4b0a      	ldr	r3, [pc, #40]	; (8006ca4 <prvInitialiseTaskLists+0x7c>)
 8006c7a:	4a05      	ldr	r2, [pc, #20]	; (8006c90 <prvInitialiseTaskLists+0x68>)
 8006c7c:	601a      	str	r2, [r3, #0]
}
 8006c7e:	bf00      	nop
 8006c80:	3708      	adds	r7, #8
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}
 8006c86:	bf00      	nop
 8006c88:	2000039c 	.word	0x2000039c
 8006c8c:	20000428 	.word	0x20000428
 8006c90:	2000043c 	.word	0x2000043c
 8006c94:	20000458 	.word	0x20000458
 8006c98:	2000046c 	.word	0x2000046c
 8006c9c:	20000484 	.word	0x20000484
 8006ca0:	20000450 	.word	0x20000450
 8006ca4:	20000454 	.word	0x20000454

08006ca8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b082      	sub	sp, #8
 8006cac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006cae:	e019      	b.n	8006ce4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006cb0:	f000 f9a8 	bl	8007004 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cb4:	4b10      	ldr	r3, [pc, #64]	; (8006cf8 <prvCheckTasksWaitingTermination+0x50>)
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	68db      	ldr	r3, [r3, #12]
 8006cba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	3304      	adds	r3, #4
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f7ff fbae 	bl	8006422 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006cc6:	4b0d      	ldr	r3, [pc, #52]	; (8006cfc <prvCheckTasksWaitingTermination+0x54>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	3b01      	subs	r3, #1
 8006ccc:	4a0b      	ldr	r2, [pc, #44]	; (8006cfc <prvCheckTasksWaitingTermination+0x54>)
 8006cce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006cd0:	4b0b      	ldr	r3, [pc, #44]	; (8006d00 <prvCheckTasksWaitingTermination+0x58>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	3b01      	subs	r3, #1
 8006cd6:	4a0a      	ldr	r2, [pc, #40]	; (8006d00 <prvCheckTasksWaitingTermination+0x58>)
 8006cd8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006cda:	f000 f9c3 	bl	8007064 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f000 f810 	bl	8006d04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ce4:	4b06      	ldr	r3, [pc, #24]	; (8006d00 <prvCheckTasksWaitingTermination+0x58>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d1e1      	bne.n	8006cb0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006cec:	bf00      	nop
 8006cee:	bf00      	nop
 8006cf0:	3708      	adds	r7, #8
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
 8006cf6:	bf00      	nop
 8006cf8:	2000046c 	.word	0x2000046c
 8006cfc:	20000498 	.word	0x20000498
 8006d00:	20000480 	.word	0x20000480

08006d04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b084      	sub	sp, #16
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d108      	bne.n	8006d28 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f000 fb20 	bl	8007360 <vPortFree>
				vPortFree( pxTCB );
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f000 fb1d 	bl	8007360 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006d26:	e018      	b.n	8006d5a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d2e:	2b01      	cmp	r3, #1
 8006d30:	d103      	bne.n	8006d3a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f000 fb14 	bl	8007360 <vPortFree>
	}
 8006d38:	e00f      	b.n	8006d5a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d40:	2b02      	cmp	r3, #2
 8006d42:	d00a      	beq.n	8006d5a <prvDeleteTCB+0x56>
	__asm volatile
 8006d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d48:	f383 8811 	msr	BASEPRI, r3
 8006d4c:	f3bf 8f6f 	isb	sy
 8006d50:	f3bf 8f4f 	dsb	sy
 8006d54:	60fb      	str	r3, [r7, #12]
}
 8006d56:	bf00      	nop
 8006d58:	e7fe      	b.n	8006d58 <prvDeleteTCB+0x54>
	}
 8006d5a:	bf00      	nop
 8006d5c:	3710      	adds	r7, #16
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
	...

08006d64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d6a:	4b0c      	ldr	r3, [pc, #48]	; (8006d9c <prvResetNextTaskUnblockTime+0x38>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d104      	bne.n	8006d7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006d74:	4b0a      	ldr	r3, [pc, #40]	; (8006da0 <prvResetNextTaskUnblockTime+0x3c>)
 8006d76:	f04f 32ff 	mov.w	r2, #4294967295
 8006d7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006d7c:	e008      	b.n	8006d90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d7e:	4b07      	ldr	r3, [pc, #28]	; (8006d9c <prvResetNextTaskUnblockTime+0x38>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	68db      	ldr	r3, [r3, #12]
 8006d86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	4a04      	ldr	r2, [pc, #16]	; (8006da0 <prvResetNextTaskUnblockTime+0x3c>)
 8006d8e:	6013      	str	r3, [r2, #0]
}
 8006d90:	bf00      	nop
 8006d92:	370c      	adds	r7, #12
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr
 8006d9c:	20000450 	.word	0x20000450
 8006da0:	200004b8 	.word	0x200004b8

08006da4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006da4:	b480      	push	{r7}
 8006da6:	b085      	sub	sp, #20
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	60f8      	str	r0, [r7, #12]
 8006dac:	60b9      	str	r1, [r7, #8]
 8006dae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	3b04      	subs	r3, #4
 8006db4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006dbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	3b04      	subs	r3, #4
 8006dc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	f023 0201 	bic.w	r2, r3, #1
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	3b04      	subs	r3, #4
 8006dd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006dd4:	4a0c      	ldr	r2, [pc, #48]	; (8006e08 <pxPortInitialiseStack+0x64>)
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	3b14      	subs	r3, #20
 8006dde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	3b04      	subs	r3, #4
 8006dea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f06f 0202 	mvn.w	r2, #2
 8006df2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	3b20      	subs	r3, #32
 8006df8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	3714      	adds	r7, #20
 8006e00:	46bd      	mov	sp, r7
 8006e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e06:	4770      	bx	lr
 8006e08:	08006e0d 	.word	0x08006e0d

08006e0c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b085      	sub	sp, #20
 8006e10:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006e12:	2300      	movs	r3, #0
 8006e14:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006e16:	4b12      	ldr	r3, [pc, #72]	; (8006e60 <prvTaskExitError+0x54>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e1e:	d00a      	beq.n	8006e36 <prvTaskExitError+0x2a>
	__asm volatile
 8006e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e24:	f383 8811 	msr	BASEPRI, r3
 8006e28:	f3bf 8f6f 	isb	sy
 8006e2c:	f3bf 8f4f 	dsb	sy
 8006e30:	60fb      	str	r3, [r7, #12]
}
 8006e32:	bf00      	nop
 8006e34:	e7fe      	b.n	8006e34 <prvTaskExitError+0x28>
	__asm volatile
 8006e36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e3a:	f383 8811 	msr	BASEPRI, r3
 8006e3e:	f3bf 8f6f 	isb	sy
 8006e42:	f3bf 8f4f 	dsb	sy
 8006e46:	60bb      	str	r3, [r7, #8]
}
 8006e48:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006e4a:	bf00      	nop
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d0fc      	beq.n	8006e4c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006e52:	bf00      	nop
 8006e54:	bf00      	nop
 8006e56:	3714      	adds	r7, #20
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5e:	4770      	bx	lr
 8006e60:	2000007c 	.word	0x2000007c
	...

08006e70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006e70:	4b07      	ldr	r3, [pc, #28]	; (8006e90 <pxCurrentTCBConst2>)
 8006e72:	6819      	ldr	r1, [r3, #0]
 8006e74:	6808      	ldr	r0, [r1, #0]
 8006e76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e7a:	f380 8809 	msr	PSP, r0
 8006e7e:	f3bf 8f6f 	isb	sy
 8006e82:	f04f 0000 	mov.w	r0, #0
 8006e86:	f380 8811 	msr	BASEPRI, r0
 8006e8a:	4770      	bx	lr
 8006e8c:	f3af 8000 	nop.w

08006e90 <pxCurrentTCBConst2>:
 8006e90:	20000398 	.word	0x20000398
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006e94:	bf00      	nop
 8006e96:	bf00      	nop

08006e98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006e98:	4808      	ldr	r0, [pc, #32]	; (8006ebc <prvPortStartFirstTask+0x24>)
 8006e9a:	6800      	ldr	r0, [r0, #0]
 8006e9c:	6800      	ldr	r0, [r0, #0]
 8006e9e:	f380 8808 	msr	MSP, r0
 8006ea2:	f04f 0000 	mov.w	r0, #0
 8006ea6:	f380 8814 	msr	CONTROL, r0
 8006eaa:	b662      	cpsie	i
 8006eac:	b661      	cpsie	f
 8006eae:	f3bf 8f4f 	dsb	sy
 8006eb2:	f3bf 8f6f 	isb	sy
 8006eb6:	df00      	svc	0
 8006eb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006eba:	bf00      	nop
 8006ebc:	e000ed08 	.word	0xe000ed08

08006ec0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b086      	sub	sp, #24
 8006ec4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006ec6:	4b46      	ldr	r3, [pc, #280]	; (8006fe0 <xPortStartScheduler+0x120>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a46      	ldr	r2, [pc, #280]	; (8006fe4 <xPortStartScheduler+0x124>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d10a      	bne.n	8006ee6 <xPortStartScheduler+0x26>
	__asm volatile
 8006ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ed4:	f383 8811 	msr	BASEPRI, r3
 8006ed8:	f3bf 8f6f 	isb	sy
 8006edc:	f3bf 8f4f 	dsb	sy
 8006ee0:	613b      	str	r3, [r7, #16]
}
 8006ee2:	bf00      	nop
 8006ee4:	e7fe      	b.n	8006ee4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006ee6:	4b3e      	ldr	r3, [pc, #248]	; (8006fe0 <xPortStartScheduler+0x120>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a3f      	ldr	r2, [pc, #252]	; (8006fe8 <xPortStartScheduler+0x128>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d10a      	bne.n	8006f06 <xPortStartScheduler+0x46>
	__asm volatile
 8006ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ef4:	f383 8811 	msr	BASEPRI, r3
 8006ef8:	f3bf 8f6f 	isb	sy
 8006efc:	f3bf 8f4f 	dsb	sy
 8006f00:	60fb      	str	r3, [r7, #12]
}
 8006f02:	bf00      	nop
 8006f04:	e7fe      	b.n	8006f04 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006f06:	4b39      	ldr	r3, [pc, #228]	; (8006fec <xPortStartScheduler+0x12c>)
 8006f08:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	781b      	ldrb	r3, [r3, #0]
 8006f0e:	b2db      	uxtb	r3, r3
 8006f10:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	22ff      	movs	r2, #255	; 0xff
 8006f16:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	b2db      	uxtb	r3, r3
 8006f1e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006f20:	78fb      	ldrb	r3, [r7, #3]
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006f28:	b2da      	uxtb	r2, r3
 8006f2a:	4b31      	ldr	r3, [pc, #196]	; (8006ff0 <xPortStartScheduler+0x130>)
 8006f2c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006f2e:	4b31      	ldr	r3, [pc, #196]	; (8006ff4 <xPortStartScheduler+0x134>)
 8006f30:	2207      	movs	r2, #7
 8006f32:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f34:	e009      	b.n	8006f4a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006f36:	4b2f      	ldr	r3, [pc, #188]	; (8006ff4 <xPortStartScheduler+0x134>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	3b01      	subs	r3, #1
 8006f3c:	4a2d      	ldr	r2, [pc, #180]	; (8006ff4 <xPortStartScheduler+0x134>)
 8006f3e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006f40:	78fb      	ldrb	r3, [r7, #3]
 8006f42:	b2db      	uxtb	r3, r3
 8006f44:	005b      	lsls	r3, r3, #1
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f4a:	78fb      	ldrb	r3, [r7, #3]
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f52:	2b80      	cmp	r3, #128	; 0x80
 8006f54:	d0ef      	beq.n	8006f36 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006f56:	4b27      	ldr	r3, [pc, #156]	; (8006ff4 <xPortStartScheduler+0x134>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f1c3 0307 	rsb	r3, r3, #7
 8006f5e:	2b04      	cmp	r3, #4
 8006f60:	d00a      	beq.n	8006f78 <xPortStartScheduler+0xb8>
	__asm volatile
 8006f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f66:	f383 8811 	msr	BASEPRI, r3
 8006f6a:	f3bf 8f6f 	isb	sy
 8006f6e:	f3bf 8f4f 	dsb	sy
 8006f72:	60bb      	str	r3, [r7, #8]
}
 8006f74:	bf00      	nop
 8006f76:	e7fe      	b.n	8006f76 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006f78:	4b1e      	ldr	r3, [pc, #120]	; (8006ff4 <xPortStartScheduler+0x134>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	021b      	lsls	r3, r3, #8
 8006f7e:	4a1d      	ldr	r2, [pc, #116]	; (8006ff4 <xPortStartScheduler+0x134>)
 8006f80:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006f82:	4b1c      	ldr	r3, [pc, #112]	; (8006ff4 <xPortStartScheduler+0x134>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006f8a:	4a1a      	ldr	r2, [pc, #104]	; (8006ff4 <xPortStartScheduler+0x134>)
 8006f8c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	b2da      	uxtb	r2, r3
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006f96:	4b18      	ldr	r3, [pc, #96]	; (8006ff8 <xPortStartScheduler+0x138>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a17      	ldr	r2, [pc, #92]	; (8006ff8 <xPortStartScheduler+0x138>)
 8006f9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006fa0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006fa2:	4b15      	ldr	r3, [pc, #84]	; (8006ff8 <xPortStartScheduler+0x138>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4a14      	ldr	r2, [pc, #80]	; (8006ff8 <xPortStartScheduler+0x138>)
 8006fa8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006fac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006fae:	f000 f8dd 	bl	800716c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006fb2:	4b12      	ldr	r3, [pc, #72]	; (8006ffc <xPortStartScheduler+0x13c>)
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006fb8:	f000 f8fc 	bl	80071b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006fbc:	4b10      	ldr	r3, [pc, #64]	; (8007000 <xPortStartScheduler+0x140>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a0f      	ldr	r2, [pc, #60]	; (8007000 <xPortStartScheduler+0x140>)
 8006fc2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006fc6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006fc8:	f7ff ff66 	bl	8006e98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006fcc:	f7ff fdb8 	bl	8006b40 <vTaskSwitchContext>
	prvTaskExitError();
 8006fd0:	f7ff ff1c 	bl	8006e0c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006fd4:	2300      	movs	r3, #0
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3718      	adds	r7, #24
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}
 8006fde:	bf00      	nop
 8006fe0:	e000ed00 	.word	0xe000ed00
 8006fe4:	410fc271 	.word	0x410fc271
 8006fe8:	410fc270 	.word	0x410fc270
 8006fec:	e000e400 	.word	0xe000e400
 8006ff0:	200004c4 	.word	0x200004c4
 8006ff4:	200004c8 	.word	0x200004c8
 8006ff8:	e000ed20 	.word	0xe000ed20
 8006ffc:	2000007c 	.word	0x2000007c
 8007000:	e000ef34 	.word	0xe000ef34

08007004 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007004:	b480      	push	{r7}
 8007006:	b083      	sub	sp, #12
 8007008:	af00      	add	r7, sp, #0
	__asm volatile
 800700a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800700e:	f383 8811 	msr	BASEPRI, r3
 8007012:	f3bf 8f6f 	isb	sy
 8007016:	f3bf 8f4f 	dsb	sy
 800701a:	607b      	str	r3, [r7, #4]
}
 800701c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800701e:	4b0f      	ldr	r3, [pc, #60]	; (800705c <vPortEnterCritical+0x58>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	3301      	adds	r3, #1
 8007024:	4a0d      	ldr	r2, [pc, #52]	; (800705c <vPortEnterCritical+0x58>)
 8007026:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007028:	4b0c      	ldr	r3, [pc, #48]	; (800705c <vPortEnterCritical+0x58>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	2b01      	cmp	r3, #1
 800702e:	d10f      	bne.n	8007050 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007030:	4b0b      	ldr	r3, [pc, #44]	; (8007060 <vPortEnterCritical+0x5c>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	b2db      	uxtb	r3, r3
 8007036:	2b00      	cmp	r3, #0
 8007038:	d00a      	beq.n	8007050 <vPortEnterCritical+0x4c>
	__asm volatile
 800703a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800703e:	f383 8811 	msr	BASEPRI, r3
 8007042:	f3bf 8f6f 	isb	sy
 8007046:	f3bf 8f4f 	dsb	sy
 800704a:	603b      	str	r3, [r7, #0]
}
 800704c:	bf00      	nop
 800704e:	e7fe      	b.n	800704e <vPortEnterCritical+0x4a>
	}
}
 8007050:	bf00      	nop
 8007052:	370c      	adds	r7, #12
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr
 800705c:	2000007c 	.word	0x2000007c
 8007060:	e000ed04 	.word	0xe000ed04

08007064 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007064:	b480      	push	{r7}
 8007066:	b083      	sub	sp, #12
 8007068:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800706a:	4b12      	ldr	r3, [pc, #72]	; (80070b4 <vPortExitCritical+0x50>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d10a      	bne.n	8007088 <vPortExitCritical+0x24>
	__asm volatile
 8007072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007076:	f383 8811 	msr	BASEPRI, r3
 800707a:	f3bf 8f6f 	isb	sy
 800707e:	f3bf 8f4f 	dsb	sy
 8007082:	607b      	str	r3, [r7, #4]
}
 8007084:	bf00      	nop
 8007086:	e7fe      	b.n	8007086 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007088:	4b0a      	ldr	r3, [pc, #40]	; (80070b4 <vPortExitCritical+0x50>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	3b01      	subs	r3, #1
 800708e:	4a09      	ldr	r2, [pc, #36]	; (80070b4 <vPortExitCritical+0x50>)
 8007090:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007092:	4b08      	ldr	r3, [pc, #32]	; (80070b4 <vPortExitCritical+0x50>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d105      	bne.n	80070a6 <vPortExitCritical+0x42>
 800709a:	2300      	movs	r3, #0
 800709c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80070a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80070a6:	bf00      	nop
 80070a8:	370c      	adds	r7, #12
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr
 80070b2:	bf00      	nop
 80070b4:	2000007c 	.word	0x2000007c
	...

080070c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80070c0:	f3ef 8009 	mrs	r0, PSP
 80070c4:	f3bf 8f6f 	isb	sy
 80070c8:	4b15      	ldr	r3, [pc, #84]	; (8007120 <pxCurrentTCBConst>)
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	f01e 0f10 	tst.w	lr, #16
 80070d0:	bf08      	it	eq
 80070d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80070d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070da:	6010      	str	r0, [r2, #0]
 80070dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80070e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80070e4:	f380 8811 	msr	BASEPRI, r0
 80070e8:	f3bf 8f4f 	dsb	sy
 80070ec:	f3bf 8f6f 	isb	sy
 80070f0:	f7ff fd26 	bl	8006b40 <vTaskSwitchContext>
 80070f4:	f04f 0000 	mov.w	r0, #0
 80070f8:	f380 8811 	msr	BASEPRI, r0
 80070fc:	bc09      	pop	{r0, r3}
 80070fe:	6819      	ldr	r1, [r3, #0]
 8007100:	6808      	ldr	r0, [r1, #0]
 8007102:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007106:	f01e 0f10 	tst.w	lr, #16
 800710a:	bf08      	it	eq
 800710c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007110:	f380 8809 	msr	PSP, r0
 8007114:	f3bf 8f6f 	isb	sy
 8007118:	4770      	bx	lr
 800711a:	bf00      	nop
 800711c:	f3af 8000 	nop.w

08007120 <pxCurrentTCBConst>:
 8007120:	20000398 	.word	0x20000398
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007124:	bf00      	nop
 8007126:	bf00      	nop

08007128 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b082      	sub	sp, #8
 800712c:	af00      	add	r7, sp, #0
	__asm volatile
 800712e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007132:	f383 8811 	msr	BASEPRI, r3
 8007136:	f3bf 8f6f 	isb	sy
 800713a:	f3bf 8f4f 	dsb	sy
 800713e:	607b      	str	r3, [r7, #4]
}
 8007140:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007142:	f7ff fc45 	bl	80069d0 <xTaskIncrementTick>
 8007146:	4603      	mov	r3, r0
 8007148:	2b00      	cmp	r3, #0
 800714a:	d003      	beq.n	8007154 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800714c:	4b06      	ldr	r3, [pc, #24]	; (8007168 <SysTick_Handler+0x40>)
 800714e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007152:	601a      	str	r2, [r3, #0]
 8007154:	2300      	movs	r3, #0
 8007156:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	f383 8811 	msr	BASEPRI, r3
}
 800715e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007160:	bf00      	nop
 8007162:	3708      	adds	r7, #8
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}
 8007168:	e000ed04 	.word	0xe000ed04

0800716c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800716c:	b480      	push	{r7}
 800716e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007170:	4b0b      	ldr	r3, [pc, #44]	; (80071a0 <vPortSetupTimerInterrupt+0x34>)
 8007172:	2200      	movs	r2, #0
 8007174:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007176:	4b0b      	ldr	r3, [pc, #44]	; (80071a4 <vPortSetupTimerInterrupt+0x38>)
 8007178:	2200      	movs	r2, #0
 800717a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800717c:	4b0a      	ldr	r3, [pc, #40]	; (80071a8 <vPortSetupTimerInterrupt+0x3c>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a0a      	ldr	r2, [pc, #40]	; (80071ac <vPortSetupTimerInterrupt+0x40>)
 8007182:	fba2 2303 	umull	r2, r3, r2, r3
 8007186:	099b      	lsrs	r3, r3, #6
 8007188:	4a09      	ldr	r2, [pc, #36]	; (80071b0 <vPortSetupTimerInterrupt+0x44>)
 800718a:	3b01      	subs	r3, #1
 800718c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800718e:	4b04      	ldr	r3, [pc, #16]	; (80071a0 <vPortSetupTimerInterrupt+0x34>)
 8007190:	2207      	movs	r2, #7
 8007192:	601a      	str	r2, [r3, #0]
}
 8007194:	bf00      	nop
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop
 80071a0:	e000e010 	.word	0xe000e010
 80071a4:	e000e018 	.word	0xe000e018
 80071a8:	20000070 	.word	0x20000070
 80071ac:	10624dd3 	.word	0x10624dd3
 80071b0:	e000e014 	.word	0xe000e014

080071b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80071b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80071c4 <vPortEnableVFP+0x10>
 80071b8:	6801      	ldr	r1, [r0, #0]
 80071ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80071be:	6001      	str	r1, [r0, #0]
 80071c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80071c2:	bf00      	nop
 80071c4:	e000ed88 	.word	0xe000ed88

080071c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b08a      	sub	sp, #40	; 0x28
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80071d0:	2300      	movs	r3, #0
 80071d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80071d4:	f7ff fb42 	bl	800685c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80071d8:	4b5b      	ldr	r3, [pc, #364]	; (8007348 <pvPortMalloc+0x180>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d101      	bne.n	80071e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80071e0:	f000 f920 	bl	8007424 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80071e4:	4b59      	ldr	r3, [pc, #356]	; (800734c <pvPortMalloc+0x184>)
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	4013      	ands	r3, r2
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	f040 8093 	bne.w	8007318 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d01d      	beq.n	8007234 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80071f8:	2208      	movs	r2, #8
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4413      	add	r3, r2
 80071fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f003 0307 	and.w	r3, r3, #7
 8007206:	2b00      	cmp	r3, #0
 8007208:	d014      	beq.n	8007234 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f023 0307 	bic.w	r3, r3, #7
 8007210:	3308      	adds	r3, #8
 8007212:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f003 0307 	and.w	r3, r3, #7
 800721a:	2b00      	cmp	r3, #0
 800721c:	d00a      	beq.n	8007234 <pvPortMalloc+0x6c>
	__asm volatile
 800721e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007222:	f383 8811 	msr	BASEPRI, r3
 8007226:	f3bf 8f6f 	isb	sy
 800722a:	f3bf 8f4f 	dsb	sy
 800722e:	617b      	str	r3, [r7, #20]
}
 8007230:	bf00      	nop
 8007232:	e7fe      	b.n	8007232 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d06e      	beq.n	8007318 <pvPortMalloc+0x150>
 800723a:	4b45      	ldr	r3, [pc, #276]	; (8007350 <pvPortMalloc+0x188>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	687a      	ldr	r2, [r7, #4]
 8007240:	429a      	cmp	r2, r3
 8007242:	d869      	bhi.n	8007318 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007244:	4b43      	ldr	r3, [pc, #268]	; (8007354 <pvPortMalloc+0x18c>)
 8007246:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007248:	4b42      	ldr	r3, [pc, #264]	; (8007354 <pvPortMalloc+0x18c>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800724e:	e004      	b.n	800725a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007252:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800725a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	687a      	ldr	r2, [r7, #4]
 8007260:	429a      	cmp	r2, r3
 8007262:	d903      	bls.n	800726c <pvPortMalloc+0xa4>
 8007264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d1f1      	bne.n	8007250 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800726c:	4b36      	ldr	r3, [pc, #216]	; (8007348 <pvPortMalloc+0x180>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007272:	429a      	cmp	r2, r3
 8007274:	d050      	beq.n	8007318 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007276:	6a3b      	ldr	r3, [r7, #32]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	2208      	movs	r2, #8
 800727c:	4413      	add	r3, r2
 800727e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007282:	681a      	ldr	r2, [r3, #0]
 8007284:	6a3b      	ldr	r3, [r7, #32]
 8007286:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800728a:	685a      	ldr	r2, [r3, #4]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	1ad2      	subs	r2, r2, r3
 8007290:	2308      	movs	r3, #8
 8007292:	005b      	lsls	r3, r3, #1
 8007294:	429a      	cmp	r2, r3
 8007296:	d91f      	bls.n	80072d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007298:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	4413      	add	r3, r2
 800729e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80072a0:	69bb      	ldr	r3, [r7, #24]
 80072a2:	f003 0307 	and.w	r3, r3, #7
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d00a      	beq.n	80072c0 <pvPortMalloc+0xf8>
	__asm volatile
 80072aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ae:	f383 8811 	msr	BASEPRI, r3
 80072b2:	f3bf 8f6f 	isb	sy
 80072b6:	f3bf 8f4f 	dsb	sy
 80072ba:	613b      	str	r3, [r7, #16]
}
 80072bc:	bf00      	nop
 80072be:	e7fe      	b.n	80072be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80072c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c2:	685a      	ldr	r2, [r3, #4]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	1ad2      	subs	r2, r2, r3
 80072c8:	69bb      	ldr	r3, [r7, #24]
 80072ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80072cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80072d2:	69b8      	ldr	r0, [r7, #24]
 80072d4:	f000 f908 	bl	80074e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80072d8:	4b1d      	ldr	r3, [pc, #116]	; (8007350 <pvPortMalloc+0x188>)
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	1ad3      	subs	r3, r2, r3
 80072e2:	4a1b      	ldr	r2, [pc, #108]	; (8007350 <pvPortMalloc+0x188>)
 80072e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80072e6:	4b1a      	ldr	r3, [pc, #104]	; (8007350 <pvPortMalloc+0x188>)
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	4b1b      	ldr	r3, [pc, #108]	; (8007358 <pvPortMalloc+0x190>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d203      	bcs.n	80072fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80072f2:	4b17      	ldr	r3, [pc, #92]	; (8007350 <pvPortMalloc+0x188>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a18      	ldr	r2, [pc, #96]	; (8007358 <pvPortMalloc+0x190>)
 80072f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80072fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072fc:	685a      	ldr	r2, [r3, #4]
 80072fe:	4b13      	ldr	r3, [pc, #76]	; (800734c <pvPortMalloc+0x184>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	431a      	orrs	r2, r3
 8007304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007306:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800730a:	2200      	movs	r2, #0
 800730c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800730e:	4b13      	ldr	r3, [pc, #76]	; (800735c <pvPortMalloc+0x194>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	3301      	adds	r3, #1
 8007314:	4a11      	ldr	r2, [pc, #68]	; (800735c <pvPortMalloc+0x194>)
 8007316:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007318:	f7ff faae 	bl	8006878 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800731c:	69fb      	ldr	r3, [r7, #28]
 800731e:	f003 0307 	and.w	r3, r3, #7
 8007322:	2b00      	cmp	r3, #0
 8007324:	d00a      	beq.n	800733c <pvPortMalloc+0x174>
	__asm volatile
 8007326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800732a:	f383 8811 	msr	BASEPRI, r3
 800732e:	f3bf 8f6f 	isb	sy
 8007332:	f3bf 8f4f 	dsb	sy
 8007336:	60fb      	str	r3, [r7, #12]
}
 8007338:	bf00      	nop
 800733a:	e7fe      	b.n	800733a <pvPortMalloc+0x172>
	return pvReturn;
 800733c:	69fb      	ldr	r3, [r7, #28]
}
 800733e:	4618      	mov	r0, r3
 8007340:	3728      	adds	r7, #40	; 0x28
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}
 8007346:	bf00      	nop
 8007348:	2000108c 	.word	0x2000108c
 800734c:	200010a0 	.word	0x200010a0
 8007350:	20001090 	.word	0x20001090
 8007354:	20001084 	.word	0x20001084
 8007358:	20001094 	.word	0x20001094
 800735c:	20001098 	.word	0x20001098

08007360 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b086      	sub	sp, #24
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d04d      	beq.n	800740e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007372:	2308      	movs	r3, #8
 8007374:	425b      	negs	r3, r3
 8007376:	697a      	ldr	r2, [r7, #20]
 8007378:	4413      	add	r3, r2
 800737a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	685a      	ldr	r2, [r3, #4]
 8007384:	4b24      	ldr	r3, [pc, #144]	; (8007418 <vPortFree+0xb8>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4013      	ands	r3, r2
 800738a:	2b00      	cmp	r3, #0
 800738c:	d10a      	bne.n	80073a4 <vPortFree+0x44>
	__asm volatile
 800738e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007392:	f383 8811 	msr	BASEPRI, r3
 8007396:	f3bf 8f6f 	isb	sy
 800739a:	f3bf 8f4f 	dsb	sy
 800739e:	60fb      	str	r3, [r7, #12]
}
 80073a0:	bf00      	nop
 80073a2:	e7fe      	b.n	80073a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d00a      	beq.n	80073c2 <vPortFree+0x62>
	__asm volatile
 80073ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073b0:	f383 8811 	msr	BASEPRI, r3
 80073b4:	f3bf 8f6f 	isb	sy
 80073b8:	f3bf 8f4f 	dsb	sy
 80073bc:	60bb      	str	r3, [r7, #8]
}
 80073be:	bf00      	nop
 80073c0:	e7fe      	b.n	80073c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	685a      	ldr	r2, [r3, #4]
 80073c6:	4b14      	ldr	r3, [pc, #80]	; (8007418 <vPortFree+0xb8>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4013      	ands	r3, r2
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d01e      	beq.n	800740e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d11a      	bne.n	800740e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	685a      	ldr	r2, [r3, #4]
 80073dc:	4b0e      	ldr	r3, [pc, #56]	; (8007418 <vPortFree+0xb8>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	43db      	mvns	r3, r3
 80073e2:	401a      	ands	r2, r3
 80073e4:	693b      	ldr	r3, [r7, #16]
 80073e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80073e8:	f7ff fa38 	bl	800685c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	685a      	ldr	r2, [r3, #4]
 80073f0:	4b0a      	ldr	r3, [pc, #40]	; (800741c <vPortFree+0xbc>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4413      	add	r3, r2
 80073f6:	4a09      	ldr	r2, [pc, #36]	; (800741c <vPortFree+0xbc>)
 80073f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80073fa:	6938      	ldr	r0, [r7, #16]
 80073fc:	f000 f874 	bl	80074e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007400:	4b07      	ldr	r3, [pc, #28]	; (8007420 <vPortFree+0xc0>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	3301      	adds	r3, #1
 8007406:	4a06      	ldr	r2, [pc, #24]	; (8007420 <vPortFree+0xc0>)
 8007408:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800740a:	f7ff fa35 	bl	8006878 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800740e:	bf00      	nop
 8007410:	3718      	adds	r7, #24
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}
 8007416:	bf00      	nop
 8007418:	200010a0 	.word	0x200010a0
 800741c:	20001090 	.word	0x20001090
 8007420:	2000109c 	.word	0x2000109c

08007424 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007424:	b480      	push	{r7}
 8007426:	b085      	sub	sp, #20
 8007428:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800742a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800742e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007430:	4b27      	ldr	r3, [pc, #156]	; (80074d0 <prvHeapInit+0xac>)
 8007432:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	f003 0307 	and.w	r3, r3, #7
 800743a:	2b00      	cmp	r3, #0
 800743c:	d00c      	beq.n	8007458 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	3307      	adds	r3, #7
 8007442:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f023 0307 	bic.w	r3, r3, #7
 800744a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800744c:	68ba      	ldr	r2, [r7, #8]
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	1ad3      	subs	r3, r2, r3
 8007452:	4a1f      	ldr	r2, [pc, #124]	; (80074d0 <prvHeapInit+0xac>)
 8007454:	4413      	add	r3, r2
 8007456:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800745c:	4a1d      	ldr	r2, [pc, #116]	; (80074d4 <prvHeapInit+0xb0>)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007462:	4b1c      	ldr	r3, [pc, #112]	; (80074d4 <prvHeapInit+0xb0>)
 8007464:	2200      	movs	r2, #0
 8007466:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	68ba      	ldr	r2, [r7, #8]
 800746c:	4413      	add	r3, r2
 800746e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007470:	2208      	movs	r2, #8
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	1a9b      	subs	r3, r3, r2
 8007476:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f023 0307 	bic.w	r3, r3, #7
 800747e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	4a15      	ldr	r2, [pc, #84]	; (80074d8 <prvHeapInit+0xb4>)
 8007484:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007486:	4b14      	ldr	r3, [pc, #80]	; (80074d8 <prvHeapInit+0xb4>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	2200      	movs	r2, #0
 800748c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800748e:	4b12      	ldr	r3, [pc, #72]	; (80074d8 <prvHeapInit+0xb4>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	2200      	movs	r2, #0
 8007494:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	68fa      	ldr	r2, [r7, #12]
 800749e:	1ad2      	subs	r2, r2, r3
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80074a4:	4b0c      	ldr	r3, [pc, #48]	; (80074d8 <prvHeapInit+0xb4>)
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	4a0a      	ldr	r2, [pc, #40]	; (80074dc <prvHeapInit+0xb8>)
 80074b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	4a09      	ldr	r2, [pc, #36]	; (80074e0 <prvHeapInit+0xbc>)
 80074ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80074bc:	4b09      	ldr	r3, [pc, #36]	; (80074e4 <prvHeapInit+0xc0>)
 80074be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80074c2:	601a      	str	r2, [r3, #0]
}
 80074c4:	bf00      	nop
 80074c6:	3714      	adds	r7, #20
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr
 80074d0:	200004cc 	.word	0x200004cc
 80074d4:	20001084 	.word	0x20001084
 80074d8:	2000108c 	.word	0x2000108c
 80074dc:	20001094 	.word	0x20001094
 80074e0:	20001090 	.word	0x20001090
 80074e4:	200010a0 	.word	0x200010a0

080074e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80074e8:	b480      	push	{r7}
 80074ea:	b085      	sub	sp, #20
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80074f0:	4b28      	ldr	r3, [pc, #160]	; (8007594 <prvInsertBlockIntoFreeList+0xac>)
 80074f2:	60fb      	str	r3, [r7, #12]
 80074f4:	e002      	b.n	80074fc <prvInsertBlockIntoFreeList+0x14>
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	60fb      	str	r3, [r7, #12]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	687a      	ldr	r2, [r7, #4]
 8007502:	429a      	cmp	r2, r3
 8007504:	d8f7      	bhi.n	80074f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	68ba      	ldr	r2, [r7, #8]
 8007510:	4413      	add	r3, r2
 8007512:	687a      	ldr	r2, [r7, #4]
 8007514:	429a      	cmp	r2, r3
 8007516:	d108      	bne.n	800752a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	685a      	ldr	r2, [r3, #4]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	441a      	add	r2, r3
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	68ba      	ldr	r2, [r7, #8]
 8007534:	441a      	add	r2, r3
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	429a      	cmp	r2, r3
 800753c:	d118      	bne.n	8007570 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681a      	ldr	r2, [r3, #0]
 8007542:	4b15      	ldr	r3, [pc, #84]	; (8007598 <prvInsertBlockIntoFreeList+0xb0>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	429a      	cmp	r2, r3
 8007548:	d00d      	beq.n	8007566 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	685a      	ldr	r2, [r3, #4]
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	441a      	add	r2, r3
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	681a      	ldr	r2, [r3, #0]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	601a      	str	r2, [r3, #0]
 8007564:	e008      	b.n	8007578 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007566:	4b0c      	ldr	r3, [pc, #48]	; (8007598 <prvInsertBlockIntoFreeList+0xb0>)
 8007568:	681a      	ldr	r2, [r3, #0]
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	601a      	str	r2, [r3, #0]
 800756e:	e003      	b.n	8007578 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681a      	ldr	r2, [r3, #0]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007578:	68fa      	ldr	r2, [r7, #12]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	429a      	cmp	r2, r3
 800757e:	d002      	beq.n	8007586 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	687a      	ldr	r2, [r7, #4]
 8007584:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007586:	bf00      	nop
 8007588:	3714      	adds	r7, #20
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop
 8007594:	20001084 	.word	0x20001084
 8007598:	2000108c 	.word	0x2000108c

0800759c <__libc_init_array>:
 800759c:	b570      	push	{r4, r5, r6, lr}
 800759e:	4d0d      	ldr	r5, [pc, #52]	; (80075d4 <__libc_init_array+0x38>)
 80075a0:	4c0d      	ldr	r4, [pc, #52]	; (80075d8 <__libc_init_array+0x3c>)
 80075a2:	1b64      	subs	r4, r4, r5
 80075a4:	10a4      	asrs	r4, r4, #2
 80075a6:	2600      	movs	r6, #0
 80075a8:	42a6      	cmp	r6, r4
 80075aa:	d109      	bne.n	80075c0 <__libc_init_array+0x24>
 80075ac:	4d0b      	ldr	r5, [pc, #44]	; (80075dc <__libc_init_array+0x40>)
 80075ae:	4c0c      	ldr	r4, [pc, #48]	; (80075e0 <__libc_init_array+0x44>)
 80075b0:	f000 f82e 	bl	8007610 <_init>
 80075b4:	1b64      	subs	r4, r4, r5
 80075b6:	10a4      	asrs	r4, r4, #2
 80075b8:	2600      	movs	r6, #0
 80075ba:	42a6      	cmp	r6, r4
 80075bc:	d105      	bne.n	80075ca <__libc_init_array+0x2e>
 80075be:	bd70      	pop	{r4, r5, r6, pc}
 80075c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80075c4:	4798      	blx	r3
 80075c6:	3601      	adds	r6, #1
 80075c8:	e7ee      	b.n	80075a8 <__libc_init_array+0xc>
 80075ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80075ce:	4798      	blx	r3
 80075d0:	3601      	adds	r6, #1
 80075d2:	e7f2      	b.n	80075ba <__libc_init_array+0x1e>
 80075d4:	08007afc 	.word	0x08007afc
 80075d8:	08007afc 	.word	0x08007afc
 80075dc:	08007afc 	.word	0x08007afc
 80075e0:	08007b00 	.word	0x08007b00

080075e4 <memcpy>:
 80075e4:	440a      	add	r2, r1
 80075e6:	4291      	cmp	r1, r2
 80075e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80075ec:	d100      	bne.n	80075f0 <memcpy+0xc>
 80075ee:	4770      	bx	lr
 80075f0:	b510      	push	{r4, lr}
 80075f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075fa:	4291      	cmp	r1, r2
 80075fc:	d1f9      	bne.n	80075f2 <memcpy+0xe>
 80075fe:	bd10      	pop	{r4, pc}

08007600 <memset>:
 8007600:	4402      	add	r2, r0
 8007602:	4603      	mov	r3, r0
 8007604:	4293      	cmp	r3, r2
 8007606:	d100      	bne.n	800760a <memset+0xa>
 8007608:	4770      	bx	lr
 800760a:	f803 1b01 	strb.w	r1, [r3], #1
 800760e:	e7f9      	b.n	8007604 <memset+0x4>

08007610 <_init>:
 8007610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007612:	bf00      	nop
 8007614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007616:	bc08      	pop	{r3}
 8007618:	469e      	mov	lr, r3
 800761a:	4770      	bx	lr

0800761c <_fini>:
 800761c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800761e:	bf00      	nop
 8007620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007622:	bc08      	pop	{r3}
 8007624:	469e      	mov	lr, r3
 8007626:	4770      	bx	lr
