EN sigdiv NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/sigDiv.vhd sub00/vhpl06 1672833617
AR sigklip structural C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/sigPr02.vhd sub00/vhpl05 1672833616
EN signalmod NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/signalMod.vhd sub00/vhpl02 1672833613
EN sigklip NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/sigPr02.vhd sub00/vhpl04 1672833615
EN signalprocesing NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/SignalProcesing.vhd sub00/vhpl08 1672833619
AR signalprocesing behavioral C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/SignalProcesing.vhd sub00/vhpl09 1672833620
AR signalmod structural C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/signalMod.vhd sub00/vhpl03 1672833614
EN dds_generator NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/DDS_generator.vhd sub00/vhpl00 1672833611
AR sigdiv structural C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/sigDiv.vhd sub00/vhpl07 1672833618
AR dds_generator structural C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/DDS_generator.vhd sub00/vhpl01 1672833612
